// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/12/2017 01:47:49"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PC[13]~DUPLICATE_q ;
wire \PC[2]~DUPLICATE_q ;
wire \PC[7]~DUPLICATE_q ;
wire \PC[9]~DUPLICATE_q ;
wire \PC[4]~DUPLICATE_q ;
wire \imem~124_combout ;
wire \imem~123_combout ;
wire \imem~47_combout ;
wire \imem~66_combout ;
wire \imem~40_combout ;
wire \imem~94_combout ;
wire \imem~93_combout ;
wire \imem~95_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \imem~13_combout ;
wire \imem~6_combout ;
wire \imem~15_combout ;
wire \imem~14_combout ;
wire \imem~17_combout ;
wire \imem~19_combout ;
wire \imem~18_combout ;
wire \imem~20_combout ;
wire \imem~25_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~38_combout ;
wire \imem~34_combout ;
wire \imem~33_combout ;
wire \imem~35_combout ;
wire \Decoder1~1_combout ;
wire \Decoder1~3_combout ;
wire \imem~55_combout ;
wire \imem~57_combout ;
wire \imem~2_combout ;
wire \imem~56_combout ;
wire \imem~58_combout ;
wire \Selector20~0_combout ;
wire \destreg_A[3]~DUPLICATE_q ;
wire \imem~61_combout ;
wire \imem~60_combout ;
wire \Selector21~0_combout ;
wire \PC[11]~DUPLICATE_q ;
wire \imem~70_combout ;
wire \imem~130_combout ;
wire \imem~128_combout ;
wire \imem~129_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \Selector23~0_combout ;
wire \destreg_M[0]~feeder_combout ;
wire \imem~97_combout ;
wire \imem~96_combout ;
wire \imem~98_combout ;
wire \imem~107_combout ;
wire \imem~108_combout ;
wire \imem~105_combout ;
wire \imem~104_combout ;
wire \imem~106_combout ;
wire \imem~41_combout ;
wire \imem~109_combout ;
wire \imem~102_combout ;
wire \imem~103_combout ;
wire \imem~111_combout ;
wire \imem~110_combout ;
wire \imem~112_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \imem~113_combout ;
wire \Selector24~1_combout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \imem~101_combout ;
wire \Selector24~0_combout ;
wire \wrreg_D~1_combout ;
wire \wrreg_D~2_combout ;
wire \wrreg_D~3_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \isnop_M~q ;
wire \always8~0_combout ;
wire \Decoder3~2_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~65_combout ;
wire \Selector22~0_combout ;
wire \Decoder3~17_combout ;
wire \regs[15][15]~q ;
wire \destreg_M[2]~DUPLICATE_q ;
wire \Decoder3~13_combout ;
wire \regs[11][15]~q ;
wire \Decoder3~5_combout ;
wire \regs[3][15]~q ;
wire \Mux48~3_combout ;
wire \regs[10][15]~feeder_combout ;
wire \Decoder3~12_combout ;
wire \regs[10][15]~q ;
wire \regs[6][15]~feeder_combout ;
wire \Decoder3~0_combout ;
wire \Decoder3~8_combout ;
wire \regs[6][15]~q ;
wire \regs[2][15]~feeder_combout ;
wire \Decoder3~4_combout ;
wire \regs[2][15]~q ;
wire \Decoder3~16_combout ;
wire \regs[14][15]~q ;
wire \Mux48~2_combout ;
wire \regs[0][15]~feeder_combout ;
wire \Decoder3~1_combout ;
wire \regs[0][15]~q ;
wire \Decoder3~6_combout ;
wire \regs[4][15]~q ;
wire \regs[12][15]~feeder_combout ;
wire \Decoder3~14_combout ;
wire \regs[12][15]~q ;
wire \regs[8][15]~feeder_combout ;
wire \Decoder3~10_combout ;
wire \regs[8][15]~q ;
wire \Mux48~0_combout ;
wire \Decoder3~11_combout ;
wire \regs[9][15]~q ;
wire \regs[1][15]~feeder_combout ;
wire \Decoder3~3_combout ;
wire \regs[1][15]~q ;
wire \regs[13][15]~feeder_combout ;
wire \Decoder3~15_combout ;
wire \regs[13][15]~q ;
wire \Decoder3~7_combout ;
wire \regs[5][15]~q ;
wire \Mux48~1_combout ;
wire \Mux48~4_combout ;
wire \aluimm_D~0_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_D~1_combout ;
wire \aluin2_A~18_combout ;
wire \aluin1_A[15]~DUPLICATE_q ;
wire \imem~31_combout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \Selector41~2_combout ;
wire \Selector18~0_combout ;
wire \alufunc_A[1]~DUPLICATE_q ;
wire \Selector14~0_combout ;
wire \alufunc_A[5]~DUPLICATE_q ;
wire \Selector26~0_combout ;
wire \Decoder1~0_combout ;
wire \Selector15~0_combout ;
wire \Selector19~0_combout ;
wire \alufunc_A[0]~DUPLICATE_q ;
wire \Selector41~1_combout ;
wire \Add2~94 ;
wire \Add2~82 ;
wire \Add2~77_sumout ;
wire \alufunc_A[3]~DUPLICATE_q ;
wire \Selector41~0_combout ;
wire \Selector26~1_combout ;
wire \Selector41~3_combout ;
wire \alufunc_A[4]~DUPLICATE_q ;
wire \Selector25~2_combout ;
wire \memaddr_M[31]~DUPLICATE_q ;
wire \Selector25~0_combout ;
wire \imem~90_combout ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0_bypass[39]~3_combout ;
wire \Selector56~0_combout ;
wire \imem~122_combout ;
wire \imem~121_combout ;
wire \imem~48_combout ;
wire \imem~68_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \regs[5][31]~feeder_combout ;
wire \regs[5][31]~q ;
wire \regs[6][31]~DUPLICATE_q ;
wire \regs[4][31]~DUPLICATE_q ;
wire \Decoder3~9_combout ;
wire \regs[7][31]~q ;
wire \imem~125_combout ;
wire \imem~49_combout ;
wire \imem~51_combout ;
wire \imem~50_combout ;
wire \imem~135_combout ;
wire \imem~67_combout ;
wire \Mux0~1_combout ;
wire \imem~127_combout ;
wire \imem~126_combout ;
wire \imem~52_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \imem~131_combout ;
wire \imem~69_combout ;
wire \regs[13][31]~q ;
wire \regs[12][31]~q ;
wire \regs[15][31]~q ;
wire \regs[14][31]~q ;
wire \Mux0~3_combout ;
wire \regs[0][31]~feeder_combout ;
wire \regs[0][31]~q ;
wire \regs[3][31]~q ;
wire \regs[2][31]~q ;
wire \regs[1][31]~q ;
wire \Mux0~0_combout ;
wire \regs[9][31]~feeder_combout ;
wire \regs[9][31]~q ;
wire \regs[10][31]~q ;
wire \regs[11][31]~q ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \imem~74_combout ;
wire \imem~76_combout ;
wire \imem~73_combout ;
wire \imem~75_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \regs[6][4]~feeder_combout ;
wire \regs[6][4]~q ;
wire \regs[5][4]~q ;
wire \regs[4][4]~feeder_combout ;
wire \regs[4][4]~q ;
wire \regs[7][4]~q ;
wire \Mux59~1_combout ;
wire \regs[13][4]~q ;
wire \regs[14][4]~q ;
wire \regs[12][4]~q ;
wire \regs[15][4]~q ;
wire \Mux59~3_combout ;
wire \regs[0][4]~q ;
wire \regs[3][4]~feeder_combout ;
wire \regs[3][4]~q ;
wire \regs[1][4]~feeder_combout ;
wire \regs[1][4]~q ;
wire \Mux59~0_combout ;
wire \regs[8][4]~q ;
wire \regs[11][4]~q ;
wire \regs[9][4]~q ;
wire \regs[10][4]~q ;
wire \Mux59~2_combout ;
wire \Mux59~4_combout ;
wire \aluin2_A~4_combout ;
wire \aluin2_A[4]~DUPLICATE_q ;
wire \Selector55~0_combout ;
wire \aluin2_A~2_combout ;
wire \aluin2_A[1]~DUPLICATE_q ;
wire \Selector55~1_combout ;
wire \Selector52~0_combout ;
wire \regs[12][0]~feeder_combout ;
wire \regs[12][0]~DUPLICATE_q ;
wire \regs[8][0]~feeder_combout ;
wire \regs[8][0]~q ;
wire \regs[0][0]~feeder_combout ;
wire \regs[0][0]~q ;
wire \regs[4][0]~q ;
wire \Mux31~0_combout ;
wire \regs[11][0]~q ;
wire \regs[15][0]~q ;
wire \regs[3][0]~q ;
wire \regs[7][0]~q ;
wire \Mux31~3_combout ;
wire \regs[14][0]~q ;
wire \regs[2][0]~q ;
wire \regs[6][0]~DUPLICATE_q ;
wire \Mux31~2_combout ;
wire \regs[5][0]~q ;
wire \regs[1][0]~q ;
wire \regs[9][0]~q ;
wire \regs[13][0]~feeder_combout ;
wire \regs[13][0]~q ;
wire \Mux31~1_combout ;
wire \Mux31~4_combout ;
wire \ShiftLeft0~39_combout ;
wire \imem~59_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0_bypass[35]~1_combout ;
wire \Selector52~1_combout ;
wire \imem~62_combout ;
wire \dmem_rtl_0_bypass[33]~2_combout ;
wire \Selector25~1_combout ;
wire \Selector56~1_combout ;
wire \regs[6][21]~q ;
wire \regs[14][21]~q ;
wire \regs[2][21]~feeder_combout ;
wire \regs[2][21]~q ;
wire \regs[10][21]~q ;
wire \Mux42~2_combout ;
wire \regs[4][21]~q ;
wire \regs[8][21]~q ;
wire \regs[12][21]~q ;
wire \Mux42~0_combout ;
wire \regs[9][21]~q ;
wire \regs[1][21]~q ;
wire \regs[5][21]~q ;
wire \regs[13][21]~q ;
wire \Mux42~1_combout ;
wire \regs[15][21]~q ;
wire \regs[3][21]~q ;
wire \regs[7][21]~q ;
wire \regs[11][21]~q ;
wire \Mux42~3_combout ;
wire \Mux42~4_combout ;
wire \aluin2_A~24_combout ;
wire \Selector36~0_combout ;
wire \Selector38~0_combout ;
wire \Selector35~2_combout ;
wire \PC~41_combout ;
wire \PC~43_combout ;
wire \PC~48_combout ;
wire \PC~52_combout ;
wire \Add2~81_sumout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \Add2~58 ;
wire \Add2~53_sumout ;
wire \imem~118_combout ;
wire \imem~119_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \imem~120_combout ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \imem~81_combout ;
wire \imem~79_combout ;
wire \imem~80_combout ;
wire \imem~82_combout ;
wire \imem~83_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \imem~86_combout ;
wire \imem~84_combout ;
wire \imem~87_combout ;
wire \imem~85_combout ;
wire \imem~88_combout ;
wire \imem~89_combout ;
wire \Add2~118 ;
wire \Add2~114 ;
wire \Add2~106 ;
wire \Add2~1_sumout ;
wire \Add2~105_sumout ;
wire \Add2~113_sumout ;
wire \Add2~117_sumout ;
wire \Add0~10 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~14 ;
wire \Add0~6 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~2 ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~46 ;
wire \Add0~109_sumout ;
wire \regs[4][16]~q ;
wire \regs[6][16]~q ;
wire \regs[5][16]~q ;
wire \regs[7][16]~q ;
wire \Mux47~1_combout ;
wire \regs[14][16]~q ;
wire \regs[15][16]~q ;
wire \regs[12][16]~q ;
wire \Mux47~3_combout ;
wire \regs[3][16]~q ;
wire \regs[0][16]~feeder_combout ;
wire \regs[0][16]~q ;
wire \regs[1][16]~feeder_combout ;
wire \regs[1][16]~q ;
wire \regs[2][16]~q ;
wire \Mux47~0_combout ;
wire \regs[8][16]~q ;
wire \regs[10][16]~q ;
wire \regs[11][16]~feeder_combout ;
wire \regs[11][16]~q ;
wire \regs[9][16]~feeder_combout ;
wire \regs[9][16]~DUPLICATE_q ;
wire \Mux47~2_combout ;
wire \Mux47~4_combout ;
wire \aluin2_A~17_combout ;
wire \aluin2_A[16]~DUPLICATE_q ;
wire \aluin1_A[16]~feeder_combout ;
wire \Selector40~1_combout ;
wire \Selector40~2_combout ;
wire \Selector25~3_combout ;
wire \Selector40~5_combout ;
wire \regs[1][30]~q ;
wire \regs[2][30]~feeder_combout ;
wire \regs[2][30]~q ;
wire \regs[0][30]~feeder_combout ;
wire \regs[0][30]~q ;
wire \regs[3][30]~q ;
wire \Mux33~0_combout ;
wire \regs[14][30]~q ;
wire \regs[15][30]~q ;
wire \regs[13][30]~q ;
wire \Mux33~3_combout ;
wire \regs[11][30]~q ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regs[10][30]~q ;
wire \regs[9][30]~q ;
wire \Mux33~2_combout ;
wire \regs[4][30]~q ;
wire \regs[7][30]~feeder_combout ;
wire \regs[7][30]~q ;
wire \regs[5][30]~q ;
wire \regs[6][30]~q ;
wire \Mux33~1_combout ;
wire \Mux33~4_combout ;
wire \aluin2_A~9_combout ;
wire \aluin2_A[30]~DUPLICATE_q ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \regs[4][29]~q ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \regs[12][29]~q ;
wire \Mux34~0_combout ;
wire \regs[1][29]~q ;
wire \regs[9][29]~q ;
wire \regs[5][29]~feeder_combout ;
wire \regs[5][29]~q ;
wire \regs[13][29]~q ;
wire \Mux34~1_combout ;
wire \regs[15][29]~q ;
wire \regs[11][29]~q ;
wire \regs[3][29]~feeder_combout ;
wire \regs[3][29]~q ;
wire \Mux34~3_combout ;
wire \regs[14][29]~DUPLICATE_q ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \regs[10][29]~q ;
wire \regs[2][29]~q ;
wire \Mux34~2_combout ;
wire \Mux34~4_combout ;
wire \wmemval_M[29]~feeder_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \aluin2_A[5]~DUPLICATE_q ;
wire \regs[9][5]~q ;
wire \regs[10][5]~q ;
wire \regs[11][5]~q ;
wire \Mux26~2_combout ;
wire \regs[1][5]~q ;
wire \regs[3][5]~q ;
wire \regs[0][5]~feeder_combout ;
wire \regs[0][5]~q ;
wire \regs[2][5]~q ;
wire \Mux26~0_combout ;
wire \regs[6][5]~q ;
wire \regs[5][5]~q ;
wire \regs[4][5]~feeder_combout ;
wire \regs[4][5]~q ;
wire \regs[7][5]~DUPLICATE_q ;
wire \Mux26~1_combout ;
wire \regs[12][5]~feeder_combout ;
wire \regs[12][5]~q ;
wire \regs[13][5]~q ;
wire \regs[15][5]~q ;
wire \regs[14][5]~q ;
wire \Mux26~3_combout ;
wire \Mux26~4_combout ;
wire \Selector51~1_combout ;
wire \regs[5][17]~q ;
wire \regs[1][17]~feeder_combout ;
wire \regs[1][17]~q ;
wire \regs[9][17]~feeder_combout ;
wire \regs[9][17]~q ;
wire \regs[13][17]~q ;
wire \Mux46~1_combout ;
wire \regs[0][17]~feeder_combout ;
wire \regs[0][17]~q ;
wire \regs[4][17]~feeder_combout ;
wire \regs[4][17]~q ;
wire \regs[8][17]~feeder_combout ;
wire \regs[8][17]~q ;
wire \regs[12][17]~q ;
wire \Mux46~0_combout ;
wire \regs[7][17]~q ;
wire \regs[11][17]~q ;
wire \regs[15][17]~q ;
wire \Mux46~3_combout ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~DUPLICATE_q ;
wire \regs[14][17]~q ;
wire \regs[2][17]~q ;
wire \regs[10][17]~q ;
wire \Mux46~2_combout ;
wire \Mux46~4_combout ;
wire \aluin2_A~16_combout ;
wire \Add3~78 ;
wire \Add3~74 ;
wire \Add3~69_sumout ;
wire \Selector25~10_combout ;
wire \ShiftLeft0~23_combout ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \regs[10][2]~q ;
wire \regs[14][2]~q ;
wire \Mux29~2_combout ;
wire \regs[7][2]~feeder_combout ;
wire \regs[7][2]~q ;
wire \regs[11][2]~DUPLICATE_q ;
wire \regs[3][2]~q ;
wire \regs[15][2]~q ;
wire \Mux29~3_combout ;
wire \regs[5][2]~feeder_combout ;
wire \regs[5][2]~q ;
wire \regs[1][2]~feeder_combout ;
wire \regs[1][2]~q ;
wire \regs[9][2]~feeder_combout ;
wire \regs[9][2]~q ;
wire \regs[13][2]~q ;
wire \Mux29~1_combout ;
wire \regs[8][2]~q ;
wire \regs[0][2]~q ;
wire \regs[12][2]~q ;
wire \Mux29~0_combout ;
wire \Mux29~4_combout ;
wire \aluin1_A[4]~DUPLICATE_q ;
wire \regs[5][3]~feeder_combout ;
wire \regs[5][3]~q ;
wire \regs[4][3]~feeder_combout ;
wire \regs[4][3]~q ;
wire \regs[6][3]~DUPLICATE_q ;
wire \regs[7][3]~q ;
wire \Mux28~1_combout ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \regs[8][3]~q ;
wire \regs[10][3]~feeder_combout ;
wire \regs[10][3]~q ;
wire \Mux28~2_combout ;
wire \regs[15][3]~q ;
wire \regs[13][3]~q ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[14][3]~q ;
wire \Mux28~3_combout ;
wire \regs[1][3]~feeder_combout ;
wire \regs[1][3]~q ;
wire \regs[2][3]~q ;
wire \regs[0][3]~q ;
wire \regs[3][3]~q ;
wire \Mux28~0_combout ;
wire \Mux28~4_combout ;
wire \ShiftLeft0~1_combout ;
wire \regs[9][10]~feeder_combout ;
wire \regs[9][10]~DUPLICATE_q ;
wire \regs[8][10]~q ;
wire \regs[11][10]~q ;
wire \regs[10][10]~q ;
wire \Mux53~2_combout ;
wire \regs[12][10]~q ;
wire \regs[14][10]~q ;
wire \regs[15][10]~q ;
wire \regs[13][10]~q ;
wire \Mux53~3_combout ;
wire \regs[5][10]~q ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regs[7][10]~q ;
wire \Mux53~1_combout ;
wire \regs[1][10]~feeder_combout ;
wire \regs[1][10]~q ;
wire \regs[0][10]~feeder_combout ;
wire \regs[0][10]~q ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[3][10]~feeder_combout ;
wire \regs[3][10]~q ;
wire \Mux53~0_combout ;
wire \Mux53~4_combout ;
wire \aluin2_A~29_combout ;
wire \SW[9]~input_o ;
wire \wregval_M[9]~67_combout ;
wire \Selector47~2_combout ;
wire \regs[0][7]~q ;
wire \regs[4][7]~q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regs[12][7]~q ;
wire \Mux56~0_combout ;
wire \regs[10][7]~q ;
wire \regs[2][7]~q ;
wire \regs[14][7]~q ;
wire \regs[6][7]~q ;
wire \Mux56~2_combout ;
wire \regs[9][7]~q ;
wire \regs[5][7]~q ;
wire \regs[13][7]~feeder_combout ;
wire \regs[13][7]~q ;
wire \regs[1][7]~feeder_combout ;
wire \regs[1][7]~q ;
wire \Mux56~1_combout ;
wire \regs[3][7]~q ;
wire \regs[15][7]~q ;
wire \regs[11][7]~q ;
wire \regs[7][7]~q ;
wire \Mux56~3_combout ;
wire \Mux56~4_combout ;
wire \dmem_rtl_0_bypass[43]~4_combout ;
wire \aluin2_A~5_combout ;
wire \Selector49~3_combout ;
wire \Selector49~4_combout ;
wire \ShiftRight0~32_combout ;
wire \regs[13][9]~q ;
wire \regs[15][9]~q ;
wire \regs[14][9]~feeder_combout ;
wire \regs[14][9]~q ;
wire \regs[12][9]~feeder_combout ;
wire \regs[12][9]~q ;
wire \Mux22~3_combout ;
wire \regs[6][9]~feeder_combout ;
wire \regs[6][9]~q ;
wire \regs[5][9]~q ;
wire \regs[7][9]~q ;
wire \Mux22~1_combout ;
wire \regs[2][9]~q ;
wire \regs[1][9]~q ;
wire \regs[0][9]~q ;
wire \regs[3][9]~q ;
wire \Mux22~0_combout ;
wire \regs[8][9]~feeder_combout ;
wire \regs[8][9]~q ;
wire \regs[10][9]~q ;
wire \regs[9][9]~feeder_combout ;
wire \regs[9][9]~q ;
wire \regs[11][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~4_combout ;
wire \regs[10][6]~DUPLICATE_q ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \regs[14][6]~q ;
wire \Mux25~2_combout ;
wire \regs[1][6]~feeder_combout ;
wire \regs[1][6]~q ;
wire \regs[13][6]~q ;
wire \regs[5][6]~q ;
wire \regs[9][6]~q ;
wire \Mux25~1_combout ;
wire \regs[0][6]~q ;
wire \regs[8][6]~DUPLICATE_q ;
wire \regs[12][6]~q ;
wire \Mux25~0_combout ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \regs[7][6]~q ;
wire \regs[15][6]~q ;
wire \regs[11][6]~q ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \aluin1_A[6]~DUPLICATE_q ;
wire \SW[8]~input_o ;
wire \wregval_M[8]~70_combout ;
wire \aluin1_A[8]~DUPLICATE_q ;
wire \regs[4][8]~q ;
wire \regs[5][8]~q ;
wire \regs[7][8]~feeder_combout ;
wire \regs[7][8]~q ;
wire \regs[6][8]~feeder_combout ;
wire \regs[6][8]~q ;
wire \Mux55~1_combout ;
wire \regs[15][8]~q ;
wire \regs[12][8]~q ;
wire \regs[14][8]~DUPLICATE_q ;
wire \regs[13][8]~q ;
wire \Mux55~3_combout ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \regs[0][8]~q ;
wire \regs[1][8]~feeder_combout ;
wire \regs[1][8]~q ;
wire \Mux55~0_combout ;
wire \regs[9][8]~feeder_combout ;
wire \regs[9][8]~q ;
wire \regs[8][8]~q ;
wire \regs[11][8]~feeder_combout ;
wire \regs[11][8]~q ;
wire \regs[10][8]~q ;
wire \Mux55~2_combout ;
wire \Mux55~4_combout ;
wire \aluin2_A~31_combout ;
wire \aluin2_A[2]~DUPLICATE_q ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \wregval_M[1]~12_combout ;
wire \PC~37_combout ;
wire \PC~25_combout ;
wire \Add0~102 ;
wire \Add0~98 ;
wire \Add0~69_sumout ;
wire \PC~27_combout ;
wire \Add1~98 ;
wire \Add1~69_sumout ;
wire \PC~28_combout ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~70 ;
wire \Add2~90 ;
wire \Add2~86 ;
wire \Add2~50 ;
wire \Add2~46 ;
wire \Add2~17_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \PC~26_combout ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \Add0~66 ;
wire \Add0~93_sumout ;
wire \PC~39_combout ;
wire \regs[11][24]~q ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \regs[9][24]~q ;
wire \regs[10][24]~q ;
wire \Mux39~2_combout ;
wire \regs[15][24]~q ;
wire \regs[14][24]~q ;
wire \regs[12][24]~feeder_combout ;
wire \regs[12][24]~q ;
wire \regs[13][24]~q ;
wire \Mux39~3_combout ;
wire \regs[4][24]~q ;
wire \regs[6][24]~q ;
wire \regs[5][24]~q ;
wire \Mux39~1_combout ;
wire \regs[0][24]~feeder_combout ;
wire \regs[0][24]~q ;
wire \regs[2][24]~feeder_combout ;
wire \regs[2][24]~q ;
wire \regs[1][24]~q ;
wire \regs[3][24]~q ;
wire \Mux39~0_combout ;
wire \Mux39~4_combout ;
wire \aluin2_A~21_combout ;
wire \Selector25~11_combout ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \Selector32~3_combout ;
wire \regs[11][23]~q ;
wire \regs[15][23]~q ;
wire \regs[3][23]~q ;
wire \regs[7][23]~q ;
wire \Mux40~3_combout ;
wire \regs[5][23]~q ;
wire \regs[1][23]~q ;
wire \regs[9][23]~q ;
wire \Mux40~1_combout ;
wire \regs[4][23]~q ;
wire \regs[0][23]~feeder_combout ;
wire \regs[0][23]~q ;
wire \regs[8][23]~feeder_combout ;
wire \regs[8][23]~q ;
wire \regs[12][23]~q ;
wire \Mux40~0_combout ;
wire \regs[14][23]~q ;
wire \regs[2][23]~q ;
wire \regs[6][23]~feeder_combout ;
wire \regs[6][23]~q ;
wire \regs[10][23]~q ;
wire \Mux40~2_combout ;
wire \Mux40~4_combout ;
wire \aluin2_A~22_combout ;
wire \regs[6][22]~q ;
wire \regs[5][22]~q ;
wire \regs[7][22]~q ;
wire \regs[4][22]~q ;
wire \Mux41~1_combout ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \regs[11][22]~q ;
wire \regs[8][22]~feeder_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \Mux41~2_combout ;
wire \regs[12][22]~feeder_combout ;
wire \regs[12][22]~q ;
wire \regs[14][22]~q ;
wire \regs[13][22]~q ;
wire \Mux41~3_combout ;
wire \regs[2][22]~feeder_combout ;
wire \regs[2][22]~q ;
wire \regs[1][22]~DUPLICATE_q ;
wire \regs[0][22]~q ;
wire \regs[3][22]~q ;
wire \Mux41~0_combout ;
wire \Mux41~4_combout ;
wire \aluin2_A~23_combout ;
wire \regs[8][20]~q ;
wire \regs[11][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \regs[10][20]~q ;
wire \Mux43~2_combout ;
wire \regs[4][20]~q ;
wire \regs[6][20]~feeder_combout ;
wire \regs[6][20]~q ;
wire \regs[5][20]~q ;
wire \regs[7][20]~q ;
wire \Mux43~1_combout ;
wire \regs[3][20]~feeder_combout ;
wire \regs[3][20]~q ;
wire \regs[2][20]~q ;
wire \regs[0][20]~q ;
wire \Mux43~0_combout ;
wire \regs[15][20]~q ;
wire \regs[12][20]~q ;
wire \regs[14][20]~q ;
wire \regs[13][20]~q ;
wire \Mux43~3_combout ;
wire \Mux43~4_combout ;
wire \aluin2_A~25_combout ;
wire \regs[1][19]~q ;
wire \regs[2][19]~q ;
wire \regs[0][19]~feeder_combout ;
wire \regs[0][19]~q ;
wire \regs[3][19]~q ;
wire \Mux12~0_combout ;
wire \regs[4][19]~feeder_combout ;
wire \regs[4][19]~q ;
wire \regs[6][19]~q ;
wire \regs[5][19]~feeder_combout ;
wire \regs[5][19]~q ;
wire \regs[7][19]~q ;
wire \Mux12~1_combout ;
wire \regs[15][19]~q ;
wire \regs[12][19]~q ;
wire \regs[13][19]~q ;
wire \regs[14][19]~q ;
wire \Mux12~3_combout ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \regs[10][19]~q ;
wire \regs[11][19]~q ;
wire \Mux12~2_combout ;
wire \Mux12~4_combout ;
wire \aluin1_A[19]~feeder_combout ;
wire \regs[7][18]~q ;
wire \regs[3][18]~q ;
wire \regs[11][18]~q ;
wire \regs[15][18]~q ;
wire \Mux13~3_combout ;
wire \regs[9][18]~q ;
wire \regs[13][18]~q ;
wire \regs[5][18]~q ;
wire \regs[1][18]~q ;
wire \Mux13~1_combout ;
wire \regs[10][18]~q ;
wire \regs[2][18]~q ;
wire \regs[6][18]~q ;
wire \regs[14][18]~q ;
wire \Mux13~2_combout ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \regs[0][18]~feeder_combout ;
wire \regs[0][18]~q ;
wire \regs[4][18]~q ;
wire \Mux13~0_combout ;
wire \Mux13~4_combout ;
wire \Selector38~2_combout ;
wire \Selector38~3_combout ;
wire \Selector38~7_combout ;
wire \Selector38~1_combout ;
wire \Add3~70 ;
wire \Add3~89_sumout ;
wire \Selector38~6_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~15_combout ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~q ;
wire \regs[2][12]~q ;
wire \regs[1][12]~feeder_combout ;
wire \regs[1][12]~q ;
wire \Mux51~0_combout ;
wire \regs[8][12]~q ;
wire \regs[9][12]~feeder_combout ;
wire \regs[9][12]~DUPLICATE_q ;
wire \regs[11][12]~DUPLICATE_q ;
wire \regs[10][12]~q ;
wire \Mux51~2_combout ;
wire \regs[14][12]~q ;
wire \regs[12][12]~q ;
wire \regs[15][12]~q ;
wire \regs[13][12]~q ;
wire \Mux51~3_combout ;
wire \regs[6][12]~q ;
wire \regs[4][12]~feeder_combout ;
wire \regs[4][12]~q ;
wire \regs[5][12]~q ;
wire \regs[7][12]~q ;
wire \Mux51~1_combout ;
wire \Mux51~4_combout ;
wire \aluin2_A~27_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \regs[5][11]~feeder_combout ;
wire \regs[5][11]~q ;
wire \regs[4][11]~q ;
wire \regs[7][11]~q ;
wire \Mux20~1_combout ;
wire \regs[1][11]~q ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \regs[2][11]~q ;
wire \regs[3][11]~q ;
wire \Mux20~0_combout ;
wire \regs[12][11]~feeder_combout ;
wire \regs[12][11]~DUPLICATE_q ;
wire \regs[14][11]~q ;
wire \regs[15][11]~q ;
wire \regs[13][11]~feeder_combout ;
wire \regs[13][11]~q ;
wire \Mux20~3_combout ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \regs[8][11]~q ;
wire \regs[10][11]~q ;
wire \regs[11][11]~q ;
wire \Mux20~2_combout ;
wire \Mux20~4_combout ;
wire \Add3~58 ;
wire \Add3~53_sumout ;
wire \aluin1_A[11]~DUPLICATE_q ;
wire \Selector45~0_combout ;
wire \Selector45~1_combout ;
wire \Selector45~2_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~46_combout ;
wire \aluin1_A[13]~DUPLICATE_q ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~21_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~30_combout ;
wire \regs[11][13]~q ;
wire \regs[3][13]~q ;
wire \regs[15][13]~q ;
wire \regs[7][13]~q ;
wire \Mux50~3_combout ;
wire \regs[1][13]~feeder_combout ;
wire \regs[1][13]~q ;
wire \regs[5][13]~q ;
wire \regs[13][13]~q ;
wire \regs[9][13]~q ;
wire \Mux50~1_combout ;
wire \regs[2][13]~q ;
wire \regs[6][13]~DUPLICATE_q ;
wire \regs[14][13]~q ;
wire \regs[10][13]~q ;
wire \Mux50~2_combout ;
wire \regs[4][13]~q ;
wire \regs[12][13]~q ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \Mux50~0_combout ;
wire \Mux50~4_combout ;
wire \aluin2_A~26_combout ;
wire \aluin2_A[13]~DUPLICATE_q ;
wire \Selector43~2_combout ;
wire \Selector43~3_combout ;
wire \Selector43~4_combout ;
wire \Add3~98 ;
wire \Add3~93_sumout ;
wire \Add4~126 ;
wire \Add4~127 ;
wire \Add4~122 ;
wire \Add4~123 ;
wire \Add4~118 ;
wire \Add4~119 ;
wire \Add4~114 ;
wire \Add4~115 ;
wire \Add4~106 ;
wire \Add4~107 ;
wire \Add4~2 ;
wire \Add4~3 ;
wire \Add4~111 ;
wire \Add4~102 ;
wire \Add4~103 ;
wire \Add4~66 ;
wire \Add4~67 ;
wire \Add4~62 ;
wire \Add4~63 ;
wire \Add4~58 ;
wire \Add4~59 ;
wire \Add4~54 ;
wire \Add4~55 ;
wire \Add4~98 ;
wire \Add4~99 ;
wire \Add4~93_sumout ;
wire \Selector43~5_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~17_combout ;
wire \Selector42~3_combout ;
wire \regs[0][14]~feeder_combout ;
wire \regs[0][14]~q ;
wire \regs[3][14]~q ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \Mux49~0_combout ;
wire \regs[6][14]~q ;
wire \regs[5][14]~q ;
wire \regs[4][14]~q ;
wire \regs[7][14]~q ;
wire \Mux49~1_combout ;
wire \regs[12][14]~q ;
wire \regs[14][14]~q ;
wire \regs[15][14]~q ;
wire \regs[13][14]~q ;
wire \Mux49~3_combout ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regs[10][14]~q ;
wire \regs[11][14]~q ;
wire \Mux49~2_combout ;
wire \Mux49~4_combout ;
wire \aluin2_A~19_combout ;
wire \Add4~94 ;
wire \Add4~95 ;
wire \Add4~81_sumout ;
wire \Add3~94 ;
wire \Add3~81_sumout ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \Selector42~2_combout ;
wire \ShiftRight0~43_combout ;
wire \aluin1_A[19]~DUPLICATE_q ;
wire \ShiftRight0~33_combout ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[11][28]~q ;
wire \regs[10][28]~q ;
wire \Mux35~2_combout ;
wire \regs[5][28]~q ;
wire \regs[4][28]~q ;
wire \regs[6][28]~q ;
wire \regs[7][28]~q ;
wire \Mux35~1_combout ;
wire \regs[2][28]~DUPLICATE_q ;
wire \regs[1][28]~feeder_combout ;
wire \regs[1][28]~q ;
wire \regs[0][28]~DUPLICATE_q ;
wire \regs[3][28]~q ;
wire \Mux35~0_combout ;
wire \regs[14][28]~q ;
wire \regs[12][28]~q ;
wire \regs[15][28]~q ;
wire \regs[13][28]~q ;
wire \Mux35~3_combout ;
wire \Mux35~4_combout ;
wire \aluin2_A~11_combout ;
wire \aluin2_A[28]~DUPLICATE_q ;
wire \PC~33_combout ;
wire \pcpred_A[26]~DUPLICATE_q ;
wire \PC~35_combout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \regs[12][26]~DUPLICATE_q ;
wire \regs[15][26]~q ;
wire \regs[14][26]~q ;
wire \regs[13][26]~q ;
wire \Mux37~3_combout ;
wire \regs[8][26]~q ;
wire \regs[9][26]~feeder_combout ;
wire \regs[9][26]~q ;
wire \regs[10][26]~q ;
wire \regs[11][26]~q ;
wire \Mux37~2_combout ;
wire \regs[4][26]~q ;
wire \regs[5][26]~q ;
wire \regs[7][26]~q ;
wire \Mux37~1_combout ;
wire \regs[2][26]~q ;
wire \regs[1][26]~feeder_combout ;
wire \regs[1][26]~q ;
wire \regs[0][26]~feeder_combout ;
wire \regs[0][26]~q ;
wire \regs[3][26]~q ;
wire \Mux37~0_combout ;
wire \Mux37~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \wregval_M[26]~32_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~49_combout ;
wire \Selector40~0_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector30~3_combout ;
wire \aluin2_A~13_combout ;
wire \aluin2_A[26]~DUPLICATE_q ;
wire \aluin1_A[26]~DUPLICATE_q ;
wire \Selector30~1_combout ;
wire \Selector30~2_combout ;
wire \regs[15][25]~q ;
wire \regs[11][25]~q ;
wire \regs[7][25]~q ;
wire \regs[3][25]~q ;
wire \Mux38~3_combout ;
wire \regs[14][25]~q ;
wire \regs[6][25]~feeder_combout ;
wire \regs[6][25]~q ;
wire \regs[2][25]~q ;
wire \regs[10][25]~q ;
wire \Mux38~2_combout ;
wire \regs[8][25]~feeder_combout ;
wire \regs[8][25]~q ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \regs[12][25]~q ;
wire \Mux38~0_combout ;
wire \regs[9][25]~q ;
wire \regs[5][25]~q ;
wire \regs[13][25]~q ;
wire \regs[1][25]~q ;
wire \Mux38~1_combout ;
wire \Mux38~4_combout ;
wire \aluin2_A~20_combout ;
wire \Add4~82 ;
wire \Add4~83 ;
wire \Add4~78 ;
wire \Add4~79 ;
wire \Add4~74 ;
wire \Add4~75 ;
wire \Add4~70 ;
wire \Add4~71 ;
wire \Add4~91 ;
wire \Add4~87 ;
wire \Add4~51 ;
wire \Add4~47 ;
wire \Add4~19 ;
wire \Add4~15 ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~38 ;
wire \Add4~39 ;
wire \Add4~33_sumout ;
wire \Selector30~0_combout ;
wire \Selector30~5_combout ;
wire \Add3~90 ;
wire \Add3~86 ;
wire \Add3~50 ;
wire \Add3~46 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~42 ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Selector30~6_combout ;
wire \Selector30~4_combout ;
wire \wregval_M[26]~33_combout ;
wire \regs[6][26]~q ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \regs[12][26]~q ;
wire \regs[0][26]~DUPLICATE_q ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~4_combout ;
wire \Add1~66 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \PC~36_combout ;
wire \Add2~14 ;
wire \Add2~42 ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add1~86 ;
wire \Add1~81_sumout ;
wire \PC~34_combout ;
wire \Add2~34 ;
wire \Add2~29_sumout ;
wire \regs[13][27]~q ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \regs[1][27]~q ;
wire \regs[5][27]~q ;
wire \Mux36~1_combout ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regs[4][27]~q ;
wire \regs[12][27]~q ;
wire \Mux36~0_combout ;
wire \regs[6][27]~q ;
wire \regs[2][27]~q ;
wire \regs[14][27]~q ;
wire \regs[10][27]~q ;
wire \Mux36~2_combout ;
wire \regs[3][27]~q ;
wire \regs[15][27]~q ;
wire \regs[11][27]~q ;
wire \regs[7][27]~q ;
wire \Mux36~3_combout ;
wire \Mux36~4_combout ;
wire \aluin2_A~12_combout ;
wire \aluin2_A[27]~DUPLICATE_q ;
wire \Selector29~2_combout ;
wire \Selector29~1_combout ;
wire \Selector29~3_combout ;
wire \Add4~34 ;
wire \Add4~35 ;
wire \Add4~29_sumout ;
wire \ShiftRight0~15_combout ;
wire \Selector29~0_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~9_combout ;
wire \aluin1_A[20]~DUPLICATE_q ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~47_combout ;
wire \Selector29~4_combout ;
wire \Add3~34 ;
wire \Add3~29_sumout ;
wire \Selector29~5_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \wregval_M[27]~30_combout ;
wire \wregval_M[27]~31_combout ;
wire \regs[0][27]~feeder_combout ;
wire \regs[0][27]~q ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \aluin1_A[27]~DUPLICATE_q ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~25_sumout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~45_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~40_combout ;
wire \Selector28~5_combout ;
wire \ShiftRight0~22_combout ;
wire \Selector28~4_combout ;
wire \Selector28~6_combout ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \PC~31_combout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \PC~32_combout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Selector28~2_combout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Selector28~3_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \wregval_M[28]~28_combout ;
wire \wregval_M[28]~29_combout ;
wire \regs[9][28]~feeder_combout ;
wire \regs[9][28]~q ;
wire \Mux3~1_combout ;
wire \regs[2][28]~q ;
wire \Mux3~2_combout ;
wire \regs[7][28]~DUPLICATE_q ;
wire \Mux3~3_combout ;
wire \regs[0][28]~q ;
wire \Mux3~0_combout ;
wire \Mux3~4_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~44_combout ;
wire \Selector42~5_combout ;
wire \Selector42~6_combout ;
wire \Selector42~4_combout ;
wire \memaddr_M[14]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \wregval_M[13]~58_combout ;
wire \wregval_M[13]~59_combout ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \regs[2][13]~DUPLICATE_q ;
wire \Mux18~0_combout ;
wire \regs[6][13]~q ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \aluin1_A[13]~feeder_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~29_combout ;
wire \Selector45~5_combout ;
wire \Selector45~4_combout ;
wire \Selector45~6_combout ;
wire \Add4~53_sumout ;
wire \Selector45~3_combout ;
wire \memaddr_M[11]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem_rtl_0_bypass[51]~8_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \wregval_M[11]~62_combout ;
wire \wregval_M[11]~63_combout ;
wire \regs[6][11]~feeder_combout ;
wire \regs[6][11]~q ;
wire \Mux52~2_combout ;
wire \Mux52~1_combout ;
wire \Mux52~3_combout ;
wire \regs[12][11]~q ;
wire \Mux52~0_combout ;
wire \Mux52~4_combout ;
wire \aluin2_A~28_combout ;
wire \Add3~54 ;
wire \Add3~97_sumout ;
wire \Selector44~0_combout ;
wire \Selector44~1_combout ;
wire \Selector44~2_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector44~4_combout ;
wire \Selector44~5_combout ;
wire \Add4~97_sumout ;
wire \Selector44~3_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \wregval_M[12]~60_combout ;
wire \wregval_M[12]~61_combout ;
wire \regs[0][12]~feeder_combout ;
wire \regs[0][12]~q ;
wire \Mux19~0_combout ;
wire \Mux19~2_combout ;
wire \regs[9][12]~q ;
wire \Mux19~1_combout ;
wire \regs[11][12]~q ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector38~4_combout ;
wire \ShiftRight0~46_combout ;
wire \Selector38~8_combout ;
wire \Add4~89_sumout ;
wire \Selector38~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \wregval_M[18]~36_combout ;
wire \wregval_M[18]~37_combout ;
wire \regs[12][18]~q ;
wire \Mux45~3_combout ;
wire \Mux45~2_combout ;
wire \Mux45~1_combout ;
wire \regs[0][18]~DUPLICATE_q ;
wire \Mux45~0_combout ;
wire \Mux45~4_combout ;
wire \aluin2_A~15_combout ;
wire \aluin2_A[18]~DUPLICATE_q ;
wire \Add4~90 ;
wire \Add4~86 ;
wire \Add4~50 ;
wire \Add4~46 ;
wire \Add4~18 ;
wire \Add4~14 ;
wire \Add4~41_sumout ;
wire \ShiftLeft0~53_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector32~0_combout ;
wire \Selector32~4_combout ;
wire \Add3~41_sumout ;
wire \Selector32~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \wregval_M[24]~48_combout ;
wire \wregval_M[24]~49_combout ;
wire \regs[7][24]~q ;
wire \Mux7~3_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~0_combout ;
wire \Mux7~4_combout ;
wire \Add1~93_sumout ;
wire \PC~40_combout ;
wire \Add2~41_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Add1~89_sumout ;
wire \PC~38_combout ;
wire \Add2~37_sumout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \Add4~37_sumout ;
wire \ShiftRight0~8_combout ;
wire \Selector31~0_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~51_combout ;
wire \Selector31~4_combout ;
wire \Add3~37_sumout ;
wire \Selector31~5_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \wregval_M[25]~46_combout ;
wire \wregval_M[25]~47_combout ;
wire \regs[4][25]~q ;
wire \Mux6~1_combout ;
wire \Mux6~3_combout ;
wire \Mux6~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~4_combout ;
wire \aluin1_A[25]~DUPLICATE_q ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~59_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector55~3_combout ;
wire \Selector55~6_combout ;
wire \Selector55~5_combout ;
wire \ldPC_D~1_combout ;
wire \PC~18_combout ;
wire \PC~19_combout ;
wire \Add3~126 ;
wire \Add3~121_sumout ;
wire \Add4~121_sumout ;
wire \Selector55~4_combout ;
wire \Selector55~7_combout ;
wire \Selector55~2_combout ;
wire \Selector55~8_combout ;
wire \Selector55~9_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \wregval_M[1]~11_combout ;
wire \wregval_M[1]~80_combout ;
wire \regs[15][1]~q ;
wire \regs[13][1]~q ;
wire \regs[14][1]~q ;
wire \regs[12][1]~q ;
wire \Mux30~3_combout ;
wire \regs[3][1]~q ;
wire \regs[0][1]~feeder_combout ;
wire \regs[0][1]~q ;
wire \regs[2][1]~q ;
wire \regs[1][1]~q ;
wire \Mux30~0_combout ;
wire \regs[4][1]~q ;
wire \regs[7][1]~q ;
wire \regs[6][1]~q ;
wire \regs[5][1]~q ;
wire \Mux30~1_combout ;
wire \regs[9][1]~feeder_combout ;
wire \regs[9][1]~DUPLICATE_q ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \regs[11][1]~q ;
wire \regs[10][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~4_combout ;
wire \Add3~122 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~106 ;
wire \Add3~2 ;
wire \Add3~110 ;
wire \Add3~102 ;
wire \Add3~65_sumout ;
wire \Selector48~4_combout ;
wire \Selector48~0_combout ;
wire \aluin2_A[6]~DUPLICATE_q ;
wire \Selector49~0_combout ;
wire \Selector48~3_combout ;
wire \ShiftRight0~3_combout ;
wire \aluin2_A[19]~DUPLICATE_q ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~4_combout ;
wire \aluin2_A~10_combout ;
wire \aluin2_A[29]~DUPLICATE_q ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~39_combout ;
wire \Selector48~6_combout ;
wire \Selector48~1_combout ;
wire \pcpred_A[8]~DUPLICATE_q ;
wire \Selector48~2_combout ;
wire \Selector48~7_combout ;
wire \Add4~65_sumout ;
wire \Selector48~5_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \wregval_M[8]~69_combout ;
wire \wregval_M[8]~71_combout ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \Mux23~3_combout ;
wire \Mux23~1_combout ;
wire \regs[14][8]~q ;
wire \Mux23~2_combout ;
wire \Mux23~0_combout ;
wire \Mux23~4_combout ;
wire \ShiftRight0~53_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector50~3_combout ;
wire \ShiftLeft0~26_combout ;
wire \Selector50~1_combout ;
wire \Selector50~0_combout ;
wire \Add4~109_sumout ;
wire \Add3~109_sumout ;
wire \Selector50~2_combout ;
wire \Selector50~4_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \wregval_M[6]~19_combout ;
wire \SW[6]~input_o ;
wire \wregval_M[6]~20_combout ;
wire \wregval_M[6]~21_combout ;
wire \regs[4][6]~feeder_combout ;
wire \regs[4][6]~q ;
wire \Mux57~1_combout ;
wire \regs[3][6]~DUPLICATE_q ;
wire \Mux57~0_combout ;
wire \regs[10][6]~q ;
wire \regs[8][6]~q ;
wire \Mux57~2_combout ;
wire \regs[13][6]~DUPLICATE_q ;
wire \Mux57~3_combout ;
wire \Mux57~4_combout ;
wire \aluin2_A~6_combout ;
wire \Add4~110 ;
wire \Add4~101_sumout ;
wire \ShiftLeft0~24_combout ;
wire \Selector49~2_combout ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector49~1_combout ;
wire \Selector49~5_combout ;
wire \Selector49~6_combout ;
wire \Add3~101_sumout ;
wire \Selector49~7_combout ;
wire \memaddr_M[0]~feeder_combout ;
wire \Equal7~6_combout ;
wire \Equal7~8_combout ;
wire \SW[7]~input_o ;
wire \wregval_M[7]~72_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \wregval_M[7]~17_combout ;
wire \wregval_M[7]~18_combout ;
wire \regs[6][7]~DUPLICATE_q ;
wire \Mux24~1_combout ;
wire \Mux24~3_combout ;
wire \Mux24~2_combout ;
wire \Mux24~0_combout ;
wire \Mux24~4_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~50_combout ;
wire \Selector47~1_combout ;
wire \Selector47~4_combout ;
wire \Selector47~3_combout ;
wire \ShiftRight0~35_combout ;
wire \Selector47~0_combout ;
wire \Selector47~6_combout ;
wire \Selector47~7_combout ;
wire \Add3~66 ;
wire \Add3~61_sumout ;
wire \Add4~61_sumout ;
wire \Selector47~5_combout ;
wire \memaddr_M[9]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0_bypass[47]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \wregval_M[9]~66_combout ;
wire \wregval_M[9]~68_combout ;
wire \regs[4][9]~q ;
wire \Mux54~0_combout ;
wire \Mux54~3_combout ;
wire \Mux54~2_combout ;
wire \regs[9][9]~DUPLICATE_q ;
wire \Mux54~1_combout ;
wire \Mux54~4_combout ;
wire \aluin2_A~30_combout ;
wire \Add3~62 ;
wire \Add3~57_sumout ;
wire \Selector46~2_combout ;
wire \Selector46~3_combout ;
wire \Selector46~4_combout ;
wire \Selector46~0_combout ;
wire \ShiftRight0~34_combout ;
wire \Selector46~6_combout ;
wire \Selector46~1_combout ;
wire \Selector46~7_combout ;
wire \Add4~57_sumout ;
wire \Selector46~5_combout ;
wire \memaddr_M[10]~feeder_combout ;
wire \memaddr_M[10]~DUPLICATE_q ;
wire \wmemval_M[10]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0_bypass[49]~9_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \wregval_M[10]~64_combout ;
wire \wregval_M[10]~65_combout ;
wire \regs[4][10]~q ;
wire \Mux21~0_combout ;
wire \regs[9][10]~q ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \Mux21~4_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector39~0_combout ;
wire \Selector39~2_combout ;
wire \Selector39~3_combout ;
wire \Selector39~4_combout ;
wire \Selector39~1_combout ;
wire \Selector39~5_combout ;
wire \Add4~69_sumout ;
wire \Selector39~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \wregval_M[17]~38_combout ;
wire \wregval_M[17]~39_combout ;
wire \regs[3][17]~q ;
wire \Mux14~0_combout ;
wire \Mux14~3_combout ;
wire \regs[5][17]~DUPLICATE_q ;
wire \regs[6][17]~q ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux14~4_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~9_combout ;
wire \Selector51~0_combout ;
wire \ShiftLeft0~2_combout ;
wire \Selector51~3_combout ;
wire \Add3~1_sumout ;
wire \Add4~1_sumout ;
wire \Selector51~2_combout ;
wire \Selector51~4_combout ;
wire \memaddr_M[5]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \wregval_M[29]~26_combout ;
wire \Selector27~0_combout ;
wire \Selector27~5_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~35_combout ;
wire \Selector27~6_combout ;
wire \PC~29_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \PC~30_combout ;
wire \PC[29]~DUPLICATE_q ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Selector27~1_combout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Add4~26 ;
wire \Add4~27 ;
wire \Add4~21_sumout ;
wire \Add3~26 ;
wire \Add3~21_sumout ;
wire \Selector27~4_combout ;
wire \wregval_M[29]~27_combout ;
wire \regs[7][29]~q ;
wire \Mux2~1_combout ;
wire \regs[11][29]~DUPLICATE_q ;
wire \Mux2~2_combout ;
wire \regs[2][29]~DUPLICATE_q ;
wire \Mux2~0_combout ;
wire \regs[14][29]~q ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \Add3~22 ;
wire \Add3~9_sumout ;
wire \Selector26~5_combout ;
wire \Selector26~6_combout ;
wire \PC~23_combout ;
wire \Add0~74 ;
wire \Add0~61_sumout ;
wire \Add1~74 ;
wire \Add1~61_sumout ;
wire \PC~24_combout ;
wire \Add2~22 ;
wire \Add2~9_sumout ;
wire \Selector26~7_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~22_combout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \Selector26~4_combout ;
wire \Selector26~8_combout ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~9_sumout ;
wire \Selector26~9_combout ;
wire \memaddr_M[30]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \wmemval_M[30]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \wregval_M[30]~24_combout ;
wire \wregval_M[30]~25_combout ;
wire \regs[12][30]~q ;
wire \Mux1~0_combout ;
wire \Mux1~3_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux1~4_combout ;
wire \aluin1_A[30]~feeder_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \Add4~17_sumout ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \Add3~17_sumout ;
wire \Selector34~4_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \wregval_M[22]~52_combout ;
wire \wregval_M[22]~53_combout ;
wire \regs[15][22]~q ;
wire \Mux9~3_combout ;
wire \Mux9~2_combout ;
wire \regs[1][22]~q ;
wire \Mux9~1_combout ;
wire \regs[0][22]~DUPLICATE_q ;
wire \Mux9~0_combout ;
wire \Mux9~4_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~41_combout ;
wire \Selector40~6_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector40~4_combout ;
wire \Add4~73_sumout ;
wire \Add3~73_sumout ;
wire \Selector40~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \wregval_M[16]~40_combout ;
wire \wregval_M[16]~41_combout ;
wire \regs[13][16]~q ;
wire \regs[9][16]~q ;
wire \Mux15~1_combout ;
wire \Mux15~0_combout ;
wire \Mux15~3_combout ;
wire \Mux15~2_combout ;
wire \Mux15~4_combout ;
wire \Add1~10 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~14 ;
wire \Add1~6 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~2 ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~109_sumout ;
wire \PC~47_combout ;
wire \Add2~73_sumout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \PC~45_combout ;
wire \Add1~110 ;
wire \Add1~105_sumout ;
wire \PC~46_combout ;
wire \PC[17]~DUPLICATE_q ;
wire \Add2~69_sumout ;
wire \Add0~106 ;
wire \Add0~117_sumout ;
wire \PC~50_combout ;
wire \Add1~106 ;
wire \Add1~117_sumout ;
wire \PC~51_combout ;
wire \Add2~89_sumout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \PC~49_combout ;
wire \Add2~85_sumout ;
wire \Add0~114 ;
wire \Add0~101_sumout ;
wire \Add1~114 ;
wire \Add1~101_sumout ;
wire \PC~44_combout ;
wire \PC[20]~DUPLICATE_q ;
wire \Add2~49_sumout ;
wire \Selector36~1_combout ;
wire \Selector36~2_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector36~5_combout ;
wire \ShiftRight0~25_combout ;
wire \Selector36~4_combout ;
wire \Add4~49_sumout ;
wire \Add3~49_sumout ;
wire \Selector36~6_combout ;
wire \Selector36~3_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \wregval_M[20]~56_combout ;
wire \wregval_M[20]~57_combout ;
wire \regs[1][20]~q ;
wire \Mux11~1_combout ;
wire \regs[3][20]~DUPLICATE_q ;
wire \Mux11~3_combout ;
wire \regs[0][20]~DUPLICATE_q ;
wire \Mux11~0_combout ;
wire \regs[10][20]~DUPLICATE_q ;
wire \Mux11~2_combout ;
wire \Mux11~4_combout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add0~97_sumout ;
wire \PC~42_combout ;
wire \Add2~45_sumout ;
wire \Selector35~1_combout ;
wire \Selector35~3_combout ;
wire \Add4~45_sumout ;
wire \Selector35~0_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector35~4_combout ;
wire \Add3~45_sumout ;
wire \Selector35~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \wregval_M[21]~54_combout ;
wire \wregval_M[21]~55_combout ;
wire \regs[0][21]~feeder_combout ;
wire \regs[0][21]~q ;
wire \Mux10~0_combout ;
wire \Mux10~3_combout ;
wire \Mux10~1_combout ;
wire \regs[9][21]~DUPLICATE_q ;
wire \Mux10~2_combout ;
wire \Mux10~4_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~55_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector53~0_combout ;
wire \Selector53~4_combout ;
wire \Selector53~3_combout ;
wire \Selector53~1_combout ;
wire \Add4~113_sumout ;
wire \Add3~113_sumout ;
wire \Selector53~2_combout ;
wire \Selector53~5_combout ;
wire \memaddr_M[3]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \wregval_M[2]~8_combout ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \wregval_M[2]~9_combout ;
wire \wregval_M[2]~10_combout ;
wire \regs[4][2]~q ;
wire \Mux61~1_combout ;
wire \Mux61~3_combout ;
wire \Mux61~0_combout ;
wire \regs[9][2]~DUPLICATE_q ;
wire \regs[11][2]~q ;
wire \regs[10][2]~DUPLICATE_q ;
wire \regs[8][2]~DUPLICATE_q ;
wire \Mux61~2_combout ;
wire \Mux61~4_combout ;
wire \aluin2_A~1_combout ;
wire \Selector54~0_combout ;
wire \Add3~117_sumout ;
wire \Add4~117_sumout ;
wire \Selector54~1_combout ;
wire \ShiftRight0~57_combout ;
wire \ShiftRight0~58_combout ;
wire \Selector54~2_combout ;
wire \Selector54~3_combout ;
wire \Selector54~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \wregval_M[3]~4_combout ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \wregval_M[3]~6_combout ;
wire \wregval_M[3]~7_combout ;
wire \regs[11][3]~q ;
wire \Mux60~3_combout ;
wire \Mux60~0_combout ;
wire \regs[1][3]~DUPLICATE_q ;
wire \regs[5][3]~DUPLICATE_q ;
wire \Mux60~1_combout ;
wire \regs[6][3]~q ;
wire \Mux60~2_combout ;
wire \Mux60~4_combout ;
wire \aluin2_A~0_combout ;
wire \aluin2_A[3]~DUPLICATE_q ;
wire \ShiftLeft0~55_combout ;
wire \Selector52~2_combout ;
wire \Selector52~3_combout ;
wire \Selector52~4_combout ;
wire \Add3~105_sumout ;
wire \Add4~105_sumout ;
wire \Selector52~5_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector52~6_combout ;
wire \Selector52~7_combout ;
wire \memaddr_M[4]~DUPLICATE_q ;
wire \KEY[0]~input_o ;
wire \SW[0]~input_o ;
wire \wregval_M[0]~2_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \wregval_M[0]~0_combout ;
wire \wregval_M[0]~3_combout ;
wire \regs[10][0]~q ;
wire \regs[9][0]~DUPLICATE_q ;
wire \Mux63~2_combout ;
wire \regs[13][0]~DUPLICATE_q ;
wire \regs[12][0]~q ;
wire \Mux63~3_combout ;
wire \regs[6][0]~q ;
wire \Mux63~1_combout ;
wire \regs[0][0]~DUPLICATE_q ;
wire \Mux63~0_combout ;
wire \Mux63~4_combout ;
wire \aluin2_A~3_combout ;
wire \aluin2_A[0]~DUPLICATE_q ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector41~4_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \wregval_M[23]~50_combout ;
wire \wregval_M[23]~51_combout ;
wire \regs[13][23]~q ;
wire \Mux8~3_combout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \Mux8~0_combout ;
wire \Mux8~4_combout ;
wire \Add4~13_sumout ;
wire \Selector33~1_combout ;
wire \Selector33~2_combout ;
wire \Selector33~3_combout ;
wire \ShiftLeft0~25_combout ;
wire \Selector33~0_combout ;
wire \Selector33~4_combout ;
wire \Add3~13_sumout ;
wire \Selector33~5_combout ;
wire \memaddr_M[23]~DUPLICATE_q ;
wire \memaddr_M[21]~DUPLICATE_q ;
wire \memaddr_M[20]~DUPLICATE_q ;
wire \WideNor0~0_combout ;
wire \memaddr_M[29]~DUPLICATE_q ;
wire \memaddr_M[28]~DUPLICATE_q ;
wire \WideNor0~3_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \MemWE~0_combout ;
wire \WideNor0~2_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \wregval_M[5]~13_combout ;
wire \SW[5]~input_o ;
wire \wregval_M[5]~76_combout ;
wire \wregval_M[5]~14_combout ;
wire \regs[8][5]~q ;
wire \regs[4][5]~DUPLICATE_q ;
wire \Mux58~0_combout ;
wire \regs[7][5]~q ;
wire \Mux58~3_combout ;
wire \Mux58~2_combout ;
wire \regs[13][5]~DUPLICATE_q ;
wire \Mux58~1_combout ;
wire \Mux58~4_combout ;
wire \aluin2_A~7_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftLeft0~7_combout ;
wire \Selector41~5_combout ;
wire \Add4~77_sumout ;
wire \Selector41~7_combout ;
wire \dmem_rtl_0_bypass[6]~feeder_combout ;
wire \dmem~1_combout ;
wire \dmem_rtl_0_bypass[16]~feeder_combout ;
wire \dmem_rtl_0_bypass[14]~feeder_combout ;
wire \dmem~2_combout ;
wire \dmem_rtl_0_bypass[24]~feeder_combout ;
wire \dmem~4_combout ;
wire \dmem_rtl_0_bypass[18]~feeder_combout ;
wire \dmem~3_combout ;
wire \dmem~5_combout ;
wire \dmem~0_combout ;
wire \dmem~6_combout ;
wire \dmem~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \wregval_M[19]~34_combout ;
wire \wregval_M[19]~35_combout ;
wire \regs[9][19]~q ;
wire \Mux44~1_combout ;
wire \Mux44~3_combout ;
wire \Mux44~2_combout ;
wire \Mux44~0_combout ;
wire \Mux44~4_combout ;
wire \aluin2_A~14_combout ;
wire \Add4~85_sumout ;
wire \Selector37~2_combout ;
wire \Selector37~1_combout ;
wire \Selector37~3_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector37~0_combout ;
wire \Selector37~5_combout ;
wire \Add3~85_sumout ;
wire \Selector37~6_combout ;
wire \Selector37~4_combout ;
wire \memaddr_M[18]~DUPLICATE_q ;
wire \Equal7~5_combout ;
wire \memaddr_M[8]~DUPLICATE_q ;
wire \Equal7~3_combout ;
wire \memaddr_M[27]~DUPLICATE_q ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \Equal7~2_combout ;
wire \memaddr_M[15]~DUPLICATE_q ;
wire \memaddr_M[17]~DUPLICATE_q ;
wire \Equal7~4_combout ;
wire \Equal7~7_combout ;
wire \Equal7~9_combout ;
wire \wregval_M[1]~1_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \wregval_M[31]~22_combout ;
wire \wregval_M[31]~23_combout ;
wire \regs[8][31]~q ;
wire \regs[4][31]~q ;
wire \Mux32~0_combout ;
wire \Mux32~3_combout ;
wire \Mux32~1_combout ;
wire \regs[6][31]~q ;
wire \Mux32~2_combout ;
wire \Mux32~4_combout ;
wire \aluin2_A~8_combout ;
wire \Add3~10 ;
wire \Add3~5_sumout ;
wire \Add4~10 ;
wire \Add4~11 ;
wire \Add4~5_sumout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~12_combout ;
wire \Selector25~5_combout ;
wire \PC~21_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \PC~22_combout ;
wire \Add2~10 ;
wire \Add2~5_sumout ;
wire \Selector25~4_combout ;
wire \Selector25~6_combout ;
wire \Selector25~7_combout ;
wire \Selector25~8_combout ;
wire \Selector25~9_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~combout ;
wire \wregval_M[29]~5_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0_bypass[57]~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \wregval_M[14]~44_combout ;
wire \wregval_M[14]~45_combout ;
wire \regs[1][14]~feeder_combout ;
wire \regs[1][14]~q ;
wire \Mux17~1_combout ;
wire \Mux17~0_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \aluin1_A[14]~feeder_combout ;
wire \aluin1_A[14]~DUPLICATE_q ;
wire \Add3~82 ;
wire \Add3~77_sumout ;
wire \Selector41~6_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \wregval_M[4]~15_combout ;
wire \SW[4]~input_o ;
wire \wregval_M[4]~16_combout ;
wire \regs[2][4]~feeder_combout ;
wire \regs[2][4]~q ;
wire \Mux27~2_combout ;
wire \Mux27~1_combout ;
wire \Mux27~0_combout ;
wire \Mux27~3_combout ;
wire \Mux27~4_combout ;
wire \Add1~21_sumout ;
wire \Add0~21_sumout ;
wire \PC~6_combout ;
wire \PC~83_combout ;
wire \imem~30_combout ;
wire \imem~32_combout ;
wire \wrreg_D~0_combout ;
wire \ldmem_D~0_combout ;
wire \ldmem_A~q ;
wire \ldmem_M~q ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0_bypass[59]~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \wregval_M[15]~42_combout ;
wire \wregval_M[15]~43_combout ;
wire \regs[7][15]~q ;
wire \Mux16~1_combout ;
wire \regs[9][15]~DUPLICATE_q ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \regs[2][15]~DUPLICATE_q ;
wire \Mux16~0_combout ;
wire \Mux16~4_combout ;
wire \Add1~45_sumout ;
wire \Add0~45_sumout ;
wire \PC~13_combout ;
wire \PC~61_combout ;
wire \PC[15]~DUPLICATE_q ;
wire \Add0~37_sumout ;
wire \PC~11_combout ;
wire \Add1~37_sumout ;
wire \PC~63_combout ;
wire \Add2~54 ;
wire \Add2~97_sumout ;
wire \pcpred_A[12]~feeder_combout ;
wire \PC~9_combout ;
wire \PC~10_combout ;
wire \Add0~33_sumout ;
wire \Add1~33_sumout ;
wire \PC~67_combout ;
wire \Add2~98 ;
wire \Add2~93_sumout ;
wire \PC~16_combout ;
wire \PC~17_combout ;
wire \Add0~53_sumout ;
wire \Add1~53_sumout ;
wire \PC~53_combout ;
wire \Add0~13_sumout ;
wire \PC~4_combout ;
wire \Add1~13_sumout ;
wire \PC~85_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \Add2~2 ;
wire \Add2~109_sumout ;
wire \PC~2_combout ;
wire \Add0~5_sumout ;
wire \Add1~5_sumout ;
wire \PC~90_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add2~110 ;
wire \Add2~101_sumout ;
wire \PC~8_combout ;
wire \Add0~29_sumout ;
wire \Add1~29_sumout ;
wire \PC~71_combout ;
wire \Add2~102 ;
wire \Add2~65_sumout ;
wire \PC~7_combout ;
wire \Add0~25_sumout ;
wire \Add1~25_sumout ;
wire \PC~75_combout ;
wire \PC[8]~94_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \imem~27_combout ;
wire \imem~26_combout ;
wire \imem~139_combout ;
wire \imem~140_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \Selector17~0_combout ;
wire \alufunc_A[2]~DUPLICATE_q ;
wire \Selector56~6_combout ;
wire \Selector56~3_combout ;
wire \LessThan1~2_combout ;
wire \LessThan0~13_combout ;
wire \Selector56~7_combout ;
wire \LessThan0~14_combout ;
wire \Equal4~8_combout ;
wire \Selector56~4_combout ;
wire \Selector56~8_combout ;
wire \PC~20_combout ;
wire \LessThan1~0_combout ;
wire \Equal4~0_combout ;
wire \LessThan1~1_combout ;
wire \Equal4~1_combout ;
wire \Equal4~6_combout ;
wire \Equal4~4_combout ;
wire \Equal4~5_combout ;
wire \LessThan1~3_combout ;
wire \Equal4~7_combout ;
wire \Equal4~9_combout ;
wire \Equal4~3_combout ;
wire \Equal4~2_combout ;
wire \Equal4~10_combout ;
wire \Equal4~11_combout ;
wire \Selector56~9_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \Selector56~2_combout ;
wire \Selector56~5_combout ;
wire \Selector56~21_combout ;
wire \Selector56~22_combout ;
wire \Add3~125_sumout ;
wire \Add4~125_sumout ;
wire \Selector56~17_combout ;
wire \Selector56~18_combout ;
wire \ShiftRight0~61_combout ;
wire \ShiftRight0~62_combout ;
wire \Selector56~16_combout ;
wire \Selector56~19_combout ;
wire \LessThan1~13_combout ;
wire \Equal4~12_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~12_combout ;
wire \Selector56~12_combout ;
wire \LessThan1~9_combout ;
wire \Selector56~10_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \Selector56~11_combout ;
wire \LessThan1~15_combout ;
wire \Selector56~13_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~19_combout ;
wire \Selector56~14_combout ;
wire \Selector56~15_combout ;
wire \Selector56~20_combout ;
wire \PC~1_combout ;
wire \Add0~1_sumout ;
wire \PC~0_combout ;
wire \Add1~1_sumout ;
wire \PC~79_combout ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \pcpred_A[10]~DUPLICATE_q ;
wire \PC~12_combout ;
wire \Add0~41_sumout ;
wire \Add1~41_sumout ;
wire \PC~62_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \imem~16_combout ;
wire \imem~39_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \Decoder1~2_combout ;
wire \Add0~17_sumout ;
wire \Add1~17_sumout ;
wire \PC~5_combout ;
wire \PC~84_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \imem~9_combout ;
wire \imem~21_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \isbranch_D~0_combout ;
wire \Add0~9_sumout ;
wire \Add1~9_sumout ;
wire \PC~3_combout ;
wire \PC~89_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~0_combout ;
wire \imem~4_combout ;
wire \stall~2_combout ;
wire \imem~10_combout ;
wire \imem~7_combout ;
wire \imem~8_combout ;
wire \imem~11_combout ;
wire \stall~3_combout ;
wire \stall~6_combout ;
wire \stall~7_combout ;
wire \destreg_M[1]~DUPLICATE_q ;
wire \stall~4_combout ;
wire \stall~5_combout ;
wire \stall~0_combout ;
wire \stall~1_combout ;
wire \stall~8_combout ;
wire \ldPC_D~0_combout ;
wire \isnop_A~q ;
wire \isbranch_D~1_combout ;
wire \isbranch_A~q ;
wire \mispred~0_combout ;
wire \PC~15_combout ;
wire \Add0~49_sumout ;
wire \PC~14_combout ;
wire \Add1~49_sumout ;
wire \PC~57_combout ;
wire \imem~5_combout ;
wire \imem~12_combout ;
wire \regs[9][1]~q ;
wire \Mux62~1_combout ;
wire \Mux62~0_combout ;
wire \Mux62~3_combout ;
wire \Mux62~2_combout ;
wire \Mux62~4_combout ;
wire \ss0|OUT~0_RTM0103_combout ;
wire \ss0|OUT~0_OTERM101feeder_combout ;
wire \always5~0_combout ;
wire \always5~1_combout ;
wire \always6~0_combout ;
wire \ss0|OUT~0_OTERM101 ;
wire \ss0|OUT~0_NEW_REG100_RTM0102_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM105 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM107 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM109 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM111 ;
wire \ss0|OUT~5_RTM0115_combout ;
wire \ss0|OUT~5_OTERM113 ;
wire \ss0|OUT~5_NEW_REG112_RTM0114_combout ;
wire \ss0|OUT~6_RTM0119_combout ;
wire \ss0|OUT~6_OTERM117 ;
wire \ss0|OUT~6_NEW_REG116_RTM0118_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM83 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM85feeder_combout ;
wire \ss1|OUT~1_OTERM85 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM87 ;
wire \ss1|OUT~3_RTM091_combout ;
wire \ss1|OUT~3_OTERM89 ;
wire \ss1|OUT~3_NEW_REG88_RTM090_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM93 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM95feeder_combout ;
wire \ss1|OUT~5_OTERM95 ;
wire \ss1|OUT~6_RTM099_combout ;
wire \ss1|OUT~6_OTERM97 ;
wire \ss1|OUT~6_NEW_REG96_RTM098_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM63feeder_combout ;
wire \ss2|OUT~0_OTERM63 ;
wire \ss2|OUT~1_RTM067_combout ;
wire \ss2|OUT~1_OTERM65 ;
wire \ss2|OUT~1_NEW_REG64_RTM066_combout ;
wire \ss2|OUT~2_RTM071_combout ;
wire \ss2|OUT~2_OTERM69feeder_combout ;
wire \ss2|OUT~2_OTERM69 ;
wire \ss2|OUT~2_NEW_REG68_RTM070_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM73 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM75 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM77 ;
wire \ss2|OUT~6_RTM081_combout ;
wire \ss2|OUT~6_OTERM79feeder_combout ;
wire \ss2|OUT~6_OTERM79 ;
wire \ss2|OUT~6_NEW_REG78_RTM080_combout ;
wire \ss3|OUT~0_RTM045_combout ;
wire \ss3|OUT~0_OTERM43 ;
wire \ss3|OUT~0_NEW_REG42_RTM044_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM47feeder_combout ;
wire \ss3|OUT~1_OTERM47 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM49feeder_combout ;
wire \ss3|OUT~2_OTERM49 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM51 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM53 ;
wire \ss3|OUT~5_RTM057_combout ;
wire \ss3|OUT~5_OTERM55feeder_combout ;
wire \ss3|OUT~5_OTERM55 ;
wire \ss3|OUT~5_NEW_REG54_RTM056_combout ;
wire \ss3|OUT~6_RTM061_combout ;
wire \ss3|OUT~6_OTERM59 ;
wire \ss3|OUT~6_NEW_REG58_RTM060_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM23feeder_combout ;
wire \ss4|OUT~0_OTERM23 ;
wire \ss4|OUT~1_RTM027_combout ;
wire \ss4|OUT~1_OTERM25feeder_combout ;
wire \ss4|OUT~1_OTERM25 ;
wire \ss4|OUT~1_NEW_REG24_RTM026_combout ;
wire \ss4|OUT~2_RTM031_combout ;
wire \ss4|OUT~2_OTERM29feeder_combout ;
wire \ss4|OUT~2_OTERM29 ;
wire \ss4|OUT~2_NEW_REG28_RTM030_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM33feeder_combout ;
wire \ss4|OUT~3_OTERM33 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM35 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM37feeder_combout ;
wire \ss4|OUT~5_OTERM37 ;
wire \ss4|OUT~6_RTM041_combout ;
wire \ss4|OUT~6_OTERM39 ;
wire \ss4|OUT~6_NEW_REG38_RTM040_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM1 ;
wire \ss5|OUT~1_RTM05_combout ;
wire \ss5|OUT~1_OTERM3 ;
wire \ss5|OUT~1_NEW_REG2_RTM04_combout ;
wire \ss5|OUT~2_RTM09_combout ;
wire \ss5|OUT~2_OTERM7feeder_combout ;
wire \ss5|OUT~2_OTERM7 ;
wire \ss5|OUT~2_NEW_REG6_RTM08_combout ;
wire \ss5|OUT~3_RTM013_combout ;
wire \ss5|OUT~3_OTERM11feeder_combout ;
wire \ss5|OUT~3_OTERM11 ;
wire \ss5|OUT~3_NEW_REG10_RTM012_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM15 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM17 ;
wire \ss5|OUT~6_RTM021_combout ;
wire \ss5|OUT~6_OTERM19 ;
wire \ss5|OUT~6_NEW_REG18_RTM020_combout ;
wire \always5~2_combout ;
wire \LEDRout[1]~feeder_combout ;
wire \LEDRout[2]~feeder_combout ;
wire \LEDRout[3]~feeder_combout ;
wire \LEDRout[7]~feeder_combout ;
wire \LEDRout[9]~feeder_combout ;
wire [31:0] wmemval_M;
wire [31:0] pcpred_A;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [3:0] destreg_A;
wire [31:0] aluin2_A;
wire [31:0] aluin1_A;
wire [7:0] alufunc_A;
wire [31:0] RTval_A;
wire [31:0] PC;
wire [9:0] LEDRout;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM105 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM107 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM109 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM111 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM85 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM87 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM93 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM95 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDRout[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDRout[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDRout[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDRout[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDRout[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X26_Y25_N4
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N56
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N50
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N32
dffeas \PC[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N44
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N49
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N2
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N44
dffeas \PC[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N14
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N3
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  ) ) # ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'h32AA32AAFF00FF00;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N42
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[3] & (\PC[4]~DUPLICATE_q )) # (PC[3] & ((!PC[5] & (\PC[4]~DUPLICATE_q )) # (PC[5] & ((!PC[2]))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & ((!PC[3]) # 
// ((\PC[4]~DUPLICATE_q  & !PC[5])))) # (PC[2] & (!PC[5] $ (((PC[3] & \PC[4]~DUPLICATE_q ))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & (!\PC[4]~DUPLICATE_q  & (PC[2] & !PC[5]))) # (PC[3] & (\PC[4]~DUPLICATE_q  & ((PC[5])))) ) ) ) 
// # ( !\PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (((PC[3] & PC[2])) # (PC[5]))) # (\PC[4]~DUPLICATE_q  & ((!PC[2] & ((PC[5]) # (PC[3]))) # (PC[2] & ((!PC[5]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h17FC0811BEA13372;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N6
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( \imem~124_combout  & ( \imem~123_combout  & ( (\PC[9]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ) ) ) ) # ( !\imem~124_combout  & ( \imem~123_combout  & ( (!\PC[9]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # 
// (\PC[7]~DUPLICATE_q )))) # (\PC[9]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h00000000C2420303;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N15
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \imem~5_combout  & ( \imem~47_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h000000000000FFFF;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N21
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & !PC[7]) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h3030303000000000;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N6
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[4])))) # (PC[3] & (!\PC[2]~DUPLICATE_q  $ (((\PC[5]~DUPLICATE_q  & PC[4]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[7] & ( (!PC[3] & 
// (!\PC[2]~DUPLICATE_q  & ((PC[4]) # (\PC[5]~DUPLICATE_q )))) # (PC[3] & (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!PC[3] & (\PC[5]~DUPLICATE_q  & ((PC[4])))) # (PC[3] & ((!\PC[2]~DUPLICATE_q  
// & ((!PC[4]))) # (\PC[2]~DUPLICATE_q  & ((PC[4]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  $ (PC[4])))) # (\PC[5]~DUPLICATE_q  & (PC[3] & ((PC[4]) # (\PC[2]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'hC11D512724E0D061;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N18
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[4])) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[4]))) ) )

	.dataa(gnd),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h30C330C300000000;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N39
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~93_combout  & ( (\imem~16_combout  & (((!PC[9] & \imem~94_combout )) # (\imem~40_combout ))) ) ) # ( !\imem~93_combout  & ( (!PC[9] & (\imem~16_combout  & \imem~94_combout )) ) )

	.dataa(!PC[9]),
	.datab(!\imem~16_combout ),
	.datac(!\imem~40_combout ),
	.datad(!\imem~94_combout ),
	.datae(gnd),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h0022002203230323;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N14
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N36
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( !\PC[14]~DUPLICATE_q  & ( (!\PC[13]~DUPLICATE_q  & !\PC[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'hCC00CC0000000000;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N57
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~5_combout  & ( !\imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0000FFFF00000000;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N24
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (!PC[4] & (!\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) # (PC[5] & (!PC[4] $ (((\PC[7]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & 
// ((!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & PC[4])) # (\PC[7]~DUPLICATE_q  & ((!PC[4]))))) # (PC[5] & ((!\PC[3]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[4])) # (\PC[3]~DUPLICATE_q  & ((PC[4]))))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( 
// (!\PC[3]~DUPLICATE_q  & (!PC[5] & ((!\PC[7]~DUPLICATE_q ) # (PC[4])))) # (\PC[3]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((!PC[4]))) # (\PC[7]~DUPLICATE_q  & (!PC[5])))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q  & ((PC[4]))) # (\PC[7]~DUPLICATE_q  & (PC[5] & !PC[4])))) # (\PC[3]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (((!PC[5]) # (PC[4]))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h16A5D48C2C916813;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N48
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!PC[5]) # ((\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (PC[5] & 
// !\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[5]))))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!PC[5] $ (\PC[4]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (((!PC[5] & 
// !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[5] $ (((!\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((!PC[5]) # (\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h6CD06C907010D0C0;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem~16_combout  & ( (\imem~13_combout  & ((!\PC[9]~DUPLICATE_q  & (!\imem~15_combout )) # (\PC[9]~DUPLICATE_q  & ((\imem~14_combout ))))) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h00000000008B008B;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N0
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[5] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!PC[3]))) # (\PC[4]~DUPLICATE_q  & (!PC[7])))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & ((!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( 
// PC[5] & ( (!PC[7] & ((!PC[3]) # (!\PC[6]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[5] & ( (!PC[7] & (!\PC[4]~DUPLICATE_q  & (!PC[3] $ (\PC[6]~DUPLICATE_q )))) # (PC[7] & (PC[3] & (\PC[6]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[2]~DUPLICATE_q  & ( !PC[5] & ( (!PC[7] & (\PC[4]~DUPLICATE_q  & (!PC[3] $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[3]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h002883018AA8CAA0;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N42
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!PC[7] & (((!PC[3]) # (!PC[5])) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[2]~DUPLICATE_q ) # (!PC[3] $ (!PC[5])))) ) ) ) # ( 
// \PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!PC[7] & ((!PC[3]) # (PC[5]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!PC[3] & (((!PC[7])))) # (PC[3] & ((!PC[7] & ((PC[5]) # (\PC[2]~DUPLICATE_q ))) # (PC[7] & ((!PC[5]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[7]),
	.datad(!PC[5]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'hD3F0C0F0B0E0F0D0;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N9
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~18_combout  & ( (\imem~5_combout  & ((!PC[9] & (!\PC[8]~DUPLICATE_q  & !\imem~19_combout )) # (PC[9] & (\PC[8]~DUPLICATE_q )))) ) ) # ( !\imem~18_combout  & ( (!PC[9] & (\imem~5_combout  & (!\PC[8]~DUPLICATE_q  & 
// !\imem~19_combout ))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~5_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~19_combout ),
	.datae(gnd),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h2000200021012101;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N24
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \imem~5_combout  & ( \imem~24_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h000000000000FFFF;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N15
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (\PC[3]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (PC[4]))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// ((!\PC[6]~DUPLICATE_q  & (!PC[4] & !\PC[3]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & (PC[4])))) # (\PC[2]~DUPLICATE_q  & (!PC[4] & (!\PC[6]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h9242924281098109;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N18
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & ((\PC[5]~DUPLICATE_q ) # (PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & ((!\PC[5]~DUPLICATE_q ))) # (PC[3] & (!PC[4] & \PC[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] & ((!\PC[5]~DUPLICATE_q ) # (PC[3])))) # (\PC[2]~DUPLICATE_q  & (PC[4] & (!PC[3] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!PC[3] & (!\PC[5]~DUPLICATE_q  & 
// (!\PC[2]~DUPLICATE_q  $ (PC[4])))) # (PC[3] & (!\PC[2]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & (PC[3] & (!PC[4] $ (!\PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & 
// ((\PC[5]~DUPLICATE_q ))) # (PC[3] & (!PC[4] & !\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h0658900A891870A4;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N0
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \imem~36_combout  & ( \imem~37_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (!PC[7] & PC[9])))) ) ) ) # ( !\imem~36_combout  & ( \imem~37_combout  & ( (!PC[8] & (!PC[9] & \imem~5_combout )) ) ) ) # ( 
// \imem~36_combout  & ( !\imem~37_combout  & ( (PC[8] & (!PC[7] & (PC[9] & \imem~5_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~36_combout ),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0000000400A000A4;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N30
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!PC[4]) # (PC[3])))) # (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!PC[3]) # (PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[7] & ( 
// (!\PC[2]~DUPLICATE_q  & ((!PC[3] & (\PC[5]~DUPLICATE_q  & !PC[4])) # (PC[3] & ((PC[4]))))) # (\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (!PC[3])) # (\PC[5]~DUPLICATE_q  & (PC[3] & !PC[4])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[7] & ( 
// (!\PC[2]~DUPLICATE_q  & (PC[4] & (!\PC[5]~DUPLICATE_q  $ (!PC[3])))) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (((PC[4]) # (PC[3]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[3] $ 
// (PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (!PC[3] & !PC[4])) # (\PC[5]~DUPLICATE_q  & (PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h69834139614A9819;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N12
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & ((!PC[4] & ((\PC[6]~DUPLICATE_q ))) # (PC[4] & (!\PC[2]~DUPLICATE_q )))) # (PC[3] & (((!PC[4])))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & (!\PC[6]~DUPLICATE_q  $ 
// (!PC[4])))) # (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[3] $ (PC[4])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h608460843FA03FA0;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N24
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC[9] & ( \imem~33_combout  & ( (\imem~13_combout  & (\imem~16_combout  & !PC[7])) ) ) ) # ( !PC[9] & ( \imem~33_combout  & ( (\imem~13_combout  & (\imem~34_combout  & \imem~16_combout )) ) ) ) # ( !PC[9] & ( !\imem~33_combout  & ( 
// (\imem~13_combout  & (\imem~34_combout  & \imem~16_combout )) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~34_combout ),
	.datac(!\imem~16_combout ),
	.datad(!PC[7]),
	.datae(!PC[9]),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h0101000001010500;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N48
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\imem~35_combout  & ( !\imem~32_combout  & ( !\imem~38_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~38_combout ),
	.datad(gnd),
	.datae(!\imem~35_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'hF0F0000000000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N42
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( !\imem~46_combout  & ( \Decoder1~1_combout  & ( (!\imem~25_combout  & !\imem~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~25_combout ),
	.datac(!\imem~29_combout ),
	.datad(gnd),
	.datae(!\imem~46_combout ),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h00000000C0C00000;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N54
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[4] & ( \PC[3]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( \PC[3]~DUPLICATE_q  & ( (PC[9] & (((\PC[2]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )) # 
// (\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (PC[9] & (((!\PC[6]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (PC[9] & (((\PC[2]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q 
// )) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h1333333113331323;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N6
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[9] & (((!\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[4] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[6]~DUPLICATE_q ) # 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[4] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q 
//  & ( !PC[4] & ( !PC[9] ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'hCCCC088CC8CCCC4C;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N32
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N33
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC[6] & ( (\PC[9]~DUPLICATE_q  & (!PC[5] & !PC[4])) ) )

	.dataa(gnd),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h3000300000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N48
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[4]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( 
// (!PC[9] & ((!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) # (PC[4] & (\PC[2]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q ))) # (PC[4] & 
// ((\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!PC[4] $ (\PC[2]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h84CC88C4848CC40C;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N12
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \imem~2_combout  & ( \imem~56_combout  & ( (!PC[7] & (PC[8] & (!\imem~55_combout ))) # (PC[7] & (!PC[8] & ((!\imem~57_combout )))) ) ) ) # ( !\imem~2_combout  & ( \imem~56_combout  & ( (!PC[7] & (PC[8] & (!\imem~55_combout ))) # 
// (PC[7] & (((!\imem~57_combout )) # (PC[8]))) ) ) ) # ( \imem~2_combout  & ( !\imem~56_combout  & ( (!PC[7] & ((!PC[8]) # ((!\imem~55_combout )))) # (PC[7] & (!PC[8] & ((!\imem~57_combout )))) ) ) ) # ( !\imem~2_combout  & ( !\imem~56_combout  & ( (!PC[7] 
// & ((!PC[8]) # ((!\imem~55_combout )))) # (PC[7] & (((!\imem~57_combout )) # (PC[8]))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[8]),
	.datac(!\imem~55_combout ),
	.datad(!\imem~57_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'hFDB9ECA875316420;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N6
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \imem~58_combout  & ( (!\imem~20_combout ) # (\Decoder1~3_combout ) ) ) # ( !\imem~58_combout  & ( (!\Decoder1~3_combout  & ((!\imem~20_combout ))) # (\Decoder1~3_combout  & (!\imem~5_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~5_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'hF0CCF0CCF0FFF0FF;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \destreg_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N59
dffeas \destreg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\destreg_A[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( PC[5] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[2] & ((!PC[7]))) # (PC[2] & (!\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (PC[7] & (!\PC[6]~DUPLICATE_q  $ (!PC[2])))) ) ) ) # ( !PC[5] & ( \PC[3]~DUPLICATE_q  & ( 
// (\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[7] & PC[2])) # (\PC[4]~DUPLICATE_q  & ((!PC[2]))))) ) ) ) # ( PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (((!PC[7] & PC[2])))) # (\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[7] $ 
// (PC[2]))) # (\PC[4]~DUPLICATE_q  & (PC[7] & !PC[2])))) ) ) ) # ( !PC[5] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[2] & (!\PC[6]~DUPLICATE_q  $ (!PC[7])))) # (\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ ((PC[7])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h416921C21120A18C;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N6
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC[5] & ( PC[3] & ( (!PC[7] & ((!PC[4]) # ((PC[2] & !PC[6])))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!PC[7] & (PC[2] & (!PC[6] $ (!PC[4])))) # (PC[7] & (((!PC[6] & !PC[4])))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!PC[7] & ((!PC[4] & ((PC[6]))) # 
// (PC[4] & (!PC[2])))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (!PC[2] & (!PC[7] & (PC[6]))) # (PC[2] & ((!PC[4] & ((!PC[6]))) # (PC[4] & (!PC[7])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h584C0C883440CC40;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N3
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \imem~61_combout  & ( \imem~60_combout  & ( (!\Decoder1~3_combout  & (((!\imem~17_combout )))) # (\Decoder1~3_combout  & ((!PC[9]) # ((!\imem~39_combout )))) ) ) ) # ( !\imem~61_combout  & ( \imem~60_combout  & ( 
// (!\Decoder1~3_combout  & ((!\imem~17_combout ))) # (\Decoder1~3_combout  & (!\imem~39_combout )) ) ) ) # ( \imem~61_combout  & ( !\imem~60_combout  & ( (!\imem~17_combout ) # (\Decoder1~3_combout ) ) ) ) # ( !\imem~61_combout  & ( !\imem~60_combout  & ( 
// (!\Decoder1~3_combout  & (((!\imem~17_combout )))) # (\Decoder1~3_combout  & (((!\imem~39_combout )) # (PC[9]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\Decoder1~3_combout ),
	.datac(!\imem~39_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\imem~61_combout ),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'hFD31FF33FC30FE32;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N4
dffeas \destreg_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2] .is_wysiwyg = "true";
defparam \destreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N32
dffeas \destreg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \PC[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N12
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[2] & (!\PC[9]~DUPLICATE_q  & !PC[5])) ) ) ) # ( !PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[5])) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h0030A00000000000;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( PC[4] & ( \PC[8]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[2] & (!\PC[3]~DUPLICATE_q  & !PC[5])) # (PC[2] & ((PC[5]))))) ) ) ) # ( !PC[4] & ( \PC[8]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (!PC[5] & ((!PC[2]) # 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[2] & (\PC[3]~DUPLICATE_q  & !PC[5])) # (PC[2] & (!\PC[3]~DUPLICATE_q  & PC[5])))) ) ) ) # ( !PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (PC[2] & 
// (!\PC[3]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[5]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'h004020400B000805;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( PC[4] & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & ((!PC[2] & (\PC[3]~DUPLICATE_q  & PC[5])) # (PC[2] & ((!PC[5]))))) ) ) ) # ( !PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[2] & (\PC[3]~DUPLICATE_q  & (!PC[9] & PC[5]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'h0020000000000502;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( !PC[4] & ( \PC[8]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q  & !PC[5]))) ) ) ) # ( PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (PC[2] & (!\PC[3]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  & PC[5]))) ) ) ) # ( !PC[4] & 
// ( !\PC[8]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[2] & (\PC[3]~DUPLICATE_q  & !PC[5])) # (PC[2] & (!\PC[3]~DUPLICATE_q  & PC[5])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h2040004008000000;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N42
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \imem~128_combout  & ( \imem~129_combout  & ( (!PC[6] & (((PC[7]) # (\imem~130_combout )))) # (PC[6] & (((!PC[7])) # (\imem~70_combout ))) ) ) ) # ( !\imem~128_combout  & ( \imem~129_combout  & ( (!PC[6] & (((PC[7]) # 
// (\imem~130_combout )))) # (PC[6] & (\imem~70_combout  & ((PC[7])))) ) ) ) # ( \imem~128_combout  & ( !\imem~129_combout  & ( (!PC[6] & (((\imem~130_combout  & !PC[7])))) # (PC[6] & (((!PC[7])) # (\imem~70_combout ))) ) ) ) # ( !\imem~128_combout  & ( 
// !\imem~129_combout  & ( (!PC[6] & (((\imem~130_combout  & !PC[7])))) # (PC[6] & (\imem~70_combout  & ((PC[7])))) ) ) )

	.dataa(!PC[6]),
	.datab(!\imem~70_combout ),
	.datac(!\imem~130_combout ),
	.datad(!PC[7]),
	.datae(!\imem~128_combout ),
	.dataf(!\imem~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N27
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \imem~71_combout  & ( (!\PC[10]~DUPLICATE_q  & (!PC[12] & !\PC[11]~DUPLICATE_q )) ) )

	.dataa(!\PC[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(!\PC[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h00000000A000A000;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N36
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \imem~13_combout  & ( (!\Decoder1~3_combout  & ((!\imem~6_combout ))) # (\Decoder1~3_combout  & (\imem~72_combout )) ) ) # ( !\imem~13_combout  & ( (!\Decoder1~3_combout  & !\imem~6_combout ) ) )

	.dataa(gnd),
	.datab(!\Decoder1~3_combout ),
	.datac(!\imem~72_combout ),
	.datad(!\imem~6_combout ),
	.datae(gnd),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'hCC00CC00CF03CF03;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N37
dffeas \destreg_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N36
cyclonev_lcell_comb \destreg_M[0]~feeder (
// Equation(s):
// \destreg_M[0]~feeder_combout  = ( destreg_A[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_M[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_M[0]~feeder .extended_lut = "off";
defparam \destreg_M[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \destreg_M[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N37
dffeas \destreg_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destreg_M[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N36
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[4] & \imem~40_combout ))) ) ) # ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (PC[4] & \imem~40_combout ))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\imem~40_combout ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h0008000800800080;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N30
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( PC[4] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q  & PC[7])))) # (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((!PC[7]))) # (\PC[6]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( 
// \PC[3]~DUPLICATE_q  & ( (!PC[7] & (!\PC[5]~DUPLICATE_q  $ (((\PC[2]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[4] & ( !\PC[3]~DUPLICATE_q  & ( 
// (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (!PC[7])))) ) ) ) # ( !PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (PC[7] & (!\PC[6]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[4]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h0048050487600BC1;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N3
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( \imem~96_combout  & ( (\imem~16_combout  & ((!PC[9]) # (\imem~97_combout ))) ) ) # ( !\imem~96_combout  & ( (\imem~97_combout  & \imem~16_combout ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~97_combout ),
	.datad(!\imem~16_combout ),
	.datae(gnd),
	.dataf(!\imem~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h000F000F00AF00AF;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( !\PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & PC[4]) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & PC[4]) ) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h00000A0A0A0A0000;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N18
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( !\PC[9]~DUPLICATE_q  & ( \imem~107_combout  & ( (PC[7] & \PC[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h0000000003030000;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N33
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( PC[4] & ( (PC[2] & (\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) ) # ( !PC[4] & ( (!PC[2] & (\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h0022002211001100;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N30
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & (PC[2] & \PC[3]~DUPLICATE_q )) ) ) # ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!PC[2] & !\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (PC[2] & \PC[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'hC003C003000C000C;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N48
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( !\PC[9]~DUPLICATE_q  & ( \imem~104_combout  & ( (!PC[7] & ((!\PC[6]~DUPLICATE_q ) # (\imem~105_combout ))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\imem~104_combout  & ( (\PC[6]~DUPLICATE_q  & (\imem~105_combout  & !PC[7])) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~105_combout ),
	.datad(!PC[7]),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h05000000AF000000;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N27
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \imem~40_combout  & ( (!PC[2] & (PC[4] & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) )

	.dataa(!PC[2]),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h0000000020002000;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N36
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \imem~41_combout  & ( \imem~16_combout  ) ) # ( !\imem~41_combout  & ( (\imem~16_combout  & ((\imem~106_combout ) # (\imem~108_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~108_combout ),
	.datac(!\imem~106_combout ),
	.datad(!\imem~16_combout ),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h003F003F00FF00FF;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N12
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( PC[4] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[7] $ (((!\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))))) # (\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[7])) # (\PC[2]~DUPLICATE_q  & 
// (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q  $ (!PC[7])))) # (\PC[2]~DUPLICATE_q  & (!PC[7] & ((!\PC[6]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[4] 
// & ( !\PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & ((!PC[7]))))) ) ) ) # ( !PC[4] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[7]))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[4]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'hC0CC1504A7482BC1;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N9
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = (\imem~16_combout  & (((\imem~102_combout  & !PC[9])) # (\imem~97_combout )))

	.dataa(!\imem~16_combout ),
	.datab(!\imem~102_combout ),
	.datac(!\imem~97_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h1505150515051505;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N9
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( PC[4] & ( (!PC[2] & (PC[7] & (!\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) )

	.dataa(!PC[2]),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h0000000000200020;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N24
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( PC[7] & ( (!PC[2] & (PC[4] & !\PC[3]~DUPLICATE_q )) ) ) # ( !PC[7] & ( (!PC[2] & (!PC[4] & \PC[3]~DUPLICATE_q )) # (PC[2] & (PC[4] & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(!PC[4]),
	.datac(gnd),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h1188118822002200;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N12
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \imem~110_combout  & ( (\PC[6]~DUPLICATE_q  & (!PC[9] & ((\imem~111_combout ) # (\PC[5]~DUPLICATE_q )))) ) ) # ( !\imem~110_combout  & ( (\PC[6]~DUPLICATE_q  & (\imem~111_combout  & !PC[9])) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\imem~111_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'h0500050015001500;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N6
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[2] & ( (!PC[7] & !PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h00000000CC00CC00;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N39
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~42_combout  & ( (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[4] & !\PC[6]~DUPLICATE_q ))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h0000000010001000;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N36
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( \imem~43_combout  & ( \imem~16_combout  ) ) # ( !\imem~43_combout  & ( (\imem~16_combout  & ((\imem~112_combout ) # (\imem~41_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~16_combout ),
	.datac(!\imem~41_combout ),
	.datad(!\imem~112_combout ),
	.datae(gnd),
	.dataf(!\imem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h0333033333333333;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N54
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \imem~113_combout  & ( \imem~95_combout  & ( (!\imem~98_combout  & (!\imem~109_combout  & (\imem~13_combout  & \imem~103_combout ))) ) ) ) # ( !\imem~113_combout  & ( \imem~95_combout  & ( (!\imem~98_combout  & (\imem~13_combout 
//  & ((!\imem~109_combout ) # (\imem~103_combout )))) ) ) )

	.dataa(!\imem~98_combout ),
	.datab(!\imem~109_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~103_combout ),
	.datae(!\imem~113_combout ),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h00000000080A0008;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N48
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & ((!PC[7]) # (!PC[2])))) # (\PC[3]~DUPLICATE_q  & ((!PC[4] & (!PC[7])) # (PC[4] & ((PC[2]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( 
// (PC[7] & (!PC[2] & ((!PC[4]) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[7] & (!PC[2] & !PC[4]))) # (\PC[3]~DUPLICATE_q  & (!PC[7] & ((PC[4]) # (PC[2])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  
// & ( !\PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (!PC[2] & (!PC[7] $ (PC[4])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[2]),
	.datad(!PC[4]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h40102444301044AD;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N57
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \imem~99_combout  & ( (PC[9] & !\imem~97_combout ) ) ) # ( !\imem~99_combout  & ( !\imem~97_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~97_combout ),
	.datae(gnd),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'hFF00FF000F000F00;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N15
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = (\imem~16_combout  & !\imem~100_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~16_combout ),
	.datad(!\imem~100_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h0F000F000F000F00;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N48
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \imem~101_combout  & ( \imem~109_combout  & ( (\imem~13_combout  & (!\imem~103_combout  & (!\imem~98_combout  & !\imem~95_combout ))) ) ) ) # ( \imem~101_combout  & ( !\imem~109_combout  & ( (\imem~13_combout  & 
// (!\imem~103_combout  & (!\imem~98_combout  & !\imem~95_combout ))) ) ) ) # ( !\imem~101_combout  & ( !\imem~109_combout  & ( (\imem~13_combout  & (!\imem~103_combout  & (\imem~98_combout  & \imem~95_combout ))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~103_combout ),
	.datac(!\imem~98_combout ),
	.datad(!\imem~95_combout ),
	.datae(!\imem~101_combout ),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0004400000004000;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N3
cyclonev_lcell_comb \wrreg_D~1 (
// Equation(s):
// \wrreg_D~1_combout  = ( \Selector24~0_combout  & ( (!\imem~29_combout  & (\Decoder1~1_combout  & !\imem~46_combout )) ) ) # ( !\Selector24~0_combout  & ( (!\imem~29_combout  & (\Selector24~1_combout  & (\Decoder1~1_combout  & !\imem~46_combout ))) ) )

	.dataa(!\imem~29_combout ),
	.datab(!\Selector24~1_combout ),
	.datac(!\Decoder1~1_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~1 .extended_lut = "off";
defparam \wrreg_D~1 .lut_mask = 64'h020002000A000A00;
defparam \wrreg_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N18
cyclonev_lcell_comb \wrreg_D~2 (
// Equation(s):
// \wrreg_D~2_combout  = ( !\wrreg_D~1_combout  & ( \imem~38_combout  & ( ((!\imem~46_combout  & (!\imem~29_combout  & \imem~35_combout )) # (\imem~46_combout  & ((!\imem~29_combout ) # (\imem~35_combout )))) # (\imem~32_combout ) ) ) ) # ( 
// !\wrreg_D~1_combout  & ( !\imem~38_combout  & ( ((!\imem~32_combout ) # ((!\imem~35_combout ) # (\imem~29_combout ))) # (\imem~46_combout ) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~29_combout ),
	.datad(!\imem~35_combout ),
	.datae(!\wrreg_D~1_combout ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~2 .extended_lut = "off";
defparam \wrreg_D~2 .lut_mask = 64'hFFDF000073F70000;
defparam \wrreg_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N36
cyclonev_lcell_comb \wrreg_D~3 (
// Equation(s):
// \wrreg_D~3_combout  = ( \ldPC_D~0_combout  & ( ((!\imem~25_combout  & !\wrreg_D~2_combout )) # (\Decoder1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~25_combout ),
	.datac(!\wrreg_D~2_combout ),
	.datad(!\Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~3 .extended_lut = "off";
defparam \wrreg_D~3 .lut_mask = 64'h00000000C0FFC0FF;
defparam \wrreg_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N37
dffeas wrreg_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_D~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N56
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas isnop_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N54
cyclonev_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = ( \isnop_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always8~0 .extended_lut = "off";
defparam \always8~0 .lut_mask = 64'h00000000000F000F;
defparam \always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N42
cyclonev_lcell_comb \Decoder3~2 (
// Equation(s):
// \Decoder3~2_combout  = ( \always8~0_combout  & ( destreg_M[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!destreg_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~2 .extended_lut = "off";
defparam \Decoder3~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N24
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!PC[2] & ((!\PC[6]~DUPLICATE_q ))) # (PC[2] & ((\PC[6]~DUPLICATE_q ) # (PC[4]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & 
// ((!PC[4] $ (!PC[7])))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & (!PC[2] $ (!PC[4])))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!PC[2]) # ((\PC[6]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & 
// ( (!\PC[6]~DUPLICATE_q  & ((!PC[7] & (PC[2])) # (PC[7] & ((!PC[4]))))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & ((!PC[2]) # (!PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[4]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h5EC0BF0036C0B500;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N42
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (\PC[6]~DUPLICATE_q  & !PC[7])) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (\PC[6]~DUPLICATE_q  & (!PC[4] $ (PC[7])))) # (PC[2] & ((!PC[7] & (PC[4])) 
// # (PC[7] & ((!\PC[6]~DUPLICATE_q ))))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & ((!PC[4] & (\PC[6]~DUPLICATE_q  & !PC[7])) # (PC[4] & (!\PC[6]~DUPLICATE_q )))) # (PC[2] & (((!PC[7])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (PC[4] & ((!PC[2] & ((PC[7]))) # (PC[2] & (!\PC[6]~DUPLICATE_q  & !PC[7])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[4]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h10227D2019520A00;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N0
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \imem~64_combout  & ( (!PC[9]) # ((!\imem~63_combout ) # (!\imem~16_combout )) ) ) # ( !\imem~64_combout  & ( (!\imem~16_combout ) # ((PC[9] & !\imem~63_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~63_combout ),
	.datad(!\imem~16_combout ),
	.datae(gnd),
	.dataf(!\imem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'hFF50FF50FFFAFFFA;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N57
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \imem~65_combout  & ( (\Decoder1~3_combout ) # (\imem~12_combout ) ) ) # ( !\imem~65_combout  & ( (!\Decoder1~3_combout  & (\imem~12_combout )) # (\Decoder1~3_combout  & ((!\imem~13_combout ))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\Decoder1~3_combout ),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\imem~65_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h7474777774747777;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N58
dffeas \destreg_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N44
dffeas \destreg_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N0
cyclonev_lcell_comb \Decoder3~17 (
// Equation(s):
// \Decoder3~17_combout  = ( destreg_M[1] & ( (destreg_M[3] & (destreg_M[2] & \Decoder3~2_combout )) ) )

	.dataa(!destreg_M[3]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(!\Decoder3~2_combout ),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~17 .extended_lut = "off";
defparam \Decoder3~17 .lut_mask = 64'h0000000000110011;
defparam \Decoder3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \regs[15][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[15]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \destreg_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N57
cyclonev_lcell_comb \Decoder3~13 (
// Equation(s):
// \Decoder3~13_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (destreg_M[1] & (\Decoder3~2_combout  & destreg_M[3])) ) )

	.dataa(!destreg_M[1]),
	.datab(!\Decoder3~2_combout ),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~13 .extended_lut = "off";
defparam \Decoder3~13 .lut_mask = 64'h0101010100000000;
defparam \Decoder3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N37
dffeas \regs[11][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N24
cyclonev_lcell_comb \Decoder3~5 (
// Equation(s):
// \Decoder3~5_combout  = ( destreg_M[1] & ( (\Decoder3~2_combout  & (!\destreg_M[2]~DUPLICATE_q  & !destreg_M[3])) ) )

	.dataa(gnd),
	.datab(!\Decoder3~2_combout ),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~5 .extended_lut = "off";
defparam \Decoder3~5 .lut_mask = 64'h0000000030003000;
defparam \Decoder3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N56
dffeas \regs[3][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N51
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[3][15]~q  & ( \regs[7][15]~q  & ( ((!\imem~17_combout  & (\regs[15][15]~q )) # (\imem~17_combout  & ((\regs[11][15]~q )))) # (\imem~20_combout ) ) ) ) # ( !\regs[3][15]~q  & ( \regs[7][15]~q  & ( (!\imem~17_combout  & 
// (((\imem~20_combout )) # (\regs[15][15]~q ))) # (\imem~17_combout  & (((\regs[11][15]~q  & !\imem~20_combout )))) ) ) ) # ( \regs[3][15]~q  & ( !\regs[7][15]~q  & ( (!\imem~17_combout  & (\regs[15][15]~q  & ((!\imem~20_combout )))) # (\imem~17_combout  & 
// (((\imem~20_combout ) # (\regs[11][15]~q )))) ) ) ) # ( !\regs[3][15]~q  & ( !\regs[7][15]~q  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\regs[15][15]~q )) # (\imem~17_combout  & ((\regs[11][15]~q ))))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[15][15]~q ),
	.datac(!\regs[11][15]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[3][15]~q ),
	.dataf(!\regs[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \regs[10][15]~feeder (
// Equation(s):
// \regs[10][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][15]~feeder .extended_lut = "off";
defparam \regs[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N6
cyclonev_lcell_comb \Decoder3~12 (
// Equation(s):
// \Decoder3~12_combout  = ( destreg_M[3] & ( (!\destreg_M[2]~DUPLICATE_q  & (\always8~0_combout  & (destreg_M[1] & !destreg_M[0]))) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!\always8~0_combout ),
	.datac(!destreg_M[1]),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~12 .extended_lut = "off";
defparam \Decoder3~12 .lut_mask = 64'h0000000002000200;
defparam \Decoder3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N32
dffeas \regs[10][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N51
cyclonev_lcell_comb \regs[6][15]~feeder (
// Equation(s):
// \regs[6][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][15]~feeder .extended_lut = "off";
defparam \regs[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N3
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( \always8~0_combout  & ( (!destreg_M[3] & !destreg_M[0]) ) )

	.dataa(!destreg_M[3]),
	.datab(gnd),
	.datac(!destreg_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N0
cyclonev_lcell_comb \Decoder3~8 (
// Equation(s):
// \Decoder3~8_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (destreg_M[1] & \Decoder3~0_combout ) ) )

	.dataa(!destreg_M[1]),
	.datab(gnd),
	.datac(!\Decoder3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~8 .extended_lut = "off";
defparam \Decoder3~8 .lut_mask = 64'h0000000005050505;
defparam \Decoder3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N52
dffeas \regs[6][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \regs[2][15]~feeder (
// Equation(s):
// \regs[2][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][15]~feeder .extended_lut = "off";
defparam \regs[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N45
cyclonev_lcell_comb \Decoder3~4 (
// Equation(s):
// \Decoder3~4_combout  = ( destreg_M[1] & ( (\Decoder3~0_combout  & !destreg_M[2]) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(gnd),
	.datac(!destreg_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~4 .extended_lut = "off";
defparam \Decoder3~4 .lut_mask = 64'h0000000050505050;
defparam \Decoder3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N37
dffeas \regs[2][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N18
cyclonev_lcell_comb \Decoder3~16 (
// Equation(s):
// \Decoder3~16_combout  = ( destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & (\always8~0_combout  & (destreg_M[1] & !destreg_M[0]))) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!\always8~0_combout ),
	.datac(!destreg_M[1]),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~16 .extended_lut = "off";
defparam \Decoder3~16 .lut_mask = 64'h0000000001000100;
defparam \Decoder3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N46
dffeas \regs[14][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \imem~17_combout  & ( \regs[14][15]~q  & ( (!\imem~20_combout  & (\regs[10][15]~q )) # (\imem~20_combout  & ((\regs[2][15]~q ))) ) ) ) # ( !\imem~17_combout  & ( \regs[14][15]~q  & ( (!\imem~20_combout ) # (\regs[6][15]~q ) ) ) ) # ( 
// \imem~17_combout  & ( !\regs[14][15]~q  & ( (!\imem~20_combout  & (\regs[10][15]~q )) # (\imem~20_combout  & ((\regs[2][15]~q ))) ) ) ) # ( !\imem~17_combout  & ( !\regs[14][15]~q  & ( (\imem~20_combout  & \regs[6][15]~q ) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[10][15]~q ),
	.datac(!\regs[6][15]~q ),
	.datad(!\regs[2][15]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\regs[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N57
cyclonev_lcell_comb \regs[0][15]~feeder (
// Equation(s):
// \regs[0][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][15]~feeder .extended_lut = "off";
defparam \regs[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N33
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( \Decoder3~0_combout  & ( !destreg_M[2] & ( !destreg_M[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(!\Decoder3~0_combout ),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h0000F0F000000000;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N58
dffeas \regs[0][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N48
cyclonev_lcell_comb \Decoder3~6 (
// Equation(s):
// \Decoder3~6_combout  = ( !destreg_M[1] & ( \Decoder3~0_combout  & ( \destreg_M[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!destreg_M[1]),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~6 .extended_lut = "off";
defparam \Decoder3~6 .lut_mask = 64'h000000000F0F0000;
defparam \Decoder3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N34
dffeas \regs[4][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \regs[12][15]~feeder (
// Equation(s):
// \regs[12][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][15]~feeder .extended_lut = "off";
defparam \regs[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N48
cyclonev_lcell_comb \Decoder3~14 (
// Equation(s):
// \Decoder3~14_combout  = ( destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & (\always8~0_combout  & (!destreg_M[1] & !destreg_M[0]))) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!\always8~0_combout ),
	.datac(!destreg_M[1]),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~14 .extended_lut = "off";
defparam \Decoder3~14 .lut_mask = 64'h0000000010001000;
defparam \Decoder3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \regs[12][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \regs[8][15]~feeder (
// Equation(s):
// \regs[8][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][15]~feeder .extended_lut = "off";
defparam \regs[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N12
cyclonev_lcell_comb \Decoder3~10 (
// Equation(s):
// \Decoder3~10_combout  = ( destreg_M[3] & ( \always8~0_combout  & ( (!destreg_M[0] & (!destreg_M[2] & !destreg_M[1])) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[2]),
	.datac(gnd),
	.datad(!destreg_M[1]),
	.datae(!destreg_M[3]),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~10 .extended_lut = "off";
defparam \Decoder3~10 .lut_mask = 64'h0000000000008800;
defparam \Decoder3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N20
dffeas \regs[8][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \imem~20_combout  & ( \imem~17_combout  & ( \regs[0][15]~q  ) ) ) # ( !\imem~20_combout  & ( \imem~17_combout  & ( \regs[8][15]~q  ) ) ) # ( \imem~20_combout  & ( !\imem~17_combout  & ( \regs[4][15]~q  ) ) ) # ( !\imem~20_combout  & 
// ( !\imem~17_combout  & ( \regs[12][15]~q  ) ) )

	.dataa(!\regs[0][15]~q ),
	.datab(!\regs[4][15]~q ),
	.datac(!\regs[12][15]~q ),
	.datad(!\regs[8][15]~q ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N39
cyclonev_lcell_comb \Decoder3~11 (
// Equation(s):
// \Decoder3~11_combout  = ( destreg_M[3] & ( (!\destreg_M[2]~DUPLICATE_q  & (!destreg_M[1] & \Decoder3~2_combout )) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(!\Decoder3~2_combout ),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~11 .extended_lut = "off";
defparam \Decoder3~11 .lut_mask = 64'h0000000000A000A0;
defparam \Decoder3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N52
dffeas \regs[9][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \regs[1][15]~feeder (
// Equation(s):
// \regs[1][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][15]~feeder .extended_lut = "off";
defparam \regs[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N27
cyclonev_lcell_comb \Decoder3~3 (
// Equation(s):
// \Decoder3~3_combout  = ( !destreg_M[1] & ( (!\destreg_M[2]~DUPLICATE_q  & (\Decoder3~2_combout  & !destreg_M[3])) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!\Decoder3~2_combout ),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~3 .extended_lut = "off";
defparam \Decoder3~3 .lut_mask = 64'h2020202000000000;
defparam \Decoder3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N37
dffeas \regs[1][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N24
cyclonev_lcell_comb \regs[13][15]~feeder (
// Equation(s):
// \regs[13][15]~feeder_combout  = ( \wregval_M[15]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][15]~feeder .extended_lut = "off";
defparam \regs[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N42
cyclonev_lcell_comb \Decoder3~15 (
// Equation(s):
// \Decoder3~15_combout  = ( destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & (!destreg_M[1] & \Decoder3~2_combout )) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(!\Decoder3~2_combout ),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~15 .extended_lut = "off";
defparam \Decoder3~15 .lut_mask = 64'h0000000000500050;
defparam \Decoder3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N26
dffeas \regs[13][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N27
cyclonev_lcell_comb \Decoder3~7 (
// Equation(s):
// \Decoder3~7_combout  = ( !destreg_M[1] & ( (\destreg_M[2]~DUPLICATE_q  & (\Decoder3~2_combout  & !destreg_M[3])) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Decoder3~2_combout ),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~7 .extended_lut = "off";
defparam \Decoder3~7 .lut_mask = 64'h0500050000000000;
defparam \Decoder3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \regs[5][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N48
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[5][15]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[9][15]~q )) # (\imem~20_combout  & ((\regs[1][15]~q ))) ) ) ) # ( !\regs[5][15]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[9][15]~q )) # 
// (\imem~20_combout  & ((\regs[1][15]~q ))) ) ) ) # ( \regs[5][15]~q  & ( !\imem~17_combout  & ( (\imem~20_combout ) # (\regs[13][15]~q ) ) ) ) # ( !\regs[5][15]~q  & ( !\imem~17_combout  & ( (\regs[13][15]~q  & !\imem~20_combout ) ) ) )

	.dataa(!\regs[9][15]~q ),
	.datab(!\regs[1][15]~q ),
	.datac(!\regs[13][15]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N48
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~1_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\Mux48~3_combout )) # (\imem~6_combout  & ((\Mux48~2_combout ))) ) ) ) # ( !\Mux48~1_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\Mux48~3_combout )) # 
// (\imem~6_combout  & ((\Mux48~2_combout ))) ) ) ) # ( \Mux48~1_combout  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\Mux48~0_combout ) ) ) ) # ( !\Mux48~1_combout  & ( !\imem~12_combout  & ( (\imem~6_combout  & \Mux48~0_combout ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\Mux48~3_combout ),
	.datac(!\Mux48~2_combout ),
	.datad(!\Mux48~0_combout ),
	.datae(!\Mux48~1_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N54
cyclonev_lcell_comb \aluimm_D~0 (
// Equation(s):
// \aluimm_D~0_combout  = ( !\imem~35_combout  & ( !\imem~24_combout  & ( (!\imem~32_combout  & (\imem~38_combout  & \imem~46_combout )) ) ) )

	.dataa(gnd),
	.datab(!\imem~32_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\imem~46_combout ),
	.datae(!\imem~35_combout ),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~0 .extended_lut = "off";
defparam \aluimm_D~0 .lut_mask = 64'h000C000000000000;
defparam \aluimm_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N54
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~29_combout  & ( \imem~38_combout  & ( !\imem~32_combout  ) ) ) # ( !\imem~29_combout  & ( \imem~38_combout  & ( (!\imem~32_combout  & !\imem~35_combout ) ) ) ) # ( !\imem~29_combout  & ( !\imem~38_combout  & ( 
// (\imem~32_combout  & \imem~35_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~32_combout ),
	.datac(gnd),
	.datad(!\imem~35_combout ),
	.datae(!\imem~29_combout ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h00330000CC00CCCC;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N48
cyclonev_lcell_comb \aluimm_D~1 (
// Equation(s):
// \aluimm_D~1_combout  = ( !\imem~25_combout  & ( (\ldPC_D~0_combout  & ((!\imem~29_combout  & (!\imem~46_combout  & (\WideOr2~0_combout ))) # (\imem~29_combout  & (((!\imem~46_combout  & \WideOr2~0_combout )) # (\aluimm_D~0_combout ))))) ) ) # ( 
// \imem~25_combout  & ( ((\ldPC_D~0_combout  & (((\imem~29_combout  & \aluimm_D~0_combout )) # (\wrreg_D~0_combout )))) ) )

	.dataa(!\imem~29_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\wrreg_D~0_combout ),
	.datad(!\aluimm_D~0_combout ),
	.datae(!\imem~25_combout ),
	.dataf(!\ldPC_D~0_combout ),
	.datag(!\WideOr2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~1 .extended_lut = "on";
defparam \aluimm_D~1 .lut_mask = 64'h000000000C5D0F5F;
defparam \aluimm_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \Mux48~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( !\Mux48~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( \Mux48~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~95_combout ),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\Mux48~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h0000FFFF03030303;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N32
dffeas \aluin2_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15] .is_wysiwyg = "true";
defparam \aluin2_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N55
dffeas \aluin1_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N54
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] & ( (!\PC[5]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q  & !PC[4])))) # (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[7] & ( (!PC[3] & 
// ((!\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !PC[4])))) # (PC[3] & ((!\PC[2]~DUPLICATE_q  & ((PC[4]))) # (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !PC[4])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[7] 
// & ( (!\PC[2]~DUPLICATE_q  & (PC[4] & (!PC[3] $ (!\PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & (!\PC[5]~DUPLICATE_q  & !PC[4])) # (PC[3] & (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] 
// $ (!\PC[5]~DUPLICATE_q  $ (PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!PC[3] & (!\PC[5]~DUPLICATE_q  & !PC[4])) # (PC[3] & (\PC[5]~DUPLICATE_q  & PC[4])))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h689109612958C203;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N42
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( PC[9] & ( \imem~37_combout  & ( ((!\imem~30_combout  & !\imem~36_combout )) # (PC[7]) ) ) ) # ( PC[9] & ( !\imem~37_combout  & ( ((!\imem~30_combout  & !\imem~36_combout )) # (PC[7]) ) ) ) # ( !PC[9] & ( !\imem~37_combout  & ( 
// !\imem~31_combout  ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!PC[7]),
	.datac(!\imem~31_combout ),
	.datad(!\imem~36_combout ),
	.datae(!PC[9]),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'hF0F0BB330000BB33;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N30
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \imem~100_combout  & ( (\imem~25_combout  & ((!\imem~39_combout ) # (\Selector16~0_combout ))) ) ) # ( !\imem~100_combout  & ( (!\imem~39_combout  & ((\imem~25_combout ))) # (\imem~39_combout  & (\Selector16~0_combout )) ) )

	.dataa(!\imem~39_combout ),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(!\imem~25_combout ),
	.datae(gnd),
	.dataf(!\imem~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h05AF05AF00AF00AF;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N32
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N0
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( alufunc_A[3] & ( !aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ) ) ) # ( !alufunc_A[3] & ( !aluin2_A[15] $ (!\aluin1_A[15]~DUPLICATE_q ) ) )

	.dataa(!aluin2_A[15]),
	.datab(gnd),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N51
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \imem~35_combout  & ( \imem~38_combout  & ( (!\imem~32_combout  & !\imem~25_combout ) ) ) ) # ( \imem~35_combout  & ( !\imem~38_combout  & ( (!\imem~32_combout  & \imem~25_combout ) ) ) ) # ( !\imem~35_combout  & ( 
// !\imem~38_combout  & ( (!\imem~32_combout  & (!\imem~25_combout  & (\imem~13_combout  & \imem~109_combout ))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~25_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~109_combout ),
	.datae(!\imem~35_combout ),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0008222200008888;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N53
dffeas \alufunc_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N18
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \imem~32_combout  & ( !\imem~38_combout  ) ) # ( !\imem~32_combout  & ( (!\imem~25_combout  & (((\imem~95_combout  & \imem~13_combout )) # (\imem~38_combout ))) ) )

	.dataa(!\imem~95_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\imem~25_combout ),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h1F001F00F0F0F0F0;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N20
dffeas \alufunc_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N55
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N15
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( alufunc_A[2] & ( (!\alufunc_A[1]~DUPLICATE_q  & \alufunc_A[5]~DUPLICATE_q ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_A[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N0
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem~35_combout  & ( (!\imem~38_combout  & !\imem~25_combout ) ) )

	.dataa(!\imem~38_combout ),
	.datab(gnd),
	.datac(!\imem~25_combout ),
	.datad(gnd),
	.datae(!\imem~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'hA0A00000A0A00000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N24
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Decoder1~0_combout  & ( (\imem~13_combout  & \imem~98_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0000000003030303;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \alufunc_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N27
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Decoder1~0_combout  & ( ((\imem~13_combout  & \imem~113_combout )) # (\imem~46_combout ) ) ) # ( !\Decoder1~0_combout  & ( \imem~46_combout  ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~113_combout ),
	.datad(!\imem~46_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N28
dffeas \alufunc_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N54
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin2_A[15] & !\aluin1_A[15]~DUPLICATE_q ))) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin2_A[15]) # (!\aluin1_A[15]~DUPLICATE_q ))) ) )

	.dataa(!aluin2_A[15]),
	.datab(!alufunc_A[3]),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h363636366C6C6C6C;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N33
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( PC[13] ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N36
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add2~94  ))
// \Add2~82  = CARRY(( PC[14] ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N39
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N41
dffeas \pcpred_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N52
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \alufunc_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N6
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( alufunc_A[2] & ( \alufunc_A[3]~DUPLICATE_q  & ( (pcpred_A[15] & (!alufunc_A[1] & (!alufunc_A[5] & !\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(!pcpred_A[15]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!alufunc_A[2]),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h0000000000004000;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N21
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (\alufunc_A[5]~DUPLICATE_q  & alufunc_A[1])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_A[5]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h00000000000A000A;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N42
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Selector41~0_combout  & ( \Selector26~1_combout  & ( !alufunc_A[4] ) ) ) # ( !\Selector41~0_combout  & ( \Selector26~1_combout  & ( (!alufunc_A[4] & (((\Selector26~0_combout  & \Selector41~1_combout )) # (\Selector41~2_combout 
// ))) ) ) ) # ( \Selector41~0_combout  & ( !\Selector26~1_combout  & ( !alufunc_A[4] ) ) ) # ( !\Selector41~0_combout  & ( !\Selector26~1_combout  & ( (\Selector26~0_combout  & (!alufunc_A[4] & \Selector41~1_combout )) ) ) )

	.dataa(!\Selector41~2_combout ),
	.datab(!\Selector26~0_combout ),
	.datac(!alufunc_A[4]),
	.datad(!\Selector41~1_combout ),
	.datae(!\Selector41~0_combout ),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h0030F0F05070F0F0;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N26
dffeas \alufunc_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N15
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[4]~DUPLICATE_q  & (\alufunc_A[5]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !\alufunc_A[2]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\alufunc_A[5]~DUPLICATE_q ),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!\alufunc_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h2000200000000000;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N49
dffeas \memaddr_M[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N24
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( !alufunc_A[2] & ( !alufunc_A[1] & ( !\alufunc_A[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'hCCCC000000000000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N45
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( PC[4] & ( (!PC[2] & (!\PC[5]~DUPLICATE_q  & !PC[3])) ) ) # ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!PC[2] $ (!PC[3]))) ) )

	.dataa(gnd),
	.datab(!PC[2]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h30C030C0C000C000;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N12
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( PC[3] & ( PC[4] & ( (!PC[7] & (\PC[5]~DUPLICATE_q  & ((PC[2]) # (\PC[6]~DUPLICATE_q )))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[2])))) ) ) ) # ( !PC[3] & ( PC[4] & ( (!PC[7] & ((!\PC[6]~DUPLICATE_q  & (!PC[2] 
// & \PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((!PC[2]) # (\PC[5]~DUPLICATE_q ))))) # (PC[7] & (\PC[6]~DUPLICATE_q  & (!PC[2] & \PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[3] & ( !PC[4] & ( (!PC[7] & ((!\PC[6]~DUPLICATE_q  & (!PC[2] $ (\PC[5]~DUPLICATE_q ))) # 
// (\PC[6]~DUPLICATE_q  & (!PC[2] & \PC[5]~DUPLICATE_q )))) # (PC[7] & (\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !PC[4] & ( (!\PC[6]~DUPLICATE_q  & (PC[7] & ((\PC[5]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (PC[2] & (!PC[7] $ 
// (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h0146912820B2142A;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N30
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \imem~16_combout  & ( \imem~40_combout  & ( ((!PC[9] & \imem~91_combout )) # (\imem~90_combout ) ) ) ) # ( \imem~16_combout  & ( !\imem~40_combout  & ( (!PC[9] & \imem~91_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~90_combout ),
	.datac(!PC[9]),
	.datad(!\imem~91_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h000000F0000033F3;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \RTval_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[5] .is_wysiwyg = "true";
defparam \RTval_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~3_combout  = !wmemval_M[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[39]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N55
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N12
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( \alufunc_A[5]~DUPLICATE_q  & ( !\alufunc_A[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( PC[9] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & \PC[8]~DUPLICATE_q ) ) ) ) # ( !PC[9] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7]) # ((!PC[5] & \PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !\PC[6]~DUPLICATE_q  & ( 
// (\PC[8]~DUPLICATE_q  & ((!PC[7]) # ((!PC[5] & !\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7]) # ((PC[5] & \PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'hA0B00E0AA0E00A0A;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & ((!PC[5] $ (!\PC[3]~DUPLICATE_q )) # (PC[2]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & (((\PC[3]~DUPLICATE_q  & PC[2])) # (PC[5]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & 
// ( (!\PC[3]~DUPLICATE_q  & (PC[2] & ((!PC[5]) # (PC[9])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (PC[5] & ((!PC[2] & ((!PC[9]))) # (PC[2] & (\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h5101080C0057006F;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[7] & ( \imem~121_combout  & ( (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (\imem~122_combout  & PC[2]))) ) ) ) # ( !PC[7] & ( \imem~121_combout  & ( \imem~122_combout  ) ) ) # ( PC[7] & ( !\imem~121_combout  & ( 
// (\imem~122_combout  & (PC[2] & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\imem~122_combout ),
	.datad(!PC[2]),
	.datae(!PC[7]),
	.dataf(!\imem~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h0000000D0F0F0001;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N21
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \imem~48_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N43
dffeas \memaddr_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N53
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N24
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( memaddr_M[15] & ( \MemWE~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!memaddr_M[15]),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000000FFFF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \regs[5][31]~feeder (
// Equation(s):
// \regs[5][31]~feeder_combout  = ( \wregval_M[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][31]~feeder .extended_lut = "off";
defparam \regs[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \regs[5][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N47
dffeas \regs[6][31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N16
dffeas \regs[4][31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N24
cyclonev_lcell_comb \Decoder3~9 (
// Equation(s):
// \Decoder3~9_combout  = ( !destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & (\Decoder3~2_combout  & destreg_M[1])) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!\Decoder3~2_combout ),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~9 .extended_lut = "off";
defparam \Decoder3~9 .lut_mask = 64'h0101010100000000;
defparam \Decoder3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \regs[7][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N54
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (\PC[3]~DUPLICATE_q  & PC[4]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (PC[4])) # (\PC[3]~DUPLICATE_q  & (!PC[4] & \PC[7]~DUPLICATE_q )) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & \PC[7]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!PC[4] & !\PC[7]~DUPLICATE_q )) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & \PC[7]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'h0202424226261111;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~125_combout  & ( (!PC[9] & !PC[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\imem~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h00000000F000F000;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N12
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (PC[3] & \PC[7]~DUPLICATE_q )) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!PC[3] & \PC[7]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h00A000A0000A000A;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N36
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[2] & ((!PC[3] & (PC[5])) # (PC[3] & ((!PC[5]) # (!\PC[4]~DUPLICATE_q ))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q 
//  & ( (((!PC[3] & PC[2])) # (\PC[4]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & ((!PC[3] & ((\PC[4]~DUPLICATE_q ))) # (PC[3] & (PC[5])))) # (PC[2] & (!PC[3] $ (((!PC[5] & !\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[2]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h16BA3BFF0706FFFF;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N18
cyclonev_lcell_comb \imem~135 (
// Equation(s):
// \imem~135_combout  = ( !\PC[9]~DUPLICATE_q  & ( (!\imem~16_combout ) # ((!\imem~13_combout ) # ((\imem~51_combout  & (PC[5] & \PC[4]~DUPLICATE_q )))) ) ) # ( \PC[9]~DUPLICATE_q  & ( (!\imem~16_combout ) # ((((!\imem~13_combout )) # (\imem~50_combout ))) ) 
// )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\imem~50_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\imem~13_combout ),
	.datag(!PC[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~135 .extended_lut = "on";
defparam \imem~135 .lut_mask = 64'hFFFFFFFFAAABAFAF;
defparam \imem~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( !\imem~135_combout  & ( !\imem~49_combout  ) )

	.dataa(!\imem~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'hAAAAAAAA00000000;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \regs[7][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][31]~DUPLICATE_q ))) # (\imem~66_combout  & (\regs[5][31]~q )) ) ) ) # ( !\regs[7][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & 
// ((\regs[4][31]~DUPLICATE_q ))) # (\imem~66_combout  & (\regs[5][31]~q )) ) ) ) # ( \regs[7][31]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[6][31]~DUPLICATE_q ) ) ) ) # ( !\regs[7][31]~q  & ( !\imem~67_combout  & ( (\regs[6][31]~DUPLICATE_q 
//  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[5][31]~q ),
	.datab(!\regs[6][31]~DUPLICATE_q ),
	.datac(!\regs[4][31]~DUPLICATE_q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N6
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \PC[4]~DUPLICATE_q  & ( (PC[2] & ((!PC[5]) # (!\PC[7]~DUPLICATE_q ))) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (PC[5] & (PC[2] & !\PC[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[2]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'h030003000F0C0F0C;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N18
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[5] & ((!\PC[4]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))))) # (PC[5] & (\PC[9]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (PC[5] & (!\PC[7]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) # (\PC[9]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( 
// (!\PC[9]~DUPLICATE_q  & (PC[5] & (!\PC[7]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))) # (\PC[9]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h030303434303230B;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \PC[6]~DUPLICATE_q  & ( \imem~126_combout  ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\imem~126_combout  & ( (!\PC[9]~DUPLICATE_q  & (\imem~127_combout  & (!\PC[3]~DUPLICATE_q  $ (!PC[5])))) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\imem~127_combout ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\imem~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h022000000000FFFF;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N0
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \PC[4]~DUPLICATE_q  ) # ( !\PC[4]~DUPLICATE_q  & ( ((PC[2] & !PC[3])) # (\PC[5]~DUPLICATE_q ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h5F555F55FFFFFFFF;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N15
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( !\PC[5]~DUPLICATE_q  & ( (PC[2] & (\PC[4]~DUPLICATE_q  & !PC[3])) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0500050000000000;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( !\PC[7]~DUPLICATE_q  & ( (!\imem~13_combout ) # ((!\imem~16_combout ) # ((\PC[9]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \imem~54_combout )))) ) ) # ( \PC[7]~DUPLICATE_q  & ( (!\imem~13_combout ) # (((!\imem~16_combout ) # 
// ((\PC[9]~DUPLICATE_q  & \imem~53_combout )))) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\imem~53_combout ),
	.datad(!\imem~54_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~16_combout ),
	.datag(!\PC[6]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "on";
defparam \imem~131 .lut_mask = 64'hFFFFFFFFAABAABAB;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( !\imem~131_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\imem~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'hFF00FF0000000000;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N43
dffeas \regs[13][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \regs[12][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N26
dffeas \regs[15][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[31]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \regs[14][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[14][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][31]~q ))) # (\imem~66_combout  & (\regs[13][31]~q )) ) ) ) # ( !\regs[14][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][31]~q ))) # 
// (\imem~66_combout  & (\regs[13][31]~q )) ) ) ) # ( \regs[14][31]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[15][31]~q ) ) ) ) # ( !\regs[14][31]~q  & ( !\imem~67_combout  & ( (\regs[15][31]~q  & \imem~66_combout ) ) ) )

	.dataa(!\regs[13][31]~q ),
	.datab(!\regs[12][31]~q ),
	.datac(!\regs[15][31]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \regs[0][31]~feeder (
// Equation(s):
// \regs[0][31]~feeder_combout  = ( \wregval_M[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][31]~feeder .extended_lut = "off";
defparam \regs[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N37
dffeas \regs[0][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N22
dffeas \regs[3][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N49
dffeas \regs[2][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \regs[1][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[1][31]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[0][31]~q ) ) ) ) # ( !\regs[1][31]~q  & ( \imem~67_combout  & ( (\regs[0][31]~q  & !\imem~66_combout ) ) ) ) # ( \regs[1][31]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[2][31]~q ))) # (\imem~66_combout  & (\regs[3][31]~q )) ) ) ) # ( !\regs[1][31]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[2][31]~q ))) # (\imem~66_combout  & (\regs[3][31]~q )) ) ) )

	.dataa(!\regs[0][31]~q ),
	.datab(!\regs[3][31]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[2][31]~q ),
	.datae(!\regs[1][31]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \regs[9][31]~feeder (
// Equation(s):
// \regs[9][31]~feeder_combout  = ( \wregval_M[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][31]~feeder .extended_lut = "off";
defparam \regs[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \regs[9][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N38
dffeas \regs[10][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N8
dffeas \regs[11][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[11][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][31]~q ))) # (\imem~66_combout  & (\regs[9][31]~q )) ) ) ) # ( !\regs[11][31]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][31]~q ))) # 
// (\imem~66_combout  & (\regs[9][31]~q )) ) ) ) # ( \regs[11][31]~q  & ( !\imem~67_combout  & ( (\regs[10][31]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[11][31]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[10][31]~q ) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\regs[9][31]~q ),
	.datac(!\regs[10][31]~q ),
	.datad(!\regs[8][31]~q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N21
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~2_combout  & ( (!\imem~68_combout ) # ((!\imem~69_combout  & ((\Mux0~3_combout ))) # (\imem~69_combout  & (\Mux0~1_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~2_combout  & ( (!\imem~69_combout  & 
// (((!\imem~68_combout ) # (\Mux0~3_combout )))) # (\imem~69_combout  & (\Mux0~1_combout  & ((\imem~68_combout )))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~2_combout  & ( (!\imem~69_combout  & (((\Mux0~3_combout  & \imem~68_combout )))) # (\imem~69_combout  & 
// (((!\imem~68_combout )) # (\Mux0~1_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( !\Mux0~2_combout  & ( (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux0~3_combout ))) # (\imem~69_combout  & (\Mux0~1_combout )))) ) ) )

	.dataa(!\Mux0~1_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\Mux0~3_combout ),
	.datad(!\imem~68_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \aluin1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( !PC[9] & ( PC[3] & ( (!PC[5] & ((!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) # (PC[5] & ((!\PC[6]~DUPLICATE_q  $ 
// (\PC[2]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !PC[3] & ( (!\PC[6]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (!PC[5] $ (!\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'hFFDE0000E97F0000;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N48
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC[5] & ( \PC[4]~DUPLICATE_q  & ( (!PC[9] & ((!PC[2] $ (\PC[6]~DUPLICATE_q )) # (PC[3]))) ) ) ) # ( !PC[5] & ( \PC[4]~DUPLICATE_q  & ( (!PC[9] & (((!PC[3]) # (!\PC[6]~DUPLICATE_q )) # (PC[2]))) ) ) ) # ( PC[5] & ( !\PC[4]~DUPLICATE_q 
//  & ( (!PC[9] & ((!PC[2]) # ((!PC[3]) # (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !\PC[4]~DUPLICATE_q  & ( (!PC[9] & ((!PC[2]) # ((!PC[3]) # (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[9]),
	.datac(!PC[3]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'hCCC8CCC8CCC48C4C;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N54
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( PC[9] & ( PC[3] & ( ((!PC[5] & ((\PC[4]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))) # (PC[5] & ((!\PC[6]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( PC[9] & ( !PC[3] & ( ((\PC[2]~DUPLICATE_q ) # 
// (\PC[6]~DUPLICATE_q )) # (PC[5]) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h00007F7F00007FEF;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N24
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( !PC[6] & ( PC[3] & ( (PC[9] & (!PC[5] & !PC[4])) ) ) ) # ( !PC[6] & ( !PC[3] & ( (PC[2] & (PC[9] & (!PC[5] & !PC[4]))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[9]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h1000000030000000;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N18
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \imem~73_combout  & ( \imem~75_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7] & (!\imem~74_combout )) # (PC[7] & ((!\imem~76_combout ))))) ) ) ) # ( !\imem~73_combout  & ( \imem~75_combout  & ( (!PC[7] & ((!\imem~74_combout ) # 
// ((\PC[8]~DUPLICATE_q )))) # (PC[7] & (((!\imem~76_combout  & !\PC[8]~DUPLICATE_q )))) ) ) ) # ( \imem~73_combout  & ( !\imem~75_combout  & ( (!PC[7] & (!\imem~74_combout  & ((!\PC[8]~DUPLICATE_q )))) # (PC[7] & (((!\imem~76_combout ) # (\PC[8]~DUPLICATE_q 
// )))) ) ) ) # ( !\imem~73_combout  & ( !\imem~75_combout  & ( ((!PC[7] & (!\imem~74_combout )) # (PC[7] & ((!\imem~76_combout )))) # (\PC[8]~DUPLICATE_q ) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~74_combout ),
	.datac(!\imem~76_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~73_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'hD8FFD855D8AAD800;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N39
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~77_combout  ) # ( !\imem~77_combout  & ( ((PC[10]) # (PC[12])) # (\PC[11]~DUPLICATE_q ) ) )

	.dataa(!\PC[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \regs[6][4]~feeder (
// Equation(s):
// \regs[6][4]~feeder_combout  = ( \wregval_M[4]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][4]~feeder .extended_lut = "off";
defparam \regs[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \regs[6][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N28
dffeas \regs[5][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \regs[4][4]~feeder (
// Equation(s):
// \regs[4][4]~feeder_combout  = ( \wregval_M[4]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~feeder .extended_lut = "off";
defparam \regs[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \regs[4][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N20
dffeas \regs[7][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[7][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][4]~q ) ) ) ) # ( !\regs[7][4]~q  & ( \imem~12_combout  & ( (\regs[6][4]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][4]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[5][4]~q )) # (\imem~6_combout  & ((\regs[4][4]~q ))) ) ) ) # ( !\regs[7][4]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[5][4]~q )) # (\imem~6_combout  & ((\regs[4][4]~q ))) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\regs[5][4]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[4][4]~q ),
	.datae(!\regs[7][4]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N52
dffeas \regs[13][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \regs[14][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \regs[12][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N14
dffeas \regs[15][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[15][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[14][4]~q ) ) ) ) # ( !\regs[15][4]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[14][4]~q ) ) ) ) # ( \regs[15][4]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][4]~q )) # (\imem~6_combout  & ((\regs[12][4]~q ))) ) ) ) # ( !\regs[15][4]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][4]~q )) # (\imem~6_combout  & ((\regs[12][4]~q ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[13][4]~q ),
	.datac(!\regs[14][4]~q ),
	.datad(!\regs[12][4]~q ),
	.datae(!\regs[15][4]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \regs[0][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \regs[3][4]~feeder (
// Equation(s):
// \regs[3][4]~feeder_combout  = ( \wregval_M[4]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][4]~feeder .extended_lut = "off";
defparam \regs[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \regs[3][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \regs[1][4]~feeder (
// Equation(s):
// \regs[1][4]~feeder_combout  = ( \wregval_M[4]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][4]~feeder .extended_lut = "off";
defparam \regs[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N56
dffeas \regs[1][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N33
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[2][4]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[3][4]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[0][4]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[1][4]~q  ) ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\regs[2][4]~q ),
	.datad(!\regs[1][4]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N47
dffeas \regs[8][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N44
dffeas \regs[11][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N43
dffeas \regs[9][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N14
dffeas \regs[10][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[10][4]~q  & ( \imem~12_combout  & ( (\regs[11][4]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][4]~q ) ) ) ) # ( \regs[10][4]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][4]~q ))) # (\imem~6_combout  & (\regs[8][4]~q )) ) ) ) # ( !\regs[10][4]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][4]~q ))) # (\imem~6_combout  & (\regs[8][4]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[8][4]~q ),
	.datac(!\regs[11][4]~q ),
	.datad(!\regs[9][4]~q ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N57
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \imem~20_combout  & ( \Mux59~2_combout  & ( (!\imem~17_combout  & (\Mux59~1_combout )) # (\imem~17_combout  & ((\Mux59~0_combout ))) ) ) ) # ( !\imem~20_combout  & ( \Mux59~2_combout  & ( (\Mux59~3_combout ) # (\imem~17_combout ) ) ) 
// ) # ( \imem~20_combout  & ( !\Mux59~2_combout  & ( (!\imem~17_combout  & (\Mux59~1_combout )) # (\imem~17_combout  & ((\Mux59~0_combout ))) ) ) ) # ( !\imem~20_combout  & ( !\Mux59~2_combout  & ( (!\imem~17_combout  & \Mux59~3_combout ) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\Mux59~1_combout ),
	.datac(!\Mux59~3_combout ),
	.datad(!\Mux59~0_combout ),
	.datae(!\imem~20_combout ),
	.dataf(!\Mux59~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h0A0A22775F5F2277;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \Mux59~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~78_combout ) ) ) ) # ( !\Mux59~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~78_combout ) ) ) ) # ( \Mux59~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(!\imem~78_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\Mux59~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h0000FFFFF5F5F5F5;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N14
dffeas \aluin2_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N48
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( !alufunc_A[1] & ( \alufunc_A[5]~DUPLICATE_q  & ( (!\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[4] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[2]))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[4]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!alufunc_A[1]),
	.dataf(!\alufunc_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h0000000020000000;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N39
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \imem~65_combout  & ( \aluimm_D~1_combout  ) ) # ( !\imem~65_combout  & ( \aluimm_D~1_combout  & ( !\imem~13_combout  ) ) ) # ( \imem~65_combout  & ( !\aluimm_D~1_combout  & ( \Mux62~4_combout  ) ) ) # ( !\imem~65_combout  & ( 
// !\aluimm_D~1_combout  & ( \Mux62~4_combout  ) ) )

	.dataa(!\Mux62~4_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\imem~65_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h55555555F0F0FFFF;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N40
dffeas \aluin2_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( !alufunc_A[1] & ( !alufunc_A[3] & ( (!alufunc_A[2] & (\alufunc_A[5]~DUPLICATE_q  & alufunc_A[4])) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[5]~DUPLICATE_q ),
	.datad(!alufunc_A[4]),
	.datae(!alufunc_A[1]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h000C000000000000;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( !\ShiftRight0~5_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (\Selector55~1_combout  & !\aluin2_A[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector55~1_combout ),
	.datad(!\aluin2_A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h0300030000000000;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N3
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( \wregval_M[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \regs[12][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \regs[8][0]~feeder (
// Equation(s):
// \regs[8][0]~feeder_combout  = ( \wregval_M[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][0]~feeder .extended_lut = "off";
defparam \regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N37
dffeas \regs[8][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \regs[0][0]~feeder (
// Equation(s):
// \regs[0][0]~feeder_combout  = ( \wregval_M[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][0]~feeder .extended_lut = "off";
defparam \regs[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N14
dffeas \regs[0][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N14
dffeas \regs[4][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[4][0]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[12][0]~DUPLICATE_q ) ) ) ) # ( !\regs[4][0]~q  & ( \imem~68_combout  & ( (\regs[12][0]~DUPLICATE_q  & !\imem~69_combout ) ) ) ) # ( \regs[4][0]~q  & ( 
// !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[8][0]~q )) # (\imem~69_combout  & ((\regs[0][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[8][0]~q )) # (\imem~69_combout  & ((\regs[0][0]~q ))) ) ) )

	.dataa(!\regs[12][0]~DUPLICATE_q ),
	.datab(!\imem~69_combout ),
	.datac(!\regs[8][0]~q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N56
dffeas \regs[11][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N14
dffeas \regs[15][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N50
dffeas \regs[3][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N2
dffeas \regs[7][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[7][0]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[15][0]~q ) ) ) ) # ( !\regs[7][0]~q  & ( \imem~68_combout  & ( (\regs[15][0]~q  & !\imem~69_combout ) ) ) ) # ( \regs[7][0]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & (\regs[11][0]~q )) # (\imem~69_combout  & ((\regs[3][0]~q ))) ) ) ) # ( !\regs[7][0]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[11][0]~q )) # (\imem~69_combout  & ((\regs[3][0]~q ))) ) ) )

	.dataa(!\regs[11][0]~q ),
	.datab(!\regs[15][0]~q ),
	.datac(!\imem~69_combout ),
	.datad(!\regs[3][0]~q ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N50
dffeas \regs[14][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N52
dffeas \regs[2][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N22
dffeas \regs[6][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[10][0]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][0]~q )) # (\imem~68_combout  & ((\regs[6][0]~DUPLICATE_q ))) ) ) ) # ( !\regs[10][0]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][0]~q )) # 
// (\imem~68_combout  & ((\regs[6][0]~DUPLICATE_q ))) ) ) ) # ( \regs[10][0]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[14][0]~q ) ) ) ) # ( !\regs[10][0]~q  & ( !\imem~69_combout  & ( (\regs[14][0]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[14][0]~q ),
	.datab(!\regs[2][0]~q ),
	.datac(!\regs[6][0]~DUPLICATE_q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[10][0]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N38
dffeas \regs[5][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N37
dffeas \regs[1][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N41
dffeas \regs[9][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N57
cyclonev_lcell_comb \regs[13][0]~feeder (
// Equation(s):
// \regs[13][0]~feeder_combout  = ( \wregval_M[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][0]~feeder .extended_lut = "off";
defparam \regs[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N59
dffeas \regs[13][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[13][0]~q  & ( \imem~68_combout  & ( (!\imem~69_combout ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[13][0]~q  & ( \imem~68_combout  & ( (\regs[5][0]~q  & \imem~69_combout ) ) ) ) # ( \regs[13][0]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & ((\regs[9][0]~q ))) # (\imem~69_combout  & (\regs[1][0]~q )) ) ) ) # ( !\regs[13][0]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & ((\regs[9][0]~q ))) # (\imem~69_combout  & (\regs[1][0]~q )) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\imem~69_combout ),
	.datac(!\regs[1][0]~q ),
	.datad(!\regs[9][0]~q ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N39
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \Mux31~2_combout  & ( \Mux31~1_combout  & ( (!\imem~66_combout  & (((!\imem~67_combout )) # (\Mux31~0_combout ))) # (\imem~66_combout  & (((\Mux31~3_combout ) # (\imem~67_combout )))) ) ) ) # ( !\Mux31~2_combout  & ( \Mux31~1_combout 
//  & ( (!\imem~66_combout  & (\Mux31~0_combout  & (\imem~67_combout ))) # (\imem~66_combout  & (((\Mux31~3_combout ) # (\imem~67_combout )))) ) ) ) # ( \Mux31~2_combout  & ( !\Mux31~1_combout  & ( (!\imem~66_combout  & (((!\imem~67_combout )) # 
// (\Mux31~0_combout ))) # (\imem~66_combout  & (((!\imem~67_combout  & \Mux31~3_combout )))) ) ) ) # ( !\Mux31~2_combout  & ( !\Mux31~1_combout  & ( (!\imem~66_combout  & (\Mux31~0_combout  & (\imem~67_combout ))) # (\imem~66_combout  & (((!\imem~67_combout 
//  & \Mux31~3_combout )))) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\Mux31~0_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux31~3_combout ),
	.datae(!\Mux31~2_combout ),
	.dataf(!\Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N38
dffeas \aluin1_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0] .is_wysiwyg = "true";
defparam \aluin1_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N41
dffeas \aluin2_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( !\aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[0] & !aluin2_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h0F000F0000000000;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N48
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( PC[10] & ( \imem~58_combout  ) ) # ( !PC[10] & ( \imem~58_combout  ) ) # ( PC[10] & ( !\imem~58_combout  ) ) # ( !PC[10] & ( !\imem~58_combout  & ( (PC[11]) # (PC[12]) ) ) )

	.dataa(!PC[12]),
	.datab(!PC[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[10]),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h7777FFFFFFFFFFFF;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N20
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \RTval_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[3] .is_wysiwyg = "true";
defparam \RTval_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~1_combout  = ( !wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[35]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N28
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N33
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = (alufunc_A[2] & \alufunc_A[5]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h000F000F000F000F;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N9
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \imem~16_combout  & ( (!\PC[9]~DUPLICATE_q  & ((\imem~61_combout ))) # (\PC[9]~DUPLICATE_q  & (!\imem~60_combout )) ) ) # ( !\imem~16_combout  )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~60_combout ),
	.datad(!\imem~61_combout ),
	.datae(gnd),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'hFFFFFFFF50FA50FA;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N38
dffeas \RTval_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[2] .is_wysiwyg = "true";
defparam \RTval_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N41
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~2_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[33]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N26
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N36
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( alufunc_A[2] & ( (!\alufunc_A[1]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N33
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( !\alufunc_A[4]~DUPLICATE_q  & ( (!\alufunc_A[5]~DUPLICATE_q  & alufunc_A[3]) ) )

	.dataa(!\alufunc_A[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\alufunc_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h00AA00AA00000000;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N41
dffeas \regs[6][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \regs[14][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \regs[2][21]~feeder (
// Equation(s):
// \regs[2][21]~feeder_combout  = ( \wregval_M[21]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][21]~feeder .extended_lut = "off";
defparam \regs[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \regs[2][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N50
dffeas \regs[10][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[10][21]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[2][21]~q ) ) ) ) # ( !\regs[10][21]~q  & ( \imem~17_combout  & ( (\imem~20_combout  & \regs[2][21]~q ) ) ) ) # ( \regs[10][21]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[14][21]~q ))) # (\imem~20_combout  & (\regs[6][21]~q )) ) ) ) # ( !\regs[10][21]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[14][21]~q ))) # (\imem~20_combout  & (\regs[6][21]~q )) ) ) )

	.dataa(!\regs[6][21]~q ),
	.datab(!\regs[14][21]~q ),
	.datac(!\imem~20_combout ),
	.datad(!\regs[2][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N58
dffeas \regs[4][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \regs[8][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N55
dffeas \regs[12][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[12][21]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][21]~q ))) # (\imem~17_combout  & (\regs[0][21]~q )) ) ) ) # ( !\regs[12][21]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][21]~q ))) # 
// (\imem~17_combout  & (\regs[0][21]~q )) ) ) ) # ( \regs[12][21]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][21]~q ) ) ) ) # ( !\regs[12][21]~q  & ( !\imem~20_combout  & ( (\imem~17_combout  & \regs[8][21]~q ) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[0][21]~q ),
	.datac(!\regs[4][21]~q ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[12][21]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N34
dffeas \regs[9][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N49
dffeas \regs[1][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \regs[5][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N49
dffeas \regs[13][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[13][21]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][21]~q ))) # (\imem~17_combout  & (\regs[1][21]~q )) ) ) ) # ( !\regs[13][21]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][21]~q ))) # 
// (\imem~17_combout  & (\regs[1][21]~q )) ) ) ) # ( \regs[13][21]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[9][21]~q ) ) ) ) # ( !\regs[13][21]~q  & ( !\imem~20_combout  & ( (\regs[9][21]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[9][21]~q ),
	.datab(!\regs[1][21]~q ),
	.datac(!\regs[5][21]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N53
dffeas \regs[15][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[21]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N46
dffeas \regs[3][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \regs[7][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \regs[11][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[7][21]~q  & ( \regs[11][21]~q  & ( (!\imem~17_combout  & (((\imem~20_combout )) # (\regs[15][21]~q ))) # (\imem~17_combout  & (((!\imem~20_combout ) # (\regs[3][21]~q )))) ) ) ) # ( !\regs[7][21]~q  & ( \regs[11][21]~q  & ( 
// (!\imem~17_combout  & (\regs[15][21]~q  & ((!\imem~20_combout )))) # (\imem~17_combout  & (((!\imem~20_combout ) # (\regs[3][21]~q )))) ) ) ) # ( \regs[7][21]~q  & ( !\regs[11][21]~q  & ( (!\imem~17_combout  & (((\imem~20_combout )) # (\regs[15][21]~q ))) 
// # (\imem~17_combout  & (((\regs[3][21]~q  & \imem~20_combout )))) ) ) ) # ( !\regs[7][21]~q  & ( !\regs[11][21]~q  & ( (!\imem~17_combout  & (\regs[15][21]~q  & ((!\imem~20_combout )))) # (\imem~17_combout  & (((\regs[3][21]~q  & \imem~20_combout )))) ) ) 
// )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[15][21]~q ),
	.datac(!\regs[3][21]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[7][21]~q ),
	.dataf(!\regs[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h220522AF770577AF;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \imem~12_combout  & ( \Mux42~3_combout  & ( (!\imem~6_combout ) # (\Mux42~2_combout ) ) ) ) # ( !\imem~12_combout  & ( \Mux42~3_combout  & ( (!\imem~6_combout  & ((\Mux42~1_combout ))) # (\imem~6_combout  & (\Mux42~0_combout )) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux42~3_combout  & ( (\imem~6_combout  & \Mux42~2_combout ) ) ) ) # ( !\imem~12_combout  & ( !\Mux42~3_combout  & ( (!\imem~6_combout  & ((\Mux42~1_combout ))) # (\imem~6_combout  & (\Mux42~0_combout )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\Mux42~2_combout ),
	.datac(!\Mux42~0_combout ),
	.datad(!\Mux42~1_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N45
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux42~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem~95_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\Mux42~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h00FF00FF03030303;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N46
dffeas \aluin2_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21] .is_wysiwyg = "true";
defparam \aluin2_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N42
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \alufunc_A[5]~DUPLICATE_q  & ( (!alufunc_A[4] & alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N18
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\Selector36~0_combout  & !alufunc_A[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector36~0_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N33
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!aluin2_A[21] & ((!alufunc_A[0]) # (!aluin1_A[21]))) # (aluin2_A[21] & (!alufunc_A[0] & !aluin1_A[21])))) ) )

	.dataa(!aluin2_A[21]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(!aluin1_A[21]),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h00000000366C366C;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N18
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~45_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & ((\Add2~45_sumout ))) # (\mispred~0_combout  & (pcpred_A[21])) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[21] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[21])) # (\mispred~0_combout  & ((pcpred_A[21]))) ) ) )

	.dataa(!PC[21]),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[21]),
	.datad(!\Add2~45_sumout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h4747555503CF00FF;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N38
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N6
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~49_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( PC[20] ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// ((\Add2~49_sumout ))) # (\mispred~0_combout  & (pcpred_A[20])) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & ((PC[20]))) # (\mispred~0_combout  & (pcpred_A[20])) ) ) )

	.dataa(!pcpred_A[20]),
	.datab(!\mispred~0_combout ),
	.datac(!PC[20]),
	.datad(!\Add2~49_sumout ),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h1D1D11DD0F0F00FF;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N53
dffeas \pcpred_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N30
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( pcpred_A[19] & ( \Selector56~20_combout  & ( (!\stall~8_combout  & (PC[19])) # (\stall~8_combout  & ((\Add2~85_sumout ))) ) ) ) # ( !pcpred_A[19] & ( \Selector56~20_combout  & ( (!\stall~8_combout  & (PC[19])) # (\stall~8_combout  & 
// ((\Add2~85_sumout ))) ) ) ) # ( pcpred_A[19] & ( !\Selector56~20_combout  & ( ((!\stall~8_combout  & (PC[19])) # (\stall~8_combout  & ((\Add2~85_sumout )))) # (\mispred~0_combout ) ) ) ) # ( !pcpred_A[19] & ( !\Selector56~20_combout  & ( 
// (!\mispred~0_combout  & ((!\stall~8_combout  & (PC[19])) # (\stall~8_combout  & ((\Add2~85_sumout ))))) ) ) )

	.dataa(!PC[19]),
	.datab(!\stall~8_combout ),
	.datac(!\Add2~85_sumout ),
	.datad(!\mispred~0_combout ),
	.datae(!pcpred_A[19]),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h470047FF47474747;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N44
dffeas \pcpred_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N42
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~73_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( PC[16] ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// (\Add2~73_sumout )) # (\mispred~0_combout  & ((pcpred_A[16]))) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (PC[16])) # (\mispred~0_combout  & ((pcpred_A[16]))) ) ) )

	.dataa(!\Add2~73_sumout ),
	.datab(!PC[16]),
	.datac(!pcpred_A[16]),
	.datad(!\mispred~0_combout ),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h330F550F33335555;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N30
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!PC[7] & (PC[2] & PC[4])) # (PC[7] & (!PC[2] $ (!PC[4]))))) # (\PC[3]~DUPLICATE_q  & (!PC[7] & (!PC[2]))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( 
// \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & !PC[4])) # (\PC[3]~DUPLICATE_q  & (!PC[2] & PC[4])) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & (PC[2] & !PC[4])) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( 
// !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (!\PC[3]~DUPLICATE_q  & (!PC[2] $ (!PC[4])))) # (PC[7] & (PC[2] & (!\PC[3]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[2]),
	.datad(!PC[4]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h0A8105000A504268;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N21
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \imem~41_combout  & ( \imem~16_combout  ) ) # ( !\imem~41_combout  & ( (\imem~114_combout  & (\imem~16_combout  & !PC[9])) ) )

	.dataa(!\imem~114_combout ),
	.datab(gnd),
	.datac(!\imem~16_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'h050005000F0F0F0F;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N24
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( PC[10] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N27
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( PC[11] ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N54
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( PC[7] & ( (!PC[2] & (PC[4] & \PC[3]~DUPLICATE_q )) # (PC[2] & (!PC[4] & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h00000000500A500A;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N42
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( \imem~110_combout  & ( (\PC[6]~DUPLICATE_q  & (!PC[9] & ((\PC[5]~DUPLICATE_q ) # (\imem~118_combout )))) ) ) # ( !\imem~110_combout  & ( (\PC[6]~DUPLICATE_q  & (!PC[9] & (\imem~118_combout  & !\PC[5]~DUPLICATE_q ))) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\imem~118_combout ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h0400040004440444;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N39
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] & \PC[3]~DUPLICATE_q )) ) ) # ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & (PC[4] & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h0A000A0000A000A0;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N48
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( !\PC[6]~DUPLICATE_q  & ( \imem~116_combout  & ( (!\PC[5]~DUPLICATE_q  & PC[9]) ) ) )

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h0000000000CC0000;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N6
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( \imem~117_combout  & ( \imem~16_combout  ) ) # ( !\imem~117_combout  & ( (\imem~16_combout  & ((\imem~119_combout ) # (\imem~43_combout ))) ) )

	.dataa(!\imem~16_combout ),
	.datab(gnd),
	.datac(!\imem~43_combout ),
	.datad(!\imem~119_combout ),
	.datae(gnd),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h0555055555555555;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N18
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add2~102  ))
// \Add2~66  = CARRY(( !PC[8] ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(!PC[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N21
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( PC[9] ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N48
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC[6] & ( PC[3] & ( (!PC[9] & ((!PC[4]) # ((PC[2]) # (PC[5])))) ) ) ) # ( !PC[6] & ( PC[3] & ( (!PC[9] & ((!PC[2]) # (!PC[4] $ (PC[5])))) ) ) ) # ( PC[6] & ( !PC[3] & ( (!PC[9] & ((!PC[4] & ((!PC[2]))) # (PC[4] & ((!PC[5]) # 
// (PC[2]))))) ) ) ) # ( !PC[6] & ( !PC[3] & ( (!PC[9] & (((!PC[2]) # (PC[5])) # (PC[4]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'hAA2AA822AA828AAA;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N24
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[9] & ( \PC[6]~DUPLICATE_q  & ( ((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q  $ (!PC[4]))) # (PC[2]) ) ) ) # ( PC[9] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4]) # ((!PC[2] & ((\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))) # (PC[2] & 
// ((!\PC[5]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[9]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h0000FF7E0000F7FD;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N18
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( PC[2] & ( PC[3] & ( (!PC[9] & ((!PC[6] $ (PC[5])) # (PC[4]))) ) ) ) # ( !PC[2] & ( PC[3] & ( (!PC[9] & ((!PC[6]) # ((!PC[5] & !PC[4])))) ) ) ) # ( PC[2] & ( !PC[3] & ( (!PC[9] & ((!PC[5] & ((PC[4]))) # (PC[5] & ((!PC[6]) # 
// (!PC[4]))))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!PC[9] & ((!PC[6] & ((!PC[4]) # (PC[5]))) # (PC[6] & ((!PC[5]) # (PC[4]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'hC84C0CC8C88884CC;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N42
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \imem~79_combout  & ( \imem~80_combout  & ( (PC[7] & ((!\PC[8]~DUPLICATE_q  & (!\imem~81_combout )) # (\PC[8]~DUPLICATE_q  & ((!\imem~75_combout ))))) ) ) ) # ( !\imem~79_combout  & ( \imem~80_combout  & ( (!PC[7] & 
// (((\PC[8]~DUPLICATE_q )))) # (PC[7] & ((!\PC[8]~DUPLICATE_q  & (!\imem~81_combout )) # (\PC[8]~DUPLICATE_q  & ((!\imem~75_combout ))))) ) ) ) # ( \imem~79_combout  & ( !\imem~80_combout  & ( (!PC[7] & (((!\PC[8]~DUPLICATE_q )))) # (PC[7] & 
// ((!\PC[8]~DUPLICATE_q  & (!\imem~81_combout )) # (\PC[8]~DUPLICATE_q  & ((!\imem~75_combout ))))) ) ) ) # ( !\imem~79_combout  & ( !\imem~80_combout  & ( (!PC[7]) # ((!\PC[8]~DUPLICATE_q  & (!\imem~81_combout )) # (\PC[8]~DUPLICATE_q  & 
// ((!\imem~75_combout )))) ) ) )

	.dataa(!\imem~81_combout ),
	.datab(!PC[7]),
	.datac(!\imem~75_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~79_combout ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'hEEFCEE3022FC2230;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N57
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( \PC[11]~DUPLICATE_q  & ( \imem~82_combout  ) ) # ( !\PC[11]~DUPLICATE_q  & ( \imem~82_combout  ) ) # ( \PC[11]~DUPLICATE_q  & ( !\imem~82_combout  ) ) # ( !\PC[11]~DUPLICATE_q  & ( !\imem~82_combout  & ( (PC[12]) # 
// (\PC[10]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(!\PC[11]~DUPLICATE_q ),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N14
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N36
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( !PC[6] & ( PC[2] & ( (PC[9] & (!PC[3] & (!PC[5] & !PC[4]))) ) ) ) # ( !PC[6] & ( !PC[2] & ( (PC[9] & (!PC[5] & !PC[4])) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h5000000040000000;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N12
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC[6] & ( PC[3] & ( PC[9] ) ) ) # ( !PC[6] & ( PC[3] & ( (PC[9] & (((PC[4]) # (PC[5])) # (PC[2]))) ) ) ) # ( PC[6] & ( !PC[3] & ( PC[9] ) ) ) # ( !PC[6] & ( !PC[3] & ( (PC[9] & (((!PC[4]) # (PC[5])) # (PC[2]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[2]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h5515555515555555;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N54
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( !\PC[9]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[4] & (((!PC[2])) # (PC[5]))) # (PC[4] & ((!PC[5] $ (PC[3])) # (PC[2]))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[5]) # (((!PC[2]) # (PC[3])) # (PC[4])) ) ) 
// )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'hFBFF0000E7D70000;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N30
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( PC[5] & ( PC[4] & ( (!PC[9] & ((!PC[6] $ (!PC[2])) # (PC[3]))) ) ) ) # ( !PC[5] & ( PC[4] & ( (!PC[9] & ((!PC[6]) # ((PC[2]) # (PC[3])))) ) ) ) # ( PC[5] & ( !PC[4] & ( (!PC[9] & ((!PC[6] & ((!PC[3]) # (!PC[2]))) # (PC[6] & (!PC[3] $ 
// (PC[2]))))) ) ) ) # ( !PC[5] & ( !PC[4] & ( !PC[9] ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[9]),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hF0F0E090B0F070B0;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N0
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \PC[8]~DUPLICATE_q  & ( \imem~85_combout  & ( (!PC[7] & ((!\imem~84_combout ))) # (PC[7] & (!\imem~86_combout )) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( \imem~85_combout  & ( (!\imem~87_combout  & PC[7]) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( 
// !\imem~85_combout  & ( (!PC[7] & ((!\imem~84_combout ))) # (PC[7] & (!\imem~86_combout )) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !\imem~85_combout  & ( (!\imem~87_combout ) # (!PC[7]) ) ) )

	.dataa(!\imem~86_combout ),
	.datab(!\imem~84_combout ),
	.datac(!\imem~87_combout ),
	.datad(!PC[7]),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!\imem~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'hFFF0CCAA00F0CCAA;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N54
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \imem~88_combout  ) # ( !\imem~88_combout  & ( ((\PC[10]~DUPLICATE_q ) # (\PC[11]~DUPLICATE_q )) # (\PC[12]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\PC[12]~DUPLICATE_q ),
	.datac(!\PC[11]~DUPLICATE_q ),
	.datad(!\PC[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N0
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add2~118  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00000000000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N3
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N6
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add2~114  ))
// \Add2~106  = CARRY(( PC[4] ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add2~106  ))
// \Add2~2  = CARRY(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N0
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~72_combout ))) ) + ( \Add2~117_sumout  ) + ( !VCC ))
// \Add0~10  = CARRY(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~72_combout ))) ) + ( \Add2~117_sumout  ) + ( !VCC ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\imem~72_combout ),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (((\imem~65_combout ) # (PC[13])) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add2~113_sumout  ) + ( \Add0~10  ))
// \Add0~18  = CARRY(( (((\imem~65_combout ) # (PC[13])) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add2~113_sumout  ) + ( \Add0~10  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\imem~65_combout ),
	.datae(gnd),
	.dataf(!\Add2~113_sumout ),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (((\imem~62_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~105_sumout  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (((\imem~62_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~105_sumout  ) + ( \Add0~18  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~62_combout ),
	.datae(gnd),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (((\imem~59_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~1_sumout  ) + ( \Add0~22  ))
// \Add0~14  = CARRY(( (((\imem~59_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~1_sumout  ) + ( \Add0~22  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~59_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N12
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (((\imem~78_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~109_sumout  ) + ( \Add0~14  ))
// \Add0~6  = CARRY(( (((\imem~78_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add2~109_sumout  ) + ( \Add0~14  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~78_combout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~92_combout ))) ) + ( \Add2~101_sumout  ) + ( \Add0~6  ))
// \Add0~30  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~92_combout ))) ) + ( \Add2~101_sumout  ) + ( \Add0~6  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~92_combout ),
	.datae(gnd),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \Add2~65_sumout  ) + ( (((\imem~89_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( \Add2~65_sumout  ) + ( (((\imem~89_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add0~30  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~65_sumout ),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h00008000000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \Add2~61_sumout  ) + ( (((\imem~83_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add0~26  ))
// \Add0~2  = CARRY(( \Add2~61_sumout  ) + ( (((\imem~83_combout ) # (PC[14])) # (\PC[15]~DUPLICATE_q )) # (PC[13]) ) + ( \Add0~26  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00008000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N24
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~120_combout ))) ) + ( \Add2~57_sumout  ) + ( \Add0~2  ))
// \Add0~42  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~120_combout ))) ) + ( \Add2~57_sumout  ) + ( \Add0~2  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~120_combout ),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~115_combout ))) ) + ( \Add2~53_sumout  ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~115_combout ))) ) + ( \Add2~53_sumout  ) + ( \Add0~42  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~115_combout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N30
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~113_combout ))) ) + ( \Add2~97_sumout  ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~113_combout ))) ) + ( \Add2~97_sumout  ) + ( \Add0~38  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~113_combout ),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~109_combout ))) ) + ( \Add2~93_sumout  ) + ( \Add0~34  ))
// \Add0~54  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~109_combout ))) ) + ( \Add2~93_sumout  ) + ( \Add0~34  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~109_combout ),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~103_combout ))) ) + ( \Add2~81_sumout  ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~103_combout ))) ) + ( \Add2~81_sumout  ) + ( \Add0~54  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~103_combout ),
	.datae(gnd),
	.dataf(!\Add2~81_sumout ),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N39
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~101_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~50  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~98_combout ))) ) + ( \Add2~73_sumout  ) + ( \Add0~46  ))
// \Add0~110  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~98_combout ))) ) + ( \Add2~73_sumout  ) + ( \Add0~46  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~98_combout ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \aluin2_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \regs[4][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N20
dffeas \regs[6][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N56
dffeas \regs[5][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \regs[7][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N30
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[7][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][16]~q ) ) ) ) # ( !\regs[7][16]~q  & ( \imem~12_combout  & ( (\regs[6][16]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][16]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[5][16]~q ))) # (\imem~6_combout  & (\regs[4][16]~q )) ) ) ) # ( !\regs[7][16]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[5][16]~q ))) # (\imem~6_combout  & (\regs[4][16]~q )) ) ) )

	.dataa(!\regs[4][16]~q ),
	.datab(!\regs[6][16]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[5][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N20
dffeas \regs[14][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \regs[15][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[16]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N50
dffeas \regs[12][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N54
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \imem~12_combout  & ( \regs[12][16]~q  & ( (!\imem~6_combout  & ((\regs[15][16]~q ))) # (\imem~6_combout  & (\regs[14][16]~q )) ) ) ) # ( !\imem~12_combout  & ( \regs[12][16]~q  & ( (\imem~6_combout ) # (\regs[13][16]~q ) ) ) ) # ( 
// \imem~12_combout  & ( !\regs[12][16]~q  & ( (!\imem~6_combout  & ((\regs[15][16]~q ))) # (\imem~6_combout  & (\regs[14][16]~q )) ) ) ) # ( !\imem~12_combout  & ( !\regs[12][16]~q  & ( (\regs[13][16]~q  & !\imem~6_combout ) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\regs[14][16]~q ),
	.datac(!\regs[15][16]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h55000F3355FF0F33;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N40
dffeas \regs[3][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \regs[0][16]~feeder (
// Equation(s):
// \regs[0][16]~feeder_combout  = ( \wregval_M[16]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][16]~feeder .extended_lut = "off";
defparam \regs[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \regs[0][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \regs[1][16]~feeder (
// Equation(s):
// \regs[1][16]~feeder_combout  = ( \wregval_M[16]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][16]~feeder .extended_lut = "off";
defparam \regs[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \regs[1][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N4
dffeas \regs[2][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \imem~6_combout  & ( \regs[2][16]~q  & ( (\imem~12_combout ) # (\regs[0][16]~q ) ) ) ) # ( !\imem~6_combout  & ( \regs[2][16]~q  & ( (!\imem~12_combout  & ((\regs[1][16]~q ))) # (\imem~12_combout  & (\regs[3][16]~q )) ) ) ) # ( 
// \imem~6_combout  & ( !\regs[2][16]~q  & ( (\regs[0][16]~q  & !\imem~12_combout ) ) ) ) # ( !\imem~6_combout  & ( !\regs[2][16]~q  & ( (!\imem~12_combout  & ((\regs[1][16]~q ))) # (\imem~12_combout  & (\regs[3][16]~q )) ) ) )

	.dataa(!\regs[3][16]~q ),
	.datab(!\regs[0][16]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[1][16]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\regs[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h05F5303005F53F3F;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \regs[8][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \regs[10][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \regs[11][16]~feeder (
// Equation(s):
// \regs[11][16]~feeder_combout  = ( \wregval_M[16]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][16]~feeder .extended_lut = "off";
defparam \regs[11][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \regs[11][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \regs[9][16]~feeder (
// Equation(s):
// \regs[9][16]~feeder_combout  = ( \wregval_M[16]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][16]~feeder .extended_lut = "off";
defparam \regs[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N32
dffeas \regs[9][16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[10][16]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[8][16]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[11][16]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[9][16]~DUPLICATE_q  ) ) )

	.dataa(!\regs[8][16]~q ),
	.datab(!\regs[10][16]~q ),
	.datac(!\regs[11][16]~q ),
	.datad(!\regs[9][16]~DUPLICATE_q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N54
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~0_combout  & ( \Mux47~2_combout  & ( ((!\imem~20_combout  & ((\Mux47~3_combout ))) # (\imem~20_combout  & (\Mux47~1_combout ))) # (\imem~17_combout ) ) ) ) # ( !\Mux47~0_combout  & ( \Mux47~2_combout  & ( (!\imem~17_combout  & 
// ((!\imem~20_combout  & ((\Mux47~3_combout ))) # (\imem~20_combout  & (\Mux47~1_combout )))) # (\imem~17_combout  & (((!\imem~20_combout )))) ) ) ) # ( \Mux47~0_combout  & ( !\Mux47~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & 
// ((\Mux47~3_combout ))) # (\imem~20_combout  & (\Mux47~1_combout )))) # (\imem~17_combout  & (((\imem~20_combout )))) ) ) ) # ( !\Mux47~0_combout  & ( !\Mux47~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & ((\Mux47~3_combout ))) # 
// (\imem~20_combout  & (\Mux47~1_combout )))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\Mux47~1_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\Mux47~3_combout ),
	.datae(!\Mux47~0_combout ),
	.dataf(!\Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux47~4_combout  ) )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(!\imem~95_combout ),
	.datad(!\Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h00FF00FF05050505;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N40
dffeas \aluin2_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \aluin1_A[16]~feeder (
// Equation(s):
// \aluin1_A[16]~feeder_combout  = ( \Mux15~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1_A[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1_A[16]~feeder .extended_lut = "off";
defparam \aluin1_A[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1_A[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \aluin1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( \Selector26~0_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!\aluin2_A[16]~DUPLICATE_q ) # (!aluin1_A[16]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[16]~DUPLICATE_q  & !aluin1_A[16])))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\aluin2_A[16]~DUPLICATE_q ),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h00000000566A566A;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N57
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (\Selector26~1_combout  & (!\aluin2_A[16]~DUPLICATE_q  $ (aluin1_A[16]))) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( (\Selector26~1_combout  & (!\aluin2_A[16]~DUPLICATE_q  $ (!aluin1_A[16]))) ) )

	.dataa(!\aluin2_A[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector26~1_combout ),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N6
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[5]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q  & alufunc_A[2]))) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[5]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h0008000800000000;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N6
cyclonev_lcell_comb \Selector40~5 (
// Equation(s):
// \Selector40~5_combout  = ( \Selector25~3_combout  & ( (!alufunc_A[4] & (((\Selector40~2_combout ) # (pcpred_A[16])) # (\Selector40~1_combout ))) ) ) # ( !\Selector25~3_combout  & ( (!alufunc_A[4] & ((\Selector40~2_combout ) # (\Selector40~1_combout ))) ) 
// )

	.dataa(!\Selector40~1_combout ),
	.datab(!alufunc_A[4]),
	.datac(!pcpred_A[16]),
	.datad(!\Selector40~2_combout ),
	.datae(gnd),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~5 .extended_lut = "off";
defparam \Selector40~5 .lut_mask = 64'h44CC44CC4CCC4CCC;
defparam \Selector40~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N37
dffeas \regs[1][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N3
cyclonev_lcell_comb \regs[2][30]~feeder (
// Equation(s):
// \regs[2][30]~feeder_combout  = ( \wregval_M[30]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][30]~feeder .extended_lut = "off";
defparam \regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N4
dffeas \regs[2][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N9
cyclonev_lcell_comb \regs[0][30]~feeder (
// Equation(s):
// \regs[0][30]~feeder_combout  = ( \wregval_M[30]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][30]~feeder .extended_lut = "off";
defparam \regs[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \regs[0][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N46
dffeas \regs[3][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[3][30]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][30]~q ))) # (\imem~12_combout  & (\regs[2][30]~q )) ) ) ) # ( !\regs[3][30]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][30]~q ))) # 
// (\imem~12_combout  & (\regs[2][30]~q )) ) ) ) # ( \regs[3][30]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[1][30]~q ) ) ) ) # ( !\regs[3][30]~q  & ( !\imem~6_combout  & ( (\regs[1][30]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[1][30]~q ),
	.datab(!\regs[2][30]~q ),
	.datac(!\regs[0][30]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[3][30]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N38
dffeas \regs[14][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N50
dffeas \regs[15][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[30]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \regs[13][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[13][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][30]~q ))) # (\imem~6_combout  & (\regs[14][30]~q )) ) ) ) # ( !\regs[13][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][30]~q ))) # 
// (\imem~6_combout  & (\regs[14][30]~q )) ) ) ) # ( \regs[13][30]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][30]~q ) ) ) ) # ( !\regs[13][30]~q  & ( !\imem~12_combout  & ( (\regs[12][30]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[14][30]~q ),
	.datab(!\regs[15][30]~q ),
	.datac(!\regs[12][30]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[13][30]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \regs[11][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( \wregval_M[30]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \regs[8][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N22
dffeas \regs[10][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N16
dffeas \regs[9][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \imem~12_combout  & ( \regs[9][30]~q  & ( (!\imem~6_combout  & (\regs[11][30]~q )) # (\imem~6_combout  & ((\regs[10][30]~q ))) ) ) ) # ( !\imem~12_combout  & ( \regs[9][30]~q  & ( (!\imem~6_combout ) # (\regs[8][30]~q ) ) ) ) # ( 
// \imem~12_combout  & ( !\regs[9][30]~q  & ( (!\imem~6_combout  & (\regs[11][30]~q )) # (\imem~6_combout  & ((\regs[10][30]~q ))) ) ) ) # ( !\imem~12_combout  & ( !\regs[9][30]~q  & ( (\regs[8][30]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[11][30]~q ),
	.datab(!\regs[8][30]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[10][30]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \regs[4][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N24
cyclonev_lcell_comb \regs[7][30]~feeder (
// Equation(s):
// \regs[7][30]~feeder_combout  = ( \wregval_M[30]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][30]~feeder .extended_lut = "off";
defparam \regs[7][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \regs[7][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N43
dffeas \regs[5][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N26
dffeas \regs[6][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[6][30]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[4][30]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[7][30]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[5][30]~q  ) ) )

	.dataa(!\regs[4][30]~q ),
	.datab(!\regs[7][30]~q ),
	.datac(!\regs[5][30]~q ),
	.datad(!\regs[6][30]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~2_combout  & ( \Mux33~1_combout  & ( (!\imem~20_combout  & (((\Mux33~3_combout ) # (\imem~17_combout )))) # (\imem~20_combout  & (((!\imem~17_combout )) # (\Mux33~0_combout ))) ) ) ) # ( !\Mux33~2_combout  & ( \Mux33~1_combout 
//  & ( (!\imem~20_combout  & (((!\imem~17_combout  & \Mux33~3_combout )))) # (\imem~20_combout  & (((!\imem~17_combout )) # (\Mux33~0_combout ))) ) ) ) # ( \Mux33~2_combout  & ( !\Mux33~1_combout  & ( (!\imem~20_combout  & (((\Mux33~3_combout ) # 
// (\imem~17_combout )))) # (\imem~20_combout  & (\Mux33~0_combout  & (\imem~17_combout ))) ) ) ) # ( !\Mux33~2_combout  & ( !\Mux33~1_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout  & \Mux33~3_combout )))) # (\imem~20_combout  & (\Mux33~0_combout  
// & (\imem~17_combout ))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\Mux33~0_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Mux33~3_combout ),
	.datae(!\Mux33~2_combout ),
	.dataf(!\Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N33
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \Mux33~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~13_combout  & \imem~95_combout )) ) ) # ( !\Mux33~4_combout  & ( (\imem~13_combout  & (\imem~95_combout  & \aluimm_D~1_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~95_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h00030003FF03FF03;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N34
dffeas \aluin2_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N42
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( \wregval_M[29]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N43
dffeas \regs[8][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N52
dffeas \regs[4][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( \wregval_M[29]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N43
dffeas \regs[0][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N43
dffeas \regs[12][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[12][29]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][29]~q )) # (\imem~17_combout  & ((\regs[0][29]~q ))) ) ) ) # ( !\regs[12][29]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][29]~q )) # 
// (\imem~17_combout  & ((\regs[0][29]~q ))) ) ) ) # ( \regs[12][29]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][29]~q ) ) ) ) # ( !\regs[12][29]~q  & ( !\imem~20_combout  & ( (\regs[8][29]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\regs[4][29]~q ),
	.datac(!\regs[0][29]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[12][29]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N49
dffeas \regs[1][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N47
dffeas \regs[9][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \regs[5][29]~feeder (
// Equation(s):
// \regs[5][29]~feeder_combout  = ( \wregval_M[29]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][29]~feeder .extended_lut = "off";
defparam \regs[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \regs[5][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \regs[13][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N3
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[13][29]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][29]~q ))) # (\imem~17_combout  & (\regs[1][29]~q )) ) ) ) # ( !\regs[13][29]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][29]~q ))) # 
// (\imem~17_combout  & (\regs[1][29]~q )) ) ) ) # ( \regs[13][29]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[9][29]~q ) ) ) ) # ( !\regs[13][29]~q  & ( !\imem~20_combout  & ( (\regs[9][29]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[1][29]~q ),
	.datab(!\regs[9][29]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[5][29]~q ),
	.datae(!\regs[13][29]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \regs[15][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N37
dffeas \regs[11][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \regs[3][29]~feeder (
// Equation(s):
// \regs[3][29]~feeder_combout  = ( \wregval_M[29]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][29]~feeder .extended_lut = "off";
defparam \regs[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \regs[3][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N6
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[7][29]~q  & ( \regs[3][29]~q  & ( ((!\imem~17_combout  & (\regs[15][29]~q )) # (\imem~17_combout  & ((\regs[11][29]~q )))) # (\imem~20_combout ) ) ) ) # ( !\regs[7][29]~q  & ( \regs[3][29]~q  & ( (!\imem~17_combout  & 
// (\regs[15][29]~q  & ((!\imem~20_combout )))) # (\imem~17_combout  & (((\imem~20_combout ) # (\regs[11][29]~q )))) ) ) ) # ( \regs[7][29]~q  & ( !\regs[3][29]~q  & ( (!\imem~17_combout  & (((\imem~20_combout )) # (\regs[15][29]~q ))) # (\imem~17_combout  & 
// (((\regs[11][29]~q  & !\imem~20_combout )))) ) ) ) # ( !\regs[7][29]~q  & ( !\regs[3][29]~q  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\regs[15][29]~q )) # (\imem~17_combout  & ((\regs[11][29]~q ))))) ) ) )

	.dataa(!\regs[15][29]~q ),
	.datab(!\regs[11][29]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\regs[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \regs[14][29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( \wregval_M[29]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N50
dffeas \regs[6][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \regs[10][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N32
dffeas \regs[2][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \imem~20_combout  & ( \imem~17_combout  & ( \regs[2][29]~q  ) ) ) # ( !\imem~20_combout  & ( \imem~17_combout  & ( \regs[10][29]~q  ) ) ) # ( \imem~20_combout  & ( !\imem~17_combout  & ( \regs[6][29]~q  ) ) ) # ( !\imem~20_combout  & 
// ( !\imem~17_combout  & ( \regs[14][29]~DUPLICATE_q  ) ) )

	.dataa(!\regs[14][29]~DUPLICATE_q ),
	.datab(!\regs[6][29]~q ),
	.datac(!\regs[10][29]~q ),
	.datad(!\regs[2][29]~q ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N15
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \imem~6_combout  & ( \Mux34~2_combout  & ( (\Mux34~0_combout ) # (\imem~12_combout ) ) ) ) # ( !\imem~6_combout  & ( \Mux34~2_combout  & ( (!\imem~12_combout  & (\Mux34~1_combout )) # (\imem~12_combout  & ((\Mux34~3_combout ))) ) ) ) 
// # ( \imem~6_combout  & ( !\Mux34~2_combout  & ( (!\imem~12_combout  & \Mux34~0_combout ) ) ) ) # ( !\imem~6_combout  & ( !\Mux34~2_combout  & ( (!\imem~12_combout  & (\Mux34~1_combout )) # (\imem~12_combout  & ((\Mux34~3_combout ))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\Mux34~0_combout ),
	.datac(!\Mux34~1_combout ),
	.datad(!\Mux34~3_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h0A5F22220A5F7777;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N16
dffeas \RTval_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[29] .is_wysiwyg = "true";
defparam \RTval_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N24
cyclonev_lcell_comb \wmemval_M[29]~feeder (
// Equation(s):
// \wmemval_M[29]~feeder_combout  = ( RTval_A[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[29]~feeder .extended_lut = "off";
defparam \wmemval_M[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N26
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N50
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N58
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N52
dffeas \aluin2_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N14
dffeas \regs[9][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N56
dffeas \regs[10][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \regs[11][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[11][5]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[9][5]~q ) ) ) ) # ( !\regs[11][5]~q  & ( \imem~66_combout  & ( (\regs[9][5]~q  & \imem~67_combout ) ) ) ) # ( \regs[11][5]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[10][5]~q ))) # (\imem~67_combout  & (\regs[8][5]~q )) ) ) ) # ( !\regs[11][5]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[10][5]~q ))) # (\imem~67_combout  & (\regs[8][5]~q )) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\regs[9][5]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[10][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \regs[1][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N44
dffeas \regs[3][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \regs[0][5]~feeder (
// Equation(s):
// \regs[0][5]~feeder_combout  = ( \wregval_M[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][5]~feeder .extended_lut = "off";
defparam \regs[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N38
dffeas \regs[0][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N2
dffeas \regs[2][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N45
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[1][5]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[0][5]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[3][5]~q  ) ) ) # ( !\imem~66_combout  & ( 
// !\imem~67_combout  & ( \regs[2][5]~q  ) ) )

	.dataa(!\regs[1][5]~q ),
	.datab(!\regs[3][5]~q ),
	.datac(!\regs[0][5]~q ),
	.datad(!\regs[2][5]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N2
dffeas \regs[6][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \regs[5][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \regs[4][5]~feeder (
// Equation(s):
// \regs[4][5]~feeder_combout  = ( \wregval_M[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][5]~feeder .extended_lut = "off";
defparam \regs[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N37
dffeas \regs[4][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N56
dffeas \regs[7][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[7][5]~DUPLICATE_q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][5]~q ))) # (\imem~66_combout  & (\regs[5][5]~q )) ) ) ) # ( !\regs[7][5]~DUPLICATE_q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][5]~q 
// ))) # (\imem~66_combout  & (\regs[5][5]~q )) ) ) ) # ( \regs[7][5]~DUPLICATE_q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[6][5]~q ) ) ) ) # ( !\regs[7][5]~DUPLICATE_q  & ( !\imem~67_combout  & ( (\regs[6][5]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[6][5]~q ),
	.datab(!\regs[5][5]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[4][5]~q ),
	.datae(!\regs[7][5]~DUPLICATE_q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( \wregval_M[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N56
dffeas \regs[12][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \regs[13][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \regs[15][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N43
dffeas \regs[14][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[14][5]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][5]~q )) # (\imem~66_combout  & ((\regs[13][5]~q ))) ) ) ) # ( !\regs[14][5]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][5]~q )) # 
// (\imem~66_combout  & ((\regs[13][5]~q ))) ) ) ) # ( \regs[14][5]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[15][5]~q ) ) ) ) # ( !\regs[14][5]~q  & ( !\imem~67_combout  & ( (\imem~66_combout  & \regs[15][5]~q ) ) ) )

	.dataa(!\regs[12][5]~q ),
	.datab(!\regs[13][5]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~1_combout  & ( \Mux26~3_combout  & ( ((!\imem~69_combout  & (\Mux26~2_combout )) # (\imem~69_combout  & ((\Mux26~0_combout )))) # (\imem~68_combout ) ) ) ) # ( !\Mux26~1_combout  & ( \Mux26~3_combout  & ( (!\imem~68_combout  & 
// ((!\imem~69_combout  & (\Mux26~2_combout )) # (\imem~69_combout  & ((\Mux26~0_combout ))))) # (\imem~68_combout  & (((!\imem~69_combout )))) ) ) ) # ( \Mux26~1_combout  & ( !\Mux26~3_combout  & ( (!\imem~68_combout  & ((!\imem~69_combout  & 
// (\Mux26~2_combout )) # (\imem~69_combout  & ((\Mux26~0_combout ))))) # (\imem~68_combout  & (((\imem~69_combout )))) ) ) ) # ( !\Mux26~1_combout  & ( !\Mux26~3_combout  & ( (!\imem~68_combout  & ((!\imem~69_combout  & (\Mux26~2_combout )) # 
// (\imem~69_combout  & ((\Mux26~0_combout ))))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\Mux26~2_combout ),
	.datac(!\Mux26~0_combout ),
	.datad(!\imem~69_combout ),
	.datae(!\Mux26~1_combout ),
	.dataf(!\Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h220A225F770A775F;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N47
dffeas \aluin1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux26~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N24
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( alufunc_A[0] & ( alufunc_A[3] & ( (\Selector36~0_combout  & (!\aluin2_A[5]~DUPLICATE_q  & (!alufunc_A[1] & !aluin1_A[5]))) ) ) ) # ( !alufunc_A[0] & ( alufunc_A[3] & ( (\Selector36~0_combout  & ((!\aluin2_A[5]~DUPLICATE_q  & 
// ((!alufunc_A[1]) # (!aluin1_A[5]))) # (\aluin2_A[5]~DUPLICATE_q  & (!alufunc_A[1] $ (aluin1_A[5]))))) ) ) ) # ( alufunc_A[0] & ( !alufunc_A[3] & ( (\Selector36~0_combout  & (!alufunc_A[1] & ((aluin1_A[5]) # (\aluin2_A[5]~DUPLICATE_q )))) ) ) ) # ( 
// !alufunc_A[0] & ( !alufunc_A[3] & ( (\Selector36~0_combout  & ((!\aluin2_A[5]~DUPLICATE_q  & (alufunc_A[1] & aluin1_A[5])) # (\aluin2_A[5]~DUPLICATE_q  & (!alufunc_A[1] $ (!aluin1_A[5]))))) ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!aluin1_A[5]),
	.datae(!alufunc_A[0]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0114105054414000;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \regs[5][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \regs[1][17]~feeder (
// Equation(s):
// \regs[1][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][17]~feeder .extended_lut = "off";
defparam \regs[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \regs[1][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \regs[9][17]~feeder (
// Equation(s):
// \regs[9][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][17]~feeder .extended_lut = "off";
defparam \regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N26
dffeas \regs[9][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N4
dffeas \regs[13][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N3
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[13][17]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & ((\regs[9][17]~q ))) # (\imem~20_combout  & (\regs[1][17]~q )) ) ) ) # ( !\regs[13][17]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & ((\regs[9][17]~q ))) # 
// (\imem~20_combout  & (\regs[1][17]~q )) ) ) ) # ( \regs[13][17]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout ) # (\regs[5][17]~q ) ) ) ) # ( !\regs[13][17]~q  & ( !\imem~17_combout  & ( (\regs[5][17]~q  & \imem~20_combout ) ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\regs[1][17]~q ),
	.datac(!\imem~20_combout ),
	.datad(!\regs[9][17]~q ),
	.datae(!\regs[13][17]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \regs[0][17]~feeder (
// Equation(s):
// \regs[0][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][17]~feeder .extended_lut = "off";
defparam \regs[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \regs[0][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N54
cyclonev_lcell_comb \regs[4][17]~feeder (
// Equation(s):
// \regs[4][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][17]~feeder .extended_lut = "off";
defparam \regs[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N56
dffeas \regs[4][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \regs[8][17]~feeder (
// Equation(s):
// \regs[8][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][17]~feeder .extended_lut = "off";
defparam \regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N2
dffeas \regs[8][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N37
dffeas \regs[12][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[12][17]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][17]~q ))) # (\imem~17_combout  & (\regs[0][17]~q )) ) ) ) # ( !\regs[12][17]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][17]~q ))) # 
// (\imem~17_combout  & (\regs[0][17]~q )) ) ) ) # ( \regs[12][17]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][17]~q ) ) ) ) # ( !\regs[12][17]~q  & ( !\imem~20_combout  & ( (\regs[8][17]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[4][17]~q ),
	.datac(!\regs[8][17]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[12][17]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \regs[7][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \regs[11][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N20
dffeas \regs[15][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[17]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[3][17]~q  & ( \imem~17_combout  & ( (\imem~20_combout ) # (\regs[11][17]~q ) ) ) ) # ( !\regs[3][17]~q  & ( \imem~17_combout  & ( (\regs[11][17]~q  & !\imem~20_combout ) ) ) ) # ( \regs[3][17]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[15][17]~q ))) # (\imem~20_combout  & (\regs[7][17]~q )) ) ) ) # ( !\regs[3][17]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[15][17]~q ))) # (\imem~20_combout  & (\regs[7][17]~q )) ) ) )

	.dataa(!\regs[7][17]~q ),
	.datab(!\regs[11][17]~q ),
	.datac(!\regs[15][17]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[3][17]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( \wregval_M[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N50
dffeas \regs[6][17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N32
dffeas \regs[14][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N40
dffeas \regs[2][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N37
dffeas \regs[10][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[10][17]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[6][17]~DUPLICATE_q )) # (\imem~17_combout  & ((\regs[2][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & 
// (\regs[6][17]~DUPLICATE_q )) # (\imem~17_combout  & ((\regs[2][17]~q ))) ) ) ) # ( \regs[10][17]~q  & ( !\imem~20_combout  & ( (\imem~17_combout ) # (\regs[14][17]~q ) ) ) ) # ( !\regs[10][17]~q  & ( !\imem~20_combout  & ( (\regs[14][17]~q  & 
// !\imem~17_combout ) ) ) )

	.dataa(!\regs[6][17]~DUPLICATE_q ),
	.datab(!\regs[14][17]~q ),
	.datac(!\regs[2][17]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h330033FF550F550F;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \imem~6_combout  & ( \Mux46~2_combout  & ( (\Mux46~0_combout ) # (\imem~12_combout ) ) ) ) # ( !\imem~6_combout  & ( \Mux46~2_combout  & ( (!\imem~12_combout  & (\Mux46~1_combout )) # (\imem~12_combout  & ((\Mux46~3_combout ))) ) ) ) 
// # ( \imem~6_combout  & ( !\Mux46~2_combout  & ( (!\imem~12_combout  & \Mux46~0_combout ) ) ) ) # ( !\imem~6_combout  & ( !\Mux46~2_combout  & ( (!\imem~12_combout  & (\Mux46~1_combout )) # (\imem~12_combout  & ((\Mux46~3_combout ))) ) ) )

	.dataa(!\Mux46~1_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\Mux46~0_combout ),
	.datad(!\Mux46~3_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h44770C0C44773F3F;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N33
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \imem~95_combout  & ( \aluimm_D~1_combout  & ( \imem~13_combout  ) ) ) # ( \imem~95_combout  & ( !\aluimm_D~1_combout  & ( \Mux46~4_combout  ) ) ) # ( !\imem~95_combout  & ( !\aluimm_D~1_combout  & ( \Mux46~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux46~4_combout ),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\imem~95_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h3333333300000F0F;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N35
dffeas \aluin2_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17] .is_wysiwyg = "true";
defparam \aluin2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N45
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( aluin2_A[15] ) + ( \aluin1_A[15]~DUPLICATE_q  ) + ( \Add3~82  ))
// \Add3~78  = CARRY(( aluin2_A[15] ) + ( \aluin1_A[15]~DUPLICATE_q  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(!aluin2_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N48
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \aluin2_A[16]~DUPLICATE_q  ) + ( aluin1_A[16] ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( \aluin2_A[16]~DUPLICATE_q  ) + ( aluin1_A[16] ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(!aluin1_A[16]),
	.datac(!\aluin2_A[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N51
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add3~74  ))
// \Add3~70  = CARRY(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add3~74  ))

	.dataa(!aluin2_A[17]),
	.datab(gnd),
	.datac(!aluin1_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N39
cyclonev_lcell_comb \Selector25~10 (
// Equation(s):
// \Selector25~10_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( !\ShiftRight0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~10 .extended_lut = "off";
defparam \Selector25~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( !\aluin2_A[3]~DUPLICATE_q  & ( !aluin2_A[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'hF0F0F0F000000000;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \regs[6][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N28
dffeas \regs[2][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N55
dffeas \regs[10][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N43
dffeas \regs[14][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[14][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][2]~q ))) # (\imem~68_combout  & (\regs[6][2]~q )) ) ) ) # ( !\regs[14][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][2]~q ))) # 
// (\imem~68_combout  & (\regs[6][2]~q )) ) ) ) # ( \regs[14][2]~q  & ( !\imem~69_combout  & ( (\regs[10][2]~q ) # (\imem~68_combout ) ) ) ) # ( !\regs[14][2]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & \regs[10][2]~q ) ) ) )

	.dataa(!\regs[6][2]~q ),
	.datab(!\regs[2][2]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[10][2]~q ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \regs[7][2]~feeder (
// Equation(s):
// \regs[7][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][2]~feeder .extended_lut = "off";
defparam \regs[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N14
dffeas \regs[7][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N8
dffeas \regs[11][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N56
dffeas \regs[3][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \regs[15][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N9
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[7][2]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[3][2]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[15][2]~q  ) ) ) # ( !\imem~68_combout  & ( 
// !\imem~69_combout  & ( \regs[11][2]~DUPLICATE_q  ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\regs[11][2]~DUPLICATE_q ),
	.datac(!\regs[3][2]~q ),
	.datad(!\regs[15][2]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \regs[5][2]~feeder (
// Equation(s):
// \regs[5][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][2]~feeder .extended_lut = "off";
defparam \regs[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N14
dffeas \regs[5][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \regs[1][2]~feeder (
// Equation(s):
// \regs[1][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][2]~feeder .extended_lut = "off";
defparam \regs[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N50
dffeas \regs[1][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \regs[9][2]~feeder (
// Equation(s):
// \regs[9][2]~feeder_combout  = ( \wregval_M[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][2]~feeder .extended_lut = "off";
defparam \regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \regs[9][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N55
dffeas \regs[13][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[13][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[1][2]~q ))) # (\imem~68_combout  & (\regs[5][2]~q )) ) ) ) # ( !\regs[13][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[1][2]~q ))) # 
// (\imem~68_combout  & (\regs[5][2]~q )) ) ) ) # ( \regs[13][2]~q  & ( !\imem~69_combout  & ( (\regs[9][2]~q ) # (\imem~68_combout ) ) ) ) # ( !\regs[13][2]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & \regs[9][2]~q ) ) ) )

	.dataa(!\regs[5][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[9][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N53
dffeas \regs[8][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N22
dffeas \regs[0][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N20
dffeas \regs[12][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[12][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][2]~q ))) # (\imem~68_combout  & (\regs[4][2]~q )) ) ) ) # ( !\regs[12][2]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][2]~q ))) # 
// (\imem~68_combout  & (\regs[4][2]~q )) ) ) ) # ( \regs[12][2]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[8][2]~q ) ) ) ) # ( !\regs[12][2]~q  & ( !\imem~69_combout  & ( (\regs[8][2]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[8][2]~q ),
	.datab(!\regs[4][2]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[0][2]~q ),
	.datae(!\regs[12][2]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~1_combout  & ( \Mux29~0_combout  & ( ((!\imem~66_combout  & (\Mux29~2_combout )) # (\imem~66_combout  & ((\Mux29~3_combout )))) # (\imem~67_combout ) ) ) ) # ( !\Mux29~1_combout  & ( \Mux29~0_combout  & ( (!\imem~66_combout  & 
// (((\imem~67_combout )) # (\Mux29~2_combout ))) # (\imem~66_combout  & (((\Mux29~3_combout  & !\imem~67_combout )))) ) ) ) # ( \Mux29~1_combout  & ( !\Mux29~0_combout  & ( (!\imem~66_combout  & (\Mux29~2_combout  & ((!\imem~67_combout )))) # 
// (\imem~66_combout  & (((\imem~67_combout ) # (\Mux29~3_combout )))) ) ) ) # ( !\Mux29~1_combout  & ( !\Mux29~0_combout  & ( (!\imem~67_combout  & ((!\imem~66_combout  & (\Mux29~2_combout )) # (\imem~66_combout  & ((\Mux29~3_combout ))))) ) ) )

	.dataa(!\Mux29~2_combout ),
	.datab(!\imem~66_combout ),
	.datac(!\Mux29~3_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\Mux29~1_combout ),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N28
dffeas \aluin1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N58
dffeas \aluin1_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N0
cyclonev_lcell_comb \regs[5][3]~feeder (
// Equation(s):
// \regs[5][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][3]~feeder .extended_lut = "off";
defparam \regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N2
dffeas \regs[5][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \regs[4][3]~feeder (
// Equation(s):
// \regs[4][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][3]~feeder .extended_lut = "off";
defparam \regs[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N2
dffeas \regs[4][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \regs[6][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N37
dffeas \regs[7][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[7][3]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][3]~q ))) # (\imem~66_combout  & (\regs[5][3]~q )) ) ) ) # ( !\regs[7][3]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][3]~q ))) # 
// (\imem~66_combout  & (\regs[5][3]~q )) ) ) ) # ( \regs[7][3]~q  & ( !\imem~67_combout  & ( (\regs[6][3]~DUPLICATE_q ) # (\imem~66_combout ) ) ) ) # ( !\regs[7][3]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[6][3]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[5][3]~q ),
	.datab(!\imem~66_combout ),
	.datac(!\regs[4][3]~q ),
	.datad(!\regs[6][3]~DUPLICATE_q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N32
dffeas \regs[9][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N4
dffeas \regs[8][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \regs[10][3]~feeder (
// Equation(s):
// \regs[10][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][3]~feeder .extended_lut = "off";
defparam \regs[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N26
dffeas \regs[10][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[11][3]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[9][3]~q ) ) ) ) # ( !\regs[11][3]~q  & ( \imem~66_combout  & ( (\regs[9][3]~q  & \imem~67_combout ) ) ) ) # ( \regs[11][3]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[10][3]~q ))) # (\imem~67_combout  & (\regs[8][3]~q )) ) ) ) # ( !\regs[11][3]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[10][3]~q ))) # (\imem~67_combout  & (\regs[8][3]~q )) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!\regs[8][3]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[10][3]~q ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N2
dffeas \regs[15][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N55
dffeas \regs[13][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N43
dffeas \regs[12][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \regs[14][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[14][3]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][3]~q )) # (\imem~67_combout  & ((\regs[13][3]~q ))) ) ) ) # ( !\regs[14][3]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][3]~q )) # 
// (\imem~67_combout  & ((\regs[13][3]~q ))) ) ) ) # ( \regs[14][3]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout ) # (\regs[12][3]~q ) ) ) ) # ( !\regs[14][3]~q  & ( !\imem~66_combout  & ( (\imem~67_combout  & \regs[12][3]~q ) ) ) )

	.dataa(!\regs[15][3]~q ),
	.datab(!\imem~67_combout ),
	.datac(!\regs[13][3]~q ),
	.datad(!\regs[12][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \regs[1][3]~feeder (
// Equation(s):
// \regs[1][3]~feeder_combout  = ( \wregval_M[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][3]~feeder .extended_lut = "off";
defparam \regs[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \regs[1][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N26
dffeas \regs[2][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N59
dffeas \regs[0][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N37
dffeas \regs[3][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \imem~67_combout  & ( \imem~66_combout  & ( \regs[1][3]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~66_combout  & ( \regs[3][3]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~66_combout  & ( \regs[0][3]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~66_combout  & ( \regs[2][3]~q  ) ) )

	.dataa(!\regs[1][3]~q ),
	.datab(!\regs[2][3]~q ),
	.datac(!\regs[0][3]~q ),
	.datad(!\regs[3][3]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~3_combout  & ( \Mux28~0_combout  & ( (!\imem~68_combout  & (((\Mux28~2_combout )) # (\imem~69_combout ))) # (\imem~68_combout  & ((!\imem~69_combout ) # ((\Mux28~1_combout )))) ) ) ) # ( !\Mux28~3_combout  & ( \Mux28~0_combout 
//  & ( (!\imem~68_combout  & (((\Mux28~2_combout )) # (\imem~69_combout ))) # (\imem~68_combout  & (\imem~69_combout  & (\Mux28~1_combout ))) ) ) ) # ( \Mux28~3_combout  & ( !\Mux28~0_combout  & ( (!\imem~68_combout  & (!\imem~69_combout  & 
// ((\Mux28~2_combout )))) # (\imem~68_combout  & ((!\imem~69_combout ) # ((\Mux28~1_combout )))) ) ) ) # ( !\Mux28~3_combout  & ( !\Mux28~0_combout  & ( (!\imem~68_combout  & (!\imem~69_combout  & ((\Mux28~2_combout )))) # (\imem~68_combout  & 
// (\imem~69_combout  & (\Mux28~1_combout ))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\Mux28~1_combout ),
	.datad(!\Mux28~2_combout ),
	.datae(!\Mux28~3_combout ),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N26
dffeas \aluin1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux28~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( 
// (\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[5]) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( 
// !aluin1_A[3] & ( (aluin1_A[5] & !\aluin2_A[1]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[2]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h33000F5533FF0F55;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \regs[9][10]~feeder (
// Equation(s):
// \regs[9][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][10]~feeder .extended_lut = "off";
defparam \regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \regs[9][10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \regs[8][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N43
dffeas \regs[11][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N8
dffeas \regs[10][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[10][10]~q  & ( \imem~12_combout  & ( (\regs[11][10]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][10]~q ) ) ) ) # ( \regs[10][10]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][10]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[8][10]~q ))) ) ) ) # ( !\regs[10][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][10]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[8][10]~q ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[9][10]~DUPLICATE_q ),
	.datac(!\regs[8][10]~q ),
	.datad(!\regs[11][10]~q ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N52
dffeas \regs[12][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \regs[14][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N41
dffeas \regs[15][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[10]~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \regs[13][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[13][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][10]~q ))) # (\imem~6_combout  & (\regs[14][10]~q )) ) ) ) # ( !\regs[13][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][10]~q ))) # 
// (\imem~6_combout  & (\regs[14][10]~q )) ) ) ) # ( \regs[13][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][10]~q ) ) ) ) # ( !\regs[13][10]~q  & ( !\imem~12_combout  & ( (\regs[12][10]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[12][10]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[14][10]~q ),
	.datad(!\regs[15][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \regs[5][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N59
dffeas \regs[6][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N38
dffeas \regs[7][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[7][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][10]~q ) ) ) ) # ( !\regs[7][10]~q  & ( \imem~12_combout  & ( (\regs[6][10]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][10]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[5][10]~q ))) # (\imem~6_combout  & (\regs[4][10]~q )) ) ) ) # ( !\regs[7][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[5][10]~q ))) # (\imem~6_combout  & (\regs[4][10]~q )) ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\regs[5][10]~q ),
	.datac(!\regs[6][10]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \regs[1][10]~feeder (
// Equation(s):
// \regs[1][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][10]~feeder .extended_lut = "off";
defparam \regs[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N10
dffeas \regs[1][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \regs[0][10]~feeder (
// Equation(s):
// \regs[0][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][10]~feeder .extended_lut = "off";
defparam \regs[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N55
dffeas \regs[0][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N43
dffeas \regs[2][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \regs[3][10]~feeder (
// Equation(s):
// \regs[3][10]~feeder_combout  = ( \wregval_M[10]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][10]~feeder .extended_lut = "off";
defparam \regs[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N32
dffeas \regs[3][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][10]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][10]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][10]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[1][10]~q  ) ) )

	.dataa(!\regs[1][10]~q ),
	.datab(!\regs[0][10]~q ),
	.datac(!\regs[2][10]~q ),
	.datad(!\regs[3][10]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N42
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~1_combout  & ( \Mux53~0_combout  & ( ((!\imem~17_combout  & ((\Mux53~3_combout ))) # (\imem~17_combout  & (\Mux53~2_combout ))) # (\imem~20_combout ) ) ) ) # ( !\Mux53~1_combout  & ( \Mux53~0_combout  & ( (!\imem~20_combout  & 
// ((!\imem~17_combout  & ((\Mux53~3_combout ))) # (\imem~17_combout  & (\Mux53~2_combout )))) # (\imem~20_combout  & (((\imem~17_combout )))) ) ) ) # ( \Mux53~1_combout  & ( !\Mux53~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & 
// ((\Mux53~3_combout ))) # (\imem~17_combout  & (\Mux53~2_combout )))) # (\imem~20_combout  & (((!\imem~17_combout )))) ) ) ) # ( !\Mux53~1_combout  & ( !\Mux53~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & ((\Mux53~3_combout ))) # 
// (\imem~17_combout  & (\Mux53~2_combout )))) ) ) )

	.dataa(!\Mux53~2_combout ),
	.datab(!\imem~20_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Mux53~3_combout ),
	.datae(!\Mux53~1_combout ),
	.dataf(!\Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \Mux53~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~113_combout ) ) ) ) # ( !\Mux53~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~113_combout ) ) ) ) # ( \Mux53~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~113_combout ),
	.datad(gnd),
	.datae(!\Mux53~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h0000FFFF03030303;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N43
dffeas \aluin2_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \wregval_M[9]~67 (
// Equation(s):
// \wregval_M[9]~67_combout  = ( \SW[9]~input_o  & ( \memaddr_M[4]~DUPLICATE_q  ) )

	.dataa(!\memaddr_M[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~67 .extended_lut = "off";
defparam \wregval_M[9]~67 .lut_mask = 64'h0000000055555555;
defparam \wregval_M[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N36
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \alufunc_A[5]~DUPLICATE_q  & ( (!alufunc_A[2] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\alufunc_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h00000000C000C000;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N58
dffeas \regs[0][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N52
dffeas \regs[4][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N3
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \wregval_M[7]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \regs[8][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N14
dffeas \regs[12][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[12][7]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & ((\regs[8][7]~q ))) # (\imem~20_combout  & (\regs[0][7]~q )) ) ) ) # ( !\regs[12][7]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & ((\regs[8][7]~q ))) # 
// (\imem~20_combout  & (\regs[0][7]~q )) ) ) ) # ( \regs[12][7]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout ) # (\regs[4][7]~q ) ) ) ) # ( !\regs[12][7]~q  & ( !\imem~17_combout  & ( (\imem~20_combout  & \regs[4][7]~q ) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[0][7]~q ),
	.datac(!\regs[4][7]~q ),
	.datad(!\regs[8][7]~q ),
	.datae(!\regs[12][7]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \regs[10][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \regs[2][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N37
dffeas \regs[14][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N4
dffeas \regs[6][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[6][7]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[10][7]~q )) # (\imem~20_combout  & ((\regs[2][7]~q ))) ) ) ) # ( !\regs[6][7]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[10][7]~q )) # 
// (\imem~20_combout  & ((\regs[2][7]~q ))) ) ) ) # ( \regs[6][7]~q  & ( !\imem~17_combout  & ( (\regs[14][7]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[6][7]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & \regs[14][7]~q ) ) ) )

	.dataa(!\regs[10][7]~q ),
	.datab(!\regs[2][7]~q ),
	.datac(!\imem~20_combout ),
	.datad(!\regs[14][7]~q ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N22
dffeas \regs[9][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N49
dffeas \regs[5][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \regs[13][7]~feeder (
// Equation(s):
// \regs[13][7]~feeder_combout  = ( \wregval_M[7]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][7]~feeder .extended_lut = "off";
defparam \regs[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N32
dffeas \regs[13][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \regs[1][7]~feeder (
// Equation(s):
// \regs[1][7]~feeder_combout  = ( \wregval_M[7]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][7]~feeder .extended_lut = "off";
defparam \regs[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \regs[1][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \imem~17_combout  & ( \regs[1][7]~q  & ( (\regs[9][7]~q ) # (\imem~20_combout ) ) ) ) # ( !\imem~17_combout  & ( \regs[1][7]~q  & ( (!\imem~20_combout  & ((\regs[13][7]~q ))) # (\imem~20_combout  & (\regs[5][7]~q )) ) ) ) # ( 
// \imem~17_combout  & ( !\regs[1][7]~q  & ( (!\imem~20_combout  & \regs[9][7]~q ) ) ) ) # ( !\imem~17_combout  & ( !\regs[1][7]~q  & ( (!\imem~20_combout  & ((\regs[13][7]~q ))) # (\imem~20_combout  & (\regs[5][7]~q )) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[9][7]~q ),
	.datac(!\regs[5][7]~q ),
	.datad(!\regs[13][7]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\regs[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h05AF222205AF7777;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N50
dffeas \regs[3][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N35
dffeas \regs[15][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[7]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N56
dffeas \regs[11][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N50
dffeas \regs[7][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[7][7]~q  & ( \imem~20_combout  & ( (!\imem~17_combout ) # (\regs[3][7]~q ) ) ) ) # ( !\regs[7][7]~q  & ( \imem~20_combout  & ( (\regs[3][7]~q  & \imem~17_combout ) ) ) ) # ( \regs[7][7]~q  & ( !\imem~20_combout  & ( 
// (!\imem~17_combout  & (\regs[15][7]~q )) # (\imem~17_combout  & ((\regs[11][7]~q ))) ) ) ) # ( !\regs[7][7]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & (\regs[15][7]~q )) # (\imem~17_combout  & ((\regs[11][7]~q ))) ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\regs[15][7]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[11][7]~q ),
	.datae(!\regs[7][7]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N30
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \Mux56~1_combout  & ( \Mux56~3_combout  & ( (!\imem~6_combout ) # ((!\imem~12_combout  & (\Mux56~0_combout )) # (\imem~12_combout  & ((\Mux56~2_combout )))) ) ) ) # ( !\Mux56~1_combout  & ( \Mux56~3_combout  & ( (!\imem~6_combout  & 
// (((\imem~12_combout )))) # (\imem~6_combout  & ((!\imem~12_combout  & (\Mux56~0_combout )) # (\imem~12_combout  & ((\Mux56~2_combout ))))) ) ) ) # ( \Mux56~1_combout  & ( !\Mux56~3_combout  & ( (!\imem~6_combout  & (((!\imem~12_combout )))) # 
// (\imem~6_combout  & ((!\imem~12_combout  & (\Mux56~0_combout )) # (\imem~12_combout  & ((\Mux56~2_combout ))))) ) ) ) # ( !\Mux56~1_combout  & ( !\Mux56~3_combout  & ( (\imem~6_combout  & ((!\imem~12_combout  & (\Mux56~0_combout )) # (\imem~12_combout  & 
// ((\Mux56~2_combout ))))) ) ) )

	.dataa(!\Mux56~0_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux56~2_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux56~1_combout ),
	.dataf(!\Mux56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N32
dffeas \RTval_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[7] .is_wysiwyg = "true";
defparam \RTval_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N35
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~4_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N28
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N8
dffeas \memaddr_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector52~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N48
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \aluimm_D~1_combout  & ( \Mux56~4_combout  & ( (!\imem~13_combout ) # (\imem~83_combout ) ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux56~4_combout  ) ) # ( \aluimm_D~1_combout  & ( !\Mux56~4_combout  & ( (!\imem~13_combout ) # 
// (\imem~83_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~83_combout ),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h0000F3F3FFFFF3F3;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N49
dffeas \aluin2_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N30
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( aluin1_A[7] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1] $ (aluin2_A[7])))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1]))) ) ) # ( !aluin1_A[7] & ( 
// (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[7]))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin2_A[7])))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[7]),
	.datae(gnd),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h5468546868986898;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \pcpred_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N33
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( \Selector36~0_combout  & ( ((pcpred_A[7] & (\Selector25~1_combout  & \Selector56~1_combout ))) # (\Selector49~3_combout ) ) ) # ( !\Selector36~0_combout  & ( (pcpred_A[7] & (\Selector25~1_combout  & \Selector56~1_combout )) ) )

	.dataa(!\Selector49~3_combout ),
	.datab(!pcpred_A[7]),
	.datac(!\Selector25~1_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'h0003000355575557;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N43
dffeas \aluin1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N0
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[17] ) ) ) # ( !aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[15]~DUPLICATE_q  ) ) ) # ( aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[16] ) ) ) # ( 
// !aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[14] ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!aluin1_A[14]),
	.datad(!aluin1_A[17]),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h0F0F5555333300FF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \regs[13][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N26
dffeas \regs[15][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N42
cyclonev_lcell_comb \regs[14][9]~feeder (
// Equation(s):
// \regs[14][9]~feeder_combout  = ( \wregval_M[9]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][9]~feeder .extended_lut = "off";
defparam \regs[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N44
dffeas \regs[14][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \regs[12][9]~feeder (
// Equation(s):
// \regs[12][9]~feeder_combout  = ( \wregval_M[9]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][9]~feeder .extended_lut = "off";
defparam \regs[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N44
dffeas \regs[12][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[13][9]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[12][9]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[15][9]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[14][9]~q  ) ) )

	.dataa(!\regs[13][9]~q ),
	.datab(!\regs[15][9]~q ),
	.datac(!\regs[14][9]~q ),
	.datad(!\regs[12][9]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \regs[6][9]~feeder (
// Equation(s):
// \regs[6][9]~feeder_combout  = ( \wregval_M[9]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][9]~feeder .extended_lut = "off";
defparam \regs[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N44
dffeas \regs[6][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \regs[5][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N55
dffeas \regs[7][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \regs[7][9]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][9]~q ))) # (\imem~66_combout  & (\regs[5][9]~q )) ) ) ) # ( !\regs[7][9]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][9]~q ))) # 
// (\imem~66_combout  & (\regs[5][9]~q )) ) ) ) # ( \regs[7][9]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[6][9]~q ) ) ) ) # ( !\regs[7][9]~q  & ( !\imem~67_combout  & ( (\regs[6][9]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[6][9]~q ),
	.datab(!\regs[5][9]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[4][9]~q ),
	.datae(!\regs[7][9]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \regs[2][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N14
dffeas \regs[1][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N40
dffeas \regs[0][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N34
dffeas \regs[3][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N48
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \imem~67_combout  & ( \imem~66_combout  & ( \regs[1][9]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~66_combout  & ( \regs[3][9]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~66_combout  & ( \regs[0][9]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~66_combout  & ( \regs[2][9]~q  ) ) )

	.dataa(!\regs[2][9]~q ),
	.datab(!\regs[1][9]~q ),
	.datac(!\regs[0][9]~q ),
	.datad(!\regs[3][9]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \regs[8][9]~feeder (
// Equation(s):
// \regs[8][9]~feeder_combout  = ( \wregval_M[9]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][9]~feeder .extended_lut = "off";
defparam \regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N49
dffeas \regs[8][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N44
dffeas \regs[10][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N9
cyclonev_lcell_comb \regs[9][9]~feeder (
// Equation(s):
// \regs[9][9]~feeder_combout  = ( \wregval_M[9]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][9]~feeder .extended_lut = "off";
defparam \regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \regs[9][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N20
dffeas \regs[11][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N18
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[11][9]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[9][9]~q ) ) ) ) # ( !\regs[11][9]~q  & ( \imem~66_combout  & ( (\regs[9][9]~q  & \imem~67_combout ) ) ) ) # ( \regs[11][9]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[10][9]~q ))) # (\imem~67_combout  & (\regs[8][9]~q )) ) ) ) # ( !\regs[11][9]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[10][9]~q ))) # (\imem~67_combout  & (\regs[8][9]~q )) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[10][9]~q ),
	.datac(!\regs[9][9]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N39
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~0_combout  & ( \Mux22~2_combout  & ( (!\imem~68_combout ) # ((!\imem~69_combout  & (\Mux22~3_combout )) # (\imem~69_combout  & ((\Mux22~1_combout )))) ) ) ) # ( !\Mux22~0_combout  & ( \Mux22~2_combout  & ( (!\imem~69_combout  
// & (((!\imem~68_combout )) # (\Mux22~3_combout ))) # (\imem~69_combout  & (((\imem~68_combout  & \Mux22~1_combout )))) ) ) ) # ( \Mux22~0_combout  & ( !\Mux22~2_combout  & ( (!\imem~69_combout  & (\Mux22~3_combout  & (\imem~68_combout ))) # 
// (\imem~69_combout  & (((!\imem~68_combout ) # (\Mux22~1_combout )))) ) ) ) # ( !\Mux22~0_combout  & ( !\Mux22~2_combout  & ( (\imem~68_combout  & ((!\imem~69_combout  & (\Mux22~3_combout )) # (\imem~69_combout  & ((\Mux22~1_combout ))))) ) ) )

	.dataa(!\Mux22~3_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\Mux22~1_combout ),
	.datae(!\Mux22~0_combout ),
	.dataf(!\Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N20
dffeas \aluin1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux22~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N2
dffeas \regs[10][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( \wregval_M[6]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N26
dffeas \regs[6][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( \wregval_M[6]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N14
dffeas \regs[2][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N43
dffeas \regs[14][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N42
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[14][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][6]~q ))) # (\imem~68_combout  & (\regs[6][6]~q )) ) ) ) # ( !\regs[14][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][6]~q ))) # 
// (\imem~68_combout  & (\regs[6][6]~q )) ) ) ) # ( \regs[14][6]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][6]~q  & ( !\imem~69_combout  & ( (\regs[10][6]~DUPLICATE_q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[10][6]~DUPLICATE_q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[2][6]~q ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \regs[1][6]~feeder (
// Equation(s):
// \regs[1][6]~feeder_combout  = ( \wregval_M[6]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][6]~feeder .extended_lut = "off";
defparam \regs[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N43
dffeas \regs[1][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \regs[13][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \regs[5][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \regs[9][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[9][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][6]~q )) # (\imem~68_combout  & ((\regs[5][6]~q ))) ) ) ) # ( !\regs[9][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][6]~q )) # 
// (\imem~68_combout  & ((\regs[5][6]~q ))) ) ) ) # ( \regs[9][6]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[13][6]~q ) ) ) ) # ( !\regs[9][6]~q  & ( !\imem~69_combout  & ( (\regs[13][6]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[1][6]~q ),
	.datab(!\regs[13][6]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[5][6]~q ),
	.datae(!\regs[9][6]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N28
dffeas \regs[0][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N32
dffeas \regs[8][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \regs[12][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[12][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][6]~q ))) # (\imem~68_combout  & (\regs[4][6]~q )) ) ) ) # ( !\regs[12][6]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][6]~q ))) # 
// (\imem~68_combout  & (\regs[4][6]~q )) ) ) ) # ( \regs[12][6]~q  & ( !\imem~69_combout  & ( (\regs[8][6]~DUPLICATE_q ) # (\imem~68_combout ) ) ) ) # ( !\regs[12][6]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & \regs[8][6]~DUPLICATE_q ) ) ) )

	.dataa(!\regs[4][6]~q ),
	.datab(!\regs[0][6]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[8][6]~DUPLICATE_q ),
	.datae(!\regs[12][6]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( \wregval_M[6]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \regs[3][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N50
dffeas \regs[7][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N44
dffeas \regs[15][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N50
dffeas \regs[11][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \regs[11][6]~q  & ( \imem~68_combout  & ( (!\imem~69_combout  & ((\regs[15][6]~q ))) # (\imem~69_combout  & (\regs[7][6]~q )) ) ) ) # ( !\regs[11][6]~q  & ( \imem~68_combout  & ( (!\imem~69_combout  & ((\regs[15][6]~q ))) # 
// (\imem~69_combout  & (\regs[7][6]~q )) ) ) ) # ( \regs[11][6]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout ) # (\regs[3][6]~q ) ) ) ) # ( !\regs[11][6]~q  & ( !\imem~68_combout  & ( (\regs[3][6]~q  & \imem~69_combout ) ) ) )

	.dataa(!\regs[3][6]~q ),
	.datab(!\regs[7][6]~q ),
	.datac(!\regs[15][6]~q ),
	.datad(!\imem~69_combout ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~0_combout  & ( \Mux25~3_combout  & ( (!\imem~66_combout  & (((\imem~67_combout )) # (\Mux25~2_combout ))) # (\imem~66_combout  & (((!\imem~67_combout ) # (\Mux25~1_combout )))) ) ) ) # ( !\Mux25~0_combout  & ( \Mux25~3_combout 
//  & ( (!\imem~66_combout  & (\Mux25~2_combout  & ((!\imem~67_combout )))) # (\imem~66_combout  & (((!\imem~67_combout ) # (\Mux25~1_combout )))) ) ) ) # ( \Mux25~0_combout  & ( !\Mux25~3_combout  & ( (!\imem~66_combout  & (((\imem~67_combout )) # 
// (\Mux25~2_combout ))) # (\imem~66_combout  & (((\Mux25~1_combout  & \imem~67_combout )))) ) ) ) # ( !\Mux25~0_combout  & ( !\Mux25~3_combout  & ( (!\imem~66_combout  & (\Mux25~2_combout  & ((!\imem~67_combout )))) # (\imem~66_combout  & 
// (((\Mux25~1_combout  & \imem~67_combout )))) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\Mux25~1_combout ),
	.datac(!\imem~66_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\Mux25~0_combout ),
	.dataf(!\Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \aluin1_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \wregval_M[8]~70 (
// Equation(s):
// \wregval_M[8]~70_combout  = ( \memaddr_M[4]~DUPLICATE_q  & ( \SW[8]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memaddr_M[4]~DUPLICATE_q ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~70 .extended_lut = "off";
defparam \wregval_M[8]~70 .lut_mask = 64'h000000000000FFFF;
defparam \wregval_M[8]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N44
dffeas \aluin1_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \regs[4][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N55
dffeas \regs[5][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N18
cyclonev_lcell_comb \regs[7][8]~feeder (
// Equation(s):
// \regs[7][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][8]~feeder .extended_lut = "off";
defparam \regs[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N20
dffeas \regs[7][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \regs[6][8]~feeder (
// Equation(s):
// \regs[6][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][8]~feeder .extended_lut = "off";
defparam \regs[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N47
dffeas \regs[6][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[6][8]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[4][8]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[7][8]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[5][8]~q  ) ) )

	.dataa(!\regs[4][8]~q ),
	.datab(!\regs[5][8]~q ),
	.datac(!\regs[7][8]~q ),
	.datad(!\regs[6][8]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \regs[15][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N55
dffeas \regs[12][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N50
dffeas \regs[14][8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \regs[13][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N3
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[13][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][8]~q )) # (\imem~6_combout  & ((\regs[14][8]~DUPLICATE_q ))) ) ) ) # ( !\regs[13][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][8]~q )) # 
// (\imem~6_combout  & ((\regs[14][8]~DUPLICATE_q ))) ) ) ) # ( \regs[13][8]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][8]~q ) ) ) ) # ( !\regs[13][8]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[12][8]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[15][8]~q ),
	.datac(!\regs[12][8]~q ),
	.datad(!\regs[14][8]~DUPLICATE_q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N37
dffeas \regs[2][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N28
dffeas \regs[0][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \regs[1][8]~feeder (
// Equation(s):
// \regs[1][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][8]~feeder .extended_lut = "off";
defparam \regs[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N32
dffeas \regs[1][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[2][8]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[3][8]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[0][8]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[1][8]~q  ) ) )

	.dataa(!\regs[2][8]~q ),
	.datab(!\regs[0][8]~q ),
	.datac(!\regs[3][8]~q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \regs[9][8]~feeder (
// Equation(s):
// \regs[9][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][8]~feeder .extended_lut = "off";
defparam \regs[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \regs[9][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N35
dffeas \regs[8][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \regs[11][8]~feeder (
// Equation(s):
// \regs[11][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][8]~feeder .extended_lut = "off";
defparam \regs[11][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \regs[11][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N56
dffeas \regs[10][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N54
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[10][8]~q  & ( \imem~12_combout  & ( (\regs[11][8]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][8]~q ) ) ) ) # ( \regs[10][8]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][8]~q )) # (\imem~6_combout  & ((\regs[8][8]~q ))) ) ) ) # ( !\regs[10][8]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][8]~q )) # (\imem~6_combout  & ((\regs[8][8]~q ))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[8][8]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[11][8]~q ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~0_combout  & ( \Mux55~2_combout  & ( ((!\imem~20_combout  & ((\Mux55~3_combout ))) # (\imem~20_combout  & (\Mux55~1_combout ))) # (\imem~17_combout ) ) ) ) # ( !\Mux55~0_combout  & ( \Mux55~2_combout  & ( (!\imem~17_combout  & 
// ((!\imem~20_combout  & ((\Mux55~3_combout ))) # (\imem~20_combout  & (\Mux55~1_combout )))) # (\imem~17_combout  & (((!\imem~20_combout )))) ) ) ) # ( \Mux55~0_combout  & ( !\Mux55~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & 
// ((\Mux55~3_combout ))) # (\imem~20_combout  & (\Mux55~1_combout )))) # (\imem~17_combout  & (((\imem~20_combout )))) ) ) ) # ( !\Mux55~0_combout  & ( !\Mux55~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & ((\Mux55~3_combout ))) # 
// (\imem~20_combout  & (\Mux55~1_combout )))) ) ) )

	.dataa(!\Mux55~1_combout ),
	.datab(!\Mux55~3_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\imem~20_combout ),
	.datae(!\Mux55~0_combout ),
	.dataf(!\Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \aluimm_D~1_combout  & ( (\imem~120_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux55~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem~120_combout ),
	.datac(!\Mux55~4_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h0F0F0F0F00330033;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N8
dffeas \aluin2_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N26
dffeas \aluin2_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N35
dffeas \aluin2_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \wregval_M[1]~12 (
// Equation(s):
// \wregval_M[1]~12_combout  = ( \KEY[1]~input_o  & ( \SW[1]~input_o  & ( !\memaddr_M[4]~DUPLICATE_q  ) ) ) # ( \KEY[1]~input_o  & ( !\SW[1]~input_o  ) ) # ( !\KEY[1]~input_o  & ( !\SW[1]~input_o  & ( \memaddr_M[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memaddr_M[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~12 .extended_lut = "off";
defparam \wregval_M[1]~12 .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \wregval_M[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N6
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~37_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & ((\Add2~37_sumout ))) # (\mispred~0_combout  & (pcpred_A[25])) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[25] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & ((PC[25]))) # (\mispred~0_combout  & (pcpred_A[25])) ) ) )

	.dataa(!pcpred_A[25]),
	.datab(!\Add2~37_sumout ),
	.datac(!\mispred~0_combout ),
	.datad(!PC[25]),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h05F500FF35353333;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N26
dffeas \pcpred_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N48
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~13_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~13_sumout )) # (\mispred~0_combout  & ((pcpred_A[23]))) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[23] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[23])) # (\mispred~0_combout  & ((pcpred_A[23]))) ) ) )

	.dataa(!\Add2~13_sumout ),
	.datab(!PC[23]),
	.datac(!pcpred_A[23]),
	.datad(!\mispred~0_combout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h330F3333550F5555;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N54
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \Add2~49_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~114  ))
// \Add0~102  = CARRY(( \Add2~49_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~114  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~49_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N57
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \Add2~45_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( \Add2~45_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~102  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N30
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~17_sumout  ) + ( \Add0~98  ))
// \Add0~70  = CARRY(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~17_sumout  ) + ( \Add0~98  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~95_combout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N53
dffeas \pcpred_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N48
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \Selector56~20_combout  & ( \Add2~17_sumout  & ( (PC[22]) # (\stall~8_combout ) ) ) ) # ( !\Selector56~20_combout  & ( \Add2~17_sumout  & ( (!\mispred~0_combout  & (((PC[22])) # (\stall~8_combout ))) # (\mispred~0_combout  & 
// (((pcpred_A[22])))) ) ) ) # ( \Selector56~20_combout  & ( !\Add2~17_sumout  & ( (!\stall~8_combout  & PC[22]) ) ) ) # ( !\Selector56~20_combout  & ( !\Add2~17_sumout  & ( (!\mispred~0_combout  & (!\stall~8_combout  & ((PC[22])))) # (\mispred~0_combout  & 
// (((pcpred_A[22])))) ) ) )

	.dataa(!\stall~8_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[22]),
	.datad(!PC[22]),
	.datae(!\Selector56~20_combout ),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h038B00AA47CF55FF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \Mux10~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( \Mux10~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~102  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N0
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \Mux9~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~98  ))
// \Add1~70  = CARRY(( \Mux9~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~98  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N18
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \ldPC_D~0_combout  & ( \Add1~69_sumout  & ( (!\isbranch_D~0_combout  & (((\PC~27_combout )) # (\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (((\Add0~69_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( \Add1~69_sumout  & ( 
// \PC~27_combout  ) ) ) # ( \ldPC_D~0_combout  & ( !\Add1~69_sumout  & ( (!\isbranch_D~0_combout  & (!\Decoder1~2_combout  & ((\PC~27_combout )))) # (\isbranch_D~0_combout  & (((\Add0~69_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( !\Add1~69_sumout  & ( 
// \PC~27_combout  ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\isbranch_D~0_combout ),
	.datac(!\Add0~69_sumout ),
	.datad(!\PC~27_combout ),
	.datae(!\ldPC_D~0_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h00FF038B00FF47CF;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N42
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( PC[16] ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N45
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \PC[17]~DUPLICATE_q  ) + ( GND ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( \PC[17]~DUPLICATE_q  ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N48
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add2~70  ))
// \Add2~90  = CARRY(( PC[18] ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N51
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( PC[19] ) + ( GND ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N54
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add2~86  ))
// \Add2~50  = CARRY(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N57
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( PC[21] ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N30
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add2~46  ))
// \Add2~18  = CARRY(( PC[22] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N33
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~13_sumout  ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~13_sumout  ) + ( \Add0~70  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~95_combout ),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N3
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \Mux8~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \Mux8~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~70  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N36
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \isbranch_D~0_combout  & ( \Add1~65_sumout  & ( (!\ldPC_D~0_combout  & (\PC~25_combout )) # (\ldPC_D~0_combout  & ((\Add0~65_sumout ))) ) ) ) # ( !\isbranch_D~0_combout  & ( \Add1~65_sumout  & ( ((\Decoder1~2_combout  & 
// \ldPC_D~0_combout )) # (\PC~25_combout ) ) ) ) # ( \isbranch_D~0_combout  & ( !\Add1~65_sumout  & ( (!\ldPC_D~0_combout  & (\PC~25_combout )) # (\ldPC_D~0_combout  & ((\Add0~65_sumout ))) ) ) ) # ( !\isbranch_D~0_combout  & ( !\Add1~65_sumout  & ( 
// (\PC~25_combout  & ((!\Decoder1~2_combout ) # (!\ldPC_D~0_combout ))) ) ) )

	.dataa(!\PC~25_combout ),
	.datab(!\Decoder1~2_combout ),
	.datac(!\Add0~65_sumout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h5544550F5577550F;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N37
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N33
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( PC[23] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N36
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \Add2~41_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~66  ))
// \Add0~94  = CARRY(( \Add2~41_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~66  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N22
dffeas \pcpred_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N12
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( \Add2~41_sumout  & ( \Selector56~20_combout  & ( (\stall~8_combout ) # (PC[24]) ) ) ) # ( !\Add2~41_sumout  & ( \Selector56~20_combout  & ( (PC[24] & !\stall~8_combout ) ) ) ) # ( \Add2~41_sumout  & ( !\Selector56~20_combout  & ( 
// (!\mispred~0_combout  & (((\stall~8_combout )) # (PC[24]))) # (\mispred~0_combout  & (((pcpred_A[24])))) ) ) ) # ( !\Add2~41_sumout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (PC[24] & ((!\stall~8_combout )))) # (\mispred~0_combout  & 
// (((pcpred_A[24])))) ) ) )

	.dataa(!PC[24]),
	.datab(!pcpred_A[24]),
	.datac(!\mispred~0_combout ),
	.datad(!\stall~8_combout ),
	.datae(!\Add2~41_sumout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h530353F3550055FF;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N52
dffeas \aluin1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N14
dffeas \regs[11][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N9
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = ( \wregval_M[24]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N10
dffeas \regs[8][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \regs[9][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N49
dffeas \regs[10][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[10][24]~q  & ( \imem~12_combout  & ( (\regs[11][24]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][24]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][24]~q ) ) ) ) # ( \regs[10][24]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][24]~q ))) # (\imem~6_combout  & (\regs[8][24]~q )) ) ) ) # ( !\regs[10][24]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][24]~q ))) # (\imem~6_combout  & (\regs[8][24]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[8][24]~q ),
	.datad(!\regs[9][24]~q ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \regs[15][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[24]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \regs[14][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
cyclonev_lcell_comb \regs[12][24]~feeder (
// Equation(s):
// \regs[12][24]~feeder_combout  = ( \wregval_M[24]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][24]~feeder .extended_lut = "off";
defparam \regs[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N38
dffeas \regs[12][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \regs[13][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[13][24]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][24]~q )) # (\imem~6_combout  & ((\regs[14][24]~q ))) ) ) ) # ( !\regs[13][24]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][24]~q )) # 
// (\imem~6_combout  & ((\regs[14][24]~q ))) ) ) ) # ( \regs[13][24]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][24]~q ) ) ) ) # ( !\regs[13][24]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[12][24]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[15][24]~q ),
	.datac(!\regs[14][24]~q ),
	.datad(!\regs[12][24]~q ),
	.datae(!\regs[13][24]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \regs[4][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N2
dffeas \regs[6][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \regs[5][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[7][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][24]~q )) # (\imem~12_combout  & ((\regs[6][24]~q ))) ) ) ) # ( !\regs[7][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][24]~q )) # 
// (\imem~12_combout  & ((\regs[6][24]~q ))) ) ) ) # ( \regs[7][24]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[5][24]~q ) ) ) ) # ( !\regs[7][24]~q  & ( !\imem~6_combout  & ( (\regs[5][24]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[4][24]~q ),
	.datab(!\regs[6][24]~q ),
	.datac(!\regs[5][24]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \regs[0][24]~feeder (
// Equation(s):
// \regs[0][24]~feeder_combout  = ( \wregval_M[24]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][24]~feeder .extended_lut = "off";
defparam \regs[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N37
dffeas \regs[0][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \regs[2][24]~feeder (
// Equation(s):
// \regs[2][24]~feeder_combout  = ( \wregval_M[24]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][24]~feeder .extended_lut = "off";
defparam \regs[2][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N8
dffeas \regs[2][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N50
dffeas \regs[1][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \regs[3][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[3][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[0][24]~q )) # (\imem~12_combout  & ((\regs[2][24]~q ))) ) ) ) # ( !\regs[3][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[0][24]~q )) # 
// (\imem~12_combout  & ((\regs[2][24]~q ))) ) ) ) # ( \regs[3][24]~q  & ( !\imem~6_combout  & ( (\regs[1][24]~q ) # (\imem~12_combout ) ) ) ) # ( !\regs[3][24]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & \regs[1][24]~q ) ) ) )

	.dataa(!\regs[0][24]~q ),
	.datab(!\imem~12_combout ),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[1][24]~q ),
	.datae(!\regs[3][24]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~1_combout  & ( \Mux39~0_combout  & ( ((!\imem~17_combout  & ((\Mux39~3_combout ))) # (\imem~17_combout  & (\Mux39~2_combout ))) # (\imem~20_combout ) ) ) ) # ( !\Mux39~1_combout  & ( \Mux39~0_combout  & ( (!\imem~17_combout  & 
// (((\Mux39~3_combout  & !\imem~20_combout )))) # (\imem~17_combout  & (((\imem~20_combout )) # (\Mux39~2_combout ))) ) ) ) # ( \Mux39~1_combout  & ( !\Mux39~0_combout  & ( (!\imem~17_combout  & (((\imem~20_combout ) # (\Mux39~3_combout )))) # 
// (\imem~17_combout  & (\Mux39~2_combout  & ((!\imem~20_combout )))) ) ) ) # ( !\Mux39~1_combout  & ( !\Mux39~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & ((\Mux39~3_combout ))) # (\imem~17_combout  & (\Mux39~2_combout )))) ) ) )

	.dataa(!\Mux39~2_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux39~3_combout ),
	.datad(!\imem~20_combout ),
	.datae(!\Mux39~1_combout ),
	.dataf(!\Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N0
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \Mux39~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( !\Mux39~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( \Mux39~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~95_combout ),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\Mux39~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h0000FFFF03030303;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \aluin2_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24] .is_wysiwyg = "true";
defparam \aluin2_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \Selector25~11 (
// Equation(s):
// \Selector25~11_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( alufunc_A[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~11 .extended_lut = "off";
defparam \Selector25~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector25~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N51
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( alufunc_A[3] & ( (\Selector25~11_combout  & (\Selector36~0_combout  & (!aluin1_A[24] $ (aluin2_A[24])))) ) ) # ( !alufunc_A[3] & ( (\Selector25~11_combout  & (\Selector36~0_combout  & (!aluin1_A[24] $ (!aluin2_A[24])))) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin2_A[24]),
	.datac(!\Selector25~11_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h0006000600090009;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N48
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( alufunc_A[3] & ( (\Selector38~0_combout  & ((!aluin1_A[24] & ((!aluin2_A[24]) # (!alufunc_A[0]))) # (aluin1_A[24] & (!aluin2_A[24] & !alufunc_A[0])))) ) ) # ( !alufunc_A[3] & ( (\Selector38~0_combout  & ((!aluin1_A[24] & 
// (aluin2_A[24] & alufunc_A[0])) # (aluin1_A[24] & ((alufunc_A[0]) # (aluin2_A[24]))))) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin2_A[24]),
	.datac(!\Selector38~0_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h010701070E080E08;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N57
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector32~2_combout  ) # ( !\Selector32~2_combout  & ( ((\Selector25~1_combout  & (\Selector56~1_combout  & pcpred_A[24]))) # (\Selector32~1_combout ) ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector32~1_combout ),
	.datad(!pcpred_A[24]),
	.datae(gnd),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0F1F0F1FFFFFFFFF;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \regs[11][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \regs[15][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[23]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N4
dffeas \regs[3][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N44
dffeas \regs[7][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[7][23]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[11][23]~q )) # (\imem~20_combout  & ((\regs[3][23]~q ))) ) ) ) # ( !\regs[7][23]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[11][23]~q )) # 
// (\imem~20_combout  & ((\regs[3][23]~q ))) ) ) ) # ( \regs[7][23]~q  & ( !\imem~17_combout  & ( (\regs[15][23]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[7][23]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & \regs[15][23]~q ) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[11][23]~q ),
	.datac(!\regs[15][23]~q ),
	.datad(!\regs[3][23]~q ),
	.datae(!\regs[7][23]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \regs[5][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N26
dffeas \regs[1][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \regs[9][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N54
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[13][23]~q  & ( \regs[9][23]~q  & ( (!\imem~20_combout ) # ((!\imem~17_combout  & (\regs[5][23]~q )) # (\imem~17_combout  & ((\regs[1][23]~q )))) ) ) ) # ( !\regs[13][23]~q  & ( \regs[9][23]~q  & ( (!\imem~20_combout  & 
// (((\imem~17_combout )))) # (\imem~20_combout  & ((!\imem~17_combout  & (\regs[5][23]~q )) # (\imem~17_combout  & ((\regs[1][23]~q ))))) ) ) ) # ( \regs[13][23]~q  & ( !\regs[9][23]~q  & ( (!\imem~20_combout  & (((!\imem~17_combout )))) # (\imem~20_combout 
//  & ((!\imem~17_combout  & (\regs[5][23]~q )) # (\imem~17_combout  & ((\regs[1][23]~q ))))) ) ) ) # ( !\regs[13][23]~q  & ( !\regs[9][23]~q  & ( (\imem~20_combout  & ((!\imem~17_combout  & (\regs[5][23]~q )) # (\imem~17_combout  & ((\regs[1][23]~q ))))) ) 
// ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[5][23]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[13][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N34
dffeas \regs[4][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \regs[0][23]~feeder (
// Equation(s):
// \regs[0][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][23]~feeder .extended_lut = "off";
defparam \regs[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \regs[0][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \regs[8][23]~feeder (
// Equation(s):
// \regs[8][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][23]~feeder .extended_lut = "off";
defparam \regs[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N8
dffeas \regs[8][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \regs[12][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[12][23]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][23]~q )) # (\imem~17_combout  & ((\regs[0][23]~q ))) ) ) ) # ( !\regs[12][23]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][23]~q )) # 
// (\imem~17_combout  & ((\regs[0][23]~q ))) ) ) ) # ( \regs[12][23]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][23]~q ) ) ) ) # ( !\regs[12][23]~q  & ( !\imem~20_combout  & ( (\imem~17_combout  & \regs[8][23]~q ) ) ) )

	.dataa(!\regs[4][23]~q ),
	.datab(!\regs[0][23]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[8][23]~q ),
	.datae(!\regs[12][23]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N26
dffeas \regs[14][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N35
dffeas \regs[2][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \regs[6][23]~feeder (
// Equation(s):
// \regs[6][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][23]~feeder .extended_lut = "off";
defparam \regs[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N49
dffeas \regs[6][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N2
dffeas \regs[10][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[10][23]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][23]~q ))) # (\imem~17_combout  & (\regs[2][23]~q )) ) ) ) # ( !\regs[10][23]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][23]~q ))) # 
// (\imem~17_combout  & (\regs[2][23]~q )) ) ) ) # ( \regs[10][23]~q  & ( !\imem~20_combout  & ( (\imem~17_combout ) # (\regs[14][23]~q ) ) ) ) # ( !\regs[10][23]~q  & ( !\imem~20_combout  & ( (\regs[14][23]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[14][23]~q ),
	.datab(!\regs[2][23]~q ),
	.datac(!\regs[6][23]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~0_combout  & ( \Mux40~2_combout  & ( ((!\imem~12_combout  & ((\Mux40~1_combout ))) # (\imem~12_combout  & (\Mux40~3_combout ))) # (\imem~6_combout ) ) ) ) # ( !\Mux40~0_combout  & ( \Mux40~2_combout  & ( (!\imem~12_combout  & 
// (((\Mux40~1_combout  & !\imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout )) # (\Mux40~3_combout ))) ) ) ) # ( \Mux40~0_combout  & ( !\Mux40~2_combout  & ( (!\imem~12_combout  & (((\imem~6_combout ) # (\Mux40~1_combout )))) # 
// (\imem~12_combout  & (\Mux40~3_combout  & ((!\imem~6_combout )))) ) ) ) # ( !\Mux40~0_combout  & ( !\Mux40~2_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & ((\Mux40~1_combout ))) # (\imem~12_combout  & (\Mux40~3_combout )))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\Mux40~3_combout ),
	.datac(!\Mux40~1_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\Mux40~0_combout ),
	.dataf(!\Mux40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N45
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux40~4_combout  ) )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(!\imem~95_combout ),
	.datad(!\Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h00FF00FF05050505;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N46
dffeas \aluin2_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[23] .is_wysiwyg = "true";
defparam \aluin2_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \regs[6][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N8
dffeas \regs[5][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N8
dffeas \regs[7][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N32
dffeas \regs[4][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[7][22]~q  & ( \regs[4][22]~q  & ( (!\imem~6_combout  & (((\imem~12_combout ) # (\regs[5][22]~q )))) # (\imem~6_combout  & (((!\imem~12_combout )) # (\regs[6][22]~q ))) ) ) ) # ( !\regs[7][22]~q  & ( \regs[4][22]~q  & ( 
// (!\imem~6_combout  & (((\regs[5][22]~q  & !\imem~12_combout )))) # (\imem~6_combout  & (((!\imem~12_combout )) # (\regs[6][22]~q ))) ) ) ) # ( \regs[7][22]~q  & ( !\regs[4][22]~q  & ( (!\imem~6_combout  & (((\imem~12_combout ) # (\regs[5][22]~q )))) # 
// (\imem~6_combout  & (\regs[6][22]~q  & ((\imem~12_combout )))) ) ) ) # ( !\regs[7][22]~q  & ( !\regs[4][22]~q  & ( (!\imem~6_combout  & (((\regs[5][22]~q  & !\imem~12_combout )))) # (\imem~6_combout  & (\regs[6][22]~q  & ((\imem~12_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[6][22]~q ),
	.datac(!\regs[5][22]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\regs[4][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = ( \wregval_M[22]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \regs[9][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N26
dffeas \regs[11][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \regs[8][22]~feeder (
// Equation(s):
// \regs[8][22]~feeder_combout  = ( \wregval_M[22]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][22]~feeder .extended_lut = "off";
defparam \regs[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \regs[8][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N2
dffeas \regs[10][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[10][22]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[11][22]~q ) ) ) ) # ( !\regs[10][22]~q  & ( \imem~12_combout  & ( (\regs[11][22]~q  & !\imem~6_combout ) ) ) ) # ( \regs[10][22]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][22]~q )) # (\imem~6_combout  & ((\regs[8][22]~q ))) ) ) ) # ( !\regs[10][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][22]~q )) # (\imem~6_combout  & ((\regs[8][22]~q ))) ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\regs[11][22]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \regs[12][22]~feeder (
// Equation(s):
// \regs[12][22]~feeder_combout  = ( \wregval_M[22]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][22]~feeder .extended_lut = "off";
defparam \regs[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \regs[12][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \regs[14][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N26
dffeas \regs[13][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[13][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][22]~q )) # (\imem~6_combout  & ((\regs[14][22]~q ))) ) ) ) # ( !\regs[13][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][22]~q )) # 
// (\imem~6_combout  & ((\regs[14][22]~q ))) ) ) ) # ( \regs[13][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][22]~q ) ) ) ) # ( !\regs[13][22]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[12][22]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[15][22]~q ),
	.datac(!\regs[12][22]~q ),
	.datad(!\regs[14][22]~q ),
	.datae(!\regs[13][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \regs[2][22]~feeder (
// Equation(s):
// \regs[2][22]~feeder_combout  = ( \wregval_M[22]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][22]~feeder .extended_lut = "off";
defparam \regs[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \regs[2][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N16
dffeas \regs[1][22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N52
dffeas \regs[0][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \regs[3][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N18
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[3][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[2][22]~q ) ) ) ) # ( !\regs[3][22]~q  & ( \imem~12_combout  & ( (\regs[2][22]~q  & \imem~6_combout ) ) ) ) # ( \regs[3][22]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[1][22]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[0][22]~q ))) ) ) ) # ( !\regs[3][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[1][22]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[0][22]~q ))) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!\regs[1][22]~DUPLICATE_q ),
	.datac(!\regs[0][22]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[3][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~3_combout  & ( \Mux41~0_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout ) # (\Mux41~2_combout )))) # (\imem~20_combout  & (((\imem~17_combout )) # (\Mux41~1_combout ))) ) ) ) # ( !\Mux41~3_combout  & ( \Mux41~0_combout 
//  & ( (!\imem~20_combout  & (((\imem~17_combout  & \Mux41~2_combout )))) # (\imem~20_combout  & (((\imem~17_combout )) # (\Mux41~1_combout ))) ) ) ) # ( \Mux41~3_combout  & ( !\Mux41~0_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout ) # 
// (\Mux41~2_combout )))) # (\imem~20_combout  & (\Mux41~1_combout  & (!\imem~17_combout ))) ) ) ) # ( !\Mux41~3_combout  & ( !\Mux41~0_combout  & ( (!\imem~20_combout  & (((\imem~17_combout  & \Mux41~2_combout )))) # (\imem~20_combout  & (\Mux41~1_combout  
// & (!\imem~17_combout ))) ) ) )

	.dataa(!\Mux41~1_combout ),
	.datab(!\imem~20_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Mux41~2_combout ),
	.datae(!\Mux41~3_combout ),
	.dataf(!\Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N12
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ( \Mux41~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~95_combout  & \imem~13_combout )) ) ) # ( !\Mux41~4_combout  & ( (\imem~95_combout  & (\imem~13_combout  & \aluimm_D~1_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~95_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h00030003FF03FF03;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \aluin2_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22] .is_wysiwyg = "true";
defparam \aluin2_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N55
dffeas \aluin1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N28
dffeas \regs[8][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N50
dffeas \regs[11][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = ( \wregval_M[20]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N26
dffeas \regs[9][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N55
dffeas \regs[10][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[10][20]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[11][20]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[8][20]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[9][20]~q  ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\regs[11][20]~q ),
	.datac(!\regs[9][20]~q ),
	.datad(!\regs[10][20]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N43
dffeas \regs[4][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \regs[6][20]~feeder (
// Equation(s):
// \regs[6][20]~feeder_combout  = ( \wregval_M[20]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][20]~feeder .extended_lut = "off";
defparam \regs[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N55
dffeas \regs[6][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \regs[5][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N38
dffeas \regs[7][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[7][20]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][20]~q ) ) ) ) # ( !\regs[7][20]~q  & ( \imem~12_combout  & ( (\regs[6][20]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][20]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[5][20]~q ))) # (\imem~6_combout  & (\regs[4][20]~q )) ) ) ) # ( !\regs[7][20]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[5][20]~q ))) # (\imem~6_combout  & (\regs[4][20]~q )) ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\regs[6][20]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[5][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \regs[3][20]~feeder (
// Equation(s):
// \regs[3][20]~feeder_combout  = ( \wregval_M[20]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][20]~feeder .extended_lut = "off";
defparam \regs[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N50
dffeas \regs[3][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N22
dffeas \regs[2][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N49
dffeas \regs[0][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][20]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][20]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][20]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[1][20]~q  ) ) )

	.dataa(!\regs[3][20]~q ),
	.datab(!\regs[2][20]~q ),
	.datac(!\regs[1][20]~q ),
	.datad(!\regs[0][20]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N46
dffeas \regs[15][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N49
dffeas \regs[12][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \regs[14][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \regs[13][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[14][20]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[15][20]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[12][20]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[13][20]~q  ) ) )

	.dataa(!\regs[15][20]~q ),
	.datab(!\regs[12][20]~q ),
	.datac(!\regs[14][20]~q ),
	.datad(!\regs[13][20]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~0_combout  & ( \Mux43~3_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\Mux43~2_combout ))) # (\imem~20_combout  & (((\imem~17_combout ) # (\Mux43~1_combout )))) ) ) ) # ( !\Mux43~0_combout  & ( \Mux43~3_combout 
//  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\Mux43~2_combout ))) # (\imem~20_combout  & (((\Mux43~1_combout  & !\imem~17_combout )))) ) ) ) # ( \Mux43~0_combout  & ( !\Mux43~3_combout  & ( (!\imem~20_combout  & (\Mux43~2_combout  & 
// ((\imem~17_combout )))) # (\imem~20_combout  & (((\imem~17_combout ) # (\Mux43~1_combout )))) ) ) ) # ( !\Mux43~0_combout  & ( !\Mux43~3_combout  & ( (!\imem~20_combout  & (\Mux43~2_combout  & ((\imem~17_combout )))) # (\imem~20_combout  & 
// (((\Mux43~1_combout  & !\imem~17_combout )))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\Mux43~2_combout ),
	.datac(!\Mux43~1_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux43~0_combout ),
	.dataf(!\Mux43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N21
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \Mux43~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~13_combout  & \imem~95_combout )) ) ) # ( !\Mux43~4_combout  & ( (\imem~13_combout  & (\imem~95_combout  & \aluimm_D~1_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~95_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h00030003FF03FF03;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N22
dffeas \aluin2_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20] .is_wysiwyg = "true";
defparam \aluin2_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N55
dffeas \regs[1][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N55
dffeas \regs[2][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N15
cyclonev_lcell_comb \regs[0][19]~feeder (
// Equation(s):
// \regs[0][19]~feeder_combout  = ( \wregval_M[19]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][19]~feeder .extended_lut = "off";
defparam \regs[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N16
dffeas \regs[0][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N37
dffeas \regs[3][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[1][19]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[0][19]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[3][19]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[2][19]~q  ) ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!\regs[2][19]~q ),
	.datac(!\regs[0][19]~q ),
	.datad(!\regs[3][19]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \regs[4][19]~feeder (
// Equation(s):
// \regs[4][19]~feeder_combout  = ( \wregval_M[19]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][19]~feeder .extended_lut = "off";
defparam \regs[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \regs[4][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \regs[6][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( \wregval_M[19]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N14
dffeas \regs[5][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \regs[7][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N30
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[7][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[4][19]~q )) # (\imem~66_combout  & ((\regs[5][19]~q ))) ) ) ) # ( !\regs[7][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[4][19]~q )) # 
// (\imem~66_combout  & ((\regs[5][19]~q ))) ) ) ) # ( \regs[7][19]~q  & ( !\imem~67_combout  & ( (\regs[6][19]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[7][19]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[6][19]~q ) ) ) )

	.dataa(!\regs[4][19]~q ),
	.datab(!\imem~66_combout ),
	.datac(!\regs[6][19]~q ),
	.datad(!\regs[5][19]~q ),
	.datae(!\regs[7][19]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \regs[15][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[19]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N14
dffeas \regs[12][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N47
dffeas \regs[13][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N44
dffeas \regs[14][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[14][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][19]~q )) # (\imem~66_combout  & ((\regs[13][19]~q ))) ) ) ) # ( !\regs[14][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][19]~q )) # 
// (\imem~66_combout  & ((\regs[13][19]~q ))) ) ) ) # ( \regs[14][19]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[15][19]~q ) ) ) ) # ( !\regs[14][19]~q  & ( !\imem~67_combout  & ( (\regs[15][19]~q  & \imem~66_combout ) ) ) )

	.dataa(!\regs[15][19]~q ),
	.datab(!\regs[12][19]~q ),
	.datac(!\regs[13][19]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = ( \wregval_M[19]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \regs[8][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N55
dffeas \regs[10][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N8
dffeas \regs[11][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[11][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][19]~q )) # (\imem~66_combout  & ((\regs[9][19]~q ))) ) ) ) # ( !\regs[11][19]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][19]~q )) # 
// (\imem~66_combout  & ((\regs[9][19]~q ))) ) ) ) # ( \regs[11][19]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][19]~q ) ) ) ) # ( !\regs[11][19]~q  & ( !\imem~67_combout  & ( (\regs[10][19]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\regs[9][19]~q ),
	.datac(!\regs[10][19]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N18
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~3_combout  & ( \Mux12~2_combout  & ( (!\imem~69_combout ) # ((!\imem~68_combout  & (\Mux12~0_combout )) # (\imem~68_combout  & ((\Mux12~1_combout )))) ) ) ) # ( !\Mux12~3_combout  & ( \Mux12~2_combout  & ( (!\imem~68_combout  
// & ((!\imem~69_combout ) # ((\Mux12~0_combout )))) # (\imem~68_combout  & (\imem~69_combout  & ((\Mux12~1_combout )))) ) ) ) # ( \Mux12~3_combout  & ( !\Mux12~2_combout  & ( (!\imem~68_combout  & (\imem~69_combout  & (\Mux12~0_combout ))) # 
// (\imem~68_combout  & ((!\imem~69_combout ) # ((\Mux12~1_combout )))) ) ) ) # ( !\Mux12~3_combout  & ( !\Mux12~2_combout  & ( (\imem~69_combout  & ((!\imem~68_combout  & (\Mux12~0_combout )) # (\imem~68_combout  & ((\Mux12~1_combout ))))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\Mux12~0_combout ),
	.datad(!\Mux12~1_combout ),
	.datae(!\Mux12~3_combout ),
	.dataf(!\Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \aluin1_A[19]~feeder (
// Equation(s):
// \aluin1_A[19]~feeder_combout  = ( \Mux12~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1_A[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1_A[19]~feeder .extended_lut = "off";
defparam \aluin1_A[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1_A[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N2
dffeas \aluin1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N50
dffeas \pcpred_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N26
dffeas \regs[7][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N37
dffeas \regs[3][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N49
dffeas \regs[11][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \regs[15][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[18]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \imem~69_combout  & ( \imem~68_combout  & ( \regs[7][18]~q  ) ) ) # ( !\imem~69_combout  & ( \imem~68_combout  & ( \regs[15][18]~q  ) ) ) # ( \imem~69_combout  & ( !\imem~68_combout  & ( \regs[3][18]~q  ) ) ) # ( !\imem~69_combout  & 
// ( !\imem~68_combout  & ( \regs[11][18]~q  ) ) )

	.dataa(!\regs[7][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[11][18]~q ),
	.datad(!\regs[15][18]~q ),
	.datae(!\imem~69_combout ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N47
dffeas \regs[9][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N56
dffeas \regs[13][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N49
dffeas \regs[5][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \regs[1][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \imem~69_combout  & ( \imem~68_combout  & ( \regs[5][18]~q  ) ) ) # ( !\imem~69_combout  & ( \imem~68_combout  & ( \regs[13][18]~q  ) ) ) # ( \imem~69_combout  & ( !\imem~68_combout  & ( \regs[1][18]~q  ) ) ) # ( !\imem~69_combout  & 
// ( !\imem~68_combout  & ( \regs[9][18]~q  ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[5][18]~q ),
	.datad(!\regs[1][18]~q ),
	.datae(!\imem~69_combout ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N50
dffeas \regs[10][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N4
dffeas \regs[2][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N4
dffeas \regs[6][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N14
dffeas \regs[14][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[14][18]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][18]~q )) # (\imem~68_combout  & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[14][18]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][18]~q )) # 
// (\imem~68_combout  & ((\regs[6][18]~q ))) ) ) ) # ( \regs[14][18]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][18]~q ) ) ) ) # ( !\regs[14][18]~q  & ( !\imem~69_combout  & ( (\regs[10][18]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[10][18]~q ),
	.datab(!\regs[2][18]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( \wregval_M[18]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N2
dffeas \regs[8][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \regs[0][18]~feeder (
// Equation(s):
// \regs[0][18]~feeder_combout  = ( \wregval_M[18]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][18]~feeder .extended_lut = "off";
defparam \regs[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \regs[0][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N58
dffeas \regs[4][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[12][18]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[0][18]~q )) # (\imem~68_combout  & ((\regs[4][18]~q ))) ) ) ) # ( !\regs[12][18]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[0][18]~q )) # 
// (\imem~68_combout  & ((\regs[4][18]~q ))) ) ) ) # ( \regs[12][18]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[8][18]~q ) ) ) ) # ( !\regs[12][18]~q  & ( !\imem~69_combout  & ( (\regs[8][18]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[8][18]~q ),
	.datab(!\regs[0][18]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[4][18]~q ),
	.datae(!\regs[12][18]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~2_combout  & ( \Mux13~0_combout  & ( (!\imem~66_combout ) # ((!\imem~67_combout  & (\Mux13~3_combout )) # (\imem~67_combout  & ((\Mux13~1_combout )))) ) ) ) # ( !\Mux13~2_combout  & ( \Mux13~0_combout  & ( (!\imem~67_combout  
// & (\Mux13~3_combout  & (\imem~66_combout ))) # (\imem~67_combout  & (((!\imem~66_combout ) # (\Mux13~1_combout )))) ) ) ) # ( \Mux13~2_combout  & ( !\Mux13~0_combout  & ( (!\imem~67_combout  & (((!\imem~66_combout )) # (\Mux13~3_combout ))) # 
// (\imem~67_combout  & (((\imem~66_combout  & \Mux13~1_combout )))) ) ) ) # ( !\Mux13~2_combout  & ( !\Mux13~0_combout  & ( (\imem~66_combout  & ((!\imem~67_combout  & (\Mux13~3_combout )) # (\imem~67_combout  & ((\Mux13~1_combout ))))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(!\imem~66_combout ),
	.datad(!\Mux13~1_combout ),
	.datae(!\Mux13~2_combout ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N49
dffeas \aluin1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N45
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = (\Selector25~11_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin2_A[18]~DUPLICATE_q  $ (aluin1_A[18]))))

	.dataa(!\Selector25~11_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\aluin2_A[18]~DUPLICATE_q ),
	.datad(!aluin1_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h1441144114411441;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N48
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \Selector36~0_combout  & ( ((\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[18]))) # (\Selector38~2_combout ) ) ) # ( !\Selector36~0_combout  & ( (\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[18])) ) 
// )

	.dataa(!\Selector56~1_combout ),
	.datab(!\Selector25~1_combout ),
	.datac(!pcpred_A[18]),
	.datad(!\Selector38~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h0101010101FF01FF;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N30
cyclonev_lcell_comb \Selector38~7 (
// Equation(s):
// \Selector38~7_combout  = ( \Selector56~0_combout  & ( \alufunc_A[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~7 .extended_lut = "off";
defparam \Selector38~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector38~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \aluin2_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18] .is_wysiwyg = "true";
defparam \aluin2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( aluin1_A[18] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[18]))) ) ) # ( !aluin1_A[18] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[18]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[18]),
	.datad(gnd),
	.datae(!aluin1_A[18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h36366C6C36366C6C;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N54
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \aluin2_A[18]~DUPLICATE_q  ) + ( aluin1_A[18] ) + ( \Add3~70  ))
// \Add3~90  = CARRY(( \aluin2_A[18]~DUPLICATE_q  ) + ( aluin1_A[18] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!\aluin2_A[18]~DUPLICATE_q ),
	.datac(!aluin1_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N0
cyclonev_lcell_comb \Selector38~6 (
// Equation(s):
// \Selector38~6_combout  = ( \Add3~89_sumout  & ( \Selector25~0_combout  & ( (!\Selector38~0_combout  & (!\alufunc_A[3]~DUPLICATE_q  & ((\Selector56~0_combout )))) # (\Selector38~0_combout  & (((!\alufunc_A[3]~DUPLICATE_q  & \Selector56~0_combout )) # 
// (\Selector38~1_combout ))) ) ) ) # ( !\Add3~89_sumout  & ( \Selector25~0_combout  & ( (\Selector38~0_combout  & \Selector38~1_combout ) ) ) ) # ( \Add3~89_sumout  & ( !\Selector25~0_combout  & ( (\Selector38~0_combout  & \Selector38~1_combout ) ) ) ) # ( 
// !\Add3~89_sumout  & ( !\Selector25~0_combout  & ( (\Selector38~0_combout  & \Selector38~1_combout ) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Selector38~1_combout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Add3~89_sumout ),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~6 .extended_lut = "off";
defparam \Selector38~6 .lut_mask = 64'h05050505050505CD;
defparam \Selector38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \aluin1_A[15]~DUPLICATE_q  & ( aluin1_A[16] & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[18]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17]))) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[15]~DUPLICATE_q  & ( 
// aluin1_A[16] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[18])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17] & ((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[15]~DUPLICATE_q  & ( !aluin1_A[16] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[18] & !\aluin2_A[1]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[17]))) ) ) ) # ( !\aluin1_A[15]~DUPLICATE_q  & ( !aluin1_A[16] & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[18]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17])))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[18]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!\aluin1_A[15]~DUPLICATE_q ),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( (aluin1_A[5]) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[6]~DUPLICATE_q )) # 
// (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[5]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// (\aluin1_A[6]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!\aluin1_A[6]~DUPLICATE_q ),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!aluin1_A[5]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h272700AA272755FF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( \wregval_M[12]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N43
dffeas \regs[3][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N2
dffeas \regs[2][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N57
cyclonev_lcell_comb \regs[1][12]~feeder (
// Equation(s):
// \regs[1][12]~feeder_combout  = ( \wregval_M[12]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][12]~feeder .extended_lut = "off";
defparam \regs[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N59
dffeas \regs[1][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \imem~6_combout  & ( \regs[1][12]~q  & ( (!\imem~12_combout  & (\regs[0][12]~q )) # (\imem~12_combout  & ((\regs[2][12]~q ))) ) ) ) # ( !\imem~6_combout  & ( \regs[1][12]~q  & ( (!\imem~12_combout ) # (\regs[3][12]~q ) ) ) ) # ( 
// \imem~6_combout  & ( !\regs[1][12]~q  & ( (!\imem~12_combout  & (\regs[0][12]~q )) # (\imem~12_combout  & ((\regs[2][12]~q ))) ) ) ) # ( !\imem~6_combout  & ( !\regs[1][12]~q  & ( (\regs[3][12]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\regs[0][12]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[2][12]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\regs[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \regs[8][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \regs[9][12]~feeder (
// Equation(s):
// \regs[9][12]~feeder_combout  = ( \wregval_M[12]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][12]~feeder .extended_lut = "off";
defparam \regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N14
dffeas \regs[9][12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \regs[11][12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N14
dffeas \regs[10][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N12
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[10][12]~q  & ( \imem~12_combout  & ( (\regs[11][12]~DUPLICATE_q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][12]~DUPLICATE_q ) ) ) ) # ( \regs[10][12]~q  & ( 
// !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][12]~DUPLICATE_q ))) # (\imem~6_combout  & (\regs[8][12]~q )) ) ) ) # ( !\regs[10][12]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][12]~DUPLICATE_q ))) # (\imem~6_combout  & 
// (\regs[8][12]~q )) ) ) )

	.dataa(!\regs[8][12]~q ),
	.datab(!\regs[9][12]~DUPLICATE_q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[11][12]~DUPLICATE_q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \regs[14][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N8
dffeas \regs[12][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \regs[15][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[12]~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N32
dffeas \regs[13][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N3
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \imem~6_combout  & ( \regs[13][12]~q  & ( (!\imem~12_combout  & ((\regs[12][12]~q ))) # (\imem~12_combout  & (\regs[14][12]~q )) ) ) ) # ( !\imem~6_combout  & ( \regs[13][12]~q  & ( (!\imem~12_combout ) # (\regs[15][12]~q ) ) ) ) # ( 
// \imem~6_combout  & ( !\regs[13][12]~q  & ( (!\imem~12_combout  & ((\regs[12][12]~q ))) # (\imem~12_combout  & (\regs[14][12]~q )) ) ) ) # ( !\imem~6_combout  & ( !\regs[13][12]~q  & ( (\imem~12_combout  & \regs[15][12]~q ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs[14][12]~q ),
	.datac(!\regs[12][12]~q ),
	.datad(!\regs[15][12]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\regs[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N22
dffeas \regs[6][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \regs[4][12]~feeder (
// Equation(s):
// \regs[4][12]~feeder_combout  = ( \wregval_M[12]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][12]~feeder .extended_lut = "off";
defparam \regs[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \regs[4][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N10
dffeas \regs[5][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N16
dffeas \regs[7][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N15
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[7][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][12]~q ) ) ) ) # ( !\regs[7][12]~q  & ( \imem~12_combout  & ( (\regs[6][12]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][12]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[5][12]~q ))) # (\imem~6_combout  & (\regs[4][12]~q )) ) ) ) # ( !\regs[7][12]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[5][12]~q ))) # (\imem~6_combout  & (\regs[4][12]~q )) ) ) )

	.dataa(!\regs[6][12]~q ),
	.datab(!\regs[4][12]~q ),
	.datac(!\regs[5][12]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N36
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~3_combout  & ( \Mux51~1_combout  & ( (!\imem~17_combout ) # ((!\imem~20_combout  & ((\Mux51~2_combout ))) # (\imem~20_combout  & (\Mux51~0_combout ))) ) ) ) # ( !\Mux51~3_combout  & ( \Mux51~1_combout  & ( (!\imem~20_combout  
// & (((\Mux51~2_combout  & \imem~17_combout )))) # (\imem~20_combout  & (((!\imem~17_combout )) # (\Mux51~0_combout ))) ) ) ) # ( \Mux51~3_combout  & ( !\Mux51~1_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout ) # (\Mux51~2_combout )))) # 
// (\imem~20_combout  & (\Mux51~0_combout  & ((\imem~17_combout )))) ) ) ) # ( !\Mux51~3_combout  & ( !\Mux51~1_combout  & ( (\imem~17_combout  & ((!\imem~20_combout  & ((\Mux51~2_combout ))) # (\imem~20_combout  & (\Mux51~0_combout )))) ) ) )

	.dataa(!\Mux51~0_combout ),
	.datab(!\Mux51~2_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux51~3_combout ),
	.dataf(!\Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N39
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \aluimm_D~1_combout  & ( (\imem~103_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux51~4_combout  ) )

	.dataa(!\imem~103_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(!\Mux51~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h00FF00FF05050505;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N40
dffeas \aluin2_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N20
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N7
dffeas \RTval_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[11] .is_wysiwyg = "true";
defparam \RTval_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N47
dffeas \memaddr_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N6
cyclonev_lcell_comb \regs[5][11]~feeder (
// Equation(s):
// \regs[5][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][11]~feeder .extended_lut = "off";
defparam \regs[5][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \regs[5][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N16
dffeas \regs[4][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \regs[7][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[7][11]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[5][11]~q ) ) ) ) # ( !\regs[7][11]~q  & ( \imem~66_combout  & ( (\regs[5][11]~q  & \imem~67_combout ) ) ) ) # ( \regs[7][11]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[6][11]~q ))) # (\imem~67_combout  & (\regs[4][11]~q )) ) ) ) # ( !\regs[7][11]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[6][11]~q ))) # (\imem~67_combout  & (\regs[4][11]~q )) ) ) )

	.dataa(!\regs[5][11]~q ),
	.datab(!\regs[4][11]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[6][11]~q ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N47
dffeas \regs[1][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N44
dffeas \regs[0][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N35
dffeas \regs[2][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N56
dffeas \regs[3][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N54
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[3][11]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[1][11]~q ) ) ) ) # ( !\regs[3][11]~q  & ( \imem~66_combout  & ( (\regs[1][11]~q  & \imem~67_combout ) ) ) ) # ( \regs[3][11]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][11]~q ))) # (\imem~67_combout  & (\regs[0][11]~q )) ) ) ) # ( !\regs[3][11]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[2][11]~q ))) # (\imem~67_combout  & (\regs[0][11]~q )) ) ) )

	.dataa(!\regs[1][11]~q ),
	.datab(!\regs[0][11]~q ),
	.datac(!\regs[2][11]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[3][11]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \regs[12][11]~feeder (
// Equation(s):
// \regs[12][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][11]~feeder .extended_lut = "off";
defparam \regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \regs[12][11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N58
dffeas \regs[14][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N59
dffeas \regs[15][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[11]~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N12
cyclonev_lcell_comb \regs[13][11]~feeder (
// Equation(s):
// \regs[13][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][11]~feeder .extended_lut = "off";
defparam \regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \regs[13][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N24
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \imem~67_combout  & ( \imem~66_combout  & ( \regs[13][11]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~66_combout  & ( \regs[15][11]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~66_combout  & ( \regs[12][11]~DUPLICATE_q  ) ) ) # ( 
// !\imem~67_combout  & ( !\imem~66_combout  & ( \regs[14][11]~q  ) ) )

	.dataa(!\regs[12][11]~DUPLICATE_q ),
	.datab(!\regs[14][11]~q ),
	.datac(!\regs[15][11]~q ),
	.datad(!\regs[13][11]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N39
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N40
dffeas \regs[9][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N52
dffeas \regs[8][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N50
dffeas \regs[10][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N32
dffeas \regs[11][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N30
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[11][11]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[9][11]~q ) ) ) ) # ( !\regs[11][11]~q  & ( \imem~66_combout  & ( (\regs[9][11]~q  & \imem~67_combout ) ) ) ) # ( \regs[11][11]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[10][11]~q ))) # (\imem~67_combout  & (\regs[8][11]~q )) ) ) ) # ( !\regs[11][11]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[10][11]~q ))) # (\imem~67_combout  & (\regs[8][11]~q )) ) ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\regs[8][11]~q ),
	.datac(!\regs[10][11]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N39
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~3_combout  & ( \Mux20~2_combout  & ( (!\imem~69_combout ) # ((!\imem~68_combout  & ((\Mux20~0_combout ))) # (\imem~68_combout  & (\Mux20~1_combout ))) ) ) ) # ( !\Mux20~3_combout  & ( \Mux20~2_combout  & ( (!\imem~68_combout  
// & ((!\imem~69_combout ) # ((\Mux20~0_combout )))) # (\imem~68_combout  & (\imem~69_combout  & (\Mux20~1_combout ))) ) ) ) # ( \Mux20~3_combout  & ( !\Mux20~2_combout  & ( (!\imem~68_combout  & (\imem~69_combout  & ((\Mux20~0_combout )))) # 
// (\imem~68_combout  & ((!\imem~69_combout ) # ((\Mux20~1_combout )))) ) ) ) # ( !\Mux20~3_combout  & ( !\Mux20~2_combout  & ( (\imem~69_combout  & ((!\imem~68_combout  & ((\Mux20~0_combout ))) # (\imem~68_combout  & (\Mux20~1_combout )))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\Mux20~1_combout ),
	.datad(!\Mux20~0_combout ),
	.datae(!\Mux20~3_combout ),
	.dataf(!\Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N38
dffeas \aluin1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N30
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( aluin1_A[10] ) + ( aluin2_A[10] ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( aluin1_A[10] ) + ( aluin2_A[10] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N33
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add3~58  ))
// \Add3~54  = CARRY(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add3~58  ))

	.dataa(!aluin2_A[11]),
	.datab(gnd),
	.datac(!aluin1_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N37
dffeas \aluin1_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux20~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N51
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \aluin1_A[11]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[11]))) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q ) # 
// (!aluin2_A[11]))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin1_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h565656566A6A6A6A;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N12
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( \aluin1_A[11]~DUPLICATE_q  & ( !aluin2_A[11] $ (\alufunc_A[3]~DUPLICATE_q ) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( !aluin2_A[11] $ (!\alufunc_A[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[11]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin1_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \pcpred_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N42
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( pcpred_A[11] & ( \Selector26~0_combout  & ( (!\Selector25~3_combout  & (!\Selector45~0_combout  & ((!\Selector26~1_combout ) # (!\Selector45~1_combout )))) ) ) ) # ( !pcpred_A[11] & ( \Selector26~0_combout  & ( 
// (!\Selector45~0_combout  & ((!\Selector26~1_combout ) # (!\Selector45~1_combout ))) ) ) ) # ( pcpred_A[11] & ( !\Selector26~0_combout  & ( (!\Selector25~3_combout  & ((!\Selector26~1_combout ) # (!\Selector45~1_combout ))) ) ) ) # ( !pcpred_A[11] & ( 
// !\Selector26~0_combout  & ( (!\Selector26~1_combout ) # (!\Selector45~1_combout ) ) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\Selector25~3_combout ),
	.datac(!\Selector45~0_combout ),
	.datad(!\Selector45~1_combout ),
	.datae(!pcpred_A[11]),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( aluin1_A[11] & ( aluin1_A[8] & ( (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )) # (aluin1_A[10]))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[9])))) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[8] & ( (!aluin2_A[1] & 
// (aluin1_A[10] & ((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[9])))) ) ) ) # ( aluin1_A[11] & ( !aluin1_A[8] & ( (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )) # (aluin1_A[10]))) # (aluin2_A[1] & 
// (((aluin1_A[9] & !\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[11] & ( !aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[10] & ((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((aluin1_A[9] & !\aluin2_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin1_A[10]),
	.datab(!aluin1_A[9]),
	.datac(!aluin2_A[1]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h0350F350035FF35F;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( aluin1_A[1] & ( aluin1_A[3] & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[2]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[0]))) ) ) ) # ( !aluin1_A[1] & ( aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  
// & ((!\aluin2_A[0]~DUPLICATE_q ) # ((aluin1_A[2])))) # (\aluin2_A[1]~DUPLICATE_q  & (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[0]))) ) ) ) # ( aluin1_A[1] & ( !aluin1_A[3] & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[2])))) # 
// (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q ) # ((aluin1_A[0])))) ) ) ) # ( !aluin1_A[1] & ( !aluin1_A[3] & ( (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[2]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[0])))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[0]),
	.datad(!aluin1_A[2]),
	.datae(!aluin1_A[1]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N59
dffeas \aluin1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux27~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N28
dffeas \aluin1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux25~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( aluin1_A[7] & ( aluin1_A[5] & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[6]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[4]))) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[5] & ( (!\aluin2_A[1]~DUPLICATE_q  
// & (((\aluin2_A[0]~DUPLICATE_q  & aluin1_A[6])))) # (\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q )) # (aluin1_A[4]))) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[5] & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[6])))) # 
// (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[4] & (\aluin2_A[0]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[7] & ( !aluin1_A[5] & ( (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[6]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[4])))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[4]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N39
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~5_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftLeft0~4_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~6_combout  & !aluin2_A[2])))) ) ) # ( !\ShiftLeft0~5_combout  & ( 
// (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~4_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~6_combout ))))) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h5300530053F053F0;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \aluin1_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N3
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[14]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[16])) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & 
// ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[14]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[16])) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q ) # (\aluin1_A[15]~DUPLICATE_q ) ) ) ) # ( 
// !\aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (\aluin2_A[1]~DUPLICATE_q  & \aluin1_A[15]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[14]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h000FF0FF35353535;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( aluin1_A[21] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[23]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[24])) ) ) ) # ( !aluin1_A[21] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  
// & ((aluin1_A[23]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[24])) ) ) ) # ( aluin1_A[21] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[22]) ) ) ) # ( !aluin1_A[21] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (aluin1_A[22] & 
// \aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin1_A[24]),
	.datac(!aluin1_A[23]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[21]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h0055FF550F330F33;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~7_combout  & ( (\ShiftRight0~6_combout ) # (aluin2_A[2]) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~7_combout  & ( (!aluin2_A[2] & (\ShiftRight0~12_combout )) # 
// (aluin2_A[2] & ((\ShiftRight0~13_combout ))) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & \ShiftRight0~6_combout ) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & 
// (\ShiftRight0~12_combout )) # (aluin2_A[2] & ((\ShiftRight0~13_combout ))) ) ) )

	.dataa(!\ShiftRight0~12_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h535300F053530FFF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[29] & ( aluin1_A[30] ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[29] ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[29] & ( aluin1_A[30] ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h00003333FFFF3333;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \ShiftRight0~21_combout  & ( ((\ShiftLeft0~23_combout  & !aluin2_A[1])) # (aluin1_A[31]) ) ) # ( !\ShiftRight0~21_combout  & ( (aluin1_A[31] & ((!\ShiftLeft0~23_combout ) # (aluin2_A[1]))) ) )

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h505550555F555F55;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \ShiftRight0~47_combout  & ( \Selector43~0_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~47_combout  & ( \Selector43~0_combout  & ( (\Selector55~0_combout  & 
// ((!\ShiftRight0~5_combout  & ((aluin2_A[4]))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\Selector43~0_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & ((!aluin2_A[4]))) # 
// (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\Selector43~0_combout  & ( (aluin1_A[31] & (\Selector55~0_combout  & \ShiftRight0~5_combout )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\Selector55~0_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\Selector43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h00050C0503050F05;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( aluin1_A[1] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[0]))) ) ) # ( !aluin1_A[1] & ( (\aluin2_A[0]~DUPLICATE_q  & (!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[0])) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin1_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h040404048C8C8C8C;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \ShiftLeft0~1_combout  & ( \ShiftLeft0~28_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftLeft0~1_combout  & ( 
// \ShiftLeft0~28_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~0_combout )))) ) ) ) # ( \ShiftLeft0~1_combout  & ( 
// !\ShiftLeft0~28_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~0_combout )))) ) ) ) # ( !\ShiftLeft0~1_combout  & ( 
// !\ShiftLeft0~28_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~0_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~1_combout ),
	.dataf(!\ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \regs[11][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \regs[3][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \regs[15][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \regs[7][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N12
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \imem~20_combout  & ( \imem~17_combout  & ( \regs[3][13]~q  ) ) ) # ( !\imem~20_combout  & ( \imem~17_combout  & ( \regs[11][13]~q  ) ) ) # ( \imem~20_combout  & ( !\imem~17_combout  & ( \regs[7][13]~q  ) ) ) # ( !\imem~20_combout  & 
// ( !\imem~17_combout  & ( \regs[15][13]~q  ) ) )

	.dataa(!\regs[11][13]~q ),
	.datab(!\regs[3][13]~q ),
	.datac(!\regs[15][13]~q ),
	.datad(!\regs[7][13]~q ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \regs[1][13]~feeder (
// Equation(s):
// \regs[1][13]~feeder_combout  = ( \wregval_M[13]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][13]~feeder .extended_lut = "off";
defparam \regs[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \regs[1][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N7
dffeas \regs[5][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \regs[13][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N14
dffeas \regs[9][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N42
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[9][13]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[1][13]~q ) ) ) ) # ( !\regs[9][13]~q  & ( \imem~17_combout  & ( (\regs[1][13]~q  & \imem~20_combout ) ) ) ) # ( \regs[9][13]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[13][13]~q ))) # (\imem~20_combout  & (\regs[5][13]~q )) ) ) ) # ( !\regs[9][13]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[13][13]~q ))) # (\imem~20_combout  & (\regs[5][13]~q )) ) ) )

	.dataa(!\regs[1][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!\regs[13][13]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[9][13]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N16
dffeas \regs[2][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N28
dffeas \regs[6][13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N37
dffeas \regs[14][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N28
dffeas \regs[10][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N27
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[10][13]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[2][13]~q ) ) ) ) # ( !\regs[10][13]~q  & ( \imem~17_combout  & ( (\regs[2][13]~q  & \imem~20_combout ) ) ) ) # ( \regs[10][13]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[14][13]~q ))) # (\imem~20_combout  & (\regs[6][13]~DUPLICATE_q )) ) ) ) # ( !\regs[10][13]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[14][13]~q ))) # (\imem~20_combout  & (\regs[6][13]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[2][13]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[6][13]~DUPLICATE_q ),
	.datad(!\regs[14][13]~q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N28
dffeas \regs[4][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N32
dffeas \regs[12][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = ( \wregval_M[13]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N32
dffeas \regs[8][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[0][13]~q  & ( \imem~17_combout  & ( (\regs[8][13]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[0][13]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & \regs[8][13]~q ) ) ) ) # ( \regs[0][13]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[12][13]~q ))) # (\imem~20_combout  & (\regs[4][13]~q )) ) ) ) # ( !\regs[0][13]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[12][13]~q ))) # (\imem~20_combout  & (\regs[4][13]~q )) ) ) )

	.dataa(!\regs[4][13]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[12][13]~q ),
	.datad(!\regs[8][13]~q ),
	.datae(!\regs[0][13]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N30
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~2_combout  & ( \Mux50~0_combout  & ( ((!\imem~12_combout  & ((\Mux50~1_combout ))) # (\imem~12_combout  & (\Mux50~3_combout ))) # (\imem~6_combout ) ) ) ) # ( !\Mux50~2_combout  & ( \Mux50~0_combout  & ( (!\imem~6_combout  & 
// ((!\imem~12_combout  & ((\Mux50~1_combout ))) # (\imem~12_combout  & (\Mux50~3_combout )))) # (\imem~6_combout  & (((!\imem~12_combout )))) ) ) ) # ( \Mux50~2_combout  & ( !\Mux50~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & 
// ((\Mux50~1_combout ))) # (\imem~12_combout  & (\Mux50~3_combout )))) # (\imem~6_combout  & (((\imem~12_combout )))) ) ) ) # ( !\Mux50~2_combout  & ( !\Mux50~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & ((\Mux50~1_combout ))) # 
// (\imem~12_combout  & (\Mux50~3_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\Mux50~3_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\Mux50~1_combout ),
	.datae(!\Mux50~2_combout ),
	.dataf(!\Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N51
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \Mux50~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~101_combout  & \imem~13_combout )) ) ) # ( !\Mux50~4_combout  & ( (\imem~101_combout  & (\imem~13_combout  & \aluimm_D~1_combout )) ) )

	.dataa(!\imem~101_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h00050005FF05FF05;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N52
dffeas \aluin2_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N54
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[3] $ (((!\aluin1_A[13]~DUPLICATE_q  & !\aluin2_A[13]~DUPLICATE_q ))))) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ 
// (((!\alufunc_A[1]~DUPLICATE_q  & ((!\aluin1_A[13]~DUPLICATE_q ) # (!\aluin2_A[13]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\aluin1_A[13]~DUPLICATE_q  $ (\aluin2_A[13]~DUPLICATE_q ))))) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h3669366928882888;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N0
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Selector43~2_combout  & ( \Selector36~0_combout  ) ) # ( !\Selector43~2_combout  & ( \Selector36~0_combout  & ( (\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[13])) ) ) ) # ( \Selector43~2_combout  & ( 
// !\Selector36~0_combout  & ( (\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[13])) ) ) ) # ( !\Selector43~2_combout  & ( !\Selector36~0_combout  & ( (\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[13])) ) ) )

	.dataa(gnd),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector25~1_combout ),
	.datad(!pcpred_A[13]),
	.datae(!\Selector43~2_combout ),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h000300030003FFFF;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \aluin2_A[4]~DUPLICATE_q  & ( !\Selector43~3_combout  ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( !\Selector43~3_combout  & ( (!\alufunc_A[0]~DUPLICATE_q ) # ((!\Selector55~1_combout ) # ((!\ShiftLeft0~30_combout ) # 
// (\ShiftRight0~5_combout ))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\Selector55~1_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\aluin2_A[4]~DUPLICATE_q ),
	.dataf(!\Selector43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'hFFEFFFFF00000000;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N36
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add3~54  ))
// \Add3~98  = CARRY(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add3~54  ))

	.dataa(!aluin2_A[12]),
	.datab(gnd),
	.datac(!aluin1_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N39
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \aluin2_A[13]~DUPLICATE_q  ) + ( \aluin1_A[13]~DUPLICATE_q  ) + ( \Add3~98  ))
// \Add3~94  = CARRY(( \aluin2_A[13]~DUPLICATE_q  ) + ( \aluin1_A[13]~DUPLICATE_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N0
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( !\aluin2_A[0]~DUPLICATE_q  $ (!aluin1_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add4~126  = CARRY(( !\aluin2_A[0]~DUPLICATE_q  $ (!aluin1_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add4~127  = SHARE((!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout(\Add4~127 ));
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N3
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( !aluin2_A[1] $ (aluin1_A[1]) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~122  = CARRY(( !aluin2_A[1] $ (aluin1_A[1]) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~123  = SHARE((!aluin2_A[1] & aluin1_A[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(\Add4~127 ),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout(\Add4~123 ));
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N6
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( !\aluin2_A[2]~DUPLICATE_q  $ (aluin1_A[2]) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~118  = CARRY(( !\aluin2_A[2]~DUPLICATE_q  $ (aluin1_A[2]) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~119  = SHARE((!\aluin2_A[2]~DUPLICATE_q  & aluin1_A[2]))

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(\Add4~123 ),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout(\Add4~119 ));
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N9
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~114  = CARRY(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~115  = SHARE((!aluin2_A[3] & aluin1_A[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(\Add4~119 ),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout(\Add4~115 ));
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N12
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( !aluin2_A[4] $ (\aluin1_A[4]~DUPLICATE_q ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~106  = CARRY(( !aluin2_A[4] $ (\aluin1_A[4]~DUPLICATE_q ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~107  = SHARE((!aluin2_A[4] & \aluin1_A[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\aluin1_A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(\Add4~115 ),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout(\Add4~107 ));
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N15
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !\aluin2_A[5]~DUPLICATE_q  $ (aluin1_A[5]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~2  = CARRY(( !\aluin2_A[5]~DUPLICATE_q  $ (aluin1_A[5]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~3  = SHARE((!\aluin2_A[5]~DUPLICATE_q  & aluin1_A[5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[5]~DUPLICATE_q ),
	.datad(!aluin1_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(\Add4~107 ),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N18
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( !aluin2_A[6] $ (\aluin1_A[6]~DUPLICATE_q ) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~110  = CARRY(( !aluin2_A[6] $ (\aluin1_A[6]~DUPLICATE_q ) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~111  = SHARE((!aluin2_A[6] & \aluin1_A[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin2_A[6]),
	.datac(gnd),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(\Add4~3 ),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout(\Add4~111 ));
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N21
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( !aluin2_A[7] $ (aluin1_A[7]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~102  = CARRY(( !aluin2_A[7] $ (aluin1_A[7]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~103  = SHARE((!aluin2_A[7] & aluin1_A[7]))

	.dataa(!aluin2_A[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(\Add4~111 ),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout(\Add4~103 ));
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( !\aluin1_A[8]~DUPLICATE_q  $ (aluin2_A[8]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~66  = CARRY(( !\aluin1_A[8]~DUPLICATE_q  $ (aluin2_A[8]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~67  = SHARE((\aluin1_A[8]~DUPLICATE_q  & !aluin2_A[8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(\Add4~103 ),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout(\Add4~67 ));
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N27
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( !aluin1_A[9] $ (aluin2_A[9]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~62  = CARRY(( !aluin1_A[9] $ (aluin2_A[9]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~63  = SHARE((aluin1_A[9] & !aluin2_A[9]))

	.dataa(!aluin1_A[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(\Add4~67 ),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h000055000000AA55;
defparam \Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N30
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~58  = CARRY(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~59  = SHARE((!aluin2_A[10] & aluin1_A[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(\Add4~63 ),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N33
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !aluin1_A[11] $ (aluin2_A[11]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~54  = CARRY(( !aluin1_A[11] $ (aluin2_A[11]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~55  = SHARE((aluin1_A[11] & !aluin2_A[11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[11]),
	.datad(!aluin2_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(\Add4~59 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N36
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( !aluin2_A[12] $ (aluin1_A[12]) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~98  = CARRY(( !aluin2_A[12] $ (aluin1_A[12]) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~99  = SHARE((!aluin2_A[12] & aluin1_A[12]))

	.dataa(!aluin2_A[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout(\Add4~99 ));
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N39
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( !\aluin2_A[13]~DUPLICATE_q  $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~94  = CARRY(( !\aluin2_A[13]~DUPLICATE_q  $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~95  = SHARE((!\aluin2_A[13]~DUPLICATE_q  & \aluin1_A[13]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\aluin2_A[13]~DUPLICATE_q ),
	.datac(!\aluin1_A[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(\Add4~99 ),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout(\Add4~95 ));
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( \Add3~93_sumout  & ( \Add4~93_sumout  & ( ((!\Selector43~4_combout ) # (\Selector43~1_combout )) # (\Selector25~2_combout ) ) ) ) # ( !\Add3~93_sumout  & ( \Add4~93_sumout  & ( ((!\Selector43~4_combout ) # 
// ((\Selector25~2_combout  & alufunc_A[3]))) # (\Selector43~1_combout ) ) ) ) # ( \Add3~93_sumout  & ( !\Add4~93_sumout  & ( ((!\Selector43~4_combout ) # ((\Selector25~2_combout  & !alufunc_A[3]))) # (\Selector43~1_combout ) ) ) ) # ( !\Add3~93_sumout  & ( 
// !\Add4~93_sumout  & ( (!\Selector43~4_combout ) # (\Selector43~1_combout ) ) ) )

	.dataa(!\Selector25~2_combout ),
	.datab(!\Selector43~1_combout ),
	.datac(!\Selector43~4_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\Add3~93_sumout ),
	.dataf(!\Add4~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'hF3F3F7F3F3F7F7F7;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \memaddr_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N32
dffeas \RTval_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[13] .is_wysiwyg = "true";
defparam \RTval_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N59
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( aluin1_A[10] & ( aluin1_A[9] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[8])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[7])))) ) ) ) # ( !aluin1_A[10] & ( aluin1_A[9] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (aluin1_A[8] & (aluin2_A[1]))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (aluin1_A[7])))) ) ) ) # ( aluin1_A[10] & ( !aluin1_A[9] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (aluin1_A[8]))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1] & 
// aluin1_A[7])))) ) ) ) # ( !aluin1_A[10] & ( !aluin1_A[9] & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[8])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[7]))))) ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[7]),
	.datae(!aluin1_A[10]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( aluin1_A[2] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (aluin1_A[0]))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[1] & !aluin2_A[1])))) ) ) # ( !aluin1_A[2] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[0] & 
// ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[1] & !aluin2_A[1])))) ) )

	.dataa(!aluin1_A[0]),
	.datab(!aluin1_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h03500350F350F350;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~16_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~15_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~14_combout ) # (\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~16_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~15_combout  & (\aluin2_A[3]~DUPLICATE_q ))) # (aluin2_A[2] & (((\ShiftLeft0~14_combout ) # (\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~13_combout  & ( 
// !\ShiftLeft0~16_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~15_combout ))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q  & \ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~16_combout  & ( 
// (!aluin2_A[2] & (\ShiftLeft0~15_combout  & (\aluin2_A[3]~DUPLICATE_q ))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q  & \ShiftLeft0~14_combout )))) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~17_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (\Selector55~1_combout  & !aluin2_A[4])) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\Selector55~1_combout ),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h0000000010100000;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N48
cyclonev_lcell_comb \regs[0][14]~feeder (
// Equation(s):
// \regs[0][14]~feeder_combout  = ( \wregval_M[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][14]~feeder .extended_lut = "off";
defparam \regs[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N49
dffeas \regs[0][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N8
dffeas \regs[3][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( \wregval_M[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N26
dffeas \regs[2][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][14]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][14]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][14]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[1][14]~q  ) ) )

	.dataa(!\regs[1][14]~q ),
	.datab(!\regs[0][14]~q ),
	.datac(!\regs[3][14]~q ),
	.datad(!\regs[2][14]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N10
dffeas \regs[6][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \regs[5][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N52
dffeas \regs[4][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N50
dffeas \regs[7][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[7][14]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][14]~q ) ) ) ) # ( !\regs[7][14]~q  & ( \imem~12_combout  & ( (\regs[6][14]~q  & \imem~6_combout ) ) ) ) # ( \regs[7][14]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[5][14]~q )) # (\imem~6_combout  & ((\regs[4][14]~q ))) ) ) ) # ( !\regs[7][14]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[5][14]~q )) # (\imem~6_combout  & ((\regs[4][14]~q ))) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[4][14]~q ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N22
dffeas \regs[12][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N38
dffeas \regs[14][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N50
dffeas \regs[15][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[14]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N8
dffeas \regs[13][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N51
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[14][14]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[12][14]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[15][14]~q  ) ) ) # ( !\imem~12_combout  & 
// ( !\imem~6_combout  & ( \regs[13][14]~q  ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\regs[14][14]~q ),
	.datac(!\regs[15][14]~q ),
	.datad(!\regs[13][14]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( \wregval_M[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \regs[8][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( \wregval_M[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N37
dffeas \regs[9][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \regs[10][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \regs[11][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[10][14]~q  & ( \regs[11][14]~q  & ( ((!\imem~6_combout  & ((\regs[9][14]~q ))) # (\imem~6_combout  & (\regs[8][14]~q ))) # (\imem~12_combout ) ) ) ) # ( !\regs[10][14]~q  & ( \regs[11][14]~q  & ( (!\imem~6_combout  & 
// (((\imem~12_combout ) # (\regs[9][14]~q )))) # (\imem~6_combout  & (\regs[8][14]~q  & ((!\imem~12_combout )))) ) ) ) # ( \regs[10][14]~q  & ( !\regs[11][14]~q  & ( (!\imem~6_combout  & (((\regs[9][14]~q  & !\imem~12_combout )))) # (\imem~6_combout  & 
// (((\imem~12_combout )) # (\regs[8][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( !\regs[11][14]~q  & ( (!\imem~12_combout  & ((!\imem~6_combout  & ((\regs[9][14]~q ))) # (\imem~6_combout  & (\regs[8][14]~q )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\regs[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N24
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~3_combout  & ( \Mux49~2_combout  & ( (!\imem~20_combout ) # ((!\imem~17_combout  & ((\Mux49~1_combout ))) # (\imem~17_combout  & (\Mux49~0_combout ))) ) ) ) # ( !\Mux49~3_combout  & ( \Mux49~2_combout  & ( (!\imem~17_combout  
// & (((\imem~20_combout  & \Mux49~1_combout )))) # (\imem~17_combout  & (((!\imem~20_combout )) # (\Mux49~0_combout ))) ) ) ) # ( \Mux49~3_combout  & ( !\Mux49~2_combout  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\Mux49~1_combout )))) # 
// (\imem~17_combout  & (\Mux49~0_combout  & (\imem~20_combout ))) ) ) ) # ( !\Mux49~3_combout  & ( !\Mux49~2_combout  & ( (\imem~20_combout  & ((!\imem~17_combout  & ((\Mux49~1_combout ))) # (\imem~17_combout  & (\Mux49~0_combout )))) ) ) )

	.dataa(!\Mux49~0_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\Mux49~1_combout ),
	.datae(!\Mux49~3_combout ),
	.dataf(!\Mux49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N30
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \Mux49~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~98_combout  & \imem~13_combout )) ) ) # ( !\Mux49~4_combout  & ( (\imem~98_combout  & (\imem~13_combout  & \aluimm_D~1_combout )) ) )

	.dataa(!\imem~98_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h00050005FF05FF05;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \aluin2_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14] .is_wysiwyg = "true";
defparam \aluin2_A[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N42
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( !aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q ) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~82  = CARRY(( !aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q ) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~83  = SHARE((!aluin2_A[14] & \aluin1_A[14]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin2_A[14]),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(\Add4~95 ),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout(\Add4~83 ));
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N42
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( aluin2_A[14] ) + ( \aluin1_A[14]~DUPLICATE_q  ) + ( \Add3~94  ))
// \Add3~82  = CARRY(( aluin2_A[14] ) + ( \aluin1_A[14]~DUPLICATE_q  ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!aluin2_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N56
dffeas \pcpred_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N21
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( aluin1_A[14] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[14]))) ) ) # ( !aluin1_A[14] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[14]))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[14]),
	.datae(gnd),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h5566556666AA66AA;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( aluin1_A[14] & ( !\alufunc_A[3]~DUPLICATE_q  $ (aluin2_A[14]) ) ) # ( !aluin1_A[14] & ( !\alufunc_A[3]~DUPLICATE_q  $ (!aluin2_A[14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!aluin2_A[14]),
	.datae(gnd),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N24
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \Selector42~0_combout  & ( \Selector42~1_combout  & ( (!\Selector26~0_combout  & (!\Selector26~1_combout  & ((!pcpred_A[14]) # (!\Selector25~3_combout )))) ) ) ) # ( !\Selector42~0_combout  & ( \Selector42~1_combout  & ( 
// (!\Selector26~1_combout  & ((!pcpred_A[14]) # (!\Selector25~3_combout ))) ) ) ) # ( \Selector42~0_combout  & ( !\Selector42~1_combout  & ( (!\Selector26~0_combout  & ((!pcpred_A[14]) # (!\Selector25~3_combout ))) ) ) ) # ( !\Selector42~0_combout  & ( 
// !\Selector42~1_combout  & ( (!pcpred_A[14]) # (!\Selector25~3_combout ) ) ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!pcpred_A[14]),
	.datac(!\Selector26~1_combout ),
	.datad(!\Selector25~3_combout ),
	.datae(!\Selector42~0_combout ),
	.dataf(!\Selector42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N33
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( !aluin2_A[2] & ( (!\aluin2_A[1]~DUPLICATE_q  & (!\aluin2_A[0]~DUPLICATE_q  & !\aluin2_A[3]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \aluin1_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21]))) ) ) ) # ( !aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( 
// (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21])))) ) ) ) # ( aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1] & 
// (((!\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21])))) ) ) ) # ( !aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & 
// ((aluin1_A[20]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[21]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[20]),
	.datae(!aluin1_A[18]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( \wregval_M[28]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N49
dffeas \regs[8][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \regs[11][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N38
dffeas \regs[10][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[10][28]~q  & ( \imem~12_combout  & ( (\regs[11][28]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[10][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[11][28]~q ) ) ) ) # ( \regs[10][28]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][28]~q ))) # (\imem~6_combout  & (\regs[8][28]~q )) ) ) ) # ( !\regs[10][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][28]~q ))) # (\imem~6_combout  & (\regs[8][28]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[8][28]~q ),
	.datac(!\regs[9][28]~q ),
	.datad(!\regs[11][28]~q ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \regs[5][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \regs[4][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N28
dffeas \regs[6][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N55
dffeas \regs[7][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N27
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \imem~6_combout  & ( \regs[7][28]~q  & ( (!\imem~12_combout  & (\regs[4][28]~q )) # (\imem~12_combout  & ((\regs[6][28]~q ))) ) ) ) # ( !\imem~6_combout  & ( \regs[7][28]~q  & ( (\imem~12_combout ) # (\regs[5][28]~q ) ) ) ) # ( 
// \imem~6_combout  & ( !\regs[7][28]~q  & ( (!\imem~12_combout  & (\regs[4][28]~q )) # (\imem~12_combout  & ((\regs[6][28]~q ))) ) ) ) # ( !\imem~6_combout  & ( !\regs[7][28]~q  & ( (\regs[5][28]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[5][28]~q ),
	.datab(!\regs[4][28]~q ),
	.datac(!\regs[6][28]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\regs[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h5500330F55FF330F;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N20
dffeas \regs[2][28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \regs[1][28]~feeder (
// Equation(s):
// \regs[1][28]~feeder_combout  = ( \wregval_M[28]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][28]~feeder .extended_lut = "off";
defparam \regs[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N55
dffeas \regs[1][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \regs[0][28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \regs[3][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[3][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[2][28]~DUPLICATE_q ) ) ) ) # ( !\regs[3][28]~q  & ( \imem~12_combout  & ( (\regs[2][28]~DUPLICATE_q  & \imem~6_combout ) ) ) ) # ( \regs[3][28]~q  & ( 
// !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[1][28]~q )) # (\imem~6_combout  & ((\regs[0][28]~DUPLICATE_q ))) ) ) ) # ( !\regs[3][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[1][28]~q )) # (\imem~6_combout  & 
// ((\regs[0][28]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[2][28]~DUPLICATE_q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[1][28]~q ),
	.datad(!\regs[0][28]~DUPLICATE_q ),
	.datae(!\regs[3][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N56
dffeas \regs[14][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N56
dffeas \regs[12][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N44
dffeas \regs[15][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[28]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \regs[13][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[13][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][28]~q ))) # (\imem~6_combout  & (\regs[14][28]~q )) ) ) ) # ( !\regs[13][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[15][28]~q ))) # 
// (\imem~6_combout  & (\regs[14][28]~q )) ) ) ) # ( \regs[13][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][28]~q ) ) ) ) # ( !\regs[13][28]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[12][28]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[14][28]~q ),
	.datac(!\regs[12][28]~q ),
	.datad(!\regs[15][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N42
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~0_combout  & ( \Mux35~3_combout  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\Mux35~2_combout ))) # (\imem~20_combout  & (((\imem~17_combout ) # (\Mux35~1_combout )))) ) ) ) # ( !\Mux35~0_combout  & ( \Mux35~3_combout 
//  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\Mux35~2_combout ))) # (\imem~20_combout  & (((\Mux35~1_combout  & !\imem~17_combout )))) ) ) ) # ( \Mux35~0_combout  & ( !\Mux35~3_combout  & ( (!\imem~20_combout  & (\Mux35~2_combout  & 
// ((\imem~17_combout )))) # (\imem~20_combout  & (((\imem~17_combout ) # (\Mux35~1_combout )))) ) ) ) # ( !\Mux35~0_combout  & ( !\Mux35~3_combout  & ( (!\imem~20_combout  & (\Mux35~2_combout  & ((\imem~17_combout )))) # (\imem~20_combout  & 
// (((\Mux35~1_combout  & !\imem~17_combout )))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\Mux35~2_combout ),
	.datac(!\Mux35~1_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux35~0_combout ),
	.dataf(!\Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N12
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \aluimm_D~1_combout  & ( \Mux35~4_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux35~4_combout  ) ) # ( \aluimm_D~1_combout  & ( !\Mux35~4_combout  & ( (\imem~13_combout  & 
// \imem~95_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(gnd),
	.datad(!\imem~95_combout ),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h00000033FFFF0033;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \aluin2_A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N6
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \mispred~0_combout  & ( \stall~8_combout  & ( (!\Selector56~20_combout  & (pcpred_A[27])) # (\Selector56~20_combout  & ((\Add2~29_sumout ))) ) ) ) # ( !\mispred~0_combout  & ( \stall~8_combout  & ( \Add2~29_sumout  ) ) ) # ( 
// \mispred~0_combout  & ( !\stall~8_combout  & ( (!\Selector56~20_combout  & (pcpred_A[27])) # (\Selector56~20_combout  & ((PC[27]))) ) ) ) # ( !\mispred~0_combout  & ( !\stall~8_combout  & ( PC[27] ) ) )

	.dataa(!pcpred_A[27]),
	.datab(!PC[27]),
	.datac(!\Selector56~20_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!\mispred~0_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h3333535300FF505F;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N11
dffeas \pcpred_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N24
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~33_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & ((\Add2~33_sumout ))) # (\mispred~0_combout  & (\pcpred_A[26]~DUPLICATE_q )) ) ) ) 
// # ( \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[26] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[26])) # (\mispred~0_combout  & ((\pcpred_A[26]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[26]),
	.datab(!\pcpred_A[26]~DUPLICATE_q ),
	.datac(!\mispred~0_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h5353555503F300FF;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N39
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~37_sumout  ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~37_sumout  ) + ( \Add0~94  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~95_combout ),
	.datae(gnd),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~33_sumout  ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add2~33_sumout  ) + ( \Add0~90  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~95_combout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N14
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N10
dffeas \regs[12][26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N38
dffeas \regs[15][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N32
dffeas \regs[14][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N56
dffeas \regs[13][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[13][26]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][26]~q )) # (\imem~6_combout  & ((\regs[14][26]~q ))) ) ) ) # ( !\regs[13][26]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][26]~q )) # 
// (\imem~6_combout  & ((\regs[14][26]~q ))) ) ) ) # ( \regs[13][26]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][26]~DUPLICATE_q ) ) ) ) # ( !\regs[13][26]~q  & ( !\imem~12_combout  & ( (\regs[12][26]~DUPLICATE_q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[12][26]~DUPLICATE_q ),
	.datab(!\regs[15][26]~q ),
	.datac(!\regs[14][26]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[13][26]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \regs[8][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N15
cyclonev_lcell_comb \regs[9][26]~feeder (
// Equation(s):
// \regs[9][26]~feeder_combout  = ( \wregval_M[26]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][26]~feeder .extended_lut = "off";
defparam \regs[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N16
dffeas \regs[9][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \regs[10][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N55
dffeas \regs[11][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[10][26]~q  & ( \regs[11][26]~q  & ( ((!\imem~6_combout  & ((\regs[9][26]~q ))) # (\imem~6_combout  & (\regs[8][26]~q ))) # (\imem~12_combout ) ) ) ) # ( !\regs[10][26]~q  & ( \regs[11][26]~q  & ( (!\imem~6_combout  & 
// (((\regs[9][26]~q ) # (\imem~12_combout )))) # (\imem~6_combout  & (\regs[8][26]~q  & (!\imem~12_combout ))) ) ) ) # ( \regs[10][26]~q  & ( !\regs[11][26]~q  & ( (!\imem~6_combout  & (((!\imem~12_combout  & \regs[9][26]~q )))) # (\imem~6_combout  & 
// (((\imem~12_combout )) # (\regs[8][26]~q ))) ) ) ) # ( !\regs[10][26]~q  & ( !\regs[11][26]~q  & ( (!\imem~12_combout  & ((!\imem~6_combout  & ((\regs[9][26]~q ))) # (\imem~6_combout  & (\regs[8][26]~q )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[8][26]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[9][26]~q ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\regs[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \regs[4][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N40
dffeas \regs[5][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \regs[7][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[7][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][26]~q )) # (\imem~12_combout  & ((\regs[6][26]~q ))) ) ) ) # ( !\regs[7][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][26]~q )) # 
// (\imem~12_combout  & ((\regs[6][26]~q ))) ) ) ) # ( \regs[7][26]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[5][26]~q ) ) ) ) # ( !\regs[7][26]~q  & ( !\imem~6_combout  & ( (\regs[5][26]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[4][26]~q ),
	.datab(!\regs[6][26]~q ),
	.datac(!\regs[5][26]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N47
dffeas \regs[2][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \regs[1][26]~feeder (
// Equation(s):
// \regs[1][26]~feeder_combout  = ( \wregval_M[26]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][26]~feeder .extended_lut = "off";
defparam \regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \regs[1][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \regs[0][26]~feeder (
// Equation(s):
// \regs[0][26]~feeder_combout  = ( \wregval_M[26]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][26]~feeder .extended_lut = "off";
defparam \regs[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N40
dffeas \regs[0][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N26
dffeas \regs[3][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[3][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][26]~q ))) # (\imem~12_combout  & (\regs[2][26]~q )) ) ) ) # ( !\regs[3][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][26]~q ))) # 
// (\imem~12_combout  & (\regs[2][26]~q )) ) ) ) # ( \regs[3][26]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[1][26]~q ) ) ) ) # ( !\regs[3][26]~q  & ( !\imem~6_combout  & ( (\regs[1][26]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[2][26]~q ),
	.datab(!\regs[1][26]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[3][26]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N6
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~1_combout  & ( \Mux37~0_combout  & ( ((!\imem~17_combout  & (\Mux37~3_combout )) # (\imem~17_combout  & ((\Mux37~2_combout )))) # (\imem~20_combout ) ) ) ) # ( !\Mux37~1_combout  & ( \Mux37~0_combout  & ( (!\imem~20_combout  & 
// ((!\imem~17_combout  & (\Mux37~3_combout )) # (\imem~17_combout  & ((\Mux37~2_combout ))))) # (\imem~20_combout  & (\imem~17_combout )) ) ) ) # ( \Mux37~1_combout  & ( !\Mux37~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\Mux37~3_combout 
// )) # (\imem~17_combout  & ((\Mux37~2_combout ))))) # (\imem~20_combout  & (!\imem~17_combout )) ) ) ) # ( !\Mux37~1_combout  & ( !\Mux37~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\Mux37~3_combout )) # (\imem~17_combout  & 
// ((\Mux37~2_combout ))))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\imem~17_combout ),
	.datac(!\Mux37~3_combout ),
	.datad(!\Mux37~2_combout ),
	.datae(!\Mux37~1_combout ),
	.dataf(!\Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N8
dffeas \RTval_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[26] .is_wysiwyg = "true";
defparam \RTval_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N59
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000200008000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y20_N32
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \wregval_M[26]~32 (
// Equation(s):
// \wregval_M[26]~32_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((!dmem_rtl_0_bypass[82]) # (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[82] & \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// ((!dmem_rtl_0_bypass[82]) # (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[82] & 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[82]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~32 .extended_lut = "off";
defparam \wregval_M[26]~32 .lut_mask = 64'h0202DFDF0022DDFF;
defparam \wregval_M[26]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( aluin2_A[1] & ( \aluin1_A[19]~DUPLICATE_q  & ( (aluin1_A[20]) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( \aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22]))) # (\aluin2_A[0]~DUPLICATE_q  
// & (aluin1_A[21])) ) ) ) # ( aluin2_A[1] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & aluin1_A[20]) ) ) ) # ( !aluin2_A[1] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22]))) # (\aluin2_A[0]~DUPLICATE_q  
// & (aluin1_A[21])) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[20]),
	.datac(!aluin1_A[21]),
	.datad(!aluin1_A[22]),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h05AF222205AF7777;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N59
dffeas \aluin1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( aluin1_A[23] & ( aluin1_A[26] & ( (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[25]~DUPLICATE_q ))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[24])))) ) ) ) # ( !aluin1_A[23] & ( aluin1_A[26] & ( 
// (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[25]~DUPLICATE_q ))) # (aluin2_A[1] & (((aluin1_A[24] & !\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[23] & ( !aluin1_A[26] & ( (!aluin2_A[1] & (\aluin1_A[25]~DUPLICATE_q  & 
// ((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[24])))) ) ) ) # ( !aluin1_A[23] & ( !aluin1_A[26] & ( (!aluin2_A[1] & (\aluin1_A[25]~DUPLICATE_q  & ((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((aluin1_A[24] 
// & !\aluin2_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[25]~DUPLICATE_q ),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[1]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[23]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~19_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q ) # ((\ShiftLeft0~21_combout )))) # (aluin2_A[2] & (((\ShiftLeft0~20_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~19_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q ) # ((\ShiftLeft0~21_combout )))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout )))) ) ) ) # ( \ShiftLeft0~13_combout  & ( 
// !\ShiftLeft0~19_combout  & ( (!aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~20_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~19_combout  & ( 
// (!aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h024613578ACE9BDF;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( !\ShiftRight0~5_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & \Selector55~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\Selector55~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h000F000F00000000;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N15
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \ShiftLeft0~15_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~16_combout )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~16_combout )))) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h305030503F503F50;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \ShiftLeft0~48_combout  & ( (\Selector40~0_combout  & ((\ShiftLeft0~49_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~48_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~49_combout  & \Selector40~0_combout )) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~49_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h000C000C003F003F;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N27
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( \Mux37~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~13_combout  & \imem~95_combout )) ) ) # ( !\Mux37~4_combout  & ( (\imem~13_combout  & (\imem~95_combout  & \aluimm_D~1_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~95_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h00030003FF03FF03;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N28
dffeas \aluin2_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N58
dffeas \aluin1_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N12
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( \aluin1_A[26]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  $ (\aluin2_A[26]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( \aluin1_A[26]~DUPLICATE_q  & ( 
// !\alufunc_A[1]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[26]~DUPLICATE_q ))) ) ) ) # ( \alufunc_A[3]~DUPLICATE_q  & ( !\aluin1_A[26]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q ) # 
// (!\aluin2_A[26]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !\aluin2_A[26]~DUPLICATE_q )) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( !\aluin1_A[26]~DUPLICATE_q  & ( (\aluin2_A[26]~DUPLICATE_q  & 
// (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\aluin2_A[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!\aluin1_A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0606E8E86C6C8282;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N10
dffeas \pcpred_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N51
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Selector36~0_combout  & ( ((\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[26]))) # (\Selector30~1_combout ) ) ) # ( !\Selector36~0_combout  & ( (\Selector56~1_combout  & (\Selector25~1_combout  & pcpred_A[26])) ) 
// )

	.dataa(!\Selector56~1_combout ),
	.datab(!\Selector25~1_combout ),
	.datac(!\Selector30~1_combout ),
	.datad(!pcpred_A[26]),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h001100110F1F0F1F;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N32
dffeas \regs[15][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[25]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \regs[11][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N28
dffeas \regs[7][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N22
dffeas \regs[3][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N27
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[7][25]~q  & ( \regs[3][25]~q  & ( ((!\imem~17_combout  & (\regs[15][25]~q )) # (\imem~17_combout  & ((\regs[11][25]~q )))) # (\imem~20_combout ) ) ) ) # ( !\regs[7][25]~q  & ( \regs[3][25]~q  & ( (!\imem~20_combout  & 
// ((!\imem~17_combout  & (\regs[15][25]~q )) # (\imem~17_combout  & ((\regs[11][25]~q ))))) # (\imem~20_combout  & (((\imem~17_combout )))) ) ) ) # ( \regs[7][25]~q  & ( !\regs[3][25]~q  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\regs[15][25]~q )) # 
// (\imem~17_combout  & ((\regs[11][25]~q ))))) # (\imem~20_combout  & (((!\imem~17_combout )))) ) ) ) # ( !\regs[7][25]~q  & ( !\regs[3][25]~q  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\regs[15][25]~q )) # (\imem~17_combout  & ((\regs[11][25]~q 
// ))))) ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\regs[11][25]~q ),
	.datac(!\imem~20_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[7][25]~q ),
	.dataf(!\regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N38
dffeas \regs[14][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \regs[6][25]~feeder (
// Equation(s):
// \regs[6][25]~feeder_combout  = ( \wregval_M[25]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][25]~feeder .extended_lut = "off";
defparam \regs[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N38
dffeas \regs[6][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N8
dffeas \regs[2][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N8
dffeas \regs[10][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N6
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][25]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[2][25]~q ) ) ) ) # ( !\regs[10][25]~q  & ( \imem~17_combout  & ( (\regs[2][25]~q  & \imem~20_combout ) ) ) ) # ( \regs[10][25]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & (\regs[14][25]~q )) # (\imem~20_combout  & ((\regs[6][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & (\regs[14][25]~q )) # (\imem~20_combout  & ((\regs[6][25]~q ))) ) ) )

	.dataa(!\regs[14][25]~q ),
	.datab(!\regs[6][25]~q ),
	.datac(!\regs[2][25]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \regs[8][25]~feeder (
// Equation(s):
// \regs[8][25]~feeder_combout  = ( \wregval_M[25]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][25]~feeder .extended_lut = "off";
defparam \regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N4
dffeas \regs[8][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N51
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( \wregval_M[25]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N52
dffeas \regs[0][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N37
dffeas \regs[12][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[12][25]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][25]~q )) # (\imem~17_combout  & ((\regs[0][25]~q ))) ) ) ) # ( !\regs[12][25]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][25]~q )) # 
// (\imem~17_combout  & ((\regs[0][25]~q ))) ) ) ) # ( \regs[12][25]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][25]~q ) ) ) ) # ( !\regs[12][25]~q  & ( !\imem~20_combout  & ( (\imem~17_combout  & \regs[8][25]~q ) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[4][25]~q ),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[0][25]~q ),
	.datae(!\regs[12][25]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \regs[9][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N58
dffeas \regs[5][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \regs[13][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N37
dffeas \regs[1][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N0
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[13][25]~q  & ( \regs[1][25]~q  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\regs[9][25]~q ))) # (\imem~20_combout  & (((\regs[5][25]~q ) # (\imem~17_combout )))) ) ) ) # ( !\regs[13][25]~q  & ( \regs[1][25]~q  & ( 
// (!\imem~20_combout  & (\regs[9][25]~q  & (\imem~17_combout ))) # (\imem~20_combout  & (((\regs[5][25]~q ) # (\imem~17_combout )))) ) ) ) # ( \regs[13][25]~q  & ( !\regs[1][25]~q  & ( (!\imem~20_combout  & (((!\imem~17_combout )) # (\regs[9][25]~q ))) # 
// (\imem~20_combout  & (((!\imem~17_combout  & \regs[5][25]~q )))) ) ) ) # ( !\regs[13][25]~q  & ( !\regs[1][25]~q  & ( (!\imem~20_combout  & (\regs[9][25]~q  & (\imem~17_combout ))) # (\imem~20_combout  & (((!\imem~17_combout  & \regs[5][25]~q )))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[9][25]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\regs[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N39
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~0_combout  & ( \Mux38~1_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & (\Mux38~3_combout )) # (\imem~6_combout  & ((\Mux38~2_combout )))) ) ) ) # ( !\Mux38~0_combout  & ( \Mux38~1_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & (\Mux38~3_combout )) # (\imem~6_combout  & ((\Mux38~2_combout ))))) ) ) ) # ( \Mux38~0_combout  & ( !\Mux38~1_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )))) # 
// (\imem~12_combout  & ((!\imem~6_combout  & (\Mux38~3_combout )) # (\imem~6_combout  & ((\Mux38~2_combout ))))) ) ) ) # ( !\Mux38~0_combout  & ( !\Mux38~1_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & (\Mux38~3_combout )) # (\imem~6_combout  & 
// ((\Mux38~2_combout ))))) ) ) )

	.dataa(!\Mux38~3_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\Mux38~2_combout ),
	.datae(!\Mux38~0_combout ),
	.dataf(!\Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N3
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \aluimm_D~1_combout  & ( \Mux38~4_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux38~4_combout  ) ) # ( \aluimm_D~1_combout  & ( !\Mux38~4_combout  & ( (\imem~13_combout  & 
// \imem~95_combout ) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(!\imem~95_combout ),
	.datad(gnd),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h00000505FFFF0505;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N4
dffeas \aluin2_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25] .is_wysiwyg = "true";
defparam \aluin2_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \aluin1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N45
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( !aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~78  = CARRY(( !aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~79  = SHARE((!aluin2_A[15] & \aluin1_A[15]~DUPLICATE_q ))

	.dataa(!aluin2_A[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(\Add4~83 ),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout(\Add4~79 ));
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N48
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( !aluin1_A[16] $ (\aluin2_A[16]~DUPLICATE_q ) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~74  = CARRY(( !aluin1_A[16] $ (\aluin2_A[16]~DUPLICATE_q ) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~75  = SHARE((aluin1_A[16] & !\aluin2_A[16]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin1_A[16]),
	.datac(!\aluin2_A[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(\Add4~79 ),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout(\Add4~75 ));
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N51
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~70  = CARRY(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~71  = SHARE((!aluin2_A[17] & aluin1_A[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[17]),
	.datad(!aluin1_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(\Add4~75 ),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout(\Add4~71 ));
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N54
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( !\aluin2_A[18]~DUPLICATE_q  $ (aluin1_A[18]) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~90  = CARRY(( !\aluin2_A[18]~DUPLICATE_q  $ (aluin1_A[18]) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~91  = SHARE((!\aluin2_A[18]~DUPLICATE_q  & aluin1_A[18]))

	.dataa(gnd),
	.datab(!\aluin2_A[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin1_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(\Add4~71 ),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout(\Add4~91 ));
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N57
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~86  = CARRY(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~87  = SHARE((!aluin2_A[19] & aluin1_A[19]))

	.dataa(!aluin2_A[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(\Add4~91 ),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout(\Add4~87 ));
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !aluin1_A[20] $ (aluin2_A[20]) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~50  = CARRY(( !aluin1_A[20] $ (aluin2_A[20]) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~51  = SHARE((aluin1_A[20] & !aluin2_A[20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(\Add4~87 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N3
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !aluin1_A[21] $ (aluin2_A[21]) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~46  = CARRY(( !aluin1_A[21] $ (aluin2_A[21]) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~47  = SHARE((aluin1_A[21] & !aluin2_A[21]))

	.dataa(!aluin1_A[21]),
	.datab(gnd),
	.datac(!aluin2_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N6
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~18  = CARRY(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~19  = SHARE((!aluin2_A[22] & aluin1_A[22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[22]),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N9
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !aluin1_A[23] $ (aluin2_A[23]) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~14  = CARRY(( !aluin1_A[23] $ (aluin2_A[23]) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~15  = SHARE((aluin1_A[23] & !aluin2_A[23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[23]),
	.datad(!aluin2_A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N12
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !aluin1_A[24] $ (aluin2_A[24]) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~42  = CARRY(( !aluin1_A[24] $ (aluin2_A[24]) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~43  = SHARE((aluin1_A[24] & !aluin2_A[24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N15
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !aluin2_A[25] $ (aluin1_A[25]) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~38  = CARRY(( !aluin2_A[25] $ (aluin1_A[25]) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~39  = SHARE((!aluin2_A[25] & aluin1_A[25]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[25]),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N18
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !aluin1_A[26] $ (\aluin2_A[26]~DUPLICATE_q ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~34  = CARRY(( !aluin1_A[26] $ (\aluin2_A[26]~DUPLICATE_q ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~35  = SHARE((aluin1_A[26] & !\aluin2_A[26]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(gnd),
	.datad(!\aluin2_A[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h000033000000CC33;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & !\aluin2_A[3]~DUPLICATE_q ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \Selector30~5 (
// Equation(s):
// \Selector30~5_combout  = ( aluin2_A[2] & ( \Selector30~0_combout  & ( (\Selector55~0_combout  & \ShiftRight0~19_combout ) ) ) ) # ( !aluin2_A[2] & ( \Selector30~0_combout  & ( (\Selector55~0_combout  & \ShiftRight0~18_combout ) ) ) ) # ( aluin2_A[2] & ( 
// !\Selector30~0_combout  & ( (aluin1_A[31] & \Selector55~0_combout ) ) ) ) # ( !aluin2_A[2] & ( !\Selector30~0_combout  & ( (aluin1_A[31] & \Selector55~0_combout ) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector55~0_combout ),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~5 .extended_lut = "off";
defparam \Selector30~5 .lut_mask = 64'h1111111100330303;
defparam \Selector30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N57
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( aluin1_A[19] ) + ( aluin2_A[19] ) + ( \Add3~90  ))
// \Add3~86  = CARRY(( aluin1_A[19] ) + ( aluin2_A[19] ) + ( \Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[19]),
	.datad(!aluin1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N0
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( aluin1_A[20] ) + ( aluin2_A[20] ) + ( \Add3~86  ))
// \Add3~50  = CARRY(( aluin1_A[20] ) + ( aluin2_A[20] ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[20]),
	.datad(!aluin1_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N3
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add3~50  ))
// \Add3~46  = CARRY(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(!aluin2_A[21]),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N6
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~46  ))
// \Add3~18  = CARRY(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[22]),
	.datad(!aluin2_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( aluin1_A[23] ) + ( aluin2_A[23] ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( aluin1_A[23] ) + ( aluin2_A[23] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[23]),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N12
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( aluin1_A[24] ) + ( aluin2_A[24] ) + ( \Add3~14  ))
// \Add3~42  = CARRY(( aluin1_A[24] ) + ( aluin2_A[24] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[24]),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N15
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~42  ))
// \Add3~38  = CARRY(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~42  ))

	.dataa(!aluin1_A[25]),
	.datab(!aluin2_A[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N18
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \aluin2_A[26]~DUPLICATE_q  ) + ( aluin1_A[26] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( \aluin2_A[26]~DUPLICATE_q  ) + ( aluin1_A[26] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\aluin2_A[26]~DUPLICATE_q ),
	.datac(!aluin1_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \Selector30~6 (
// Equation(s):
// \Selector30~6_combout  = ( \Add3~33_sumout  & ( (\Selector25~0_combout  & \Selector56~0_combout ) ) ) # ( !\Add3~33_sumout  & ( (\Selector25~0_combout  & (alufunc_A[3] & \Selector56~0_combout )) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~6 .extended_lut = "off";
defparam \Selector30~6 .lut_mask = 64'h0005000500550055;
defparam \Selector30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N57
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( \Selector30~5_combout  & ( \Selector30~6_combout  ) ) # ( !\Selector30~5_combout  & ( \Selector30~6_combout  & ( (!alufunc_A[3]) # (((\Add4~33_sumout ) # (\Selector30~2_combout )) # (\Selector30~3_combout )) ) ) ) # ( 
// \Selector30~5_combout  & ( !\Selector30~6_combout  ) ) # ( !\Selector30~5_combout  & ( !\Selector30~6_combout  & ( (\Selector30~2_combout ) # (\Selector30~3_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector30~3_combout ),
	.datac(!\Selector30~2_combout ),
	.datad(!\Add4~33_sumout ),
	.datae(!\Selector30~5_combout ),
	.dataf(!\Selector30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h3F3FFFFFBFFFFFFF;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N59
dffeas \memaddr_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \wregval_M[26]~33 (
// Equation(s):
// \wregval_M[26]~33_combout  = ( \wregval_M[1]~1_combout  & ( (\wregval_M[29]~5_combout  & \wregval_M[26]~32_combout ) ) ) # ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & (((memaddr_M[26])) # (\ldmem_M~q ))) # (\wregval_M[29]~5_combout  & 
// (((\wregval_M[26]~32_combout )))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!\wregval_M[26]~32_combout ),
	.datad(!memaddr_M[26]),
	.datae(gnd),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~33 .extended_lut = "off";
defparam \wregval_M[26]~33 .lut_mask = 64'h47CF47CF03030303;
defparam \wregval_M[26]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N34
dffeas \regs[6][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[14][26]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][26]~q ))) # (\imem~68_combout  & (\regs[6][26]~q )) ) ) ) # ( !\regs[14][26]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][26]~q ))) # 
// (\imem~68_combout  & (\regs[6][26]~q )) ) ) ) # ( \regs[14][26]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( !\imem~69_combout  & ( (\regs[10][26]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[6][26]~q ),
	.datab(!\regs[2][26]~q ),
	.datac(!\regs[10][26]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[11][26]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][26]~q )) # (\imem~68_combout  & ((\regs[7][26]~q ))) ) ) ) # ( !\regs[11][26]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][26]~q )) # 
// (\imem~68_combout  & ((\regs[7][26]~q ))) ) ) ) # ( \regs[11][26]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[11][26]~q  & ( !\imem~69_combout  & ( (\regs[15][26]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[3][26]~q ),
	.datab(!\regs[7][26]~q ),
	.datac(!\regs[15][26]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \regs[12][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N41
dffeas \regs[0][26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \imem~69_combout  & ( \imem~68_combout  & ( \regs[4][26]~q  ) ) ) # ( !\imem~69_combout  & ( \imem~68_combout  & ( \regs[12][26]~q  ) ) ) # ( \imem~69_combout  & ( !\imem~68_combout  & ( \regs[0][26]~DUPLICATE_q  ) ) ) # ( 
// !\imem~69_combout  & ( !\imem~68_combout  & ( \regs[8][26]~q  ) ) )

	.dataa(!\regs[12][26]~q ),
	.datab(!\regs[0][26]~DUPLICATE_q ),
	.datac(!\regs[8][26]~q ),
	.datad(!\regs[4][26]~q ),
	.datae(!\imem~69_combout ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[5][26]~q  & ( \imem~69_combout  & ( (\imem~68_combout ) # (\regs[1][26]~q ) ) ) ) # ( !\regs[5][26]~q  & ( \imem~69_combout  & ( (\regs[1][26]~q  & !\imem~68_combout ) ) ) ) # ( \regs[5][26]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[9][26]~q ))) # (\imem~68_combout  & (\regs[13][26]~q )) ) ) ) # ( !\regs[5][26]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[9][26]~q ))) # (\imem~68_combout  & (\regs[13][26]~q )) ) ) )

	.dataa(!\regs[1][26]~q ),
	.datab(!\regs[13][26]~q ),
	.datac(!\regs[9][26]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~0_combout  & ( \Mux5~1_combout  & ( ((!\imem~66_combout  & (\Mux5~2_combout )) # (\imem~66_combout  & ((\Mux5~3_combout )))) # (\imem~67_combout ) ) ) ) # ( !\Mux5~0_combout  & ( \Mux5~1_combout  & ( (!\imem~66_combout  & 
// (\Mux5~2_combout  & ((!\imem~67_combout )))) # (\imem~66_combout  & (((\imem~67_combout ) # (\Mux5~3_combout )))) ) ) ) # ( \Mux5~0_combout  & ( !\Mux5~1_combout  & ( (!\imem~66_combout  & (((\imem~67_combout )) # (\Mux5~2_combout ))) # (\imem~66_combout  
// & (((\Mux5~3_combout  & !\imem~67_combout )))) ) ) ) # ( !\Mux5~0_combout  & ( !\Mux5~1_combout  & ( (!\imem~67_combout  & ((!\imem~66_combout  & (\Mux5~2_combout )) # (\imem~66_combout  & ((\Mux5~3_combout ))))) ) ) )

	.dataa(!\Mux5~2_combout ),
	.datab(!\Mux5~3_combout ),
	.datac(!\imem~66_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\Mux5~0_combout ),
	.dataf(!\Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N6
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \Mux7~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~66  ))
// \Add1~94  = CARRY(( \Mux7~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~66  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N9
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \Mux6~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( \Mux6~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~94  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N12
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \Mux5~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( \Mux5~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~90  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N54
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \ldPC_D~0_combout  & ( \Add1~85_sumout  & ( (!\isbranch_D~0_combout  & (((\PC~35_combout )) # (\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (((\Add0~85_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( \Add1~85_sumout  & ( 
// \PC~35_combout  ) ) ) # ( \ldPC_D~0_combout  & ( !\Add1~85_sumout  & ( (!\isbranch_D~0_combout  & (!\Decoder1~2_combout  & (\PC~35_combout ))) # (\isbranch_D~0_combout  & (((\Add0~85_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( !\Add1~85_sumout  & ( 
// \PC~35_combout  ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\PC~35_combout ),
	.datac(!\Add0~85_sumout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\ldPC_D~0_combout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h3333220F3333770F;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N55
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N36
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add2~14  ))
// \Add2~42  = CARRY(( PC[24] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N39
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( PC[25] ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N42
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( PC[26] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \Add2~29_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( \Add2~29_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~86  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N15
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \Mux4~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \Mux4~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~86  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N54
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Decoder1~2_combout  & ( \Add1~81_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~33_combout )))) # (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout ) # ((\Add0~81_sumout )))) ) ) ) # ( !\Decoder1~2_combout  & ( \Add1~81_sumout  & ( 
// (!\isbranch_D~0_combout  & (\PC~33_combout )) # (\isbranch_D~0_combout  & ((!\ldPC_D~0_combout  & (\PC~33_combout )) # (\ldPC_D~0_combout  & ((\Add0~81_sumout ))))) ) ) ) # ( \Decoder1~2_combout  & ( !\Add1~81_sumout  & ( (!\ldPC_D~0_combout  & 
// (((\PC~33_combout )))) # (\ldPC_D~0_combout  & (\isbranch_D~0_combout  & ((\Add0~81_sumout )))) ) ) ) # ( !\Decoder1~2_combout  & ( !\Add1~81_sumout  & ( (!\isbranch_D~0_combout  & (\PC~33_combout )) # (\isbranch_D~0_combout  & ((!\ldPC_D~0_combout  & 
// (\PC~33_combout )) # (\ldPC_D~0_combout  & ((\Add0~81_sumout ))))) ) ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\PC~33_combout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\Decoder1~2_combout ),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h33273305332733AF;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N55
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N45
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( PC[27] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N41
dffeas \pcpred_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N50
dffeas \regs[13][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( \wregval_M[27]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N38
dffeas \regs[9][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N8
dffeas \regs[1][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N8
dffeas \regs[5][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N27
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \imem~17_combout  & ( \regs[5][27]~q  & ( (!\imem~20_combout  & (\regs[9][27]~q )) # (\imem~20_combout  & ((\regs[1][27]~q ))) ) ) ) # ( !\imem~17_combout  & ( \regs[5][27]~q  & ( (\imem~20_combout ) # (\regs[13][27]~q ) ) ) ) # ( 
// \imem~17_combout  & ( !\regs[5][27]~q  & ( (!\imem~20_combout  & (\regs[9][27]~q )) # (\imem~20_combout  & ((\regs[1][27]~q ))) ) ) ) # ( !\imem~17_combout  & ( !\regs[5][27]~q  & ( (\regs[13][27]~q  & !\imem~20_combout ) ) ) )

	.dataa(!\regs[13][27]~q ),
	.datab(!\regs[9][27]~q ),
	.datac(!\regs[1][27]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\imem~17_combout ),
	.dataf(!\regs[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h5500330F55FF330F;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = ( \wregval_M[27]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N43
dffeas \regs[8][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N41
dffeas \regs[4][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \regs[12][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[12][27]~q  & ( \regs[0][27]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\regs[4][27]~q )))) # (\imem~17_combout  & (((\imem~20_combout )) # (\regs[8][27]~q ))) ) ) ) # ( !\regs[12][27]~q  & ( \regs[0][27]~q  & ( 
// (!\imem~17_combout  & (((\regs[4][27]~q  & \imem~20_combout )))) # (\imem~17_combout  & (((\imem~20_combout )) # (\regs[8][27]~q ))) ) ) ) # ( \regs[12][27]~q  & ( !\regs[0][27]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\regs[4][27]~q )))) # 
// (\imem~17_combout  & (\regs[8][27]~q  & ((!\imem~20_combout )))) ) ) ) # ( !\regs[12][27]~q  & ( !\regs[0][27]~q  & ( (!\imem~17_combout  & (((\regs[4][27]~q  & \imem~20_combout )))) # (\imem~17_combout  & (\regs[8][27]~q  & ((!\imem~20_combout )))) ) ) )

	.dataa(!\regs[8][27]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[4][27]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[12][27]~q ),
	.dataf(!\regs[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \regs[6][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N43
dffeas \regs[2][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \regs[14][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \regs[10][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N12
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[10][27]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[2][27]~q ) ) ) ) # ( !\regs[10][27]~q  & ( \imem~17_combout  & ( (\imem~20_combout  & \regs[2][27]~q ) ) ) ) # ( \regs[10][27]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[14][27]~q ))) # (\imem~20_combout  & (\regs[6][27]~q )) ) ) ) # ( !\regs[10][27]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[14][27]~q ))) # (\imem~20_combout  & (\regs[6][27]~q )) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[2][27]~q ),
	.datad(!\regs[14][27]~q ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N16
dffeas \regs[3][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N14
dffeas \regs[15][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[27]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N26
dffeas \regs[11][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N38
dffeas \regs[7][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N36
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[7][27]~q  & ( \imem~20_combout  & ( (!\imem~17_combout ) # (\regs[3][27]~q ) ) ) ) # ( !\regs[7][27]~q  & ( \imem~20_combout  & ( (\imem~17_combout  & \regs[3][27]~q ) ) ) ) # ( \regs[7][27]~q  & ( !\imem~20_combout  & ( 
// (!\imem~17_combout  & (\regs[15][27]~q )) # (\imem~17_combout  & ((\regs[11][27]~q ))) ) ) ) # ( !\regs[7][27]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & (\regs[15][27]~q )) # (\imem~17_combout  & ((\regs[11][27]~q ))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\regs[3][27]~q ),
	.datac(!\regs[15][27]~q ),
	.datad(!\regs[11][27]~q ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N33
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \Mux36~3_combout  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\Mux36~2_combout ) ) ) ) # ( !\Mux36~3_combout  & ( \imem~12_combout  & ( (\Mux36~2_combout  & \imem~6_combout ) ) ) ) # ( \Mux36~3_combout  & ( !\imem~12_combout  & 
// ( (!\imem~6_combout  & (\Mux36~1_combout )) # (\imem~6_combout  & ((\Mux36~0_combout ))) ) ) ) # ( !\Mux36~3_combout  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\Mux36~1_combout )) # (\imem~6_combout  & ((\Mux36~0_combout ))) ) ) )

	.dataa(!\Mux36~1_combout ),
	.datab(!\Mux36~0_combout ),
	.datac(!\Mux36~2_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\Mux36~3_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N6
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \aluimm_D~1_combout  & ( \Mux36~4_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux36~4_combout  ) ) # ( \aluimm_D~1_combout  & ( !\Mux36~4_combout  & ( (\imem~13_combout  & 
// \imem~95_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(gnd),
	.datad(!\imem~95_combout ),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h00000033FFFF0033;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \aluin2_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N42
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!\aluin1_A[27]~DUPLICATE_q  & ((!\aluin2_A[27]~DUPLICATE_q ) # (!alufunc_A[0]))) # (\aluin1_A[27]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & !alufunc_A[0])))) ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[27]~DUPLICATE_q ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h00000000366C366C;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N45
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \aluin2_A[27]~DUPLICATE_q  & ( (\Selector25~11_combout  & (\Selector36~0_combout  & (!\aluin1_A[27]~DUPLICATE_q  $ (alufunc_A[3])))) ) ) # ( !\aluin2_A[27]~DUPLICATE_q  & ( (\Selector25~11_combout  & (\Selector36~0_combout  & 
// (!\aluin1_A[27]~DUPLICATE_q  $ (!alufunc_A[3])))) ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector25~11_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0006000600090009;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N21
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector25~1_combout  & ( (((pcpred_A[27] & \Selector56~1_combout )) # (\Selector29~1_combout )) # (\Selector29~2_combout ) ) ) # ( !\Selector25~1_combout  & ( (\Selector29~1_combout ) # (\Selector29~2_combout ) ) )

	.dataa(!pcpred_A[27]),
	.datab(!\Selector29~2_combout ),
	.datac(!\Selector29~1_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(gnd),
	.dataf(!\Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h3F3F3F3F3F7F3F7F;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !\aluin1_A[27]~DUPLICATE_q  $ (\aluin2_A[27]~DUPLICATE_q ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~30  = CARRY(( !\aluin1_A[27]~DUPLICATE_q  $ (\aluin2_A[27]~DUPLICATE_q ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~31  = SHARE((\aluin1_A[27]~DUPLICATE_q  & !\aluin2_A[27]~DUPLICATE_q ))

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(\Add4~35 ),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h000055000000AA55;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( aluin1_A[28] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[29])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[30]))) ) ) ) # ( !aluin1_A[28] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[29])) # 
// (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[30]))) ) ) ) # ( aluin1_A[28] & ( !aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[27]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[28] & ( !aluin2_A[1] & ( (\aluin1_A[27]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q ) ) 
// ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!aluin1_A[29]),
	.datac(!aluin1_A[30]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[28]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h550055FF330F330F;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftRight0~5_combout  & ( (aluin1_A[31] & !\alufunc_A[0]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~23_combout  & ( \ShiftRight0~5_combout  & ( (aluin1_A[31] & !\alufunc_A[0]~DUPLICATE_q ) ) ) ) # ( 
// \ShiftLeft0~23_combout  & ( !\ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!aluin2_A[4] & ((\ShiftRight0~15_combout ))) # (aluin2_A[4] & (aluin1_A[31])))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\ShiftRight0~5_combout  & ( (aluin1_A[31] & 
// !\alufunc_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~15_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h44440C4444444444;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[17]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16]))) ) ) ) # ( !aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (aluin1_A[17])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16] & ((aluin2_A[1])))) ) ) ) # ( aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[17] & aluin2_A[1])))) 
// # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (aluin1_A[16]))) ) ) ) # ( !aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[17]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16])))) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[18]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \aluin1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( aluin1_A[24] ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( aluin1_A[25] ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( aluin1_A[26] ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( aluin1_A[27] ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[25]),
	.datad(!aluin1_A[24]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h555533330F0F00FF;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N32
dffeas \aluin2_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N56
dffeas \aluin1_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( \aluin2_A[1]~DUPLICATE_q  & ( (aluin2_A[0]) # (aluin1_A[21]) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( \aluin2_A[1]~DUPLICATE_q  & ( (aluin1_A[21] & !aluin2_A[0]) ) ) ) # ( 
// \aluin1_A[20]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & 
// ((aluin1_A[22]))) ) ) )

	.dataa(!aluin1_A[21]),
	.datab(!aluin1_A[23]),
	.datac(!aluin1_A[22]),
	.datad(!aluin2_A[0]),
	.datae(!\aluin1_A[20]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N56
dffeas \aluin1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux16~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N12
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( aluin2_A[1] & ( aluin1_A[15] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[13])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[15] & ( (!\aluin2_A[0]~DUPLICATE_q ) # 
// (\aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[15] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[13])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[15] & ( (\aluin2_A[0]~DUPLICATE_q  & 
// \aluin1_A[14]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[13]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[12]),
	.datad(!\aluin1_A[14]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h00334747CCFF4747;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~3_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~9_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout ))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~9_combout  & !aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftLeft0~11_combout ))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~3_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2]) # (\ShiftLeft0~9_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout  & ((!aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~3_combout  & ( (!aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~9_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )))) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N48
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( \Selector25~10_combout  & ( \ShiftLeft0~46_combout  & ( (\Selector55~1_combout  & (((\ShiftLeft0~47_combout ) # (\Selector29~0_combout )) # (\aluin2_A[4]~DUPLICATE_q ))) ) ) ) # ( !\Selector25~10_combout  & ( 
// \ShiftLeft0~46_combout  & ( (\Selector55~1_combout  & \Selector29~0_combout ) ) ) ) # ( \Selector25~10_combout  & ( !\ShiftLeft0~46_combout  & ( (\Selector55~1_combout  & (((!\aluin2_A[4]~DUPLICATE_q  & \ShiftLeft0~47_combout )) # (\Selector29~0_combout 
// ))) ) ) ) # ( !\Selector25~10_combout  & ( !\ShiftLeft0~46_combout  & ( (\Selector55~1_combout  & \Selector29~0_combout ) ) ) )

	.dataa(!\Selector55~1_combout ),
	.datab(!\aluin2_A[4]~DUPLICATE_q ),
	.datac(!\Selector29~0_combout ),
	.datad(!\ShiftLeft0~47_combout ),
	.datae(!\Selector25~10_combout ),
	.dataf(!\ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'h0505054505051555;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \aluin2_A[27]~DUPLICATE_q  ) + ( \aluin1_A[27]~DUPLICATE_q  ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( \aluin2_A[27]~DUPLICATE_q  ) + ( \aluin1_A[27]~DUPLICATE_q  ) + ( \Add3~34  ))

	.dataa(!\aluin2_A[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \Selector29~5 (
// Equation(s):
// \Selector29~5_combout  = ( !alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add3~29_sumout  & \Selector25~0_combout ))) # (\Selector29~4_combout )) # (\Selector29~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add4~29_sumout  & 
// \Selector25~0_combout ))) # (\Selector29~4_combout )) # (\Selector29~3_combout ) ) )

	.dataa(!\Selector29~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add4~29_sumout ),
	.datad(!\Selector25~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector29~4_combout ),
	.datag(!\Add3~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~5 .extended_lut = "on";
defparam \Selector29~5 .lut_mask = 64'h55575557FFFFFFFF;
defparam \Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N22
dffeas \memaddr_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y22_N26
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N34
dffeas \RTval_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[27] .is_wysiwyg = "true";
defparam \RTval_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N44
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A2454962B842C9160000000000000000";
// synopsys translate_on

// Location: FF_X9_Y22_N8
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X9_Y22_N6
cyclonev_lcell_comb \wregval_M[27]~30 (
// Equation(s):
// \wregval_M[27]~30_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # (((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (dmem_rtl_0_bypass[84] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (dmem_rtl_0_bypass[84] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[84]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~30 .extended_lut = "off";
defparam \wregval_M[27]~30 .lut_mask = 64'h0040AFEF1050BFFF;
defparam \wregval_M[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \wregval_M[27]~31 (
// Equation(s):
// \wregval_M[27]~31_combout  = ( \wregval_M[1]~1_combout  & ( \wregval_M[27]~30_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( !\wregval_M[1]~1_combout  & ( \wregval_M[27]~30_combout  & ( ((\ldmem_M~q ) # (memaddr_M[27])) # (\wregval_M[29]~5_combout ) ) ) 
// ) # ( !\wregval_M[1]~1_combout  & ( !\wregval_M[27]~30_combout  & ( (!\wregval_M[29]~5_combout  & ((\ldmem_M~q ) # (memaddr_M[27]))) ) ) )

	.dataa(gnd),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!memaddr_M[27]),
	.datad(!\ldmem_M~q ),
	.datae(!\wregval_M[1]~1_combout ),
	.dataf(!\wregval_M[27]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~31 .extended_lut = "off";
defparam \wregval_M[27]~31 .lut_mask = 64'h0CCC00003FFF3333;
defparam \wregval_M[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \regs[0][27]~feeder (
// Equation(s):
// \regs[0][27]~feeder_combout  = ( \wregval_M[27]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][27]~feeder .extended_lut = "off";
defparam \regs[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N37
dffeas \regs[0][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[1][27]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[0][27]~q ) ) ) ) # ( !\regs[1][27]~q  & ( \imem~67_combout  & ( (\regs[0][27]~q  & !\imem~66_combout ) ) ) ) # ( \regs[1][27]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & (\regs[2][27]~q )) # (\imem~66_combout  & ((\regs[3][27]~q ))) ) ) ) # ( !\regs[1][27]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & (\regs[2][27]~q )) # (\imem~66_combout  & ((\regs[3][27]~q ))) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!\imem~66_combout ),
	.datac(!\regs[2][27]~q ),
	.datad(!\regs[3][27]~q ),
	.datae(!\regs[1][27]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[5][27]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[4][27]~q ) ) ) ) # ( !\regs[5][27]~q  & ( \imem~67_combout  & ( (\regs[4][27]~q  & !\imem~66_combout ) ) ) ) # ( \regs[5][27]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & (\regs[6][27]~q )) # (\imem~66_combout  & ((\regs[7][27]~q ))) ) ) ) # ( !\regs[5][27]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & (\regs[6][27]~q )) # (\imem~66_combout  & ((\regs[7][27]~q ))) ) ) )

	.dataa(!\regs[4][27]~q ),
	.datab(!\imem~66_combout ),
	.datac(!\regs[6][27]~q ),
	.datad(!\regs[7][27]~q ),
	.datae(!\regs[5][27]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[9][27]~q  & ( \imem~67_combout  & ( (\regs[8][27]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[9][27]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & \regs[8][27]~q ) ) ) ) # ( \regs[9][27]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[10][27]~q ))) # (\imem~66_combout  & (\regs[11][27]~q )) ) ) ) # ( !\regs[9][27]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[10][27]~q ))) # (\imem~66_combout  & (\regs[11][27]~q )) ) ) )

	.dataa(!\regs[11][27]~q ),
	.datab(!\regs[10][27]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[8][27]~q ),
	.datae(!\regs[9][27]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N18
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[14][27]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][27]~q ))) # (\imem~67_combout  & (\regs[13][27]~q )) ) ) ) # ( !\regs[14][27]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][27]~q ))) # 
// (\imem~67_combout  & (\regs[13][27]~q )) ) ) ) # ( \regs[14][27]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout ) # (\regs[12][27]~q ) ) ) ) # ( !\regs[14][27]~q  & ( !\imem~66_combout  & ( (\imem~67_combout  & \regs[12][27]~q ) ) ) )

	.dataa(!\regs[13][27]~q ),
	.datab(!\imem~67_combout ),
	.datac(!\regs[15][27]~q ),
	.datad(!\regs[12][27]~q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~3_combout  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\Mux4~0_combout )) # (\imem~68_combout  & ((\Mux4~1_combout ))) ) ) ) # ( !\Mux4~3_combout  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\Mux4~0_combout )) # 
// (\imem~68_combout  & ((\Mux4~1_combout ))) ) ) ) # ( \Mux4~3_combout  & ( !\imem~69_combout  & ( (\Mux4~2_combout ) # (\imem~68_combout ) ) ) ) # ( !\Mux4~3_combout  & ( !\imem~69_combout  & ( (!\imem~68_combout  & \Mux4~2_combout ) ) ) )

	.dataa(!\Mux4~0_combout ),
	.datab(!\Mux4~1_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\Mux4~2_combout ),
	.datae(!\Mux4~3_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N4
dffeas \aluin1_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !aluin1_A[28] $ (\aluin2_A[28]~DUPLICATE_q ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~26  = CARRY(( !aluin1_A[28] $ (\aluin2_A[28]~DUPLICATE_q ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~27  = SHARE((aluin1_A[28] & !\aluin2_A[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[28]),
	.datad(!\aluin2_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[26]))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[25]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[26]))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[25]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[27]~DUPLICATE_q  & ( !aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[28]) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( 
// !aluin2_A[1] & ( (aluin1_A[28] & !\aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[25]~DUPLICATE_q ),
	.datab(!aluin1_A[28]),
	.datac(!aluin1_A[26]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h330033FF0F550F55;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (\aluin2_A[1]~DUPLICATE_q ) # (\aluin1_A[15]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (\aluin1_A[15]~DUPLICATE_q  & 
// !\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[16]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[14])) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[16]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[14])) ) ) )

	.dataa(!\aluin1_A[15]~DUPLICATE_q ),
	.datab(!aluin1_A[14]),
	.datac(!aluin1_A[16]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[23] & ( (!\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[21]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[23] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[24])) # (\aluin2_A[1]~DUPLICATE_q  & 
// ((aluin1_A[22]))) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[23] & ( (\aluin2_A[1]~DUPLICATE_q  & aluin1_A[21]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[23] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[24])) # (\aluin2_A[1]~DUPLICATE_q  & 
// ((aluin1_A[22]))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[24]),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[21]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h272700552727AAFF;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( aluin1_A[17] & ( \aluin1_A[19]~DUPLICATE_q  & ( ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[18]))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[17] & ( 
// \aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[18])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[17] & ( 
// !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[18])))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[17] & ( 
// !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[20]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[18])))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[18]),
	.datac(!aluin1_A[20]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[17]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftLeft0~41_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~44_combout )))) ) ) ) # ( 
// !\ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~41_combout  & (!aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~44_combout )))) ) ) ) # ( \ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftLeft0~41_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & \ShiftLeft0~44_combout )))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( !\ShiftLeft0~43_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~41_combout  & (!aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & \ShiftLeft0~44_combout )))) ) ) )

	.dataa(!\ShiftLeft0~41_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~44_combout ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( aluin1_A[1] & ( aluin1_A[3] & ( ((!aluin2_A[1] & ((\aluin1_A[4]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[2]))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[1] & ( aluin1_A[3] & ( (!aluin2_A[1] & 
// (((\aluin1_A[4]~DUPLICATE_q ) # (\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (aluin1_A[2] & (!\aluin2_A[0]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[1] & ( !aluin1_A[3] & ( (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q  & \aluin1_A[4]~DUPLICATE_q )))) # 
// (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )) # (aluin1_A[2]))) ) ) ) # ( !aluin1_A[1] & ( !aluin1_A[3] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\aluin1_A[4]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[2])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin1_A[4]~DUPLICATE_q ),
	.datae(!aluin1_A[1]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( aluin1_A[10] & ( aluin1_A[12] & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!aluin2_A[1] & (aluin1_A[11])) # (aluin2_A[1] & ((aluin1_A[9])))) ) ) ) # ( !aluin1_A[10] & ( aluin1_A[12] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])))) 
// # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (aluin1_A[11])) # (aluin2_A[1] & ((aluin1_A[9]))))) ) ) ) # ( aluin1_A[10] & ( !aluin1_A[12] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & 
// (aluin1_A[11])) # (aluin2_A[1] & ((aluin1_A[9]))))) ) ) ) # ( !aluin1_A[10] & ( !aluin1_A[12] & ( (\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & (aluin1_A[11])) # (aluin2_A[1] & ((aluin1_A[9]))))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[11]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[9]),
	.datae(!aluin1_A[10]),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( aluin2_A[0] & ( aluin1_A[5] & ( (aluin1_A[7]) # (aluin2_A[1]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[5] & ( (!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (\aluin1_A[6]~DUPLICATE_q )) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[5] & ( 
// (!aluin2_A[1] & aluin1_A[7]) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[5] & ( (!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (\aluin1_A[6]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[8]),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q ) # ((!aluin2_A[2] & ((\ShiftLeft0~38_combout ))) # (aluin2_A[2] & (\ShiftLeft0~39_combout ))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( 
// \ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~38_combout ))) # (aluin2_A[2] & (\ShiftLeft0~39_combout )))) ) ) ) # ( \ShiftLeft0~36_combout  & ( 
// !\ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~38_combout ))) # (aluin2_A[2] & (\ShiftLeft0~39_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( 
// !\ShiftLeft0~37_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~38_combout ))) # (aluin2_A[2] & (\ShiftLeft0~39_combout )))) ) ) )

	.dataa(!\ShiftLeft0~39_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N54
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector25~10_combout  & ( \ShiftLeft0~40_combout  & ( (aluin2_A[4]) # (\ShiftLeft0~45_combout ) ) ) ) # ( !\Selector25~10_combout  & ( \ShiftLeft0~40_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin2_A[4] & aluin1_A[31])) ) 
// ) ) # ( \Selector25~10_combout  & ( !\ShiftLeft0~40_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~45_combout )) # (aluin2_A[4] & (((!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31])))) ) ) ) # ( !\Selector25~10_combout  & ( !\ShiftLeft0~40_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (aluin2_A[4] & aluin1_A[31])) ) ) )

	.dataa(!\ShiftLeft0~45_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[4]),
	.datad(!aluin1_A[31]),
	.datae(!\Selector25~10_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h000C505C000C5F5F;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( aluin1_A[31] ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( aluin1_A[30] ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( aluin1_A[29] ) ) ) # ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( aluin1_A[28] ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(!aluin1_A[29]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( aluin1_A[31] & ( ((!\ShiftLeft0~23_combout ) # (\ShiftRight0~5_combout )) # (\ShiftRight0~22_combout ) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !aluin1_A[31] & ( (\ShiftRight0~22_combout  & 
// (!\ShiftRight0~5_combout  & \ShiftLeft0~23_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h00300000FF3F0000;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( \Selector28~4_combout  & ( (\Selector55~1_combout  & ((!aluin2_A[4]) # (\Selector28~5_combout ))) ) ) # ( !\Selector28~4_combout  & ( (\Selector55~1_combout  & \Selector28~5_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\Selector55~1_combout ),
	.datad(!\Selector28~5_combout ),
	.datae(gnd),
	.dataf(!\Selector28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "off";
defparam \Selector28~6 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N45
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( aluin1_A[28] & ( (\Selector26~0_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A[28]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ))))) ) ) # ( !aluin1_A[28] & ( (\Selector26~0_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ 
// (((!\aluin2_A[28]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\Selector26~0_combout ),
	.datac(!\aluin2_A[28]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h1112111212221222;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N39
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( aluin1_A[28] & ( (\Selector26~1_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (\aluin2_A[28]~DUPLICATE_q ))) ) ) # ( !aluin1_A[28] & ( (\Selector26~1_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin2_A[28]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector26~1_combout ),
	.datad(!\aluin2_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N48
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \Add2~25_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( \Add2~25_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~82  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N54
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \Add2~25_sumout  & ( pcpred_A[28] & ( (((!\Selector56~20_combout  & \mispred~0_combout )) # (\stall~8_combout )) # (PC[28]) ) ) ) # ( !\Add2~25_sumout  & ( pcpred_A[28] & ( (!\Selector56~20_combout  & (((PC[28] & !\stall~8_combout )) # 
// (\mispred~0_combout ))) # (\Selector56~20_combout  & (PC[28] & ((!\stall~8_combout )))) ) ) ) # ( \Add2~25_sumout  & ( !pcpred_A[28] & ( (!\Selector56~20_combout  & (!\mispred~0_combout  & ((\stall~8_combout ) # (PC[28])))) # (\Selector56~20_combout  & 
// (((\stall~8_combout )) # (PC[28]))) ) ) ) # ( !\Add2~25_sumout  & ( !pcpred_A[28] & ( (PC[28] & (!\stall~8_combout  & ((!\mispred~0_combout ) # (\Selector56~20_combout )))) ) ) )

	.dataa(!\Selector56~20_combout ),
	.datab(!PC[28]),
	.datac(!\mispred~0_combout ),
	.datad(!\stall~8_combout ),
	.datae(!\Add2~25_sumout ),
	.dataf(!pcpred_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h310031F53B0A3BFF;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N18
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \Mux3~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( \Mux3~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~82  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N30
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \ldPC_D~0_combout  & ( \Add1~77_sumout  & ( (!\isbranch_D~0_combout  & (((\PC~31_combout )) # (\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (((\Add0~77_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( \Add1~77_sumout  & ( 
// \PC~31_combout  ) ) ) # ( \ldPC_D~0_combout  & ( !\Add1~77_sumout  & ( (!\isbranch_D~0_combout  & (!\Decoder1~2_combout  & ((\PC~31_combout )))) # (\isbranch_D~0_combout  & (((\Add0~77_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( !\Add1~77_sumout  & ( 
// \PC~31_combout  ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\Add0~77_sumout ),
	.datac(!\PC~31_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\ldPC_D~0_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h0F0F0A330F0F5F33;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N32
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N48
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( PC[28] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \pcpred_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N36
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \Selector25~3_combout  & ( (!alufunc_A[4] & (((pcpred_A[28]) # (\Selector28~1_combout )) # (\Selector28~0_combout ))) ) ) # ( !\Selector25~3_combout  & ( (!alufunc_A[4] & ((\Selector28~1_combout ) # (\Selector28~0_combout ))) ) 
// )

	.dataa(!\Selector28~0_combout ),
	.datab(!alufunc_A[4]),
	.datac(!\Selector28~1_combout ),
	.datad(!pcpred_A[28]),
	.datae(gnd),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h4C4C4C4C4CCC4CCC;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N24
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \aluin2_A[28]~DUPLICATE_q  ) + ( aluin1_A[28] ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( \aluin2_A[28]~DUPLICATE_q  ) + ( aluin1_A[28] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!\aluin2_A[28]~DUPLICATE_q ),
	.datac(!aluin1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Selector25~2_combout  & ( \Add3~25_sumout  & ( (!alufunc_A[3]) # (((\Selector28~2_combout ) # (\Selector28~6_combout )) # (\Add4~25_sumout )) ) ) ) # ( !\Selector25~2_combout  & ( \Add3~25_sumout  & ( (\Selector28~2_combout ) # 
// (\Selector28~6_combout ) ) ) ) # ( \Selector25~2_combout  & ( !\Add3~25_sumout  & ( (((alufunc_A[3] & \Add4~25_sumout )) # (\Selector28~2_combout )) # (\Selector28~6_combout ) ) ) ) # ( !\Selector25~2_combout  & ( !\Add3~25_sumout  & ( 
// (\Selector28~2_combout ) # (\Selector28~6_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add4~25_sumout ),
	.datac(!\Selector28~6_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(!\Selector25~2_combout ),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0FFF1FFF0FFFBFFF;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \memaddr_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N59
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N43
dffeas \RTval_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[28] .is_wysiwyg = "true";
defparam \RTval_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N47
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C802400880200031810000000000000000000";
// synopsys translate_on

// Location: FF_X16_Y18_N14
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N12
cyclonev_lcell_comb \wregval_M[28]~28 (
// Equation(s):
// \wregval_M[28]~28_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( ((!dmem_rtl_0_bypass[86]) # ((\dmem~7_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (dmem_rtl_0_bypass[86] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!dmem_rtl_0_bypass[86]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[86] & 
// (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[86]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~28 .extended_lut = "off";
defparam \wregval_M[28]~28 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_M[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \wregval_M[28]~29 (
// Equation(s):
// \wregval_M[28]~29_combout  = ( \wregval_M[1]~1_combout  & ( (\wregval_M[28]~28_combout  & \wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & (((\ldmem_M~q )) # (memaddr_M[28]))) # (\wregval_M[29]~5_combout  & 
// (((\wregval_M[28]~28_combout )))) ) )

	.dataa(!memaddr_M[28]),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[28]~28_combout ),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~29 .extended_lut = "off";
defparam \wregval_M[28]~29 .lut_mask = 64'h770F770F000F000F;
defparam \wregval_M[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \regs[9][28]~feeder (
// Equation(s):
// \regs[9][28]~feeder_combout  = ( \wregval_M[28]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][28]~feeder .extended_lut = "off";
defparam \regs[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N28
dffeas \regs[9][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[5][28]~q  & ( \imem~69_combout  & ( (\imem~68_combout ) # (\regs[1][28]~q ) ) ) ) # ( !\regs[5][28]~q  & ( \imem~69_combout  & ( (\regs[1][28]~q  & !\imem~68_combout ) ) ) ) # ( \regs[5][28]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & (\regs[9][28]~q )) # (\imem~68_combout  & ((\regs[13][28]~q ))) ) ) ) # ( !\regs[5][28]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & (\regs[9][28]~q )) # (\imem~68_combout  & ((\regs[13][28]~q ))) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\regs[1][28]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[13][28]~q ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \regs[2][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[14][28]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][28]~q ))) # (\imem~68_combout  & (\regs[6][28]~q )) ) ) ) # ( !\regs[14][28]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][28]~q ))) # 
// (\imem~68_combout  & (\regs[6][28]~q )) ) ) ) # ( \regs[14][28]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][28]~q ) ) ) ) # ( !\regs[14][28]~q  & ( !\imem~69_combout  & ( (\regs[10][28]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[10][28]~q ),
	.datab(!\regs[6][28]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[2][28]~q ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N56
dffeas \regs[7][28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[11][28]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][28]~q ))) # (\imem~68_combout  & (\regs[7][28]~DUPLICATE_q )) ) ) ) # ( !\regs[11][28]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][28]~q ))) 
// # (\imem~68_combout  & (\regs[7][28]~DUPLICATE_q )) ) ) ) # ( \regs[11][28]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][28]~q ) ) ) ) # ( !\regs[11][28]~q  & ( !\imem~69_combout  & ( (\regs[15][28]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[15][28]~q ),
	.datab(!\imem~68_combout ),
	.datac(!\regs[7][28]~DUPLICATE_q ),
	.datad(!\regs[3][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N8
dffeas \regs[0][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[4][28]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[12][28]~q ) ) ) ) # ( !\regs[4][28]~q  & ( \imem~68_combout  & ( (\regs[12][28]~q  & !\imem~69_combout ) ) ) ) # ( \regs[4][28]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & (\regs[8][28]~q )) # (\imem~69_combout  & ((\regs[0][28]~q ))) ) ) ) # ( !\regs[4][28]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[8][28]~q )) # (\imem~69_combout  & ((\regs[0][28]~q ))) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\regs[0][28]~q ),
	.datac(!\regs[12][28]~q ),
	.datad(!\imem~69_combout ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~3_combout  & ( \Mux3~0_combout  & ( (!\imem~66_combout  & (((\Mux3~2_combout ) # (\imem~67_combout )))) # (\imem~66_combout  & (((!\imem~67_combout )) # (\Mux3~1_combout ))) ) ) ) # ( !\Mux3~3_combout  & ( \Mux3~0_combout  & ( 
// (!\imem~66_combout  & (((\Mux3~2_combout ) # (\imem~67_combout )))) # (\imem~66_combout  & (\Mux3~1_combout  & (\imem~67_combout ))) ) ) ) # ( \Mux3~3_combout  & ( !\Mux3~0_combout  & ( (!\imem~66_combout  & (((!\imem~67_combout  & \Mux3~2_combout )))) # 
// (\imem~66_combout  & (((!\imem~67_combout )) # (\Mux3~1_combout ))) ) ) ) # ( !\Mux3~3_combout  & ( !\Mux3~0_combout  & ( (!\imem~66_combout  & (((!\imem~67_combout  & \Mux3~2_combout )))) # (\imem~66_combout  & (\Mux3~1_combout  & (\imem~67_combout ))) ) 
// ) )

	.dataa(!\Mux3~1_combout ),
	.datab(!\imem~66_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux3~2_combout ),
	.datae(!\Mux3~3_combout ),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \aluin1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( aluin1_A[29] & ( \aluin2_A[0]~DUPLICATE_q  & ( (\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[27]) ) ) ) # ( !aluin1_A[29] & ( \aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[27] & !\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( aluin1_A[29] & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[26]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[28])) ) ) ) # ( !aluin1_A[29] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// ((\aluin1_A[26]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[28])) ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[27]),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[29]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h0F550F55330033FF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N57
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \aluin1_A[25]~DUPLICATE_q  & ( \aluin2_A[1]~DUPLICATE_q  & ( (aluin1_A[24]) # (aluin2_A[0]) ) ) ) # ( !\aluin1_A[25]~DUPLICATE_q  & ( \aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & aluin1_A[24]) ) ) ) # ( 
// \aluin1_A[25]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & (aluin1_A[22])) # (aluin2_A[0] & ((aluin1_A[23]))) ) ) ) # ( !\aluin1_A[25]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & (aluin1_A[22])) # (aluin2_A[0] & 
// ((aluin1_A[23]))) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[24]),
	.datae(!\aluin1_A[25]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2]) # (\ShiftRight0~18_combout ) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~32_combout ))) # 
// (aluin2_A[2] & (\ShiftRight0~33_combout )) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~17_combout  & ( (aluin2_A[2] & \ShiftRight0~18_combout ) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & 
// ((\ShiftRight0~32_combout ))) # (aluin2_A[2] & (\ShiftRight0~33_combout )) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \Selector42~5 (
// Equation(s):
// \Selector42~5_combout  = ( aluin1_A[30] & ( \ShiftRight0~44_combout  & ( ((!\ShiftRight0~5_combout  & ((!aluin2_A[4]) # (\ShiftRight0~43_combout )))) # (aluin1_A[31]) ) ) ) # ( !aluin1_A[30] & ( \ShiftRight0~44_combout  & ( (!\ShiftRight0~5_combout  & 
// ((!aluin2_A[4]) # ((!\ShiftRight0~43_combout  & aluin1_A[31])))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) ) # ( aluin1_A[30] & ( !\ShiftRight0~44_combout  & ( (!\ShiftRight0~5_combout  & (aluin2_A[4] & ((aluin1_A[31]) # 
// (\ShiftRight0~43_combout )))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) ) # ( !aluin1_A[30] & ( !\ShiftRight0~44_combout  & ( (aluin1_A[31] & (((aluin2_A[4] & !\ShiftRight0~43_combout )) # (\ShiftRight0~5_combout ))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!aluin1_A[31]),
	.datae(!aluin1_A[30]),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~5 .extended_lut = "off";
defparam \Selector42~5 .lut_mask = 64'h0073047788FB8CFF;
defparam \Selector42~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N9
cyclonev_lcell_comb \Selector42~6 (
// Equation(s):
// \Selector42~6_combout  = ( \Selector42~5_combout  & ( ((!\Selector42~2_combout  & !alufunc_A[4])) # (\Selector55~0_combout ) ) ) # ( !\Selector42~5_combout  & ( (!\Selector42~2_combout  & !alufunc_A[4]) ) )

	.dataa(gnd),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector42~2_combout ),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!\Selector42~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~6 .extended_lut = "off";
defparam \Selector42~6 .lut_mask = 64'hF000F000F333F333;
defparam \Selector42~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N54
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Add3~81_sumout  & ( \Selector42~6_combout  ) ) # ( !\Add3~81_sumout  & ( \Selector42~6_combout  ) ) # ( \Add3~81_sumout  & ( !\Selector42~6_combout  & ( ((\Selector25~2_combout  & ((!alufunc_A[3]) # (\Add4~81_sumout )))) # 
// (\Selector42~3_combout ) ) ) ) # ( !\Add3~81_sumout  & ( !\Selector42~6_combout  & ( ((\Selector25~2_combout  & (\Add4~81_sumout  & alufunc_A[3]))) # (\Selector42~3_combout ) ) ) )

	.dataa(!\Selector42~3_combout ),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add4~81_sumout ),
	.datad(!alufunc_A[3]),
	.datae(!\Add3~81_sumout ),
	.dataf(!\Selector42~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h55577757FFFFFFFF;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N22
dffeas \memaddr_M[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016104E0380F61098040000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N50
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \wregval_M[13]~58 (
// Equation(s):
// \wregval_M[13]~58_combout  = ( dmem_rtl_0_bypass[55] & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (((!dmem_rtl_0_bypass[56]) # (\dmem~7_combout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (dmem_rtl_0_bypass[56] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[55] & ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!dmem_rtl_0_bypass[56]) # (((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[56] & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~58 .extended_lut = "off";
defparam \wregval_M[13]~58 .lut_mask = 64'h0400F4FF0700F7FF;
defparam \wregval_M[13]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \wregval_M[13]~59 (
// Equation(s):
// \wregval_M[13]~59_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[13]~58_combout  ) ) # ( !\wregval_M[29]~5_combout  & ( \wregval_M[13]~58_combout  & ( (memaddr_M[13] & !\ldmem_M~q ) ) ) ) # ( \wregval_M[29]~5_combout  & ( !\wregval_M[13]~58_combout 
//  & ( (memaddr_M[13] & !\ldmem_M~q ) ) ) ) # ( !\wregval_M[29]~5_combout  & ( !\wregval_M[13]~58_combout  & ( (memaddr_M[13] & !\ldmem_M~q ) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[13]),
	.datac(gnd),
	.datad(!\ldmem_M~q ),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[13]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~59 .extended_lut = "off";
defparam \wregval_M[13]~59 .lut_mask = 64'h330033003300FFFF;
defparam \wregval_M[13]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = ( \wregval_M[13]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \regs[0][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \regs[2][13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N18
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[3][13]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[1][13]~q ) ) ) ) # ( !\regs[3][13]~q  & ( \imem~66_combout  & ( (\regs[1][13]~q  & \imem~67_combout ) ) ) ) # ( \regs[3][13]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][13]~DUPLICATE_q ))) # (\imem~67_combout  & (\regs[0][13]~q )) ) ) ) # ( !\regs[3][13]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[2][13]~DUPLICATE_q ))) # (\imem~67_combout  & (\regs[0][13]~q )) ) ) )

	.dataa(!\regs[0][13]~q ),
	.datab(!\regs[2][13]~DUPLICATE_q ),
	.datac(!\regs[1][13]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[3][13]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \regs[6][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~59_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[7][13]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][13]~q ))) # (\imem~66_combout  & (\regs[5][13]~q )) ) ) ) # ( !\regs[7][13]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][13]~q ))) # 
// (\imem~66_combout  & (\regs[5][13]~q )) ) ) ) # ( \regs[7][13]~q  & ( !\imem~67_combout  & ( (\regs[6][13]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[7][13]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[6][13]~q ) ) ) )

	.dataa(!\regs[5][13]~q ),
	.datab(!\regs[4][13]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[6][13]~q ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[11][13]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][13]~q )) # (\imem~66_combout  & ((\regs[9][13]~q ))) ) ) ) # ( !\regs[11][13]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][13]~q )) # 
// (\imem~66_combout  & ((\regs[9][13]~q ))) ) ) ) # ( \regs[11][13]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][13]~q ) ) ) ) # ( !\regs[11][13]~q  & ( !\imem~67_combout  & ( (\regs[10][13]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[8][13]~q ),
	.datab(!\regs[9][13]~q ),
	.datac(!\regs[10][13]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N36
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[14][13]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][13]~q )) # (\imem~67_combout  & ((\regs[13][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][13]~q )) # 
// (\imem~67_combout  & ((\regs[13][13]~q ))) ) ) ) # ( \regs[14][13]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout ) # (\regs[12][13]~q ) ) ) ) # ( !\regs[14][13]~q  & ( !\imem~66_combout  & ( (\regs[12][13]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[12][13]~q ),
	.datab(!\regs[15][13]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[13][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~2_combout  & ( \Mux18~3_combout  & ( (!\imem~69_combout ) # ((!\imem~68_combout  & (\Mux18~0_combout )) # (\imem~68_combout  & ((\Mux18~1_combout )))) ) ) ) # ( !\Mux18~2_combout  & ( \Mux18~3_combout  & ( (!\imem~68_combout  
// & (\Mux18~0_combout  & ((\imem~69_combout )))) # (\imem~68_combout  & (((!\imem~69_combout ) # (\Mux18~1_combout )))) ) ) ) # ( \Mux18~2_combout  & ( !\Mux18~3_combout  & ( (!\imem~68_combout  & (((!\imem~69_combout )) # (\Mux18~0_combout ))) # 
// (\imem~68_combout  & (((\Mux18~1_combout  & \imem~69_combout )))) ) ) ) # ( !\Mux18~2_combout  & ( !\Mux18~3_combout  & ( (\imem~69_combout  & ((!\imem~68_combout  & (\Mux18~0_combout )) # (\imem~68_combout  & ((\Mux18~1_combout ))))) ) ) )

	.dataa(!\Mux18~0_combout ),
	.datab(!\Mux18~1_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\imem~69_combout ),
	.datae(!\Mux18~2_combout ),
	.dataf(!\Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N18
cyclonev_lcell_comb \aluin1_A[13]~feeder (
// Equation(s):
// \aluin1_A[13]~feeder_combout  = ( \Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1_A[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1_A[13]~feeder .extended_lut = "off";
defparam \aluin1_A[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1_A[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N20
dffeas \aluin1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[13]) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( aluin2_A[1] & ( (aluin1_A[13] & !\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( 
// \aluin1_A[14]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[11])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[11])) # 
// (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) )

	.dataa(!aluin1_A[13]),
	.datab(!aluin1_A[11]),
	.datac(!aluin1_A[12]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( aluin1_A[24] & ( aluin1_A[26] & ( ((!aluin2_A[1] & ((aluin1_A[23]))) # (aluin2_A[1] & (\aluin1_A[25]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[24] & ( aluin1_A[26] & ( (!aluin2_A[1] & (((aluin1_A[23] & 
// !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[25]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[24] & ( !aluin1_A[26] & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[23])))) # (aluin2_A[1] & 
// (\aluin1_A[25]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[24] & ( !aluin1_A[26] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((aluin1_A[23]))) # (aluin2_A[1] & (\aluin1_A[25]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[25]~DUPLICATE_q ),
	.datab(!aluin1_A[23]),
	.datac(!aluin2_A[1]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[24]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N54
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~27_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~26_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~28_combout ))) # (aluin2_A[2]) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2]) # (\ShiftRight0~26_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~28_combout  & ((!aluin2_A[2])))) ) ) ) # ( \ShiftRight0~16_combout  & ( 
// !\ShiftRight0~27_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~26_combout  & !aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~28_combout ))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\ShiftRight0~27_combout  & ( 
// (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~26_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~28_combout )))) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N24
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftRight0~5_combout  & ( !\alufunc_A[0]~DUPLICATE_q  ) ) # ( !\ShiftRight0~5_combout  & ( (!\aluin2_A[4]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & ((\ShiftRight0~29_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & 
// (\ShiftLeft0~46_combout )))) # (\aluin2_A[4]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[4]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~46_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'h46CE46CECCCCCCCC;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \aluin2_A[4]~DUPLICATE_q  & ( \ShiftRight0~5_combout  & ( (\Selector55~1_combout  & aluin1_A[31]) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( \ShiftRight0~5_combout  & ( (\Selector55~1_combout  & aluin1_A[31]) ) ) ) # ( 
// \aluin2_A[4]~DUPLICATE_q  & ( !\ShiftRight0~5_combout  & ( (\Selector55~1_combout  & ((!\ShiftLeft0~23_combout  & ((aluin1_A[31]))) # (\ShiftLeft0~23_combout  & (\ShiftRight0~15_combout )))) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( !\ShiftRight0~5_combout 
//  & ( \Selector55~1_combout  ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!\Selector55~1_combout ),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\aluin2_A[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h3333013100330033;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N36
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( \Selector45~4_combout  & ( ((!alufunc_A[4] & !\Selector45~2_combout )) # (\Selector45~5_combout ) ) ) # ( !\Selector45~4_combout  & ( (!alufunc_A[4] & !\Selector45~2_combout ) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector45~2_combout ),
	.datac(!\Selector45~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h888888888F8F8F8F;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N6
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Selector45~6_combout  & ( \Add4~53_sumout  ) ) # ( !\Selector45~6_combout  & ( \Add4~53_sumout  & ( (\Selector25~2_combout  & ((alufunc_A[3]) # (\Add3~53_sumout ))) ) ) ) # ( \Selector45~6_combout  & ( !\Add4~53_sumout  ) ) # ( 
// !\Selector45~6_combout  & ( !\Add4~53_sumout  & ( (\Selector25~2_combout  & (\Add3~53_sumout  & !alufunc_A[3])) ) ) )

	.dataa(gnd),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add3~53_sumout ),
	.datad(!alufunc_A[3]),
	.datae(!\Selector45~6_combout ),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h0300FFFF0333FFFF;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N40
dffeas \memaddr_M[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020804512000A8246523812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~8_combout  = ( !wmemval_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \wregval_M[11]~62 (
// Equation(s):
// \wregval_M[11]~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[51] ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[51] ) ) ) # 
// ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[52] & (((!dmem_rtl_0_bypass[51])))) # (dmem_rtl_0_bypass[52] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[52] & (((!dmem_rtl_0_bypass[51])))) # (dmem_rtl_0_bypass[52] & 
// (\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[52]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!dmem_rtl_0_bypass[51]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~62 .extended_lut = "off";
defparam \wregval_M[11]~62 .lut_mask = 64'hB1A0B1F5F0F0F0F0;
defparam \wregval_M[11]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N57
cyclonev_lcell_comb \wregval_M[11]~63 (
// Equation(s):
// \wregval_M[11]~63_combout  = ( \memaddr_M[11]~DUPLICATE_q  & ( \wregval_M[1]~1_combout  & ( (\wregval_M[11]~62_combout  & \wregval_M[29]~5_combout ) ) ) ) # ( !\memaddr_M[11]~DUPLICATE_q  & ( \wregval_M[1]~1_combout  & ( (\wregval_M[11]~62_combout  & 
// \wregval_M[29]~5_combout ) ) ) ) # ( \memaddr_M[11]~DUPLICATE_q  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout ) # (\wregval_M[11]~62_combout ) ) ) ) # ( !\memaddr_M[11]~DUPLICATE_q  & ( !\wregval_M[1]~1_combout  & ( 
// (!\wregval_M[29]~5_combout  & (\ldmem_M~q )) # (\wregval_M[29]~5_combout  & ((\wregval_M[11]~62_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[11]~62_combout ),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(!\memaddr_M[11]~DUPLICATE_q ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~63 .extended_lut = "off";
defparam \wregval_M[11]~63 .lut_mask = 64'h330FFF0F000F000F;
defparam \wregval_M[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \regs[6][11]~feeder (
// Equation(s):
// \regs[6][11]~feeder_combout  = ( \wregval_M[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][11]~feeder .extended_lut = "off";
defparam \regs[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N56
dffeas \regs[6][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N54
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \imem~20_combout  & ( \regs[10][11]~q  & ( (!\imem~17_combout  & (\regs[6][11]~q )) # (\imem~17_combout  & ((\regs[2][11]~q ))) ) ) ) # ( !\imem~20_combout  & ( \regs[10][11]~q  & ( (\imem~17_combout ) # (\regs[14][11]~q ) ) ) ) # ( 
// \imem~20_combout  & ( !\regs[10][11]~q  & ( (!\imem~17_combout  & (\regs[6][11]~q )) # (\imem~17_combout  & ((\regs[2][11]~q ))) ) ) ) # ( !\imem~20_combout  & ( !\regs[10][11]~q  & ( (\regs[14][11]~q  & !\imem~17_combout ) ) ) )

	.dataa(!\regs[6][11]~q ),
	.datab(!\regs[14][11]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[2][11]~q ),
	.datae(!\imem~20_combout ),
	.dataf(!\regs[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h3030505F3F3F505F;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N39
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[5][11]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[9][11]~q )) # (\imem~20_combout  & ((\regs[1][11]~q ))) ) ) ) # ( !\regs[5][11]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[9][11]~q )) # 
// (\imem~20_combout  & ((\regs[1][11]~q ))) ) ) ) # ( \regs[5][11]~q  & ( !\imem~17_combout  & ( (\regs[13][11]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[5][11]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & \regs[13][11]~q ) ) ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[13][11]~q ),
	.datad(!\regs[1][11]~q ),
	.datae(!\regs[5][11]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N6
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \imem~20_combout  & ( \imem~17_combout  & ( \regs[3][11]~q  ) ) ) # ( !\imem~20_combout  & ( \imem~17_combout  & ( \regs[11][11]~q  ) ) ) # ( \imem~20_combout  & ( !\imem~17_combout  & ( \regs[7][11]~q  ) ) ) # ( !\imem~20_combout  & 
// ( !\imem~17_combout  & ( \regs[15][11]~q  ) ) )

	.dataa(!\regs[3][11]~q ),
	.datab(!\regs[11][11]~q ),
	.datac(!\regs[7][11]~q ),
	.datad(!\regs[15][11]~q ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N8
dffeas \regs[12][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[0][11]~q  & ( \imem~17_combout  & ( (\regs[8][11]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[0][11]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & \regs[8][11]~q ) ) ) ) # ( \regs[0][11]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & (\regs[12][11]~q )) # (\imem~20_combout  & ((\regs[4][11]~q ))) ) ) ) # ( !\regs[0][11]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & (\regs[12][11]~q )) # (\imem~20_combout  & ((\regs[4][11]~q ))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[12][11]~q ),
	.datac(!\regs[4][11]~q ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[0][11]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N6
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~0_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\Mux52~3_combout ))) # (\imem~6_combout  & (\Mux52~2_combout )) ) ) ) # ( !\Mux52~0_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\Mux52~3_combout ))) # 
// (\imem~6_combout  & (\Mux52~2_combout )) ) ) ) # ( \Mux52~0_combout  & ( !\imem~12_combout  & ( (\imem~6_combout ) # (\Mux52~1_combout ) ) ) ) # ( !\Mux52~0_combout  & ( !\imem~12_combout  & ( (\Mux52~1_combout  & !\imem~6_combout ) ) ) )

	.dataa(!\Mux52~2_combout ),
	.datab(!\Mux52~1_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\Mux52~3_combout ),
	.datae(!\Mux52~0_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N42
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \aluimm_D~1_combout  & ( (\imem~109_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux52~4_combout  ) )

	.dataa(gnd),
	.datab(!\Mux52~4_combout ),
	.datac(!\imem~109_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h33333333000F000F;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N43
dffeas \aluin2_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N18
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!aluin1_A[12]) # (!aluin2_A[12]))) # (\alufunc_A[0]~DUPLICATE_q  & (!aluin1_A[12] & !aluin2_A[12])) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[12] & aluin2_A[12])) # (\alufunc_A[0]~DUPLICATE_q  & ((aluin2_A[12]) # (aluin1_A[12]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[12]),
	.datac(!aluin2_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h17171717E8E8E8E8;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N33
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( aluin2_A[12] & ( !\alufunc_A[3]~DUPLICATE_q  $ (aluin1_A[12]) ) ) # ( !aluin2_A[12] & ( !\alufunc_A[3]~DUPLICATE_q  $ (!aluin1_A[12]) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N24
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \Selector26~1_combout  & ( \Selector26~0_combout  & ( (!\Selector44~0_combout  & (!\Selector44~1_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[12])))) ) ) ) # ( !\Selector26~1_combout  & ( \Selector26~0_combout  & ( 
// (!\Selector44~0_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[12]))) ) ) ) # ( \Selector26~1_combout  & ( !\Selector26~0_combout  & ( (!\Selector44~1_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[12]))) ) ) ) # ( !\Selector26~1_combout  & ( 
// !\Selector26~0_combout  & ( (!\Selector25~3_combout ) # (!pcpred_A[12]) ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector25~3_combout ),
	.datac(!\Selector44~1_combout ),
	.datad(!pcpred_A[12]),
	.datae(!\Selector26~1_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[19]~DUPLICATE_q  ) ) ) # ( !aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[17] ) ) ) # ( aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[18] ) ) ) # ( 
// !aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[16] ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin1_A[19]~DUPLICATE_q ),
	.datad(!aluin1_A[18]),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[26]) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( (aluin1_A[26] & !\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( 
// \aluin1_A[27]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[24])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[25]~DUPLICATE_q ))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (aluin1_A[24])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[25]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!aluin1_A[24]),
	.datac(!\aluin1_A[25]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[15] & ( (aluin1_A[13]) # (aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[15] & ( (!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[15] & ( (!aluin2_A[1] & aluin1_A[13]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[15] & ( (!aluin2_A[1] & (aluin1_A[12])) # (aluin2_A[1] & ((\aluin1_A[14]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[13]),
	.datad(!\aluin1_A[14]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h44770C0C44773F3F;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q ) # ((\ShiftRight0~24_combout )))) # (aluin2_A[2] & (((\ShiftRight0~38_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q ) # ((\ShiftRight0~24_combout )))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout ))) ) ) ) # ( \ShiftRight0~23_combout  & ( 
// !\ShiftRight0~37_combout  & ( (!aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~24_combout )))) # (aluin2_A[2] & (((\ShiftRight0~38_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~37_combout  & ( 
// (!aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~24_combout )))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout ))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!\ShiftRight0~24_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~48_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~48_combout  & ( (!aluin2_A[4]) # ((!\ShiftLeft0~23_combout  & (aluin1_A[31])) # (\ShiftLeft0~23_combout  & 
// ((\ShiftRight0~22_combout )))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~48_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~48_combout  & ( (aluin2_A[4] & ((!\ShiftLeft0~23_combout  & (aluin1_A[31])) # 
// (\ShiftLeft0~23_combout  & ((\ShiftRight0~22_combout ))))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h10153333BABF3333;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( !\Selector55~0_combout  & ( \Selector44~4_combout  & ( (!\ShiftLeft0~40_combout  & (((\Selector44~2_combout ) # (alufunc_A[4])))) # (\ShiftLeft0~40_combout  & (!\Selector52~0_combout  & ((\Selector44~2_combout ) # 
// (alufunc_A[4])))) ) ) ) # ( \Selector55~0_combout  & ( !\Selector44~4_combout  & ( (!\ShiftLeft0~40_combout  & (((\Selector44~2_combout ) # (alufunc_A[4])))) # (\ShiftLeft0~40_combout  & (!\Selector52~0_combout  & ((\Selector44~2_combout ) # 
// (alufunc_A[4])))) ) ) ) # ( !\Selector55~0_combout  & ( !\Selector44~4_combout  & ( (!\ShiftLeft0~40_combout  & (((\Selector44~2_combout ) # (alufunc_A[4])))) # (\ShiftLeft0~40_combout  & (!\Selector52~0_combout  & ((\Selector44~2_combout ) # 
// (alufunc_A[4])))) ) ) )

	.dataa(!\ShiftLeft0~40_combout ),
	.datab(!\Selector52~0_combout ),
	.datac(!alufunc_A[4]),
	.datad(!\Selector44~2_combout ),
	.datae(!\Selector55~0_combout ),
	.dataf(!\Selector44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h0EEE0EEE0EEE0000;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Selector44~5_combout  & ( \Add4~97_sumout  & ( (\Selector25~2_combout  & ((\Add3~97_sumout ) # (alufunc_A[3]))) ) ) ) # ( !\Selector44~5_combout  & ( \Add4~97_sumout  ) ) # ( \Selector44~5_combout  & ( !\Add4~97_sumout  & ( 
// (!alufunc_A[3] & (\Selector25~2_combout  & \Add3~97_sumout )) ) ) ) # ( !\Selector44~5_combout  & ( !\Add4~97_sumout  ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector25~2_combout ),
	.datad(!\Add3~97_sumout ),
	.datae(!\Selector44~5_combout ),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'hFFFF000CFFFF030F;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y24_N56
dffeas \memaddr_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N38
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N38
dffeas \RTval_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[12] .is_wysiwyg = "true";
defparam \RTval_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N41
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~7_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N41
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000151848200024180840FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \wregval_M[12]~60 (
// Equation(s):
// \wregval_M[12]~60_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[53] ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[53] ) ) ) # ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[54] & (!dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & ((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[54] & (!dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~60 .extended_lut = "off";
defparam \wregval_M[12]~60 .lut_mask = 64'h88DD8D8DCCCCCCCC;
defparam \wregval_M[12]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \wregval_M[12]~61 (
// Equation(s):
// \wregval_M[12]~61_combout  = ( \wregval_M[12]~60_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( \wregval_M[12]~60_combout  & ( !\wregval_M[1]~1_combout  & ( ((\ldmem_M~q ) # (memaddr_M[12])) # (\wregval_M[29]~5_combout ) ) ) 
// ) # ( !\wregval_M[12]~60_combout  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((\ldmem_M~q ) # (memaddr_M[12]))) ) ) )

	.dataa(gnd),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!memaddr_M[12]),
	.datad(!\ldmem_M~q ),
	.datae(!\wregval_M[12]~60_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~61 .extended_lut = "off";
defparam \wregval_M[12]~61 .lut_mask = 64'h0CCC3FFF00003333;
defparam \wregval_M[12]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \regs[0][12]~feeder (
// Equation(s):
// \regs[0][12]~feeder_combout  = ( \wregval_M[12]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][12]~feeder .extended_lut = "off";
defparam \regs[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N55
dffeas \regs[0][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N51
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[4][12]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[0][12]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[12][12]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[8][12]~q  ) ) )

	.dataa(!\regs[0][12]~q ),
	.datab(!\regs[4][12]~q ),
	.datac(!\regs[12][12]~q ),
	.datad(!\regs[8][12]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[14][12]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][12]~q ))) # (\imem~68_combout  & (\regs[6][12]~q )) ) ) ) # ( !\regs[14][12]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][12]~q ))) # 
// (\imem~68_combout  & (\regs[6][12]~q )) ) ) ) # ( \regs[14][12]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][12]~q ) ) ) ) # ( !\regs[14][12]~q  & ( !\imem~69_combout  & ( (\regs[10][12]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[6][12]~q ),
	.datab(!\regs[10][12]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[2][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \regs[9][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N33
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[1][12]~q  & ( \imem~69_combout  & ( (!\imem~68_combout ) # (\regs[5][12]~q ) ) ) ) # ( !\regs[1][12]~q  & ( \imem~69_combout  & ( (\regs[5][12]~q  & \imem~68_combout ) ) ) ) # ( \regs[1][12]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[9][12]~q ))) # (\imem~68_combout  & (\regs[13][12]~q )) ) ) ) # ( !\regs[1][12]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[9][12]~q ))) # (\imem~68_combout  & (\regs[13][12]~q )) ) ) )

	.dataa(!\regs[5][12]~q ),
	.datab(!\regs[13][12]~q ),
	.datac(!\regs[9][12]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[1][12]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N32
dffeas \regs[11][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[7][12]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[3][12]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[15][12]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[11][12]~q  ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\regs[15][12]~q ),
	.datac(!\regs[11][12]~q ),
	.datad(!\regs[7][12]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N39
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \imem~67_combout  & ( \Mux19~3_combout  & ( (!\imem~66_combout  & (\Mux19~0_combout )) # (\imem~66_combout  & ((\Mux19~1_combout ))) ) ) ) # ( !\imem~67_combout  & ( \Mux19~3_combout  & ( (\Mux19~2_combout ) # (\imem~66_combout ) ) ) 
// ) # ( \imem~67_combout  & ( !\Mux19~3_combout  & ( (!\imem~66_combout  & (\Mux19~0_combout )) # (\imem~66_combout  & ((\Mux19~1_combout ))) ) ) ) # ( !\imem~67_combout  & ( !\Mux19~3_combout  & ( (!\imem~66_combout  & \Mux19~2_combout ) ) ) )

	.dataa(!\Mux19~0_combout ),
	.datab(!\imem~66_combout ),
	.datac(!\Mux19~2_combout ),
	.datad(!\Mux19~1_combout ),
	.datae(!\imem~67_combout ),
	.dataf(!\Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N37
dffeas \aluin1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[14] & ( (!\aluin2_A[1]~DUPLICATE_q ) # ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11])))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( 
// aluin1_A[14] & ( (!\aluin2_A[1]~DUPLICATE_q  & (!\aluin2_A[0]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( 
// !aluin1_A[14] & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin2_A[0]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( 
// !aluin1_A[14] & ( (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[12]),
	.datad(!aluin1_A[11]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~13_combout  & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~15_combout )))) ) ) ) # ( 
// !\ShiftLeft0~13_combout  & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~21_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~15_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~13_combout  & ( 
// !\ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~21_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~15_combout )))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\ShiftLeft0~14_combout  & ( 
// (!aluin2_A[2] & (\ShiftLeft0~21_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\ShiftLeft0~15_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h4403770344CF77CF;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N51
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \ShiftLeft0~16_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~60_combout )) # (aluin2_A[4] & ((\ShiftLeft0~23_combout ))) ) ) # ( !\ShiftLeft0~16_combout  & ( (!aluin2_A[4] & \ShiftLeft0~60_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~60_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~18_combout ))) # (aluin2_A[2] & (\ShiftRight0~19_combout )) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~17_combout  & ( 
// (aluin2_A[2]) # (\ShiftRight0~33_combout ) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~18_combout ))) # (aluin2_A[2] & (\ShiftRight0~19_combout )) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( 
// !\ShiftRight0~17_combout  & ( (\ShiftRight0~33_combout  & !aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h444403CF777703CF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \Selector38~8 (
// Equation(s):
// \Selector38~8_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (\Selector55~1_combout  & ((!aluin2_A[4] & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~46_combout ))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) # (aluin2_A[4] & (aluin1_A[31])))) ) ) # ( 
// \alufunc_A[0]~DUPLICATE_q  & ( (((\Selector38~4_combout  & (\Selector55~1_combout  & !\ShiftRight0~5_combout )))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\Selector38~4_combout ),
	.datad(!\Selector55~1_combout ),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(!\ShiftRight0~46_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~8 .extended_lut = "on";
defparam \Selector38~8 .lut_mask = 64'h001B000F00330000;
defparam \Selector38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N18
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Selector38~8_combout  & ( \Add4~89_sumout  ) ) # ( !\Selector38~8_combout  & ( \Add4~89_sumout  & ( (((\Selector38~7_combout  & \Selector25~0_combout )) # (\Selector38~6_combout )) # (\Selector38~3_combout ) ) ) ) # ( 
// \Selector38~8_combout  & ( !\Add4~89_sumout  ) ) # ( !\Selector38~8_combout  & ( !\Add4~89_sumout  & ( (\Selector38~6_combout ) # (\Selector38~3_combout ) ) ) )

	.dataa(!\Selector38~3_combout ),
	.datab(!\Selector38~7_combout ),
	.datac(!\Selector25~0_combout ),
	.datad(!\Selector38~6_combout ),
	.datae(!\Selector38~8_combout ),
	.dataf(!\Add4~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'h55FFFFFF57FFFFFF;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y24_N19
dffeas \memaddr_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N55
dffeas \RTval_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[18] .is_wysiwyg = "true";
defparam \RTval_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N41
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y20_N47
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N45
cyclonev_lcell_comb \wregval_M[18]~36 (
// Equation(s):
// \wregval_M[18]~36_combout  = ( dmem_rtl_0_bypass[65] & ( \dmem~7_combout  ) ) # ( dmem_rtl_0_bypass[65] & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[66]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dmem~7_combout  & ( (dmem_rtl_0_bypass[66] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[66]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~36 .extended_lut = "off";
defparam \wregval_M[18]~36 .lut_mask = 64'h0407F4F70000FFFF;
defparam \wregval_M[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N9
cyclonev_lcell_comb \wregval_M[18]~37 (
// Equation(s):
// \wregval_M[18]~37_combout  = ( \wregval_M[18]~36_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( \wregval_M[18]~36_combout  & ( !\wregval_M[1]~1_combout  & ( ((memaddr_M[18]) # (\ldmem_M~q )) # (\wregval_M[29]~5_combout ) ) ) 
// ) # ( !\wregval_M[18]~36_combout  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((memaddr_M[18]) # (\ldmem_M~q ))) ) ) )

	.dataa(!\wregval_M[29]~5_combout ),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[18]),
	.datae(!\wregval_M[18]~36_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~37 .extended_lut = "off";
defparam \wregval_M[18]~37 .lut_mask = 64'h0AAA5FFF00005555;
defparam \wregval_M[18]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N37
dffeas \regs[12][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \imem~12_combout  & ( \regs[14][18]~q  & ( (\regs[15][18]~q ) # (\imem~6_combout ) ) ) ) # ( !\imem~12_combout  & ( \regs[14][18]~q  & ( (!\imem~6_combout  & ((\regs[13][18]~q ))) # (\imem~6_combout  & (\regs[12][18]~q )) ) ) ) # ( 
// \imem~12_combout  & ( !\regs[14][18]~q  & ( (!\imem~6_combout  & \regs[15][18]~q ) ) ) ) # ( !\imem~12_combout  & ( !\regs[14][18]~q  & ( (!\imem~6_combout  & ((\regs[13][18]~q ))) # (\imem~6_combout  & (\regs[12][18]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[12][18]~q ),
	.datac(!\regs[13][18]~q ),
	.datad(!\regs[15][18]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \imem~12_combout  & ( \regs[8][18]~q  & ( (!\imem~6_combout  & ((\regs[11][18]~q ))) # (\imem~6_combout  & (\regs[10][18]~q )) ) ) ) # ( !\imem~12_combout  & ( \regs[8][18]~q  & ( (\regs[9][18]~q ) # (\imem~6_combout ) ) ) ) # ( 
// \imem~12_combout  & ( !\regs[8][18]~q  & ( (!\imem~6_combout  & ((\regs[11][18]~q ))) # (\imem~6_combout  & (\regs[10][18]~q )) ) ) ) # ( !\imem~12_combout  & ( !\regs[8][18]~q  & ( (!\imem~6_combout  & \regs[9][18]~q ) ) ) )

	.dataa(!\regs[10][18]~q ),
	.datab(!\regs[11][18]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[9][18]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[7][18]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[6][18]~q ) ) ) ) # ( !\regs[7][18]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[6][18]~q ) ) ) ) # ( \regs[7][18]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[5][18]~q )) # (\imem~6_combout  & ((\regs[4][18]~q ))) ) ) ) # ( !\regs[7][18]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[5][18]~q )) # (\imem~6_combout  & ((\regs[4][18]~q ))) ) ) )

	.dataa(!\regs[5][18]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[4][18]~q ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h474747470033CCFF;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N20
dffeas \regs[0][18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[3][18]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][18]~DUPLICATE_q ))) # (\imem~12_combout  & (\regs[2][18]~q )) ) ) ) # ( !\regs[3][18]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & 
// ((\regs[0][18]~DUPLICATE_q ))) # (\imem~12_combout  & (\regs[2][18]~q )) ) ) ) # ( \regs[3][18]~q  & ( !\imem~6_combout  & ( (\regs[1][18]~q ) # (\imem~12_combout ) ) ) ) # ( !\regs[3][18]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & \regs[1][18]~q 
// ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs[2][18]~q ),
	.datac(!\regs[1][18]~q ),
	.datad(!\regs[0][18]~DUPLICATE_q ),
	.datae(!\regs[3][18]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~1_combout  & ( \Mux45~0_combout  & ( ((!\imem~17_combout  & (\Mux45~3_combout )) # (\imem~17_combout  & ((\Mux45~2_combout )))) # (\imem~20_combout ) ) ) ) # ( !\Mux45~1_combout  & ( \Mux45~0_combout  & ( (!\imem~20_combout  & 
// ((!\imem~17_combout  & (\Mux45~3_combout )) # (\imem~17_combout  & ((\Mux45~2_combout ))))) # (\imem~20_combout  & (((\imem~17_combout )))) ) ) ) # ( \Mux45~1_combout  & ( !\Mux45~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & 
// (\Mux45~3_combout )) # (\imem~17_combout  & ((\Mux45~2_combout ))))) # (\imem~20_combout  & (((!\imem~17_combout )))) ) ) ) # ( !\Mux45~1_combout  & ( !\Mux45~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & (\Mux45~3_combout )) # 
// (\imem~17_combout  & ((\Mux45~2_combout ))))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\Mux45~3_combout ),
	.datac(!\Mux45~2_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux45~1_combout ),
	.dataf(!\Mux45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h220A770A225F775F;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux45~4_combout  ) )

	.dataa(gnd),
	.datab(!\Mux45~4_combout ),
	.datac(!\imem~95_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h33333333000F000F;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N14
dffeas \aluin2_A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N36
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q ) # ((!aluin2_A[2] & ((\ShiftLeft0~44_combout ))) # (aluin2_A[2] & (\ShiftLeft0~36_combout ))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( 
// \ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~44_combout ))) # (aluin2_A[2] & (\ShiftLeft0~36_combout )))) ) ) ) # ( \ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~44_combout ))) # (aluin2_A[2] & (\ShiftLeft0~36_combout )))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~44_combout ))) # (aluin2_A[2] & (\ShiftLeft0~36_combout )))) ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftLeft0~44_combout ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~37_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~39_combout )))) # (aluin2_A[2] & (\ShiftLeft0~38_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) ) ) # ( !\ShiftLeft0~37_combout  & ( 
// (!aluin2_A[2] & (((\ShiftLeft0~39_combout  & \aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (\ShiftLeft0~38_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftLeft0~38_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h110C110CDD0CDD0C;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~23_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((\Selector30~0_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~22_combout  & ( \ShiftRight0~23_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & ((!\Selector30~0_combout  & (aluin1_A[31])) # (\Selector30~0_combout  & ((!aluin2_A[2]))))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~23_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!\Selector30~0_combout  & 
// (aluin1_A[31])) # (\Selector30~0_combout  & ((aluin2_A[2]))))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~23_combout  & ( (aluin1_A[31] & (!\Selector30~0_combout  & !\alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector30~0_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h4400470074007700;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \Selector25~10_combout  & ( \Selector32~0_combout  & ( \Selector55~1_combout  ) ) ) # ( !\Selector25~10_combout  & ( \Selector32~0_combout  & ( \Selector55~1_combout  ) ) ) # ( \Selector25~10_combout  & ( !\Selector32~0_combout  
// & ( (\Selector55~1_combout  & ((!aluin2_A[4] & (\ShiftLeft0~53_combout )) # (aluin2_A[4] & ((\ShiftLeft0~52_combout ))))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector55~1_combout ),
	.datac(!\ShiftLeft0~53_combout ),
	.datad(!\ShiftLeft0~52_combout ),
	.datae(!\Selector25~10_combout ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h0000021333333333;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N21
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( !alufunc_A[3] & ( (((\Selector25~0_combout  & (\Add3~41_sumout  & \Selector56~0_combout ))) # (\Selector32~4_combout )) # (\Selector32~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector25~0_combout  & (\Add4~41_sumout  & 
// \Selector56~0_combout ))) # (\Selector32~4_combout )) # (\Selector32~3_combout ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Selector32~3_combout ),
	.datac(!\Add4~41_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector32~4_combout ),
	.datag(!\Add3~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "on";
defparam \Selector32~5 .lut_mask = 64'h33373337FFFFFFFF;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \memaddr_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \RTval_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[24] .is_wysiwyg = "true";
defparam \RTval_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N26
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N50
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N8
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N6
cyclonev_lcell_comb \wregval_M[24]~48 (
// Equation(s):
// \wregval_M[24]~48_combout  = ( dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (((!dmem_rtl_0_bypass[78]) # (\dmem~7_combout )) # (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (dmem_rtl_0_bypass[78] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!dmem_rtl_0_bypass[78]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & (dmem_rtl_0_bypass[78] & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!dmem_rtl_0_bypass[78]),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~48 .extended_lut = "off";
defparam \wregval_M[24]~48 .lut_mask = 64'h0200F2FF0700F7FF;
defparam \wregval_M[24]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N27
cyclonev_lcell_comb \wregval_M[24]~49 (
// Equation(s):
// \wregval_M[24]~49_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[24]~48_combout  ) ) # ( !\wregval_M[29]~5_combout  & ( \wregval_M[24]~48_combout  & ( (memaddr_M[24] & !\ldmem_M~q ) ) ) ) # ( \wregval_M[29]~5_combout  & ( !\wregval_M[24]~48_combout 
//  & ( (memaddr_M[24] & !\ldmem_M~q ) ) ) ) # ( !\wregval_M[29]~5_combout  & ( !\wregval_M[24]~48_combout  & ( (memaddr_M[24] & !\ldmem_M~q ) ) ) )

	.dataa(!memaddr_M[24]),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[24]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~49 .extended_lut = "off";
defparam \wregval_M[24]~49 .lut_mask = 64'h505050505050FFFF;
defparam \wregval_M[24]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N38
dffeas \regs[7][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~49_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[11][24]~q  & ( \imem~68_combout  & ( (!\imem~69_combout  & ((\regs[15][24]~q ))) # (\imem~69_combout  & (\regs[7][24]~q )) ) ) ) # ( !\regs[11][24]~q  & ( \imem~68_combout  & ( (!\imem~69_combout  & ((\regs[15][24]~q ))) # 
// (\imem~69_combout  & (\regs[7][24]~q )) ) ) ) # ( \regs[11][24]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout ) # (\regs[3][24]~q ) ) ) ) # ( !\regs[11][24]~q  & ( !\imem~68_combout  & ( (\regs[3][24]~q  & \imem~69_combout ) ) ) )

	.dataa(!\regs[7][24]~q ),
	.datab(!\regs[3][24]~q ),
	.datac(!\imem~69_combout ),
	.datad(!\regs[15][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \regs[5][24]~q  & ( \imem~69_combout  & ( (\imem~68_combout ) # (\regs[1][24]~q ) ) ) ) # ( !\regs[5][24]~q  & ( \imem~69_combout  & ( (\regs[1][24]~q  & !\imem~68_combout ) ) ) ) # ( \regs[5][24]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[9][24]~q ))) # (\imem~68_combout  & (\regs[13][24]~q )) ) ) ) # ( !\regs[5][24]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[9][24]~q ))) # (\imem~68_combout  & (\regs[13][24]~q )) ) ) )

	.dataa(!\regs[13][24]~q ),
	.datab(!\regs[1][24]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[9][24]~q ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[14][24]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][24]~q )) # (\imem~68_combout  & ((\regs[6][24]~q ))) ) ) ) # ( !\regs[14][24]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][24]~q )) # 
// (\imem~68_combout  & ((\regs[6][24]~q ))) ) ) ) # ( \regs[14][24]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][24]~q ) ) ) ) # ( !\regs[14][24]~q  & ( !\imem~69_combout  & ( (\regs[10][24]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[2][24]~q ),
	.datab(!\regs[10][24]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[6][24]~q ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[4][24]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[12][24]~q ) ) ) ) # ( !\regs[4][24]~q  & ( \imem~68_combout  & ( (\regs[12][24]~q  & !\imem~69_combout ) ) ) ) # ( \regs[4][24]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & (\regs[8][24]~q )) # (\imem~69_combout  & ((\regs[0][24]~q ))) ) ) ) # ( !\regs[4][24]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[8][24]~q )) # (\imem~69_combout  & ((\regs[0][24]~q ))) ) ) )

	.dataa(!\regs[8][24]~q ),
	.datab(!\regs[0][24]~q ),
	.datac(!\regs[12][24]~q ),
	.datad(!\imem~69_combout ),
	.datae(!\regs[4][24]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~2_combout  & ( \Mux7~0_combout  & ( (!\imem~66_combout ) # ((!\imem~67_combout  & (\Mux7~3_combout )) # (\imem~67_combout  & ((\Mux7~1_combout )))) ) ) ) # ( !\Mux7~2_combout  & ( \Mux7~0_combout  & ( (!\imem~66_combout  & 
// (\imem~67_combout )) # (\imem~66_combout  & ((!\imem~67_combout  & (\Mux7~3_combout )) # (\imem~67_combout  & ((\Mux7~1_combout ))))) ) ) ) # ( \Mux7~2_combout  & ( !\Mux7~0_combout  & ( (!\imem~66_combout  & (!\imem~67_combout )) # (\imem~66_combout  & 
// ((!\imem~67_combout  & (\Mux7~3_combout )) # (\imem~67_combout  & ((\Mux7~1_combout ))))) ) ) ) # ( !\Mux7~2_combout  & ( !\Mux7~0_combout  & ( (\imem~66_combout  & ((!\imem~67_combout  & (\Mux7~3_combout )) # (\imem~67_combout  & ((\Mux7~1_combout ))))) 
// ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux7~3_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\Mux7~2_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N30
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \PC~39_combout  & ( \Add1~93_sumout  & ( ((!\ldPC_D~0_combout ) # (!\isbranch_D~0_combout )) # (\Add0~93_sumout ) ) ) ) # ( !\PC~39_combout  & ( \Add1~93_sumout  & ( (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & 
// ((\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (\Add0~93_sumout )))) ) ) ) # ( \PC~39_combout  & ( !\Add1~93_sumout  & ( (!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & ((!\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (\Add0~93_sumout ))) 
// ) ) ) # ( !\PC~39_combout  & ( !\Add1~93_sumout  & ( (\Add0~93_sumout  & (\ldPC_D~0_combout  & \isbranch_D~0_combout )) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\Decoder1~2_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\PC~39_combout ),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h0011FCDD0311FFDD;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N48
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \Add0~89_sumout  & ( \Add1~89_sumout  & ( ((\ldPC_D~0_combout  & ((\isbranch_D~0_combout ) # (\Decoder1~2_combout )))) # (\PC~37_combout ) ) ) ) # ( !\Add0~89_sumout  & ( \Add1~89_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~37_combout 
// )))) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\PC~37_combout ) # (\Decoder1~2_combout )))) ) ) ) # ( \Add0~89_sumout  & ( !\Add1~89_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~37_combout )))) # (\ldPC_D~0_combout  & (((!\Decoder1~2_combout  & 
// \PC~37_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~89_sumout  & ( !\Add1~89_sumout  & ( (\PC~37_combout  & ((!\ldPC_D~0_combout ) # ((!\Decoder1~2_combout  & !\isbranch_D~0_combout )))) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\PC~37_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\Add0~89_sumout ),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h3320332F3370337F;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N49
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N5
dffeas \pcpred_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N36
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Selector25~11_combout  & ( (\Selector36~0_combout  & (!aluin2_A[25] $ (!alufunc_A[3] $ (\aluin1_A[25]~DUPLICATE_q )))) ) )

	.dataa(!aluin2_A[25]),
	.datab(!alufunc_A[3]),
	.datac(!\Selector36~0_combout ),
	.datad(!\aluin1_A[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000000006090609;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N39
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!aluin2_A[25] & ((!alufunc_A[0]) # (!\aluin1_A[25]~DUPLICATE_q ))) # (aluin2_A[25] & (!alufunc_A[0] & !\aluin1_A[25]~DUPLICATE_q )))) ) )

	.dataa(!aluin2_A[25]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(!\aluin1_A[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h00000000366C366C;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N54
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Selector31~2_combout  ) # ( !\Selector31~2_combout  & ( ((\Selector25~1_combout  & (\Selector56~1_combout  & pcpred_A[25]))) # (\Selector31~1_combout ) ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!\Selector56~1_combout ),
	.datac(!pcpred_A[25]),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h01FF01FFFFFFFFFF;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[29] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[29] & ( (!\aluin2_A[1]~DUPLICATE_q 
// ) # (aluin1_A[31]) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[29] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[29] & ( 
// (\aluin2_A[1]~DUPLICATE_q  & aluin1_A[31]) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h05052727AFAF2727;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( \Selector30~0_combout  & ( (!aluin2_A[2] & (\ShiftRight0~7_combout )) # (aluin2_A[2] & ((\ShiftRight0~8_combout ))) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !\Selector30~0_combout  & ( 
// aluin1_A[31] ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h333300000A5F0000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[21]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[20]))) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[18] & ( \aluin1_A[19]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (aluin1_A[21])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[20] & ((!aluin2_A[1])))) ) ) ) # ( aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[21] & !aluin2_A[1])))) 
// # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1])) # (aluin1_A[20]))) ) ) ) # ( !aluin1_A[18] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[21]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[20])))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[20]),
	.datac(!aluin1_A[21]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[18]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( aluin1_A[24] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[23])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22]))) ) ) ) # ( !aluin1_A[24] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[23])) # 
// (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22]))) ) ) ) # ( aluin1_A[24] & ( !aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[25]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[24] & ( !aluin2_A[1] & ( (\aluin1_A[25]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q ) ) 
// ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[22]),
	.datac(!\aluin1_A[25]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[24]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h0F000FFF55335533;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( aluin1_A[14] & ( \aluin1_A[15]~DUPLICATE_q  & ( ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[17]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16]))) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[14] & ( 
// \aluin1_A[15]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[17])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16] & ((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[14] & ( !\aluin1_A[15]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[17] & !\aluin2_A[1]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[16]))) ) ) ) # ( !aluin1_A[14] & ( !\aluin1_A[15]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[17]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[16])))) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[14]),
	.dataf(!\aluin1_A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h3500350F35F035FF;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout )))) ) ) ) # ( !\ShiftLeft0~32_combout  
// & ( \ShiftLeft0~34_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout  & ((aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~28_combout )))) ) ) ) # ( \ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftLeft0~33_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~28_combout  & aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Selector25~10_combout  & ( \ShiftLeft0~50_combout  & ( (\Selector55~1_combout  & (((\ShiftLeft0~51_combout ) # (\Selector31~0_combout )) # (aluin2_A[4]))) ) ) ) # ( !\Selector25~10_combout  & ( \ShiftLeft0~50_combout  & ( 
// (\Selector31~0_combout  & \Selector55~1_combout ) ) ) ) # ( \Selector25~10_combout  & ( !\ShiftLeft0~50_combout  & ( (\Selector55~1_combout  & (((!aluin2_A[4] & \ShiftLeft0~51_combout )) # (\Selector31~0_combout ))) ) ) ) # ( !\Selector25~10_combout  & ( 
// !\ShiftLeft0~50_combout  & ( (\Selector31~0_combout  & \Selector55~1_combout ) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector55~1_combout ),
	.datad(!\ShiftLeft0~51_combout ),
	.datae(!\Selector25~10_combout ),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h0303030B0303070F;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( !alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add3~37_sumout  & \Selector25~0_combout ))) # (\Selector31~4_combout )) # (\Selector31~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add4~37_sumout  & 
// \Selector25~0_combout ))) # (\Selector31~4_combout )) # (\Selector31~3_combout ) ) )

	.dataa(!\Selector31~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add4~37_sumout ),
	.datad(!\Selector25~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector31~4_combout ),
	.datag(!\Add3~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "on";
defparam \Selector31~5 .lut_mask = 64'h55575557FFFFFFFF;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \memaddr_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N50
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N41
dffeas \RTval_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[25] .is_wysiwyg = "true";
defparam \RTval_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N44
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y18_N20
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \wregval_M[25]~46 (
// Equation(s):
// \wregval_M[25]~46_combout  = ( dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!dmem_rtl_0_bypass[80]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout )) # 
// (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (dmem_rtl_0_bypass[80] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!dmem_rtl_0_bypass[80]) # (((\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (dmem_rtl_0_bypass[80] & (!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[80]),
	.datab(!\dmem~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~46 .extended_lut = "off";
defparam \wregval_M[25]~46 .lut_mask = 64'h0004BBBF4404FFBF;
defparam \wregval_M[25]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \wregval_M[25]~47 (
// Equation(s):
// \wregval_M[25]~47_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[25]~46_combout  ) ) ) # ( \wregval_M[29]~5_combout  & ( !\wregval_M[1]~1_combout  & ( \wregval_M[25]~46_combout  ) ) ) # ( !\wregval_M[29]~5_combout  & ( 
// !\wregval_M[1]~1_combout  & ( (memaddr_M[25]) # (\ldmem_M~q ) ) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[25]),
	.datad(!\wregval_M[25]~46_combout ),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~47 .extended_lut = "off";
defparam \wregval_M[25]~47 .lut_mask = 64'h3F3F00FF000000FF;
defparam \wregval_M[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N46
dffeas \regs[4][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[5][25]~q  & ( \imem~67_combout  & ( (\regs[4][25]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[5][25]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & \regs[4][25]~q ) ) ) ) # ( \regs[5][25]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[6][25]~q ))) # (\imem~66_combout  & (\regs[7][25]~q )) ) ) ) # ( !\regs[5][25]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[6][25]~q ))) # (\imem~66_combout  & (\regs[7][25]~q )) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\regs[4][25]~q ),
	.datac(!\regs[7][25]~q ),
	.datad(!\regs[6][25]~q ),
	.datae(!\regs[5][25]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[15][25]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][25]~q )) # (\imem~66_combout  & ((\regs[13][25]~q ))) ) ) ) # ( !\regs[15][25]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[12][25]~q )) # 
// (\imem~66_combout  & ((\regs[13][25]~q ))) ) ) ) # ( \regs[15][25]~q  & ( !\imem~67_combout  & ( (\regs[14][25]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[15][25]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[14][25]~q ) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\regs[14][25]~q ),
	.datac(!\regs[12][25]~q ),
	.datad(!\regs[13][25]~q ),
	.datae(!\regs[15][25]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N0
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[11][25]~q  & ( \imem~66_combout  & ( (!\imem~67_combout ) # (\regs[9][25]~q ) ) ) ) # ( !\regs[11][25]~q  & ( \imem~66_combout  & ( (\regs[9][25]~q  & \imem~67_combout ) ) ) ) # ( \regs[11][25]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[10][25]~q ))) # (\imem~67_combout  & (\regs[8][25]~q )) ) ) ) # ( !\regs[11][25]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[10][25]~q ))) # (\imem~67_combout  & (\regs[8][25]~q )) ) ) )

	.dataa(!\regs[9][25]~q ),
	.datab(!\regs[8][25]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[10][25]~q ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[1][25]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[0][25]~q ) ) ) ) # ( !\regs[1][25]~q  & ( \imem~67_combout  & ( (\regs[0][25]~q  & !\imem~66_combout ) ) ) ) # ( \regs[1][25]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[2][25]~q ))) # (\imem~66_combout  & (\regs[3][25]~q )) ) ) ) # ( !\regs[1][25]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[2][25]~q ))) # (\imem~66_combout  & (\regs[3][25]~q )) ) ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!\regs[3][25]~q ),
	.datac(!\regs[2][25]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[1][25]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~2_combout  & ( \Mux6~0_combout  & ( (!\imem~68_combout ) # ((!\imem~69_combout  & ((\Mux6~3_combout ))) # (\imem~69_combout  & (\Mux6~1_combout ))) ) ) ) # ( !\Mux6~2_combout  & ( \Mux6~0_combout  & ( (!\imem~68_combout  & 
// (((\imem~69_combout )))) # (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux6~3_combout ))) # (\imem~69_combout  & (\Mux6~1_combout )))) ) ) ) # ( \Mux6~2_combout  & ( !\Mux6~0_combout  & ( (!\imem~68_combout  & (((!\imem~69_combout )))) # 
// (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux6~3_combout ))) # (\imem~69_combout  & (\Mux6~1_combout )))) ) ) ) # ( !\Mux6~2_combout  & ( !\Mux6~0_combout  & ( (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux6~3_combout ))) # (\imem~69_combout  & 
// (\Mux6~1_combout )))) ) ) )

	.dataa(!\Mux6~1_combout ),
	.datab(!\imem~68_combout ),
	.datac(!\Mux6~3_combout ),
	.datad(!\imem~69_combout ),
	.datae(!\Mux6~2_combout ),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N22
dffeas \aluin1_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[28]) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( aluin2_A[1] & ( (aluin1_A[28] & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( 
// \aluin1_A[27]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[25]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[26]))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (\aluin1_A[25]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[26]))) ) ) )

	.dataa(!\aluin1_A[25]~DUPLICATE_q ),
	.datab(!aluin1_A[28]),
	.datac(!aluin1_A[26]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h550F550F0033FF33;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~13_combout  & ( (!aluin2_A[2] & (\ShiftRight0~7_combout )) # (aluin2_A[2] & ((\ShiftRight0~8_combout ))) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~13_combout  & ( 
// (!aluin2_A[2]) # (\ShiftRight0~6_combout ) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~13_combout  & ( (!aluin2_A[2] & (\ShiftRight0~7_combout )) # (aluin2_A[2] & ((\ShiftRight0~8_combout ))) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( 
// !\ShiftRight0~13_combout  & ( (aluin2_A[2] & \ShiftRight0~6_combout ) ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h000F5353F0FF5353;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( aluin1_A[10] & ( aluin1_A[11] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[9]) # (aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (aluin1_A[12]))) ) ) ) # ( !aluin1_A[10] & ( aluin1_A[11] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[9]) # (aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12] & (aluin2_A[1]))) ) ) ) # ( aluin1_A[10] & ( !aluin1_A[11] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1] & aluin1_A[9])))) # 
// (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # (aluin1_A[12]))) ) ) ) # ( !aluin1_A[10] & ( !aluin1_A[11] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1] & aluin1_A[9])))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12] & (aluin2_A[1]))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[9]),
	.datae(!aluin1_A[10]),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( aluin1_A[1] & ( aluin1_A[3] & ( (!\aluin2_A[0]~DUPLICATE_q ) # ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[1] & ( aluin1_A[3] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))))) ) ) ) # ( aluin1_A[1] & ( !aluin1_A[3] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((!\aluin2_A[1]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))))) ) ) ) # ( !aluin1_A[1] & ( !aluin1_A[3] & ( 
// (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[2])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin1_A[2]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[1]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( aluin2_A[0] & ( aluin1_A[8] & ( (\aluin1_A[6]~DUPLICATE_q ) # (aluin2_A[1]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7]))) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[8] & ( 
// (!aluin2_A[1] & \aluin1_A[6]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7]))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( aluin2_A[2] & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~12_combout ) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~59_combout ))) # 
// (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~10_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & \ShiftRight0~12_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// ((\ShiftRight0~59_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~59_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( \ShiftRight0~60_combout  & ( (!\ShiftRight0~5_combout  & (((!aluin2_A[4]) # (\ShiftRight0~40_combout )))) # (\ShiftRight0~5_combout  & (aluin1_A[31])) ) ) # ( !\ShiftRight0~60_combout  & ( (!\ShiftRight0~5_combout  & 
// (((aluin2_A[4] & \ShiftRight0~40_combout )))) # (\ShiftRight0~5_combout  & (aluin1_A[31])) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'h03550355CF55CF55;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N18
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( \Selector26~1_combout  & ( !\aluin2_A[1]~DUPLICATE_q  $ (!aluin1_A[1] $ (alufunc_A[3])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin1_A[1]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = ( \Selector26~0_combout  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!aluin1_A[1]) # (!\aluin2_A[1]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!aluin1_A[1] & !\aluin2_A[1]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[1]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'h00000000566A566A;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N30
cyclonev_lcell_comb \ldPC_D~1 (
// Equation(s):
// \ldPC_D~1_combout  = ( \ldPC_D~0_combout  & ( (\Decoder1~2_combout ) # (\isbranch_D~0_combout ) ) )

	.dataa(gnd),
	.datab(!\isbranch_D~0_combout ),
	.datac(!\Decoder1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldPC_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldPC_D~1 .extended_lut = "off";
defparam \ldPC_D~1 .lut_mask = 64'h000000003F3F3F3F;
defparam \ldPC_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N51
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Mux30~4_combout  & ( \ldPC_D~1_combout  ) ) # ( \Mux30~4_combout  & ( !\ldPC_D~1_combout  & ( pcpred_A[1] ) ) ) # ( !\Mux30~4_combout  & ( !\ldPC_D~1_combout  & ( pcpred_A[1] ) ) )

	.dataa(!pcpred_A[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux30~4_combout ),
	.dataf(!\ldPC_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h555555550000FFFF;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N36
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( (\Decoder1~2_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\isbranch_D~0_combout )) ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( ((\Decoder1~2_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\isbranch_D~0_combout ))) # (\mispred~0_combout ) ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( \mispred~0_combout  ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\mispred~0_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h0F0F00001F0F1100;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y25_N52
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \pcpred_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N0
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( aluin1_A[0] ) + ( \aluin2_A[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add3~126  = CARRY(( aluin1_A[0] ) + ( \aluin2_A[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N3
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( aluin1_A[1] ) + ( aluin2_A[1] ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( aluin1_A[1] ) + ( aluin2_A[1] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \Selector55~4 (
// Equation(s):
// \Selector55~4_combout  = ( \Add4~121_sumout  & ( (\Selector47~2_combout  & ((\Add3~121_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add4~121_sumout  & ( (!alufunc_A[3] & (\Selector47~2_combout  & \Add3~121_sumout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector47~2_combout ),
	.datad(!\Add3~121_sumout ),
	.datae(gnd),
	.dataf(!\Add4~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4 .extended_lut = "off";
defparam \Selector55~4 .lut_mask = 64'h000C000C030F030F;
defparam \Selector55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \Selector55~7 (
// Equation(s):
// \Selector55~7_combout  = ( pcpred_A[1] & ( !\Selector55~4_combout  & ( (!\Selector25~3_combout  & (!\Selector55~6_combout  & !\Selector55~5_combout )) ) ) ) # ( !pcpred_A[1] & ( !\Selector55~4_combout  & ( (!\Selector55~6_combout  & !\Selector55~5_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\Selector25~3_combout ),
	.datac(!\Selector55~6_combout ),
	.datad(!\Selector55~5_combout ),
	.datae(!pcpred_A[1]),
	.dataf(!\Selector55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~7 .extended_lut = "off";
defparam \Selector55~7 .lut_mask = 64'hF000C00000000000;
defparam \Selector55~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N27
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( \ShiftLeft0~23_combout  & ( (!\aluin2_A[4]~DUPLICATE_q  & (\alufunc_A[0]~DUPLICATE_q  & \Selector55~1_combout )) ) )

	.dataa(!\aluin2_A[4]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Selector55~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h0000000000220022;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N9
cyclonev_lcell_comb \Selector55~8 (
// Equation(s):
// \Selector55~8_combout  = ( \ShiftLeft0~0_combout  & ( (!\ShiftRight0~5_combout  & \Selector55~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\Selector55~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~8 .extended_lut = "off";
defparam \Selector55~8 .lut_mask = 64'h000000000C0C0C0C;
defparam \Selector55~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \Selector55~9 (
// Equation(s):
// \Selector55~9_combout  = ( \Selector55~7_combout  & ( \Selector55~8_combout  ) ) # ( !\Selector55~7_combout  & ( \Selector55~8_combout  ) ) # ( \Selector55~7_combout  & ( !\Selector55~8_combout  & ( (\Selector55~3_combout  & \Selector55~0_combout ) ) ) ) 
// # ( !\Selector55~7_combout  & ( !\Selector55~8_combout  & ( (!alufunc_A[4]) # ((\Selector55~3_combout  & \Selector55~0_combout )) ) ) )

	.dataa(!\Selector55~3_combout ),
	.datab(!alufunc_A[4]),
	.datac(gnd),
	.datad(!\Selector55~0_combout ),
	.datae(!\Selector55~7_combout ),
	.dataf(!\Selector55~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~9 .extended_lut = "off";
defparam \Selector55~9 .lut_mask = 64'hCCDD0055FFFFFFFF;
defparam \Selector55~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N10
dffeas \memaddr_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector55~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N2
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DECEF6CEDDEAB82035A18120000000000000000";
// synopsys translate_on

// Location: FF_X26_Y18_N56
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \wregval_M[1]~11 (
// Equation(s):
// \wregval_M[1]~11_combout  = ( dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # (((\dmem~7_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (dmem_rtl_0_bypass[32] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (dmem_rtl_0_bypass[32] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[32]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~11 .extended_lut = "off";
defparam \wregval_M[1]~11 .lut_mask = 64'h0400AEFF1500BFFF;
defparam \wregval_M[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \wregval_M[1]~80 (
// Equation(s):
// \wregval_M[1]~80_combout  = ( !\WideNor0~combout  & ( (((!\ldmem_M~q  & ((memaddr_M[1]))) # (\ldmem_M~q  & (\wregval_M[1]~11_combout )))) ) ) # ( \WideNor0~combout  & ( (!\ldmem_M~q  & ((((memaddr_M[1]))))) # (\ldmem_M~q  & (!\wregval_M[1]~12_combout  & 
// (\Equal7~8_combout  & (\Equal7~7_combout )))) ) )

	.dataa(!\wregval_M[1]~12_combout ),
	.datab(!\Equal7~8_combout ),
	.datac(!\Equal7~7_combout ),
	.datad(!\ldmem_M~q ),
	.datae(!\WideNor0~combout ),
	.dataf(!memaddr_M[1]),
	.datag(!\wregval_M[1]~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~80 .extended_lut = "on";
defparam \wregval_M[1]~80 .lut_mask = 64'h000F0002FF0FFF02;
defparam \wregval_M[1]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N38
dffeas \regs[15][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[1]~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N2
dffeas \regs[13][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N26
dffeas \regs[14][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N8
dffeas \regs[12][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[13][1]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[12][1]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[15][1]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[14][1]~q  ) ) )

	.dataa(!\regs[15][1]~q ),
	.datab(!\regs[13][1]~q ),
	.datac(!\regs[14][1]~q ),
	.datad(!\regs[12][1]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \regs[3][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N21
cyclonev_lcell_comb \regs[0][1]~feeder (
// Equation(s):
// \regs[0][1]~feeder_combout  = ( \wregval_M[1]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][1]~feeder .extended_lut = "off";
defparam \regs[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N22
dffeas \regs[0][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \regs[2][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N49
dffeas \regs[1][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[1][1]~q  & ( \imem~66_combout  & ( (\imem~67_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[1][1]~q  & ( \imem~66_combout  & ( (\regs[3][1]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][1]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][1]~q ))) # (\imem~67_combout  & (\regs[0][1]~q )) ) ) ) # ( !\regs[1][1]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[2][1]~q ))) # (\imem~67_combout  & (\regs[0][1]~q )) ) ) )

	.dataa(!\regs[3][1]~q ),
	.datab(!\regs[0][1]~q ),
	.datac(!\regs[2][1]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \regs[4][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \regs[7][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \regs[6][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N37
dffeas \regs[5][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[5][1]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[4][1]~q ) ) ) ) # ( !\regs[5][1]~q  & ( \imem~67_combout  & ( (\regs[4][1]~q  & !\imem~66_combout ) ) ) ) # ( \regs[5][1]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[6][1]~q ))) # (\imem~66_combout  & (\regs[7][1]~q )) ) ) ) # ( !\regs[5][1]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[6][1]~q ))) # (\imem~66_combout  & (\regs[7][1]~q )) ) ) )

	.dataa(!\regs[4][1]~q ),
	.datab(!\regs[7][1]~q ),
	.datac(!\regs[6][1]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \regs[9][1]~feeder (
// Equation(s):
// \regs[9][1]~feeder_combout  = ( \wregval_M[1]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][1]~feeder .extended_lut = "off";
defparam \regs[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N56
dffeas \regs[9][1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( \wregval_M[1]~80_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \regs[8][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N44
dffeas \regs[11][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \regs[10][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~80_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[10][1]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][1]~q ))) # (\imem~66_combout  & (\regs[9][1]~DUPLICATE_q )) ) ) ) # ( !\regs[10][1]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][1]~q ))) # 
// (\imem~66_combout  & (\regs[9][1]~DUPLICATE_q )) ) ) ) # ( \regs[10][1]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[11][1]~q ) ) ) ) # ( !\regs[10][1]~q  & ( !\imem~67_combout  & ( (\imem~66_combout  & \regs[11][1]~q ) ) ) )

	.dataa(!\regs[9][1]~DUPLICATE_q ),
	.datab(!\regs[8][1]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[11][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~1_combout  & ( \Mux30~2_combout  & ( (!\imem~68_combout  & (((!\imem~69_combout ) # (\Mux30~0_combout )))) # (\imem~68_combout  & (((\imem~69_combout )) # (\Mux30~3_combout ))) ) ) ) # ( !\Mux30~1_combout  & ( \Mux30~2_combout 
//  & ( (!\imem~68_combout  & (((!\imem~69_combout ) # (\Mux30~0_combout )))) # (\imem~68_combout  & (\Mux30~3_combout  & ((!\imem~69_combout )))) ) ) ) # ( \Mux30~1_combout  & ( !\Mux30~2_combout  & ( (!\imem~68_combout  & (((\Mux30~0_combout  & 
// \imem~69_combout )))) # (\imem~68_combout  & (((\imem~69_combout )) # (\Mux30~3_combout ))) ) ) ) # ( !\Mux30~1_combout  & ( !\Mux30~2_combout  & ( (!\imem~68_combout  & (((\Mux30~0_combout  & \imem~69_combout )))) # (\imem~68_combout  & (\Mux30~3_combout 
//  & ((!\imem~69_combout )))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\Mux30~3_combout ),
	.datac(!\Mux30~0_combout ),
	.datad(!\imem~69_combout ),
	.datae(!\Mux30~1_combout ),
	.dataf(!\Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \aluin1_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux30~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1] .is_wysiwyg = "true";
defparam \aluin1_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N6
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \aluin2_A[2]~DUPLICATE_q  ) + ( aluin1_A[2] ) + ( \Add3~122  ))
// \Add3~118  = CARRY(( \aluin2_A[2]~DUPLICATE_q  ) + ( aluin1_A[2] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(!aluin1_A[2]),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N9
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( aluin1_A[3] ) + ( aluin2_A[3] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( aluin1_A[3] ) + ( aluin2_A[3] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N12
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( aluin2_A[4] ) + ( \aluin1_A[4]~DUPLICATE_q  ) + ( \Add3~114  ))
// \Add3~106  = CARRY(( aluin2_A[4] ) + ( \aluin1_A[4]~DUPLICATE_q  ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N15
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( aluin1_A[5] ) + ( \aluin2_A[5]~DUPLICATE_q  ) + ( \Add3~106  ))
// \Add3~2  = CARRY(( aluin1_A[5] ) + ( \aluin2_A[5]~DUPLICATE_q  ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[5]~DUPLICATE_q ),
	.datad(!aluin1_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N18
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( aluin2_A[6] ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))
// \Add3~110  = CARRY(( aluin2_A[6] ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin2_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N21
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( aluin2_A[7] ) + ( aluin1_A[7] ) + ( \Add3~110  ))
// \Add3~102  = CARRY(( aluin2_A[7] ) + ( aluin1_A[7] ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[7]),
	.datad(!aluin2_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N24
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( aluin2_A[8] ) + ( \aluin1_A[8]~DUPLICATE_q  ) + ( \Add3~102  ))
// \Add3~66  = CARRY(( aluin2_A[8] ) + ( \aluin1_A[8]~DUPLICATE_q  ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( aluin1_A[31] & ( \ShiftRight0~5_combout  & ( !\alufunc_A[0]~DUPLICATE_q  ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~52_combout  & \alufunc_A[0]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[31] & ( 
// !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & (\ShiftLeft0~52_combout  & \alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~52_combout ),
	.datac(gnd),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h002200220000FF00;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N30
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( \Selector26~0_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!aluin1_A[8] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[8]))) # (aluin1_A[8] & (!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[8])))) ) )

	.dataa(!aluin1_A[8]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h000000001E781E78;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \aluin2_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( !\aluin2_A[6]~DUPLICATE_q  & ( !aluin2_A[7] & ( (!\aluin2_A[5]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[5]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\aluin2_A[6]~DUPLICATE_q ),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'hF000000000000000;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N39
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \ShiftRight0~23_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2]) # ((\ShiftRight0~22_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~23_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// (aluin2_A[2] & ((\ShiftRight0~22_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h03530353A3F3A3F3;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !aluin2_A[23] & ( !aluin2_A[24] & ( (!aluin2_A[21] & (!aluin2_A[20] & (!aluin2_A[22] & !aluin2_A[25]))) ) ) )

	.dataa(!aluin2_A[21]),
	.datab(!aluin2_A[20]),
	.datac(!aluin2_A[22]),
	.datad(!aluin2_A[25]),
	.datae(!aluin2_A[23]),
	.dataf(!aluin2_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \aluin2_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !aluin2_A[15] & ( !aluin2_A[14] & ( (!aluin2_A[17] & (!\aluin2_A[19]~DUPLICATE_q  & (!\aluin2_A[16]~DUPLICATE_q  & !\aluin2_A[18]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin2_A[17]),
	.datab(!\aluin2_A[19]~DUPLICATE_q ),
	.datac(!\aluin2_A[16]~DUPLICATE_q ),
	.datad(!\aluin2_A[18]~DUPLICATE_q ),
	.datae(!aluin2_A[15]),
	.dataf(!aluin2_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N53
dffeas \aluin2_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !aluin2_A[10] & ( !aluin2_A[12] & ( (!aluin2_A[13] & (!aluin2_A[8] & (!aluin2_A[11] & !aluin2_A[9]))) ) ) )

	.dataa(!aluin2_A[13]),
	.datab(!aluin2_A[8]),
	.datac(!aluin2_A[11]),
	.datad(!aluin2_A[9]),
	.datae(!aluin2_A[10]),
	.dataf(!aluin2_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N29
dffeas \aluin2_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26] .is_wysiwyg = "true";
defparam \aluin2_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N14
dffeas \aluin2_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28] .is_wysiwyg = "true";
defparam \aluin2_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N8
dffeas \aluin2_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27] .is_wysiwyg = "true";
defparam \aluin2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N27
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~95_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux34~4_combout  ) )

	.dataa(gnd),
	.datab(!\Mux34~4_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~95_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h33333333000F000F;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N28
dffeas \aluin2_A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N35
dffeas \aluin2_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30] .is_wysiwyg = "true";
defparam \aluin2_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N39
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !\aluin2_A[29]~DUPLICATE_q  & ( !aluin2_A[30] & ( (!aluin2_A[26] & (!aluin2_A[28] & (!aluin2_A[27] & !aluin2_A[31]))) ) ) )

	.dataa(!aluin2_A[26]),
	.datab(!aluin2_A[28]),
	.datac(!aluin2_A[27]),
	.datad(!aluin2_A[31]),
	.datae(!\aluin2_A[29]~DUPLICATE_q ),
	.dataf(!aluin2_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N42
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~4_combout  & ( \ShiftRight0~1_combout  & ( (\ShiftRight0~3_combout  & \ShiftRight0~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~3_combout ),
	.datad(!\ShiftRight0~2_combout ),
	.datae(!\ShiftRight0~4_combout ),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h000000000000000F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[9])) # (aluin2_A[1] & ((aluin1_A[11]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[8] & ( (!aluin2_A[1]) # (aluin1_A[10]) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[9])) # (aluin2_A[1] & ((aluin1_A[11]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[8] & ( (aluin2_A[1] & aluin1_A[10]) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[9]),
	.datac(!aluin1_A[10]),
	.datad(!aluin1_A[11]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h05052277AFAF2277;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~37_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout ))) # (aluin2_A[2]) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( \ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout )))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( 
// \ShiftRight0~24_combout  & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout )))) # (aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( !\ShiftRight0~37_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~38_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N45
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \ShiftRight0~39_combout  & ( (\Selector49~0_combout  & (\ShiftRight0~30_combout  & ((!aluin2_A[4]) # (\Selector48~3_combout )))) ) ) # ( !\ShiftRight0~39_combout  & ( (aluin2_A[4] & (\Selector49~0_combout  & 
// (\Selector48~3_combout  & \ShiftRight0~30_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector49~0_combout ),
	.datac(!\Selector48~3_combout ),
	.datad(!\ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'h0001000100230023;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N39
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( aluin1_A[8] & ( !alufunc_A[3] $ (aluin2_A[8]) ) ) # ( !aluin1_A[8] & ( !alufunc_A[3] $ (!aluin2_A[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N38
dffeas \pcpred_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \Selector25~3_combout  & ( ((\Selector52~1_combout  & (\Selector48~1_combout  & \Selector25~11_combout ))) # (\pcpred_A[8]~DUPLICATE_q ) ) ) # ( !\Selector25~3_combout  & ( (\Selector52~1_combout  & (\Selector48~1_combout  & 
// \Selector25~11_combout )) ) )

	.dataa(!\Selector52~1_combout ),
	.datab(!\Selector48~1_combout ),
	.datac(!\pcpred_A[8]~DUPLICATE_q ),
	.datad(!\Selector25~11_combout ),
	.datae(gnd),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h001100110F1F0F1F;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \Selector48~7 (
// Equation(s):
// \Selector48~7_combout  = ( \Selector48~6_combout  & ( \Selector48~2_combout  & ( (!\Selector55~1_combout  & alufunc_A[4]) ) ) ) # ( !\Selector48~6_combout  & ( \Selector48~2_combout  & ( (alufunc_A[4] & ((!\Selector48~4_combout ) # (!\Selector55~1_combout 
// ))) ) ) ) # ( \Selector48~6_combout  & ( !\Selector48~2_combout  & ( (!\Selector55~1_combout  & ((!\Selector48~0_combout ) # (alufunc_A[4]))) ) ) ) # ( !\Selector48~6_combout  & ( !\Selector48~2_combout  & ( (!\Selector48~4_combout  & 
// (((!\Selector48~0_combout ) # (alufunc_A[4])))) # (\Selector48~4_combout  & (!\Selector55~1_combout  & ((!\Selector48~0_combout ) # (alufunc_A[4])))) ) ) )

	.dataa(!\Selector48~4_combout ),
	.datab(!\Selector55~1_combout ),
	.datac(!\Selector48~0_combout ),
	.datad(!alufunc_A[4]),
	.datae(!\Selector48~6_combout ),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~7 .extended_lut = "off";
defparam \Selector48~7 .lut_mask = 64'hE0EEC0CC00EE00CC;
defparam \Selector48~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Selector48~7_combout  & ( \Add4~65_sumout  & ( (!alufunc_A[4] & (\Selector47~2_combout  & ((alufunc_A[3]) # (\Add3~65_sumout )))) ) ) ) # ( !\Selector48~7_combout  & ( \Add4~65_sumout  ) ) # ( \Selector48~7_combout  & ( 
// !\Add4~65_sumout  & ( (\Add3~65_sumout  & (!alufunc_A[4] & (\Selector47~2_combout  & !alufunc_A[3]))) ) ) ) # ( !\Selector48~7_combout  & ( !\Add4~65_sumout  ) )

	.dataa(!\Add3~65_sumout ),
	.datab(!alufunc_A[4]),
	.datac(!\Selector47~2_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\Selector48~7_combout ),
	.dataf(!\Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'hFFFF0400FFFF040C;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N28
dffeas \memaddr_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N2
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N43
dffeas \RTval_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[8] .is_wysiwyg = "true";
defparam \RTval_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N47
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A0A01D0C502204040022400000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y22_N44
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N42
cyclonev_lcell_comb \wregval_M[8]~69 (
// Equation(s):
// \wregval_M[8]~69_combout  = ( dmem_rtl_0_bypass[45] & ( \dmem~7_combout  ) ) # ( dmem_rtl_0_bypass[45] & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[46]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( !\dmem~7_combout  & ( (dmem_rtl_0_bypass[46] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))))) ) ) )

	.dataa(!dmem_rtl_0_bypass[46]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~69 .extended_lut = "off";
defparam \wregval_M[8]~69 .lut_mask = 64'h1105BBAF0000FFFF;
defparam \wregval_M[8]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \wregval_M[8]~71 (
// Equation(s):
// \wregval_M[8]~71_combout  = ( memaddr_M[8] & ( \wregval_M[8]~69_combout  & ( (!\ldmem_M~q ) # ((!\WideNor0~combout ) # ((\wregval_M[8]~70_combout  & \Equal7~9_combout ))) ) ) ) # ( !memaddr_M[8] & ( \wregval_M[8]~69_combout  & ( (\ldmem_M~q  & 
// ((!\WideNor0~combout ) # ((\wregval_M[8]~70_combout  & \Equal7~9_combout )))) ) ) ) # ( memaddr_M[8] & ( !\wregval_M[8]~69_combout  & ( (!\ldmem_M~q ) # ((\wregval_M[8]~70_combout  & (\WideNor0~combout  & \Equal7~9_combout ))) ) ) ) # ( !memaddr_M[8] & ( 
// !\wregval_M[8]~69_combout  & ( (\ldmem_M~q  & (\wregval_M[8]~70_combout  & (\WideNor0~combout  & \Equal7~9_combout ))) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[8]~70_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal7~9_combout ),
	.datae(!memaddr_M[8]),
	.dataf(!\wregval_M[8]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~71 .extended_lut = "off";
defparam \wregval_M[8]~71 .lut_mask = 64'h0001AAAB5051FAFB;
defparam \wregval_M[8]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( \wregval_M[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \regs[3][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[7][8]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[3][8]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[15][8]~q  ) ) ) # ( !\imem~68_combout  & ( 
// !\imem~69_combout  & ( \regs[11][8]~q  ) ) )

	.dataa(!\regs[3][8]~q ),
	.datab(!\regs[11][8]~q ),
	.datac(!\regs[7][8]~q ),
	.datad(!\regs[15][8]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[13][8]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][8]~q )) # (\imem~68_combout  & ((\regs[5][8]~q ))) ) ) ) # ( !\regs[13][8]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][8]~q )) # 
// (\imem~68_combout  & ((\regs[5][8]~q ))) ) ) ) # ( \regs[13][8]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[9][8]~q ) ) ) ) # ( !\regs[13][8]~q  & ( !\imem~69_combout  & ( (\regs[9][8]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[1][8]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[5][8]~q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N49
dffeas \regs[14][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[2][8]~q  & ( \imem~69_combout  & ( (!\imem~68_combout ) # (\regs[6][8]~q ) ) ) ) # ( !\regs[2][8]~q  & ( \imem~69_combout  & ( (\regs[6][8]~q  & \imem~68_combout ) ) ) ) # ( \regs[2][8]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[10][8]~q ))) # (\imem~68_combout  & (\regs[14][8]~q )) ) ) ) # ( !\regs[2][8]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[10][8]~q ))) # (\imem~68_combout  & (\regs[14][8]~q )) ) ) )

	.dataa(!\regs[6][8]~q ),
	.datab(!\regs[14][8]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[10][8]~q ),
	.datae(!\regs[2][8]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[12][8]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][8]~q ))) # (\imem~68_combout  & (\regs[4][8]~q )) ) ) ) # ( !\regs[12][8]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[0][8]~q ))) # 
// (\imem~68_combout  & (\regs[4][8]~q )) ) ) ) # ( \regs[12][8]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[8][8]~q ) ) ) ) # ( !\regs[12][8]~q  & ( !\imem~69_combout  & ( (\regs[8][8]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[8][8]~q ),
	.datab(!\regs[4][8]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[0][8]~q ),
	.datae(!\regs[12][8]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N45
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~2_combout  & ( \Mux23~0_combout  & ( (!\imem~66_combout ) # ((!\imem~67_combout  & (\Mux23~3_combout )) # (\imem~67_combout  & ((\Mux23~1_combout )))) ) ) ) # ( !\Mux23~2_combout  & ( \Mux23~0_combout  & ( (!\imem~66_combout  
// & (\imem~67_combout )) # (\imem~66_combout  & ((!\imem~67_combout  & (\Mux23~3_combout )) # (\imem~67_combout  & ((\Mux23~1_combout ))))) ) ) ) # ( \Mux23~2_combout  & ( !\Mux23~0_combout  & ( (!\imem~66_combout  & (!\imem~67_combout )) # 
// (\imem~66_combout  & ((!\imem~67_combout  & (\Mux23~3_combout )) # (\imem~67_combout  & ((\Mux23~1_combout ))))) ) ) ) # ( !\Mux23~2_combout  & ( !\Mux23~0_combout  & ( (\imem~66_combout  & ((!\imem~67_combout  & (\Mux23~3_combout )) # (\imem~67_combout  
// & ((\Mux23~1_combout ))))) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux23~3_combout ),
	.datad(!\Mux23~1_combout ),
	.datae(!\Mux23~2_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N43
dffeas \aluin1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N6
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[8] & ( (!aluin2_A[1] & ((aluin1_A[7]))) # (aluin2_A[1] & (aluin1_A[9])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[8] & ( (\aluin1_A[6]~DUPLICATE_q ) # (aluin2_A[1]) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[8] & ( (!aluin2_A[1] & ((aluin1_A[7]))) # (aluin2_A[1] & (aluin1_A[9])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[8] & ( (!aluin2_A[1] & \aluin1_A[6]~DUPLICATE_q ) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[9]),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N18
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( aluin1_A[10] & ( aluin1_A[11] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[10] & ( aluin1_A[11] & ( (!aluin2_A[1] & 
// (\aluin2_A[0]~DUPLICATE_q )) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))))) ) ) ) # ( aluin1_A[10] & ( !aluin1_A[11] & ( (!aluin2_A[1] & (!\aluin2_A[0]~DUPLICATE_q )) # 
// (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))))) ) ) ) # ( !aluin1_A[10] & ( !aluin1_A[11] & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # 
// (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[12]),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!aluin1_A[10]),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~33_combout  & ( (aluin2_A[2]) # (\ShiftRight0~32_combout ) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~33_combout  & ( (!aluin2_A[2] & (\ShiftRight0~53_combout )) # 
// (aluin2_A[2] & ((\ShiftRight0~31_combout ))) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~33_combout  & ( (\ShiftRight0~32_combout  & !aluin2_A[2]) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~33_combout  & ( (!aluin2_A[2] & 
// (\ShiftRight0~53_combout )) # (aluin2_A[2] & ((\ShiftRight0~31_combout ))) ) ) )

	.dataa(!\ShiftRight0~32_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~53_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h0C3F44440C3F7777;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( aluin2_A[4] & ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) ) # ( !aluin2_A[4] & ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) ) # ( aluin2_A[4] & ( !\ShiftRight0~5_combout  & ( \ShiftRight0~20_combout  ) ) ) # ( !aluin2_A[4] 
// & ( !\ShiftRight0~5_combout  & ( \ShiftRight0~54_combout  ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~54_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h00FF0F0F33333333;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~16_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((aluin2_A[2]) # (\ShiftLeft0~15_combout ))) ) ) # ( !\ShiftLeft0~16_combout  & ( (\ShiftLeft0~15_combout  & (!aluin2_A[2] & !\aluin2_A[3]~DUPLICATE_q )) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h4040404070707070;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N24
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( \Selector25~3_combout  & ( ((\Selector26~1_combout  & (!\aluin1_A[6]~DUPLICATE_q  $ (\aluin2_A[6]~DUPLICATE_q )))) # (pcpred_A[6]) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( \Selector25~3_combout  & 
// ( ((\Selector26~1_combout  & (!\aluin1_A[6]~DUPLICATE_q  $ (!\aluin2_A[6]~DUPLICATE_q )))) # (pcpred_A[6]) ) ) ) # ( \alufunc_A[3]~DUPLICATE_q  & ( !\Selector25~3_combout  & ( (\Selector26~1_combout  & (!\aluin1_A[6]~DUPLICATE_q  $ 
// (\aluin2_A[6]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( !\Selector25~3_combout  & ( (\Selector26~1_combout  & (!\aluin1_A[6]~DUPLICATE_q  $ (!\aluin2_A[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\aluin1_A[6]~DUPLICATE_q ),
	.datac(!pcpred_A[6]),
	.datad(!\aluin2_A[6]~DUPLICATE_q ),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h114444111F4F4F1F;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N30
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \Selector26~0_combout  & ( \aluin1_A[6]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A[6]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( \Selector26~0_combout  & ( !\aluin1_A[6]~DUPLICATE_q  & ( 
// !\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A[6]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[6]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!\Selector26~0_combout ),
	.dataf(!\aluin1_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h000003FC00003FC0;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N6
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \Add4~109_sumout  & ( \Add3~109_sumout  & ( (!\Selector50~1_combout  & (!\Selector50~0_combout  & !\Selector47~2_combout )) ) ) ) # ( !\Add4~109_sumout  & ( \Add3~109_sumout  & ( (!\Selector50~1_combout  & 
// (!\Selector50~0_combout  & ((!\Selector47~2_combout ) # (\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( \Add4~109_sumout  & ( !\Add3~109_sumout  & ( (!\Selector50~1_combout  & (!\Selector50~0_combout  & ((!\Selector47~2_combout ) # (!\alufunc_A[3]~DUPLICATE_q 
// )))) ) ) ) # ( !\Add4~109_sumout  & ( !\Add3~109_sumout  & ( (!\Selector50~1_combout  & !\Selector50~0_combout ) ) ) )

	.dataa(!\Selector50~1_combout ),
	.datab(!\Selector50~0_combout ),
	.datac(!\Selector47~2_combout ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!\Add4~109_sumout ),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h8888888080888080;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N48
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \ShiftLeft0~26_combout  & ( \Selector50~2_combout  & ( ((\Selector50~3_combout  & \Selector55~0_combout )) # (\Selector52~0_combout ) ) ) ) # ( !\ShiftLeft0~26_combout  & ( \Selector50~2_combout  & ( (\Selector50~3_combout  & 
// \Selector55~0_combout ) ) ) ) # ( \ShiftLeft0~26_combout  & ( !\Selector50~2_combout  & ( (!alufunc_A[4]) # (((\Selector50~3_combout  & \Selector55~0_combout )) # (\Selector52~0_combout )) ) ) ) # ( !\ShiftLeft0~26_combout  & ( !\Selector50~2_combout  & ( 
// (!alufunc_A[4]) # ((\Selector50~3_combout  & \Selector55~0_combout )) ) ) )

	.dataa(!\Selector50~3_combout ),
	.datab(!alufunc_A[4]),
	.datac(!\Selector55~0_combout ),
	.datad(!\Selector52~0_combout ),
	.datae(!\ShiftLeft0~26_combout ),
	.dataf(!\Selector50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'hCDCDCDFF050505FF;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N52
dffeas \memaddr_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N2
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N53
dffeas \RTval_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[6] .is_wysiwyg = "true";
defparam \RTval_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N8
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BFE828200080800000000D200000000000000000";
// synopsys translate_on

// Location: FF_X31_Y18_N44
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \wregval_M[6]~19 (
// Equation(s):
// \wregval_M[6]~19_combout  = ( dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!dmem_rtl_0_bypass[42]) # (((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (dmem_rtl_0_bypass[42] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!dmem_rtl_0_bypass[42]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (dmem_rtl_0_bypass[42] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~19 .extended_lut = "off";
defparam \wregval_M[6]~19 .lut_mask = 64'h0040AFEF1050BFFF;
defparam \wregval_M[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \wregval_M[6]~20 (
// Equation(s):
// \wregval_M[6]~20_combout  = (\memaddr_M[4]~DUPLICATE_q  & \SW[6]~input_o )

	.dataa(!\memaddr_M[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~20 .extended_lut = "off";
defparam \wregval_M[6]~20 .lut_mask = 64'h0055005500550055;
defparam \wregval_M[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \wregval_M[6]~21 (
// Equation(s):
// \wregval_M[6]~21_combout  = ( \wregval_M[6]~20_combout  & ( \Equal7~9_combout  & ( (!\ldmem_M~q  & (((memaddr_M[6])))) # (\ldmem_M~q  & (((\wregval_M[6]~19_combout )) # (\WideNor0~combout ))) ) ) ) # ( !\wregval_M[6]~20_combout  & ( \Equal7~9_combout  & ( 
// (!\ldmem_M~q  & (((memaddr_M[6])))) # (\ldmem_M~q  & (!\WideNor0~combout  & ((\wregval_M[6]~19_combout )))) ) ) ) # ( \wregval_M[6]~20_combout  & ( !\Equal7~9_combout  & ( (!\ldmem_M~q  & (((memaddr_M[6])))) # (\ldmem_M~q  & (!\WideNor0~combout  & 
// ((\wregval_M[6]~19_combout )))) ) ) ) # ( !\wregval_M[6]~20_combout  & ( !\Equal7~9_combout  & ( (!\ldmem_M~q  & (((memaddr_M[6])))) # (\ldmem_M~q  & (!\WideNor0~combout  & ((\wregval_M[6]~19_combout )))) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\WideNor0~combout ),
	.datac(!memaddr_M[6]),
	.datad(!\wregval_M[6]~19_combout ),
	.datae(!\wregval_M[6]~20_combout ),
	.dataf(!\Equal7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~21 .extended_lut = "off";
defparam \wregval_M[6]~21 .lut_mask = 64'h0A4E0A4E0A4E1B5F;
defparam \wregval_M[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \regs[4][6]~feeder (
// Equation(s):
// \regs[4][6]~feeder_combout  = ( \wregval_M[6]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][6]~feeder .extended_lut = "off";
defparam \regs[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \regs[4][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N57
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[6][6]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[7][6]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[4][6]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[5][6]~q  ) ) )

	.dataa(!\regs[4][6]~q ),
	.datab(!\regs[5][6]~q ),
	.datac(!\regs[6][6]~q ),
	.datad(!\regs[7][6]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N32
dffeas \regs[3][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][6]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][6]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][6]~DUPLICATE_q  ) ) ) # ( !\imem~12_combout 
//  & ( !\imem~6_combout  & ( \regs[1][6]~q  ) ) )

	.dataa(!\regs[1][6]~q ),
	.datab(!\regs[3][6]~DUPLICATE_q ),
	.datac(!\regs[2][6]~q ),
	.datad(!\regs[0][6]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \regs[10][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \regs[8][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[9][6]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][6]~q ))) # (\imem~12_combout  & (\regs[10][6]~q )) ) ) ) # ( !\regs[9][6]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][6]~q ))) # 
// (\imem~12_combout  & (\regs[10][6]~q )) ) ) ) # ( \regs[9][6]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[11][6]~q ) ) ) ) # ( !\regs[9][6]~q  & ( !\imem~6_combout  & ( (\regs[11][6]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[11][6]~q ),
	.datab(!\regs[10][6]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[8][6]~q ),
	.datae(!\regs[9][6]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N4
dffeas \regs[13][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[13][6]~DUPLICATE_q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[15][6]~q )) # (\imem~6_combout  & ((\regs[14][6]~q ))) ) ) ) # ( !\regs[13][6]~DUPLICATE_q  & ( \imem~12_combout  & ( (!\imem~6_combout  & 
// (\regs[15][6]~q )) # (\imem~6_combout  & ((\regs[14][6]~q ))) ) ) ) # ( \regs[13][6]~DUPLICATE_q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[12][6]~q ) ) ) ) # ( !\regs[13][6]~DUPLICATE_q  & ( !\imem~12_combout  & ( (\imem~6_combout  & 
// \regs[12][6]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[15][6]~q ),
	.datad(!\regs[14][6]~q ),
	.datae(!\regs[13][6]~DUPLICATE_q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N51
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~2_combout  & ( \Mux57~3_combout  & ( (!\imem~20_combout ) # ((!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  & ((\Mux57~0_combout )))) ) ) ) # ( !\Mux57~2_combout  & ( \Mux57~3_combout  & ( (!\imem~20_combout  
// & (((!\imem~17_combout )))) # (\imem~20_combout  & ((!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  & ((\Mux57~0_combout ))))) ) ) ) # ( \Mux57~2_combout  & ( !\Mux57~3_combout  & ( (!\imem~20_combout  & (((\imem~17_combout )))) # 
// (\imem~20_combout  & ((!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  & ((\Mux57~0_combout ))))) ) ) ) # ( !\Mux57~2_combout  & ( !\Mux57~3_combout  & ( (\imem~20_combout  & ((!\imem~17_combout  & (\Mux57~1_combout )) # (\imem~17_combout  
// & ((\Mux57~0_combout ))))) ) ) )

	.dataa(!\Mux57~1_combout ),
	.datab(!\imem~20_combout ),
	.datac(!\Mux57~0_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\Mux57~2_combout ),
	.dataf(!\Mux57~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N27
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~89_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux57~4_combout  ) )

	.dataa(!\imem~89_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(!\Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h00FF00FFF5F5F5F5;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N28
dffeas \aluin2_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N21
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \ShiftLeft0~5_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~6_combout ))) ) ) # ( !\ShiftLeft0~5_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~6_combout  & 
// !\aluin2_A[3]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h05000500AF00AF00;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N9
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( \ShiftRight0~5_combout  & ( (aluin1_A[31] & !\alufunc_A[0]~DUPLICATE_q ) ) ) # ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & (\alufunc_A[0]~DUPLICATE_q  & \ShiftLeft0~24_combout )) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~24_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h000C000C50505050;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( aluin2_A[1] & ( aluin1_A[9] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[10]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[9] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[7])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[8]))) ) ) ) # ( 
// aluin2_A[1] & ( !aluin1_A[9] & ( (\aluin2_A[0]~DUPLICATE_q  & aluin1_A[10]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[9] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[7])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[8]))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[10]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[8]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~26_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~49_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~27_combout )))) # (aluin2_A[2]) ) ) ) # ( 
// !\ShiftRight0~28_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~49_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~27_combout  & !aluin2_A[2])))) ) ) ) # ( \ShiftRight0~28_combout  & ( 
// !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~49_combout  & ((!aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2]) # (\ShiftRight0~27_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~26_combout  & ( 
// (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~49_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~27_combout ))))) ) ) )

	.dataa(!\ShiftRight0~49_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h4700473347CC47FF;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \ShiftRight0~16_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2]) # ((\ShiftRight0~15_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~16_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// (aluin2_A[2] & ((\ShiftRight0~15_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~15_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h05330533AF33AF33;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \Selector49~1_combout  & ( \ShiftRight0~30_combout  & ( (\Selector49~0_combout  & ((aluin2_A[4]) # (\ShiftRight0~50_combout ))) ) ) ) # ( !\Selector49~1_combout  & ( \ShiftRight0~30_combout  & ( (\ShiftRight0~50_combout  & 
// (\Selector49~0_combout  & !aluin2_A[4])) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!\Selector49~0_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\Selector49~1_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'h000000000300030F;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N27
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( \Selector49~5_combout  & ( \Selector55~1_combout  ) ) # ( !\Selector49~5_combout  & ( (\Selector49~2_combout  & \Selector55~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector49~2_combout ),
	.datad(!\Selector55~1_combout ),
	.datae(gnd),
	.dataf(!\Selector49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h000F000F00FF00FF;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \Selector49~7 (
// Equation(s):
// \Selector49~7_combout  = ( !alufunc_A[3] & ( (((\Selector25~0_combout  & (\Add3~101_sumout  & \Selector56~0_combout ))) # (\Selector49~6_combout )) # (\Selector49~4_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector25~0_combout  & (\Add4~101_sumout  & 
// \Selector56~0_combout ))) # (\Selector49~6_combout )) # (\Selector49~4_combout ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Selector49~4_combout ),
	.datac(!\Add4~101_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector49~6_combout ),
	.datag(!\Add3~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~7 .extended_lut = "on";
defparam \Selector49~7 .lut_mask = 64'h33373337FFFFFFFF;
defparam \Selector49~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N14
dffeas \memaddr_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N24
cyclonev_lcell_comb \memaddr_M[0]~feeder (
// Equation(s):
// \memaddr_M[0]~feeder_combout  = ( \Selector56~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[0]~feeder .extended_lut = "off";
defparam \memaddr_M[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \memaddr_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Equal7~6 (
// Equation(s):
// \Equal7~6_combout  = ( !memaddr_M[2] & ( !memaddr_M[6] & ( (!memaddr_M[0] & (!memaddr_M[1] & !memaddr_M[3])) ) ) )

	.dataa(!memaddr_M[0]),
	.datab(!memaddr_M[1]),
	.datac(!memaddr_M[3]),
	.datad(gnd),
	.datae(!memaddr_M[2]),
	.dataf(!memaddr_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~6 .extended_lut = "off";
defparam \Equal7~6 .lut_mask = 64'h8080000000000000;
defparam \Equal7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \Equal7~8 (
// Equation(s):
// \Equal7~8_combout  = ( !\memaddr_M[5]~DUPLICATE_q  & ( (memaddr_M[7] & \Equal7~6_combout ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[7]),
	.datac(gnd),
	.datad(!\Equal7~6_combout ),
	.datae(gnd),
	.dataf(!\memaddr_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~8 .extended_lut = "off";
defparam \Equal7~8 .lut_mask = 64'h0033003300000000;
defparam \Equal7~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \wregval_M[7]~72 (
// Equation(s):
// \wregval_M[7]~72_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[7]))) ) ) # ( \ldmem_M~q  & ( (\WideNor0~combout  & ((!\Equal7~7_combout ) # ((!\Equal7~8_combout ) # ((memaddr_M[4] & \SW[7]~input_o ))))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!memaddr_M[4]),
	.datac(!\Equal7~7_combout ),
	.datad(!\Equal7~8_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\SW[7]~input_o ),
	.datag(!memaddr_M[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~72 .extended_lut = "on";
defparam \wregval_M[7]~72 .lut_mask = 64'h0F0F55500F0F5551;
defparam \wregval_M[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000800200080000024000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N12
cyclonev_lcell_comb \wregval_M[7]~17 (
// Equation(s):
// \wregval_M[7]~17_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~17 .extended_lut = "off";
defparam \wregval_M[7]~17 .lut_mask = 64'h03030303F3F3F3F3;
defparam \wregval_M[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \wregval_M[7]~18 (
// Equation(s):
// \wregval_M[7]~18_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[7]~17_combout  & ( (!dmem_rtl_0_bypass[43]) # (((!\dmem~7_combout  & dmem_rtl_0_bypass[44])) # (\wregval_M[7]~72_combout )) ) ) ) # ( !\wregval_M[29]~5_combout  & ( 
// \wregval_M[7]~17_combout  & ( \wregval_M[7]~72_combout  ) ) ) # ( \wregval_M[29]~5_combout  & ( !\wregval_M[7]~17_combout  & ( ((!dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~7_combout )))) # (\wregval_M[7]~72_combout ) ) ) ) # ( 
// !\wregval_M[29]~5_combout  & ( !\wregval_M[7]~17_combout  & ( \wregval_M[7]~72_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dmem~7_combout ),
	.datac(!\wregval_M[7]~72_combout ),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~18 .extended_lut = "off";
defparam \wregval_M[7]~18 .lut_mask = 64'h0F0FAF2F0F0FAFEF;
defparam \wregval_M[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \regs[6][7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \regs[5][7]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[4][7]~q ) ) ) ) # ( !\regs[5][7]~q  & ( \imem~67_combout  & ( (\regs[4][7]~q  & !\imem~66_combout ) ) ) ) # ( \regs[5][7]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & (\regs[6][7]~DUPLICATE_q )) # (\imem~66_combout  & ((\regs[7][7]~q ))) ) ) ) # ( !\regs[5][7]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & (\regs[6][7]~DUPLICATE_q )) # (\imem~66_combout  & ((\regs[7][7]~q ))) ) ) )

	.dataa(!\regs[6][7]~DUPLICATE_q ),
	.datab(!\regs[4][7]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[7][7]~q ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[14][7]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][7]~q ))) # (\imem~66_combout  & (\regs[13][7]~q )) ) ) ) # ( !\regs[14][7]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][7]~q ))) # 
// (\imem~66_combout  & (\regs[13][7]~q )) ) ) ) # ( \regs[14][7]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[15][7]~q ) ) ) ) # ( !\regs[14][7]~q  & ( !\imem~67_combout  & ( (\imem~66_combout  & \regs[15][7]~q ) ) ) )

	.dataa(!\regs[13][7]~q ),
	.datab(!\regs[12][7]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[15][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[11][7]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][7]~q ))) # (\imem~66_combout  & (\regs[9][7]~q )) ) ) ) # ( !\regs[11][7]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][7]~q ))) # 
// (\imem~66_combout  & (\regs[9][7]~q )) ) ) ) # ( \regs[11][7]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][7]~q ) ) ) ) # ( !\regs[11][7]~q  & ( !\imem~67_combout  & ( (\regs[10][7]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\regs[10][7]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[0][7]~q  & ( \imem~67_combout  & ( (!\imem~66_combout ) # (\regs[1][7]~q ) ) ) ) # ( !\regs[0][7]~q  & ( \imem~67_combout  & ( (\regs[1][7]~q  & \imem~66_combout ) ) ) ) # ( \regs[0][7]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[2][7]~q ))) # (\imem~66_combout  & (\regs[3][7]~q )) ) ) ) # ( !\regs[0][7]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[2][7]~q ))) # (\imem~66_combout  & (\regs[3][7]~q )) ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\regs[1][7]~q ),
	.datac(!\regs[2][7]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[0][7]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N33
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~2_combout  & ( \Mux24~0_combout  & ( (!\imem~68_combout ) # ((!\imem~69_combout  & ((\Mux24~3_combout ))) # (\imem~69_combout  & (\Mux24~1_combout ))) ) ) ) # ( !\Mux24~2_combout  & ( \Mux24~0_combout  & ( (!\imem~68_combout  
// & (\imem~69_combout )) # (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux24~3_combout ))) # (\imem~69_combout  & (\Mux24~1_combout )))) ) ) ) # ( \Mux24~2_combout  & ( !\Mux24~0_combout  & ( (!\imem~68_combout  & (!\imem~69_combout )) # 
// (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux24~3_combout ))) # (\imem~69_combout  & (\Mux24~1_combout )))) ) ) ) # ( !\Mux24~2_combout  & ( !\Mux24~0_combout  & ( (\imem~68_combout  & ((!\imem~69_combout  & ((\Mux24~3_combout ))) # (\imem~69_combout 
//  & (\Mux24~1_combout )))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\Mux24~1_combout ),
	.datad(!\Mux24~3_combout ),
	.datae(!\Mux24~2_combout ),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N32
dffeas \aluin1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux24~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( aluin2_A[1] & ( \aluin1_A[6]~DUPLICATE_q  & ( (\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[7]) ) ) ) # ( !aluin2_A[1] & ( \aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[9])) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((aluin1_A[8]))) ) ) ) # ( aluin2_A[1] & ( !\aluin1_A[6]~DUPLICATE_q  & ( (aluin1_A[7] & !\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[1] & ( !\aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[9])) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((aluin1_A[8]))) ) ) )

	.dataa(!aluin1_A[7]),
	.datab(!aluin1_A[9]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[8]),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin1_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~0_combout  & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((aluin2_A[2]) # (\ShiftLeft0~29_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2]))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// \ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((aluin2_A[2]) # (\ShiftLeft0~29_combout ))) ) ) ) # ( \ShiftLeft0~0_combout  & ( !\ShiftLeft0~1_combout  & ( (!aluin2_A[2] & ((\ShiftLeft0~29_combout ) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ShiftLeft0~0_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout  & !aluin2_A[2])) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h202070702A2A7A7A;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N42
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \ShiftRight0~5_combout  & ( \ShiftLeft0~50_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~50_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[4]~DUPLICATE_q ) ) 
// ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftLeft0~50_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[31]),
	.datad(!\aluin2_A[4]~DUPLICATE_q ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h00000C0C33000C0C;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \pcpred_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N54
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( aluin1_A[9] & ( \Selector26~1_combout  & ( (!pcpred_A[9] & ((!aluin2_A[9] $ (\alufunc_A[3]~DUPLICATE_q )))) # (pcpred_A[9] & ((!aluin2_A[9] $ (\alufunc_A[3]~DUPLICATE_q )) # (\Selector25~3_combout ))) ) ) ) # ( !aluin1_A[9] & ( 
// \Selector26~1_combout  & ( (!pcpred_A[9] & ((!aluin2_A[9] $ (!\alufunc_A[3]~DUPLICATE_q )))) # (pcpred_A[9] & ((!aluin2_A[9] $ (!\alufunc_A[3]~DUPLICATE_q )) # (\Selector25~3_combout ))) ) ) ) # ( aluin1_A[9] & ( !\Selector26~1_combout  & ( (pcpred_A[9] & 
// \Selector25~3_combout ) ) ) ) # ( !aluin1_A[9] & ( !\Selector26~1_combout  & ( (pcpred_A[9] & \Selector25~3_combout ) ) ) )

	.dataa(!pcpred_A[9]),
	.datab(!\Selector25~3_combout ),
	.datac(!aluin2_A[9]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!aluin1_A[9]),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'h111111111FF1F11F;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N33
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( \Selector26~0_combout  & ( !alufunc_A[3] $ (((!aluin1_A[9] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[9]))) # (aluin1_A[9] & (!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[9])))) ) )

	.dataa(!aluin1_A[9]),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[9]),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h00000000366C366C;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~12_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~11_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~13_combout ))) # (aluin2_A[2]) ) ) ) # ( 
// !\ShiftRight0~6_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~11_combout ) # (aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~13_combout  & (!aluin2_A[2]))) ) ) ) # ( \ShiftRight0~6_combout  & ( 
// !\ShiftRight0~12_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2] & \ShiftRight0~11_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~13_combout ))) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~12_combout  & ( 
// (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~11_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~13_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( aluin2_A[2] & ( \ShiftRight0~7_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~7_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q ) # (aluin1_A[31]) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~7_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( !aluin2_A[2] & ( 
// !\ShiftRight0~7_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & aluin1_A[31]) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h05052727AFAF2727;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \Selector47~6 (
// Equation(s):
// \Selector47~6_combout  = ( \Selector47~0_combout  & ( (\Selector49~0_combout  & (\ShiftRight0~30_combout  & ((\ShiftRight0~35_combout ) # (aluin2_A[4])))) ) ) # ( !\Selector47~0_combout  & ( (!aluin2_A[4] & (\Selector49~0_combout  & 
// (\ShiftRight0~30_combout  & \ShiftRight0~35_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector49~0_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\ShiftRight0~35_combout ),
	.datae(gnd),
	.dataf(!\Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~6 .extended_lut = "off";
defparam \Selector47~6 .lut_mask = 64'h0002000201030103;
defparam \Selector47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N54
cyclonev_lcell_comb \Selector47~7 (
// Equation(s):
// \Selector47~7_combout  = ( \Selector47~3_combout  & ( \Selector47~6_combout  & ( (alufunc_A[4] & !\Selector55~1_combout ) ) ) ) # ( !\Selector47~3_combout  & ( \Selector47~6_combout  & ( (!\Selector55~1_combout  & ((!\Selector47~4_combout ) # 
// (alufunc_A[4]))) ) ) ) # ( \Selector47~3_combout  & ( !\Selector47~6_combout  & ( (alufunc_A[4] & ((!\Selector47~1_combout ) # (!\Selector55~1_combout ))) ) ) ) # ( !\Selector47~3_combout  & ( !\Selector47~6_combout  & ( (!alufunc_A[4] & 
// (!\Selector47~4_combout  & ((!\Selector47~1_combout ) # (!\Selector55~1_combout )))) # (alufunc_A[4] & ((!\Selector47~1_combout ) # ((!\Selector55~1_combout )))) ) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector47~1_combout ),
	.datac(!\Selector47~4_combout ),
	.datad(!\Selector55~1_combout ),
	.datae(!\Selector47~3_combout ),
	.dataf(!\Selector47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~7 .extended_lut = "off";
defparam \Selector47~7 .lut_mask = 64'hF5C45544F5005500;
defparam \Selector47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N27
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add3~66  ))
// \Add3~62  = CARRY(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( \Add3~61_sumout  & ( \Add4~61_sumout  & ( (!\Selector47~7_combout ) # ((\Selector47~2_combout  & !alufunc_A[4])) ) ) ) # ( !\Add3~61_sumout  & ( \Add4~61_sumout  & ( (!\Selector47~7_combout ) # ((\alufunc_A[3]~DUPLICATE_q  & 
// (\Selector47~2_combout  & !alufunc_A[4]))) ) ) ) # ( \Add3~61_sumout  & ( !\Add4~61_sumout  & ( (!\Selector47~7_combout ) # ((!\alufunc_A[3]~DUPLICATE_q  & (\Selector47~2_combout  & !alufunc_A[4]))) ) ) ) # ( !\Add3~61_sumout  & ( !\Add4~61_sumout  & ( 
// !\Selector47~7_combout  ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\Selector47~2_combout ),
	.datac(!\Selector47~7_combout ),
	.datad(!alufunc_A[4]),
	.datae(!\Add3~61_sumout ),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'hF0F0F2F0F1F0F3F0;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N46
dffeas \memaddr_M[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N7
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N16
dffeas \RTval_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[9] .is_wysiwyg = "true";
defparam \RTval_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~10_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N53
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF044A40A1D00501098678432A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N18
cyclonev_lcell_comb \wregval_M[9]~66 (
// Equation(s):
// \wregval_M[9]~66_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!dmem_rtl_0_bypass[47]) # ((dmem_rtl_0_bypass[48] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!dmem_rtl_0_bypass[48] & (((!dmem_rtl_0_bypass[47])))) # (dmem_rtl_0_bypass[48] & ((!\dmem~7_combout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[47]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!dmem_rtl_0_bypass[48] & 
// (((!dmem_rtl_0_bypass[47])))) # (dmem_rtl_0_bypass[48] & ((!\dmem~7_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[47]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!dmem_rtl_0_bypass[47] & ((!dmem_rtl_0_bypass[48]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~66 .extended_lut = "off";
defparam \wregval_M[9]~66 .lut_mask = 64'hA0F0B1F0E4F0F5F0;
defparam \wregval_M[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \wregval_M[9]~68 (
// Equation(s):
// \wregval_M[9]~68_combout  = ( \wregval_M[9]~66_combout  & ( \Equal7~9_combout  & ( (!\ldmem_M~q  & (((\memaddr_M[9]~DUPLICATE_q )))) # (\ldmem_M~q  & (((!\WideNor0~combout )) # (\wregval_M[9]~67_combout ))) ) ) ) # ( !\wregval_M[9]~66_combout  & ( 
// \Equal7~9_combout  & ( (!\ldmem_M~q  & (((\memaddr_M[9]~DUPLICATE_q )))) # (\ldmem_M~q  & (\wregval_M[9]~67_combout  & (\WideNor0~combout ))) ) ) ) # ( \wregval_M[9]~66_combout  & ( !\Equal7~9_combout  & ( (\ldmem_M~q ) # (\memaddr_M[9]~DUPLICATE_q ) ) ) 
// ) # ( !\wregval_M[9]~66_combout  & ( !\Equal7~9_combout  & ( (!\ldmem_M~q  & ((\memaddr_M[9]~DUPLICATE_q ))) # (\ldmem_M~q  & (\WideNor0~combout )) ) ) )

	.dataa(!\wregval_M[9]~67_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\memaddr_M[9]~DUPLICATE_q ),
	.datad(!\ldmem_M~q ),
	.datae(!\wregval_M[9]~66_combout ),
	.dataf(!\Equal7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~68 .extended_lut = "off";
defparam \wregval_M[9]~68 .lut_mask = 64'h0F330FFF0F110FDD;
defparam \wregval_M[9]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N56
dffeas \regs[4][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[0][9]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[4][9]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[8][9]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~20_combout  & ( \regs[12][9]~q  ) ) )

	.dataa(!\regs[4][9]~q ),
	.datab(!\regs[8][9]~q ),
	.datac(!\regs[0][9]~q ),
	.datad(!\regs[12][9]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[3][9]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[7][9]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[11][9]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~20_combout  & ( \regs[15][9]~q  ) ) )

	.dataa(!\regs[3][9]~q ),
	.datab(!\regs[7][9]~q ),
	.datac(!\regs[15][9]~q ),
	.datad(!\regs[11][9]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N54
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[2][9]~q  & ( \imem~17_combout  & ( (\imem~20_combout ) # (\regs[10][9]~q ) ) ) ) # ( !\regs[2][9]~q  & ( \imem~17_combout  & ( (\regs[10][9]~q  & !\imem~20_combout ) ) ) ) # ( \regs[2][9]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & ((\regs[14][9]~q ))) # (\imem~20_combout  & (\regs[6][9]~q )) ) ) ) # ( !\regs[2][9]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & ((\regs[14][9]~q ))) # (\imem~20_combout  & (\regs[6][9]~q )) ) ) )

	.dataa(!\regs[6][9]~q ),
	.datab(!\regs[10][9]~q ),
	.datac(!\regs[14][9]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[2][9]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N10
dffeas \regs[9][9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[1][9]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[5][9]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[9][9]~DUPLICATE_q  ) ) ) # ( 
// !\imem~17_combout  & ( !\imem~20_combout  & ( \regs[13][9]~q  ) ) )

	.dataa(!\regs[5][9]~q ),
	.datab(!\regs[1][9]~q ),
	.datac(!\regs[9][9]~DUPLICATE_q ),
	.datad(!\regs[13][9]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \imem~6_combout  & ( \Mux54~1_combout  & ( (!\imem~12_combout  & (\Mux54~0_combout )) # (\imem~12_combout  & ((\Mux54~2_combout ))) ) ) ) # ( !\imem~6_combout  & ( \Mux54~1_combout  & ( (!\imem~12_combout ) # (\Mux54~3_combout ) ) ) 
// ) # ( \imem~6_combout  & ( !\Mux54~1_combout  & ( (!\imem~12_combout  & (\Mux54~0_combout )) # (\imem~12_combout  & ((\Mux54~2_combout ))) ) ) ) # ( !\imem~6_combout  & ( !\Mux54~1_combout  & ( (\imem~12_combout  & \Mux54~3_combout ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\Mux54~0_combout ),
	.datac(!\Mux54~3_combout ),
	.datad(!\Mux54~2_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N15
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~115_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux54~4_combout  ) )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(!\imem~115_combout ),
	.datad(!\Mux54~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h00FF00FF05050505;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \aluin2_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N48
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( aluin1_A[10] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[10]))) ) ) # ( !aluin1_A[10] & ( !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[10]))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[10]),
	.datae(gnd),
	.dataf(!aluin1_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h555A555A5AAA5AAA;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N20
dffeas \pcpred_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N57
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( aluin1_A[10] & ( !alufunc_A[3] $ (aluin2_A[10]) ) ) # ( !aluin1_A[10] & ( !alufunc_A[3] $ (!aluin2_A[10]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N0
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \Selector46~3_combout  & ( \Selector26~0_combout  & ( (!\Selector26~1_combout  & (!\Selector46~2_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[10])))) ) ) ) # ( !\Selector46~3_combout  & ( \Selector26~0_combout  & ( 
// (!\Selector46~2_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[10]))) ) ) ) # ( \Selector46~3_combout  & ( !\Selector26~0_combout  & ( (!\Selector26~1_combout  & ((!\Selector25~3_combout ) # (!pcpred_A[10]))) ) ) ) # ( !\Selector46~3_combout  & ( 
// !\Selector26~0_combout  & ( (!\Selector25~3_combout ) # (!pcpred_A[10]) ) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\Selector25~3_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(!pcpred_A[10]),
	.datae(!\Selector46~3_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftRight0~18_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2]) # ((\ShiftRight0~19_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~18_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// (aluin2_A[2] & ((\ShiftRight0~19_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h05330533AF33AF33;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \ShiftRight0~31_combout  & ( \ShiftRight0~33_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~32_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~17_combout )))) ) ) ) # ( 
// !\ShiftRight0~31_combout  & ( \ShiftRight0~33_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~32_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~17_combout ))))) ) ) ) # 
// ( \ShiftRight0~31_combout  & ( !\ShiftRight0~33_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~32_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~17_combout ))))) ) ) ) 
// # ( !\ShiftRight0~31_combout  & ( !\ShiftRight0~33_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~32_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~17_combout ))))) ) ) )

	.dataa(!\ShiftRight0~32_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\ShiftRight0~31_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( \ShiftRight0~34_combout  & ( (\Selector49~0_combout  & (\ShiftRight0~30_combout  & ((!aluin2_A[4]) # (\Selector46~0_combout )))) ) ) # ( !\ShiftRight0~34_combout  & ( (aluin2_A[4] & (\Selector49~0_combout  & 
// (\ShiftRight0~30_combout  & \Selector46~0_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector49~0_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "off";
defparam \Selector46~6 .lut_mask = 64'h0001000102030203;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \ShiftLeft0~48_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((\ShiftRight0~5_combout  & aluin1_A[31])))) # (\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[4] & (!\ShiftRight0~5_combout ))) ) ) # ( !\ShiftLeft0~48_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (\ShiftRight0~5_combout  & aluin1_A[31])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h000A000A404A404A;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \Selector46~7 (
// Equation(s):
// \Selector46~7_combout  = ( \Selector46~6_combout  & ( \Selector46~1_combout  & ( (!\Selector55~1_combout  & ((\Selector46~4_combout ) # (alufunc_A[4]))) ) ) ) # ( !\Selector46~6_combout  & ( \Selector46~1_combout  & ( (!\Selector55~1_combout  & 
// ((\Selector46~4_combout ) # (alufunc_A[4]))) ) ) ) # ( \Selector46~6_combout  & ( !\Selector46~1_combout  & ( (!\Selector55~1_combout  & ((\Selector46~4_combout ) # (alufunc_A[4]))) ) ) ) # ( !\Selector46~6_combout  & ( !\Selector46~1_combout  & ( 
// (\Selector46~4_combout ) # (alufunc_A[4]) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[4]),
	.datac(!\Selector55~1_combout ),
	.datad(!\Selector46~4_combout ),
	.datae(!\Selector46~6_combout ),
	.dataf(!\Selector46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7 .extended_lut = "off";
defparam \Selector46~7 .lut_mask = 64'h33FF30F030F030F0;
defparam \Selector46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N51
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Add4~57_sumout  & ( (!\Selector46~7_combout ) # ((\Selector25~2_combout  & ((\Add3~57_sumout ) # (alufunc_A[3])))) ) ) # ( !\Add4~57_sumout  & ( (!\Selector46~7_combout ) # ((!alufunc_A[3] & (\Selector25~2_combout  & 
// \Add3~57_sumout ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add3~57_sumout ),
	.datad(!\Selector46~7_combout ),
	.datae(gnd),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'hFF02FF02FF13FF13;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \memaddr_M[10]~feeder (
// Equation(s):
// \memaddr_M[10]~feeder_combout  = ( \Selector46~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[10]~feeder .extended_lut = "off";
defparam \memaddr_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N43
dffeas \memaddr_M[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N34
dffeas \RTval_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[10] .is_wysiwyg = "true";
defparam \RTval_A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \wmemval_M[10]~feeder (
// Equation(s):
// \wmemval_M[10]~feeder_combout  = ( RTval_A[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[10]~feeder .extended_lut = "off";
defparam \wmemval_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N2
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0C6635D52708802054A2E30FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~9_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~9 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \wregval_M[10]~64 (
// Equation(s):
// \wregval_M[10]~64_combout  = ( \dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !dmem_rtl_0_bypass[49] ) ) ) # ( !\dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!dmem_rtl_0_bypass[50] & 
// (((!dmem_rtl_0_bypass[49])))) # (dmem_rtl_0_bypass[50] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( \dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  
// & ( !dmem_rtl_0_bypass[49] ) ) ) # ( !\dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!dmem_rtl_0_bypass[50] & (((!dmem_rtl_0_bypass[49])))) # (dmem_rtl_0_bypass[50] & 
// (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(!dmem_rtl_0_bypass[49]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[50]),
	.datae(!\dmem~7_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~64 .extended_lut = "off";
defparam \wregval_M[10]~64 .lut_mask = 64'hCC50CCCCCC5FCCCC;
defparam \wregval_M[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \wregval_M[10]~65 (
// Equation(s):
// \wregval_M[10]~65_combout  = ( \wregval_M[1]~1_combout  & ( (\wregval_M[29]~5_combout  & \wregval_M[10]~64_combout ) ) ) # ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & (((\ldmem_M~q )) # (\memaddr_M[10]~DUPLICATE_q ))) # 
// (\wregval_M[29]~5_combout  & (((\wregval_M[10]~64_combout )))) ) )

	.dataa(!\memaddr_M[10]~DUPLICATE_q ),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[29]~5_combout ),
	.datad(!\wregval_M[10]~64_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~65 .extended_lut = "off";
defparam \wregval_M[10]~65 .lut_mask = 64'h707F707F000F000F;
defparam \wregval_M[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N22
dffeas \regs[4][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[4][10]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[0][10]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[12][10]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[8][10]~q  ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\regs[12][10]~q ),
	.datac(!\regs[0][10]~q ),
	.datad(!\regs[8][10]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N55
dffeas \regs[9][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[13][10]~q  & ( \imem~68_combout  & ( (!\imem~69_combout ) # (\regs[5][10]~q ) ) ) ) # ( !\regs[13][10]~q  & ( \imem~68_combout  & ( (\imem~69_combout  & \regs[5][10]~q ) ) ) ) # ( \regs[13][10]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & (\regs[9][10]~q )) # (\imem~69_combout  & ((\regs[1][10]~q ))) ) ) ) # ( !\regs[13][10]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[9][10]~q )) # (\imem~69_combout  & ((\regs[1][10]~q ))) ) ) )

	.dataa(!\regs[9][10]~q ),
	.datab(!\regs[1][10]~q ),
	.datac(!\imem~69_combout ),
	.datad(!\regs[5][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N30
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[14][10]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][10]~q ))) # (\imem~68_combout  & (\regs[6][10]~q )) ) ) ) # ( !\regs[14][10]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][10]~q ))) # 
// (\imem~68_combout  & (\regs[6][10]~q )) ) ) ) # ( \regs[14][10]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][10]~q ) ) ) ) # ( !\regs[14][10]~q  & ( !\imem~69_combout  & ( (\regs[10][10]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[6][10]~q ),
	.datab(!\regs[10][10]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[2][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \regs[11][10]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][10]~q )) # (\imem~68_combout  & ((\regs[7][10]~q ))) ) ) ) # ( !\regs[11][10]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][10]~q )) # 
// (\imem~68_combout  & ((\regs[7][10]~q ))) ) ) ) # ( \regs[11][10]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][10]~q ) ) ) ) # ( !\regs[11][10]~q  & ( !\imem~69_combout  & ( (\regs[15][10]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[3][10]~q ),
	.datab(!\regs[15][10]~q ),
	.datac(!\regs[7][10]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N9
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \imem~66_combout  & ( \Mux21~3_combout  & ( (!\imem~67_combout ) # (\Mux21~1_combout ) ) ) ) # ( !\imem~66_combout  & ( \Mux21~3_combout  & ( (!\imem~67_combout  & ((\Mux21~2_combout ))) # (\imem~67_combout  & (\Mux21~0_combout )) ) 
// ) ) # ( \imem~66_combout  & ( !\Mux21~3_combout  & ( (\imem~67_combout  & \Mux21~1_combout ) ) ) ) # ( !\imem~66_combout  & ( !\Mux21~3_combout  & ( (!\imem~67_combout  & ((\Mux21~2_combout ))) # (\imem~67_combout  & (\Mux21~0_combout )) ) ) )

	.dataa(!\Mux21~0_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux21~1_combout ),
	.datad(!\Mux21~2_combout ),
	.datae(!\imem~66_combout ),
	.dataf(!\Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \aluin1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux21~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[10]))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( 
// (!aluin2_A[1] & (\aluin2_A[0]~DUPLICATE_q )) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[10])))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!aluin2_A[1] & 
// (!\aluin2_A[0]~DUPLICATE_q )) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[11]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[10])))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & 
// ((aluin1_A[11]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[10])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[10]),
	.datad(!aluin1_A[11]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h014589CD2367ABEF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~29_combout  & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~1_combout ))) ) ) ) # ( !\ShiftLeft0~29_combout  & 
// ( \ShiftLeft0~34_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~28_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~1_combout  & ((aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~28_combout  & aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftLeft0~1_combout ))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_combout  & ( (aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~1_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \ShiftLeft0~0_combout  & ( (!aluin2_A[4] & ((\ShiftLeft0~57_combout ))) # (aluin2_A[4] & (\ShiftLeft0~23_combout )) ) ) # ( !\ShiftLeft0~0_combout  & ( (!aluin2_A[4] & \ShiftLeft0~57_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!\ShiftLeft0~57_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N36
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( aluin1_A[17] & ( (\Selector26~0_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[17]))))) ) ) # ( !aluin1_A[17] & ( (\Selector26~0_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ 
// (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[17]))))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[17]),
	.datad(!\Selector26~0_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h00360036006C006C;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N3
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (\Selector26~1_combout  & (!aluin1_A[17] $ (aluin2_A[17]))) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( (\Selector26~1_combout  & (!aluin1_A[17] $ (!aluin2_A[17]))) ) )

	.dataa(!aluin1_A[17]),
	.datab(gnd),
	.datac(!\Selector26~1_combout ),
	.datad(!aluin2_A[17]),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N47
dffeas \pcpred_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N54
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( pcpred_A[17] & ( \Selector25~3_combout  & ( !alufunc_A[4] ) ) ) # ( !pcpred_A[17] & ( \Selector25~3_combout  & ( (!alufunc_A[4] & ((\Selector39~3_combout ) # (\Selector39~2_combout ))) ) ) ) # ( pcpred_A[17] & ( 
// !\Selector25~3_combout  & ( (!alufunc_A[4] & ((\Selector39~3_combout ) # (\Selector39~2_combout ))) ) ) ) # ( !pcpred_A[17] & ( !\Selector25~3_combout  & ( (!alufunc_A[4] & ((\Selector39~3_combout ) # (\Selector39~2_combout ))) ) ) )

	.dataa(!\Selector39~2_combout ),
	.datab(gnd),
	.datac(!alufunc_A[4]),
	.datad(!\Selector39~3_combout ),
	.datae(!pcpred_A[17]),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'h50F050F050F0F0F0;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N51
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (!aluin2_A[4] & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~40_combout ))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) # (aluin2_A[4] & (aluin1_A[31])) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h1B331B3300000000;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( !\Selector39~4_combout  & ( \Selector39~1_combout  & ( !\Selector55~1_combout  ) ) ) # ( !\Selector39~4_combout  & ( !\Selector39~1_combout  & ( (!\Selector55~1_combout ) # ((!\Selector25~10_combout ) # (!\Selector39~0_combout 
// )) ) ) )

	.dataa(!\Selector55~1_combout ),
	.datab(!\Selector25~10_combout ),
	.datac(!\Selector39~0_combout ),
	.datad(gnd),
	.datae(!\Selector39~4_combout ),
	.dataf(!\Selector39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'hFEFE0000AAAA0000;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N48
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( \Add4~69_sumout  & ( (!\Selector39~5_combout ) # ((\Selector25~2_combout  & ((\Add3~69_sumout ) # (alufunc_A[3])))) ) ) # ( !\Add4~69_sumout  & ( (!\Selector39~5_combout ) # ((!alufunc_A[3] & (\Selector25~2_combout  & 
// \Add3~69_sumout ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add3~69_sumout ),
	.datad(!\Selector39~5_combout ),
	.datae(gnd),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "off";
defparam \Selector39~6 .lut_mask = 64'hFF02FF02FF13FF13;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N49
dffeas \memaddr_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N43
dffeas \RTval_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[17] .is_wysiwyg = "true";
defparam \RTval_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N47
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012420882644208120000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N59
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N21
cyclonev_lcell_comb \wregval_M[17]~38 (
// Equation(s):
// \wregval_M[17]~38_combout  = ( dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (((!dmem_rtl_0_bypass[64]) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[64] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( ((!dmem_rtl_0_bypass[64]) # ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~7_combout  & (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// (dmem_rtl_0_bypass[64] & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!dmem_rtl_0_bypass[64]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~38 .extended_lut = "off";
defparam \wregval_M[17]~38 .lut_mask = 64'h0200F7F5020AF7FF;
defparam \wregval_M[17]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N18
cyclonev_lcell_comb \wregval_M[17]~39 (
// Equation(s):
// \wregval_M[17]~39_combout  = ( \wregval_M[17]~38_combout  & ( ((!\ldmem_M~q  & memaddr_M[17])) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[17]~38_combout  & ( (!\ldmem_M~q  & memaddr_M[17]) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[17]),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[17]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~39 .extended_lut = "off";
defparam \wregval_M[17]~39 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \wregval_M[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N20
dffeas \regs[3][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[1][17]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[0][17]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[3][17]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[2][17]~q  ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\regs[1][17]~q ),
	.datac(!\regs[2][17]~q ),
	.datad(!\regs[0][17]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[13][17]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[12][17]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[15][17]~q  ) ) ) # ( !\imem~66_combout  
// & ( !\imem~67_combout  & ( \regs[14][17]~q  ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!\regs[13][17]~q ),
	.datac(!\regs[12][17]~q ),
	.datad(!\regs[15][17]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N22
dffeas \regs[5][17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N49
dffeas \regs[6][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \regs[7][17]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[4][17]~q )) # (\imem~66_combout  & ((\regs[5][17]~DUPLICATE_q ))) ) ) ) # ( !\regs[7][17]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[4][17]~q )) # 
// (\imem~66_combout  & ((\regs[5][17]~DUPLICATE_q ))) ) ) ) # ( \regs[7][17]~q  & ( !\imem~67_combout  & ( (\regs[6][17]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[7][17]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & \regs[6][17]~q ) ) ) )

	.dataa(!\regs[4][17]~q ),
	.datab(!\regs[5][17]~DUPLICATE_q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[6][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[11][17]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][17]~q ))) # (\imem~66_combout  & (\regs[9][17]~q )) ) ) ) # ( !\regs[11][17]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][17]~q ))) # 
// (\imem~66_combout  & (\regs[9][17]~q )) ) ) ) # ( \regs[11][17]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][17]~q ) ) ) ) # ( !\regs[11][17]~q  & ( !\imem~67_combout  & ( (\regs[10][17]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[9][17]~q ),
	.datab(!\regs[8][17]~q ),
	.datac(!\regs[10][17]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \imem~68_combout  & ( \Mux14~2_combout  & ( (!\imem~69_combout  & (\Mux14~3_combout )) # (\imem~69_combout  & ((\Mux14~1_combout ))) ) ) ) # ( !\imem~68_combout  & ( \Mux14~2_combout  & ( (!\imem~69_combout ) # (\Mux14~0_combout ) ) 
// ) ) # ( \imem~68_combout  & ( !\Mux14~2_combout  & ( (!\imem~69_combout  & (\Mux14~3_combout )) # (\imem~69_combout  & ((\Mux14~1_combout ))) ) ) ) # ( !\imem~68_combout  & ( !\Mux14~2_combout  & ( (\Mux14~0_combout  & \imem~69_combout ) ) ) )

	.dataa(!\Mux14~0_combout ),
	.datab(!\Mux14~3_combout ),
	.datac(!\imem~69_combout ),
	.datad(!\Mux14~1_combout ),
	.datae(!\imem~68_combout ),
	.dataf(!\Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h0505303FF5F5303F;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N49
dffeas \aluin1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \aluin1_A[19]~DUPLICATE_q  & ( aluin1_A[20] & ( ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[18])))) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[19]~DUPLICATE_q  & ( 
// aluin1_A[20] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17] & ((!\aluin2_A[1]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[18])))) ) ) ) # ( \aluin1_A[19]~DUPLICATE_q  & ( !aluin1_A[20] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (((\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[17]))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin1_A[18] & !\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[19]~DUPLICATE_q  & ( !aluin1_A[20] & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[17])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[18]))))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin1_A[18]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!\aluin1_A[19]~DUPLICATE_q ),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h530053F0530F53FF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~10_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~12_combout ))) # (aluin2_A[2] & (\ShiftRight0~13_combout )) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( \ShiftRight0~10_combout  & ( 
// (!aluin2_A[2]) # (\ShiftRight0~11_combout ) ) ) ) # ( \aluin2_A[3]~DUPLICATE_q  & ( !\ShiftRight0~10_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~12_combout ))) # (aluin2_A[2] & (\ShiftRight0~13_combout )) ) ) ) # ( !\aluin2_A[3]~DUPLICATE_q  & ( 
// !\ShiftRight0~10_combout  & ( (aluin2_A[2] & \ShiftRight0~11_combout ) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\aluin2_A[3]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( aluin1_A[31] & ( \ShiftRight0~7_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout ))) # (aluin2_A[2]) ) ) ) # ( !aluin1_A[31] & ( 
// \ShiftRight0~7_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~6_combout ) # (aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout  & (!aluin2_A[2]))) ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~7_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2] & \ShiftRight0~6_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~8_combout ))) ) ) ) # ( !aluin1_A[31] & ( !\ShiftRight0~7_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  
// & ((\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~9_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~14_combout  & ( \ShiftRight0~9_combout  & ( (\Selector55~0_combout  & 
// ((!\ShiftRight0~5_combout  & ((aluin2_A[4]))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~9_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & ((!aluin2_A[4]))) # 
// (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~9_combout  & ( (aluin1_A[31] & (\ShiftRight0~5_combout  & \Selector55~0_combout )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h000500C5003500F5;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~0_combout  & ( aluin2_A[2] & ( !\aluin2_A[3]~DUPLICATE_q  ) ) ) # ( \ShiftLeft0~0_combout  & ( !aluin2_A[2] & ( (\ShiftLeft0~1_combout  & !\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~0_combout  & ( !aluin2_A[2] 
// & ( (\ShiftLeft0~1_combout  & !\aluin2_A[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h444444440000CCCC;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \pcpred_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N42
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \Selector56~1_combout  & ( (\Selector25~1_combout  & pcpred_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector25~1_combout ),
	.datad(!pcpred_A[5]),
	.datae(gnd),
	.dataf(!\Selector56~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h00000000000F000F;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( \Add3~1_sumout  & ( \Add4~1_sumout  & ( (\Selector25~0_combout  & \Selector56~0_combout ) ) ) ) # ( !\Add3~1_sumout  & ( \Add4~1_sumout  & ( (\Selector25~0_combout  & (alufunc_A[3] & \Selector56~0_combout )) ) ) ) # ( 
// \Add3~1_sumout  & ( !\Add4~1_sumout  & ( (\Selector25~0_combout  & (!alufunc_A[3] & \Selector56~0_combout )) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector56~0_combout ),
	.datad(gnd),
	.datae(!\Add3~1_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'h0000040401010505;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N18
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Selector52~0_combout  & ( \Selector51~2_combout  ) ) # ( !\Selector52~0_combout  & ( \Selector51~2_combout  ) ) # ( \Selector52~0_combout  & ( !\Selector51~2_combout  & ( (((\Selector51~3_combout ) # (\ShiftLeft0~2_combout )) # 
// (\Selector51~0_combout )) # (\Selector51~1_combout ) ) ) ) # ( !\Selector52~0_combout  & ( !\Selector51~2_combout  & ( ((\Selector51~3_combout ) # (\Selector51~0_combout )) # (\Selector51~1_combout ) ) ) )

	.dataa(!\Selector51~1_combout ),
	.datab(!\Selector51~0_combout ),
	.datac(!\ShiftLeft0~2_combout ),
	.datad(!\Selector51~3_combout ),
	.datae(!\Selector52~0_combout ),
	.dataf(!\Selector51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'h77FF7FFFFFFFFFFF;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N46
dffeas \memaddr_M[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD8340BB18D9040000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \wregval_M[29]~26 (
// Equation(s):
// \wregval_M[29]~26_combout  = ( \dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( dmem_rtl_0_bypass[87] ) ) ) # ( !\dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!dmem_rtl_0_bypass[88] & 
// (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( \dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// dmem_rtl_0_bypass[87] ) ) ) # ( !\dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & (((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~7_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~26 .extended_lut = "off";
defparam \wregval_M[29]~26 .lut_mask = 64'h4447555577475555;
defparam \wregval_M[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \ShiftLeft0~23_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[1]~DUPLICATE_q  & !aluin2_A[4])) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h00000000C000C000;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N21
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \ShiftRight0~21_combout  & ( (!\Selector27~0_combout  & (!\alufunc_A[0]~DUPLICATE_q  & ((aluin1_A[31])))) # (\Selector27~0_combout  & ((!\ShiftRight0~5_combout ) # ((!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31])))) ) ) # ( 
// !\ShiftRight0~21_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((!\Selector27~0_combout ) # (\ShiftRight0~5_combout )))) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'h008C008C50DC50DC;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( aluin1_A[28] & ( aluin1_A[29] & ( (!\aluin2_A[1]~DUPLICATE_q ) # ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[26]))) ) ) ) # ( !aluin1_A[28] & ( aluin1_A[29] & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[26])))) ) ) ) # ( aluin1_A[28] & ( !aluin1_A[29] & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[26])))) ) ) ) # ( !aluin1_A[28] & ( !aluin1_A[29] & ( 
// (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[27]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[26])))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!\aluin1_A[27]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[28]),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~31_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~33_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~32_combout  & 
// ( \ShiftLeft0~34_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (!aluin2_A[2] & (\ShiftLeft0~31_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~33_combout )) # (aluin2_A[2]))) ) ) ) # ( \ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~31_combout )) # (aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (!aluin2_A[2] & ((\ShiftLeft0~33_combout )))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~31_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~33_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( aluin2_A[4] & ( \ShiftLeft0~35_combout  & ( (\Selector55~1_combout  & (((\Selector25~10_combout  & \ShiftLeft0~30_combout )) # (\Selector27~5_combout ))) ) ) ) # ( !aluin2_A[4] & ( \ShiftLeft0~35_combout  & ( 
// (\Selector55~1_combout  & ((\Selector27~5_combout ) # (\Selector25~10_combout ))) ) ) ) # ( aluin2_A[4] & ( !\ShiftLeft0~35_combout  & ( (\Selector55~1_combout  & (((\Selector25~10_combout  & \ShiftLeft0~30_combout )) # (\Selector27~5_combout ))) ) ) ) # 
// ( !aluin2_A[4] & ( !\ShiftLeft0~35_combout  & ( (\Selector55~1_combout  & \Selector27~5_combout ) ) ) )

	.dataa(!\Selector55~1_combout ),
	.datab(!\Selector25~10_combout ),
	.datac(!\ShiftLeft0~30_combout ),
	.datad(!\Selector27~5_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h0055015511550155;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N8
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( pcpred_A[29] & ( \Selector56~20_combout  & ( (!\stall~8_combout  & (PC[29])) # (\stall~8_combout  & ((\Add2~21_sumout ))) ) ) ) # ( !pcpred_A[29] & ( \Selector56~20_combout  & ( (!\stall~8_combout  & (PC[29])) # (\stall~8_combout  & 
// ((\Add2~21_sumout ))) ) ) ) # ( pcpred_A[29] & ( !\Selector56~20_combout  & ( ((!\stall~8_combout  & (PC[29])) # (\stall~8_combout  & ((\Add2~21_sumout )))) # (\mispred~0_combout ) ) ) ) # ( !pcpred_A[29] & ( !\Selector56~20_combout  & ( 
// (!\mispred~0_combout  & ((!\stall~8_combout  & (PC[29])) # (\stall~8_combout  & ((\Add2~21_sumout ))))) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!PC[29]),
	.datac(!\Add2~21_sumout ),
	.datad(!\stall~8_combout ),
	.datae(!pcpred_A[29]),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h220A775F330F330F;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N51
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \Add2~21_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \Add2~21_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~78  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N21
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \Mux2~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( \Mux2~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~78  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N6
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \Add0~73_sumout  & ( \Add1~73_sumout  & ( ((\ldPC_D~0_combout  & ((\isbranch_D~0_combout ) # (\Decoder1~2_combout )))) # (\PC~29_combout ) ) ) ) # ( !\Add0~73_sumout  & ( \Add1~73_sumout  & ( (!\ldPC_D~0_combout  & (\PC~29_combout )) # 
// (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\Decoder1~2_combout ) # (\PC~29_combout )))) ) ) ) # ( \Add0~73_sumout  & ( !\Add1~73_sumout  & ( (!\ldPC_D~0_combout  & (\PC~29_combout )) # (\ldPC_D~0_combout  & (((\PC~29_combout  & 
// !\Decoder1~2_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~73_sumout  & ( !\Add1~73_sumout  & ( (\PC~29_combout  & ((!\ldPC_D~0_combout ) # ((!\Decoder1~2_combout  & !\isbranch_D~0_combout )))) ) ) )

	.dataa(!\PC~29_combout ),
	.datab(!\Decoder1~2_combout ),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\Add0~73_sumout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h5450545F5750575F;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \PC[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N51
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N53
dffeas \pcpred_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N36
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!aluin1_A[29] & (\Selector26~0_combout  & !\aluin2_A[29]~DUPLICATE_q )) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( \alufunc_A[3]~DUPLICATE_q  & ( 
// (\Selector26~0_combout  & ((!aluin1_A[29]) # (!\aluin2_A[29]~DUPLICATE_q ))) ) ) ) # ( \alufunc_A[0]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (\Selector26~0_combout  & ((\aluin2_A[29]~DUPLICATE_q ) # (aluin1_A[29]))) ) ) ) # ( 
// !\alufunc_A[0]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (aluin1_A[29] & (\Selector26~0_combout  & \aluin2_A[29]~DUPLICATE_q )) ) ) )

	.dataa(!aluin1_A[29]),
	.datab(!\Selector26~0_combout ),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0101131332322020;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N42
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Selector26~1_combout  & ( !\alufunc_A[3]~DUPLICATE_q  $ (!\aluin2_A[29]~DUPLICATE_q  $ (aluin1_A[29])) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(gnd),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h000000005AA55AA5;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N12
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \Selector27~2_combout  & ( !alufunc_A[4] ) ) # ( !\Selector27~2_combout  & ( !alufunc_A[4] & ( ((pcpred_A[29] & \Selector25~3_combout )) # (\Selector27~1_combout ) ) ) )

	.dataa(!pcpred_A[29]),
	.datab(!\Selector25~3_combout ),
	.datac(gnd),
	.datad(!\Selector27~1_combout ),
	.datae(!\Selector27~2_combout ),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h11FFFFFF00000000;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N27
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !aluin1_A[29] $ (\aluin2_A[29]~DUPLICATE_q ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~22  = CARRY(( !aluin1_A[29] $ (\aluin2_A[29]~DUPLICATE_q ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~23  = SHARE((aluin1_A[29] & !\aluin2_A[29]~DUPLICATE_q ))

	.dataa(!aluin1_A[29]),
	.datab(gnd),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(\Add4~27 ),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N27
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \aluin2_A[29]~DUPLICATE_q  ) + ( aluin1_A[29] ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( \aluin2_A[29]~DUPLICATE_q  ) + ( aluin1_A[29] ) + ( \Add3~26  ))

	.dataa(!aluin1_A[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( alufunc_A[3] & ( \Add3~21_sumout  & ( (((\Selector25~2_combout  & \Add4~21_sumout )) # (\Selector27~3_combout )) # (\Selector27~6_combout ) ) ) ) # ( !alufunc_A[3] & ( \Add3~21_sumout  & ( ((\Selector27~3_combout ) # 
// (\Selector25~2_combout )) # (\Selector27~6_combout ) ) ) ) # ( alufunc_A[3] & ( !\Add3~21_sumout  & ( (((\Selector25~2_combout  & \Add4~21_sumout )) # (\Selector27~3_combout )) # (\Selector27~6_combout ) ) ) ) # ( !alufunc_A[3] & ( !\Add3~21_sumout  & ( 
// (\Selector27~3_combout ) # (\Selector27~6_combout ) ) ) )

	.dataa(!\Selector27~6_combout ),
	.datab(!\Selector25~2_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\Add4~21_sumout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h5F5F5F7F7F7F5F7F;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \memaddr_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \wregval_M[29]~27 (
// Equation(s):
// \wregval_M[29]~27_combout  = (!\ldmem_M~q  & (((\wregval_M[29]~5_combout  & \wregval_M[29]~26_combout )) # (memaddr_M[29]))) # (\ldmem_M~q  & (\wregval_M[29]~5_combout  & (\wregval_M[29]~26_combout )))

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!\wregval_M[29]~26_combout ),
	.datad(!memaddr_M[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~27 .extended_lut = "off";
defparam \wregval_M[29]~27 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \wregval_M[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N8
dffeas \regs[7][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[6][29]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][29]~q ))) # (\imem~66_combout  & (\regs[5][29]~q )) ) ) ) # ( !\regs[6][29]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[4][29]~q ))) # 
// (\imem~66_combout  & (\regs[5][29]~q )) ) ) ) # ( \regs[6][29]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[7][29]~q ) ) ) ) # ( !\regs[6][29]~q  & ( !\imem~67_combout  & ( (\regs[7][29]~q  & \imem~66_combout ) ) ) )

	.dataa(!\regs[7][29]~q ),
	.datab(!\regs[5][29]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[4][29]~q ),
	.datae(!\regs[6][29]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N38
dffeas \regs[11][29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[11][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[9][29]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[8][29]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[11][29]~DUPLICATE_q  ) ) ) # ( 
// !\imem~66_combout  & ( !\imem~67_combout  & ( \regs[10][29]~q  ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\regs[10][29]~q ),
	.datac(!\regs[11][29]~DUPLICATE_q ),
	.datad(!\regs[9][29]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \regs[2][29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[1][29]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[0][29]~q ) ) ) ) # ( !\regs[1][29]~q  & ( \imem~67_combout  & ( (\regs[0][29]~q  & !\imem~66_combout ) ) ) ) # ( \regs[1][29]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & (\regs[2][29]~DUPLICATE_q )) # (\imem~66_combout  & ((\regs[3][29]~q ))) ) ) ) # ( !\regs[1][29]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & (\regs[2][29]~DUPLICATE_q )) # (\imem~66_combout  & ((\regs[3][29]~q ))) ) ) )

	.dataa(!\regs[2][29]~DUPLICATE_q ),
	.datab(!\regs[0][29]~q ),
	.datac(!\regs[3][29]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[1][29]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N8
dffeas \regs[14][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N30
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[12][29]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][29]~q )) # (\imem~67_combout  & ((\regs[13][29]~q ))) ) ) ) # ( !\regs[12][29]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & (\regs[15][29]~q )) # 
// (\imem~67_combout  & ((\regs[13][29]~q ))) ) ) ) # ( \regs[12][29]~q  & ( !\imem~66_combout  & ( (\imem~67_combout ) # (\regs[14][29]~q ) ) ) ) # ( !\regs[12][29]~q  & ( !\imem~66_combout  & ( (\regs[14][29]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!\regs[15][29]~q ),
	.datac(!\regs[13][29]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[12][29]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h550055FF330F330F;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \imem~69_combout  & ( \Mux2~3_combout  & ( (!\imem~68_combout  & ((\Mux2~0_combout ))) # (\imem~68_combout  & (\Mux2~1_combout )) ) ) ) # ( !\imem~69_combout  & ( \Mux2~3_combout  & ( (\imem~68_combout ) # (\Mux2~2_combout ) ) ) ) # ( 
// \imem~69_combout  & ( !\Mux2~3_combout  & ( (!\imem~68_combout  & ((\Mux2~0_combout ))) # (\imem~68_combout  & (\Mux2~1_combout )) ) ) ) # ( !\imem~69_combout  & ( !\Mux2~3_combout  & ( (\Mux2~2_combout  & !\imem~68_combout ) ) ) )

	.dataa(!\Mux2~1_combout ),
	.datab(!\Mux2~2_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(!\imem~68_combout ),
	.datae(!\imem~69_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h33000F5533FF0F55;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N4
dffeas \aluin1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N30
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( aluin1_A[30] ) + ( \aluin2_A[30]~DUPLICATE_q  ) + ( \Add3~22  ))
// \Add3~10  = CARRY(( aluin1_A[30] ) + ( \aluin2_A[30]~DUPLICATE_q  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N3
cyclonev_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = ( \aluin2_A[30]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin1_A[30]))) ) ) # ( !\aluin2_A[30]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin1_A[30]))) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(!\aluin2_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~5 .extended_lut = "off";
defparam \Selector26~5 .lut_mask = 64'h0F3C0F3C3CF03CF0;
defparam \Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \Selector26~6 (
// Equation(s):
// \Selector26~6_combout  = ( \Selector26~1_combout  & ( !alufunc_A[3] $ (!\aluin2_A[30]~DUPLICATE_q  $ (aluin1_A[30])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~6 .extended_lut = "off";
defparam \Selector26~6 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N0
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \Add2~9_sumout  & ( \stall~8_combout  & ( ((!\mispred~0_combout ) # (\Selector56~20_combout )) # (pcpred_A[30]) ) ) ) # ( !\Add2~9_sumout  & ( \stall~8_combout  & ( (pcpred_A[30] & (\mispred~0_combout  & !\Selector56~20_combout )) ) ) 
// ) # ( \Add2~9_sumout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[30])) # (\mispred~0_combout  & ((!\Selector56~20_combout  & ((pcpred_A[30]))) # (\Selector56~20_combout  & (PC[30])))) ) ) ) # ( !\Add2~9_sumout  & ( !\stall~8_combout  & ( 
// (!\mispred~0_combout  & (PC[30])) # (\mispred~0_combout  & ((!\Selector56~20_combout  & ((pcpred_A[30]))) # (\Selector56~20_combout  & (PC[30])))) ) ) )

	.dataa(!PC[30]),
	.datab(!pcpred_A[30]),
	.datac(!\mispred~0_combout ),
	.datad(!\Selector56~20_combout ),
	.datae(!\Add2~9_sumout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h535553550300F3FF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \Add2~9_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~74  ))
// \Add0~62  = CARRY(( \Add2~9_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~74  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N24
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \Mux1~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~74  ))
// \Add1~62  = CARRY(( \Mux1~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~74  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N36
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \Add0~61_sumout  & ( \Add1~61_sumout  & ( ((\ldPC_D~0_combout  & ((\isbranch_D~0_combout ) # (\Decoder1~2_combout )))) # (\PC~23_combout ) ) ) ) # ( !\Add0~61_sumout  & ( \Add1~61_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~23_combout 
// )))) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\PC~23_combout ) # (\Decoder1~2_combout )))) ) ) ) # ( \Add0~61_sumout  & ( !\Add1~61_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~23_combout )))) # (\ldPC_D~0_combout  & (((!\Decoder1~2_combout  & 
// \PC~23_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~61_sumout  & ( !\Add1~61_sumout  & ( (\PC~23_combout  & ((!\ldPC_D~0_combout ) # ((!\Decoder1~2_combout  & !\isbranch_D~0_combout )))) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\PC~23_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\Add0~61_sumout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h3320332F3370337F;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N37
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N54
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add2~22  ))
// \Add2~10  = CARRY(( PC[30] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N56
dffeas \pcpred_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N36
cyclonev_lcell_comb \Selector26~7 (
// Equation(s):
// \Selector26~7_combout  = ( \Selector25~3_combout  & ( (!\Selector26~6_combout  & (!pcpred_A[30] & ((!\Selector26~5_combout ) # (!\Selector26~0_combout )))) ) ) # ( !\Selector25~3_combout  & ( (!\Selector26~6_combout  & ((!\Selector26~5_combout ) # 
// (!\Selector26~0_combout ))) ) )

	.dataa(!\Selector26~5_combout ),
	.datab(!\Selector26~6_combout ),
	.datac(!\Selector26~0_combout ),
	.datad(!pcpred_A[30]),
	.datae(gnd),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~7 .extended_lut = "off";
defparam \Selector26~7 .lut_mask = 64'hC8C8C8C8C800C800;
defparam \Selector26~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( aluin1_A[28] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[27]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[28] & ( aluin2_A[1] & ( (\aluin1_A[27]~DUPLICATE_q  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( aluin1_A[28] & ( 
// !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[30]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[29])) ) ) ) # ( !aluin1_A[28] & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[30]))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[29])) ) ) 
// )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!aluin1_A[29]),
	.datac(!aluin1_A[30]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[28]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h0F330F330055FF55;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \ShiftLeft0~21_combout  & ( \ShiftLeft0~19_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~18_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~21_combout  & 
// ( \ShiftLeft0~19_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~18_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout ))))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~21_combout  & ( 
// !\ShiftLeft0~19_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~18_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout ))))) # (aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( !\ShiftLeft0~21_combout  & ( 
// !\ShiftLeft0~19_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~18_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~20_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(!\ShiftLeft0~21_combout ),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \ShiftLeft0~17_combout  & ( (\Selector25~10_combout  & ((\ShiftLeft0~22_combout ) # (aluin2_A[4]))) ) ) # ( !\ShiftLeft0~17_combout  & ( (!aluin2_A[4] & (\Selector25~10_combout  & \ShiftLeft0~22_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\Selector25~10_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h000A000A050F050F;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N54
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \ShiftLeft0~23_combout  & ( (!aluin2_A[4] & (!\aluin2_A[0]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[1]~DUPLICATE_q ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h0000000080008000;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N0
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( aluin1_A[31] & ( (!\Selector26~3_combout  & (((!\alufunc_A[0]~DUPLICATE_q )))) # (\Selector26~3_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[30])) # (\ShiftRight0~5_combout  & ((!\alufunc_A[0]~DUPLICATE_q ))))) ) ) # ( 
// !aluin1_A[31] & ( (aluin1_A[30] & (\Selector26~3_combout  & !\ShiftRight0~5_combout )) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector26~3_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "off";
defparam \Selector26~4 .lut_mask = 64'h05000500C5CCC5CC;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N12
cyclonev_lcell_comb \Selector26~8 (
// Equation(s):
// \Selector26~8_combout  = ( \Selector26~4_combout  & ( alufunc_A[4] & ( !\Selector55~1_combout  ) ) ) # ( !\Selector26~4_combout  & ( alufunc_A[4] & ( (!\Selector55~1_combout ) # (!\Selector26~2_combout ) ) ) ) # ( \Selector26~4_combout  & ( !alufunc_A[4] 
// & ( (!\Selector55~1_combout  & \Selector26~7_combout ) ) ) ) # ( !\Selector26~4_combout  & ( !alufunc_A[4] & ( (\Selector26~7_combout  & ((!\Selector55~1_combout ) # (!\Selector26~2_combout ))) ) ) )

	.dataa(!\Selector55~1_combout ),
	.datab(gnd),
	.datac(!\Selector26~7_combout ),
	.datad(!\Selector26~2_combout ),
	.datae(!\Selector26~4_combout ),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~8 .extended_lut = "off";
defparam \Selector26~8 .lut_mask = 64'h0F0A0A0AFFAAAAAA;
defparam \Selector26~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N30
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !aluin1_A[30] $ (\aluin2_A[30]~DUPLICATE_q ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~10  = CARRY(( !aluin1_A[30] $ (\aluin2_A[30]~DUPLICATE_q ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~11  = SHARE((aluin1_A[30] & !\aluin2_A[30]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin1_A[30]),
	.datac(!\aluin2_A[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N51
cyclonev_lcell_comb \Selector26~9 (
// Equation(s):
// \Selector26~9_combout  = ( \Add4~9_sumout  & ( (!\Selector26~8_combout ) # ((\Selector25~2_combout  & ((\Add3~9_sumout ) # (alufunc_A[3])))) ) ) # ( !\Add4~9_sumout  & ( (!\Selector26~8_combout ) # ((!alufunc_A[3] & (\Selector25~2_combout  & 
// \Add3~9_sumout ))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Selector26~8_combout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~9 .extended_lut = "off";
defparam \Selector26~9 .lut_mask = 64'hFF02FF02FF13FF13;
defparam \Selector26~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N52
dffeas \memaddr_M[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N20
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N8
dffeas \RTval_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[30] .is_wysiwyg = "true";
defparam \RTval_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \wmemval_M[30]~feeder (
// Equation(s):
// \wmemval_M[30]~feeder_combout  = ( RTval_A[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[30]~feeder .extended_lut = "off";
defparam \wmemval_M[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N50
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549629842C1160000000000000000";
// synopsys translate_on

// Location: FF_X16_Y18_N2
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N0
cyclonev_lcell_comb \wregval_M[30]~24 (
// Equation(s):
// \wregval_M[30]~24_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (((!dmem_rtl_0_bypass[90]) # (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[90] & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( ((!dmem_rtl_0_bypass[90]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~7_combout  & 
// (dmem_rtl_0_bypass[90] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~7_combout ),
	.datac(!dmem_rtl_0_bypass[90]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~24 .extended_lut = "off";
defparam \wregval_M[30]~24 .lut_mask = 64'h0008F3FB040CF7FF;
defparam \wregval_M[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \wregval_M[30]~25 (
// Equation(s):
// \wregval_M[30]~25_combout  = ( \wregval_M[30]~24_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( \wregval_M[30]~24_combout  & ( !\wregval_M[1]~1_combout  & ( ((\wregval_M[29]~5_combout ) # (\memaddr_M[30]~DUPLICATE_q )) # 
// (\ldmem_M~q ) ) ) ) # ( !\wregval_M[30]~24_combout  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((\memaddr_M[30]~DUPLICATE_q ) # (\ldmem_M~q ))) ) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!\memaddr_M[30]~DUPLICATE_q ),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(!\wregval_M[30]~24_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~25 .extended_lut = "off";
defparam \wregval_M[30]~25 .lut_mask = 64'h3F003FFF000000FF;
defparam \wregval_M[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \regs[12][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[4][30]~q  & ( \imem~69_combout  & ( (\imem~68_combout ) # (\regs[0][30]~q ) ) ) ) # ( !\regs[4][30]~q  & ( \imem~69_combout  & ( (\regs[0][30]~q  & !\imem~68_combout ) ) ) ) # ( \regs[4][30]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[8][30]~q ))) # (\imem~68_combout  & (\regs[12][30]~q )) ) ) ) # ( !\regs[4][30]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[8][30]~q ))) # (\imem~68_combout  & (\regs[12][30]~q )) ) ) )

	.dataa(!\regs[12][30]~q ),
	.datab(!\regs[0][30]~q ),
	.datac(!\regs[8][30]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[4][30]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[11][30]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][30]~q )) # (\imem~68_combout  & ((\regs[7][30]~q ))) ) ) ) # ( !\regs[11][30]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][30]~q )) # 
// (\imem~68_combout  & ((\regs[7][30]~q ))) ) ) ) # ( \regs[11][30]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][30]~q ) ) ) ) # ( !\regs[11][30]~q  & ( !\imem~69_combout  & ( (\regs[15][30]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[3][30]~q ),
	.datab(!\regs[7][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[5][30]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[13][30]~q ) ) ) ) # ( !\regs[5][30]~q  & ( \imem~68_combout  & ( (\regs[13][30]~q  & !\imem~69_combout ) ) ) ) # ( \regs[5][30]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & (\regs[9][30]~q )) # (\imem~69_combout  & ((\regs[1][30]~q ))) ) ) ) # ( !\regs[5][30]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & (\regs[9][30]~q )) # (\imem~69_combout  & ((\regs[1][30]~q ))) ) ) )

	.dataa(!\regs[9][30]~q ),
	.datab(!\regs[13][30]~q ),
	.datac(!\regs[1][30]~q ),
	.datad(!\imem~69_combout ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h550F550F330033FF;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[14][30]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][30]~q )) # (\imem~68_combout  & ((\regs[6][30]~q ))) ) ) ) # ( !\regs[14][30]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][30]~q )) # 
// (\imem~68_combout  & ((\regs[6][30]~q ))) ) ) ) # ( \regs[14][30]~q  & ( !\imem~69_combout  & ( (\regs[10][30]~q ) # (\imem~68_combout ) ) ) ) # ( !\regs[14][30]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & \regs[10][30]~q ) ) ) )

	.dataa(!\regs[2][30]~q ),
	.datab(!\regs[6][30]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[10][30]~q ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~1_combout  & ( \Mux1~2_combout  & ( (!\imem~66_combout  & ((!\imem~67_combout ) # ((\Mux1~0_combout )))) # (\imem~66_combout  & (((\Mux1~3_combout )) # (\imem~67_combout ))) ) ) ) # ( !\Mux1~1_combout  & ( \Mux1~2_combout  & ( 
// (!\imem~66_combout  & ((!\imem~67_combout ) # ((\Mux1~0_combout )))) # (\imem~66_combout  & (!\imem~67_combout  & ((\Mux1~3_combout )))) ) ) ) # ( \Mux1~1_combout  & ( !\Mux1~2_combout  & ( (!\imem~66_combout  & (\imem~67_combout  & (\Mux1~0_combout ))) # 
// (\imem~66_combout  & (((\Mux1~3_combout )) # (\imem~67_combout ))) ) ) ) # ( !\Mux1~1_combout  & ( !\Mux1~2_combout  & ( (!\imem~66_combout  & (\imem~67_combout  & (\Mux1~0_combout ))) # (\imem~66_combout  & (!\imem~67_combout  & ((\Mux1~3_combout )))) ) 
// ) )

	.dataa(!\imem~66_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\Mux1~3_combout ),
	.datae(!\Mux1~1_combout ),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \aluin1_A[30]~feeder (
// Equation(s):
// \aluin1_A[30]~feeder_combout  = ( \Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1_A[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1_A[30]~feeder .extended_lut = "off";
defparam \aluin1_A[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1_A[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \aluin1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N51
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[31] ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((aluin1_A[30]))) # (aluin2_A[1] & (aluin1_A[31])) ) )

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!aluin1_A[30]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0F330F3333333333;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N33
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( aluin1_A[31] & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~19_combout ))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~18_combout )))) ) ) ) # ( 
// !aluin1_A[31] & ( \ShiftRight0~17_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~19_combout ))) # (aluin2_A[2] & (((\ShiftRight0~18_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[31] & ( !\ShiftRight0~17_combout 
//  & ( (!aluin2_A[2] & (\ShiftRight0~19_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~18_combout )))) ) ) ) # ( !aluin1_A[31] & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[2] & 
// (\ShiftRight0~19_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\ShiftRight0~18_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!aluin1_A[31]),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~13_combout ))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~21_combout )))) ) ) ) # ( 
// !\ShiftLeft0~20_combout  & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (\ShiftLeft0~13_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~21_combout )))) ) ) ) # ( \ShiftLeft0~20_combout  & ( 
// !\ShiftLeft0~14_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~13_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~21_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\ShiftLeft0~14_combout  & ( 
// (!aluin2_A[2] & (\ShiftLeft0~13_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\ShiftLeft0~21_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h0344CF440377CF77;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N51
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \ShiftLeft0~27_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (\Selector55~1_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~26_combout )))) ) ) # ( !\ShiftLeft0~27_combout  & ( (aluin2_A[4] & (\alufunc_A[0]~DUPLICATE_q  & 
// (\ShiftLeft0~26_combout  & \Selector55~1_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!\Selector55~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h0001000100230023;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N12
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( aluin2_A[4] & ( \Selector34~2_combout  & ( (!\ShiftRight0~5_combout ) # ((aluin1_A[31] & \Selector55~0_combout )) ) ) ) # ( !aluin2_A[4] & ( \Selector34~2_combout  & ( (!\ShiftRight0~5_combout ) # ((aluin1_A[31] & 
// \Selector55~0_combout )) ) ) ) # ( aluin2_A[4] & ( !\Selector34~2_combout  & ( (aluin1_A[31] & \Selector55~0_combout ) ) ) ) # ( !aluin2_A[4] & ( !\Selector34~2_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~20_combout 
// ))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector55~0_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h010B0303ABABABAB;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N36
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( aluin1_A[22] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[22] $ (\alufunc_A[1]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( aluin1_A[22] & ( !\alufunc_A[1]~DUPLICATE_q  $ 
// (((!aluin2_A[22] & !\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( \alufunc_A[3]~DUPLICATE_q  & ( !aluin1_A[22] & ( (!aluin2_A[22] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) # (aluin2_A[22] & (!\alufunc_A[1]~DUPLICATE_q  & 
// !\alufunc_A[0]~DUPLICATE_q )) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( !aluin1_A[22] & ( (aluin2_A[22] & (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin2_A[22]),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h1414E8E86C6C9090;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N9
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( pcpred_A[22] & ( (!\Selector36~0_combout  & (\Selector25~1_combout  & (\Selector56~1_combout ))) # (\Selector36~0_combout  & (((\Selector25~1_combout  & \Selector56~1_combout )) # (\Selector34~0_combout ))) ) ) # ( !pcpred_A[22] 
// & ( (\Selector36~0_combout  & \Selector34~0_combout ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector25~1_combout ),
	.datac(!\Selector56~1_combout ),
	.datad(!\Selector34~0_combout ),
	.datae(gnd),
	.dataf(!pcpred_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h0055005503570357;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N3
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( !alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add3~17_sumout  & \Selector25~0_combout ))) # (\Selector34~1_combout )) # (\Selector34~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add4~17_sumout  & 
// \Selector25~0_combout ))) # (\Selector34~1_combout )) # (\Selector34~3_combout ) ) )

	.dataa(!\Selector56~0_combout ),
	.datab(!\Selector34~3_combout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Selector34~1_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector25~0_combout ),
	.datag(!\Add3~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "on";
defparam \Selector34~4 .lut_mask = 64'h33FF33FF37FF37FF;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \memaddr_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N14
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N22
dffeas \RTval_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[22] .is_wysiwyg = "true";
defparam \RTval_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N59
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450148BC00C8040000000000000000";
// synopsys translate_on

// Location: FF_X31_Y18_N32
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \wregval_M[22]~52 (
// Equation(s):
// \wregval_M[22]~52_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( ((!dmem_rtl_0_bypass[74]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # 
// (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[74] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( ((!dmem_rtl_0_bypass[74]) # ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[74] & 
// (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[74]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~52 .extended_lut = "off";
defparam \wregval_M[22]~52 .lut_mask = 64'h0200DFDD0222DFFF;
defparam \wregval_M[22]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N39
cyclonev_lcell_comb \wregval_M[22]~53 (
// Equation(s):
// \wregval_M[22]~53_combout  = ( \ldmem_M~q  & ( \wregval_M[22]~52_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( !\ldmem_M~q  & ( \wregval_M[22]~52_combout  & ( (memaddr_M[22]) # (\wregval_M[29]~5_combout ) ) ) ) # ( !\ldmem_M~q  & ( 
// !\wregval_M[22]~52_combout  & ( memaddr_M[22] ) ) )

	.dataa(!\wregval_M[29]~5_combout ),
	.datab(gnd),
	.datac(!memaddr_M[22]),
	.datad(gnd),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[22]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~53 .extended_lut = "off";
defparam \wregval_M[22]~53 .lut_mask = 64'h0F0F00005F5F5555;
defparam \wregval_M[22]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N41
dffeas \regs[15][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[22]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[11][22]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][22]~q ))) # (\imem~68_combout  & (\regs[7][22]~q )) ) ) ) # ( !\regs[11][22]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][22]~q ))) # 
// (\imem~68_combout  & (\regs[7][22]~q )) ) ) ) # ( \regs[11][22]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][22]~q ) ) ) ) # ( !\regs[11][22]~q  & ( !\imem~69_combout  & ( (\regs[15][22]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[15][22]~q ),
	.datab(!\regs[7][22]~q ),
	.datac(!\regs[3][22]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[14][22]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][22]~q )) # (\imem~68_combout  & ((\regs[6][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][22]~q )) # 
// (\imem~68_combout  & ((\regs[6][22]~q ))) ) ) ) # ( \regs[14][22]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][22]~q ) ) ) ) # ( !\regs[14][22]~q  & ( !\imem~69_combout  & ( (\regs[10][22]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[10][22]~q ),
	.datab(!\regs[2][22]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[6][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \regs[1][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[5][22]~q  & ( \imem~68_combout  & ( (\imem~69_combout ) # (\regs[13][22]~q ) ) ) ) # ( !\regs[5][22]~q  & ( \imem~68_combout  & ( (\regs[13][22]~q  & !\imem~69_combout ) ) ) ) # ( \regs[5][22]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & ((\regs[9][22]~q ))) # (\imem~69_combout  & (\regs[1][22]~q )) ) ) ) # ( !\regs[5][22]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & ((\regs[9][22]~q ))) # (\imem~69_combout  & (\regs[1][22]~q )) ) ) )

	.dataa(!\regs[1][22]~q ),
	.datab(!\regs[13][22]~q ),
	.datac(!\imem~69_combout ),
	.datad(!\regs[9][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N53
dffeas \regs[0][22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~53_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[4][22]~q  & ( \imem~69_combout  & ( (\regs[0][22]~DUPLICATE_q ) # (\imem~68_combout ) ) ) ) # ( !\regs[4][22]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & \regs[0][22]~DUPLICATE_q ) ) ) ) # ( \regs[4][22]~q  & ( 
// !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[8][22]~q ))) # (\imem~68_combout  & (\regs[12][22]~q )) ) ) ) # ( !\regs[4][22]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[8][22]~q ))) # (\imem~68_combout  & (\regs[12][22]~q )) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\imem~68_combout ),
	.datac(!\regs[0][22]~DUPLICATE_q ),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~1_combout  & ( \Mux9~0_combout  & ( ((!\imem~66_combout  & ((\Mux9~2_combout ))) # (\imem~66_combout  & (\Mux9~3_combout ))) # (\imem~67_combout ) ) ) ) # ( !\Mux9~1_combout  & ( \Mux9~0_combout  & ( (!\imem~66_combout  & 
// (((\Mux9~2_combout )) # (\imem~67_combout ))) # (\imem~66_combout  & (!\imem~67_combout  & (\Mux9~3_combout ))) ) ) ) # ( \Mux9~1_combout  & ( !\Mux9~0_combout  & ( (!\imem~66_combout  & (!\imem~67_combout  & ((\Mux9~2_combout )))) # (\imem~66_combout  & 
// (((\Mux9~3_combout )) # (\imem~67_combout ))) ) ) ) # ( !\Mux9~1_combout  & ( !\Mux9~0_combout  & ( (!\imem~67_combout  & ((!\imem~66_combout  & ((\Mux9~2_combout ))) # (\imem~66_combout  & (\Mux9~3_combout )))) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux9~3_combout ),
	.datad(!\Mux9~2_combout ),
	.datae(!\Mux9~1_combout ),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N53
dffeas \aluin1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( aluin1_A[21] & ( (!\aluin2_A[1]~DUPLICATE_q ) # ((!aluin2_A[0] & (aluin1_A[22])) # (aluin2_A[0] & ((aluin1_A[23])))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( aluin1_A[21] & ( (!aluin2_A[0] & 
// (aluin1_A[22] & (\aluin2_A[1]~DUPLICATE_q ))) # (aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[23])))) ) ) ) # ( \aluin1_A[20]~DUPLICATE_q  & ( !aluin1_A[21] & ( (!aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[22]))) # (aluin2_A[0] 
// & (((\aluin2_A[1]~DUPLICATE_q  & aluin1_A[23])))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( !aluin1_A[21] & ( (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0] & (aluin1_A[22])) # (aluin2_A[0] & ((aluin1_A[23]))))) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin2_A[0]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin1_A[23]),
	.datae(!\aluin1_A[20]~DUPLICATE_q ),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~23_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~38_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout ))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~22_combout  & ( 
// \ShiftRight0~23_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~38_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~24_combout ))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~23_combout  & ( 
// (!aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~38_combout )))) # (aluin2_A[2] & (((\ShiftRight0~24_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~23_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// ((!aluin2_A[2] & ((\ShiftRight0~38_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \Selector40~6 (
// Equation(s):
// \Selector40~6_combout  = ( !\Selector40~5_combout  & ( \ShiftRight0~41_combout  & ( (!\Selector55~0_combout ) # ((!aluin1_A[31] & ((\ShiftRight0~5_combout ) # (aluin2_A[4])))) ) ) ) # ( !\Selector40~5_combout  & ( !\ShiftRight0~41_combout  & ( 
// (!aluin1_A[31]) # ((!\Selector55~0_combout ) # ((!aluin2_A[4] & !\ShiftRight0~5_combout ))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\Selector55~0_combout ),
	.datae(!\Selector40~5_combout ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~6 .extended_lut = "off";
defparam \Selector40~6 .lut_mask = 64'hFFF80000FF700000;
defparam \Selector40~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( aluin2_A[2] & ( \ShiftLeft0~44_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~44_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~37_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~44_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~36_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) ) ) ) # ( !aluin2_A[2] & ( 
// !\ShiftLeft0~44_combout  & ( (\ShiftLeft0~37_combout  & \aluin2_A[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \ShiftLeft0~23_combout  & ( (\Selector40~0_combout  & ((!aluin2_A[4] & ((\ShiftLeft0~58_combout ))) # (aluin2_A[4] & (\ShiftLeft0~39_combout )))) ) ) # ( !\ShiftLeft0~23_combout  & ( (\ShiftLeft0~58_combout  & (!aluin2_A[4] & 
// \Selector40~0_combout )) ) )

	.dataa(!\ShiftLeft0~39_combout ),
	.datab(!\ShiftLeft0~58_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h0030003000350035;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N36
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Add4~73_sumout  & ( \Add3~73_sumout  & ( (!\Selector40~6_combout ) # ((\Selector25~2_combout ) # (\Selector40~4_combout )) ) ) ) # ( !\Add4~73_sumout  & ( \Add3~73_sumout  & ( (!\Selector40~6_combout ) # (((!alufunc_A[3] & 
// \Selector25~2_combout )) # (\Selector40~4_combout )) ) ) ) # ( \Add4~73_sumout  & ( !\Add3~73_sumout  & ( (!\Selector40~6_combout ) # (((alufunc_A[3] & \Selector25~2_combout )) # (\Selector40~4_combout )) ) ) ) # ( !\Add4~73_sumout  & ( !\Add3~73_sumout  
// & ( (!\Selector40~6_combout ) # (\Selector40~4_combout ) ) ) )

	.dataa(!\Selector40~6_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector40~4_combout ),
	.datad(!\Selector25~2_combout ),
	.datae(!\Add4~73_sumout ),
	.dataf(!\Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'hAFAFAFBFAFEFAFFF;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N38
dffeas \memaddr_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector40~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N55
dffeas \RTval_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux47~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[16] .is_wysiwyg = "true";
defparam \RTval_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N53
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000001010420000240008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N26
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N56
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N54
cyclonev_lcell_comb \wregval_M[16]~40 (
// Equation(s):
// \wregval_M[16]~40_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem~7_combout  ) ) # ( dmem_rtl_0_bypass[61] & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[62]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dmem~7_combout  & ( (dmem_rtl_0_bypass[62] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!dmem_rtl_0_bypass[62]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~40 .extended_lut = "off";
defparam \wregval_M[16]~40 .lut_mask = 64'h0305F3F50000FFFF;
defparam \wregval_M[16]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \wregval_M[16]~41 (
// Equation(s):
// \wregval_M[16]~41_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[16]~40_combout  ) ) ) # ( \wregval_M[29]~5_combout  & ( !\wregval_M[1]~1_combout  & ( \wregval_M[16]~40_combout  ) ) ) # ( !\wregval_M[29]~5_combout  & ( 
// !\wregval_M[1]~1_combout  & ( (\ldmem_M~q ) # (memaddr_M[16]) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[16]),
	.datac(!\ldmem_M~q ),
	.datad(!\wregval_M[16]~40_combout ),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~41 .extended_lut = "off";
defparam \wregval_M[16]~41 .lut_mask = 64'h3F3F00FF000000FF;
defparam \wregval_M[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \regs[13][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \regs[9][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N48
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[5][16]~q  & ( \imem~69_combout  & ( (\regs[1][16]~q ) # (\imem~68_combout ) ) ) ) # ( !\regs[5][16]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & \regs[1][16]~q ) ) ) ) # ( \regs[5][16]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & ((\regs[9][16]~q ))) # (\imem~68_combout  & (\regs[13][16]~q )) ) ) ) # ( !\regs[5][16]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[9][16]~q ))) # (\imem~68_combout  & (\regs[13][16]~q )) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\imem~68_combout ),
	.datac(!\regs[9][16]~q ),
	.datad(!\regs[1][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[4][16]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[0][16]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[12][16]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[8][16]~q  ) ) )

	.dataa(!\regs[4][16]~q ),
	.datab(!\regs[12][16]~q ),
	.datac(!\regs[0][16]~q ),
	.datad(!\regs[8][16]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[7][16]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[3][16]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[15][16]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[11][16]~q  ) ) )

	.dataa(!\regs[7][16]~q ),
	.datab(!\regs[3][16]~q ),
	.datac(!\regs[15][16]~q ),
	.datad(!\regs[11][16]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[14][16]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][16]~q ))) # (\imem~68_combout  & (\regs[6][16]~q )) ) ) ) # ( !\regs[14][16]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[2][16]~q ))) # 
// (\imem~68_combout  & (\regs[6][16]~q )) ) ) ) # ( \regs[14][16]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][16]~q ) ) ) ) # ( !\regs[14][16]~q  & ( !\imem~69_combout  & ( (\regs[10][16]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[6][16]~q ),
	.datab(!\regs[2][16]~q ),
	.datac(!\regs[10][16]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~3_combout  & ( \Mux15~2_combout  & ( (!\imem~67_combout ) # ((!\imem~66_combout  & ((\Mux15~0_combout ))) # (\imem~66_combout  & (\Mux15~1_combout ))) ) ) ) # ( !\Mux15~3_combout  & ( \Mux15~2_combout  & ( (!\imem~66_combout  
// & ((!\imem~67_combout ) # ((\Mux15~0_combout )))) # (\imem~66_combout  & (\imem~67_combout  & (\Mux15~1_combout ))) ) ) ) # ( \Mux15~3_combout  & ( !\Mux15~2_combout  & ( (!\imem~66_combout  & (\imem~67_combout  & ((\Mux15~0_combout )))) # 
// (\imem~66_combout  & ((!\imem~67_combout ) # ((\Mux15~1_combout )))) ) ) ) # ( !\Mux15~3_combout  & ( !\Mux15~2_combout  & ( (\imem~67_combout  & ((!\imem~66_combout  & ((\Mux15~0_combout ))) # (\imem~66_combout  & (\Mux15~1_combout )))) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux15~1_combout ),
	.datad(!\Mux15~0_combout ),
	.datae(!\Mux15~3_combout ),
	.dataf(!\Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Mux29~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~72_combout ))) ) + ( !VCC ))
// \Add1~10  = CARRY(( \Mux29~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~72_combout ))) ) + ( !VCC ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux29~4_combout ),
	.datae(gnd),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N3
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \Mux28~4_combout  ) + ( (((\imem~65_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( \Mux28~4_combout  ) + ( (((\imem~65_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~10  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux28~4_combout ),
	.datae(gnd),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h00008000000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N6
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \Mux27~4_combout  ) + ( (((\imem~62_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \Mux27~4_combout  ) + ( (((\imem~62_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~18  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux27~4_combout ),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h00008000000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Mux26~4_combout  ) + ( (((\imem~59_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~22  ))
// \Add1~14  = CARRY(( \Mux26~4_combout  ) + ( (((\imem~59_combout ) # (PC[14])) # (PC[15])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~22  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux26~4_combout ),
	.datae(gnd),
	.dataf(!\imem~59_combout ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00008000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N12
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Mux25~4_combout  ) + ( (((\imem~78_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~14  ))
// \Add1~6  = CARRY(( \Mux25~4_combout  ) + ( (((\imem~78_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~14  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux25~4_combout ),
	.datae(gnd),
	.dataf(!\imem~78_combout ),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00008000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N15
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Mux24~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~92_combout ))) ) + ( \Add1~6  ))
// \Add1~30  = CARRY(( \Mux24~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~92_combout ))) ) + ( \Add1~6  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \Mux23~4_combout  ) + ( (((\imem~89_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \Mux23~4_combout  ) + ( (((\imem~89_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~30  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux23~4_combout ),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00008000000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Mux22~4_combout  ) + ( (((\imem~83_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~26  ))
// \Add1~2  = CARRY(( \Mux22~4_combout  ) + ( (((\imem~83_combout ) # (PC[15])) # (PC[14])) # (\PC[13]~DUPLICATE_q ) ) + ( \Add1~26  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00008000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N24
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \Mux21~4_combout  ) + ( (!PC[15] & (!PC[14] & (!\PC[13]~DUPLICATE_q  & \imem~120_combout ))) ) + ( \Add1~2  ))
// \Add1~42  = CARRY(( \Mux21~4_combout  ) + ( (!PC[15] & (!PC[14] & (!\PC[13]~DUPLICATE_q  & \imem~120_combout ))) ) + ( \Add1~2  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\imem~120_combout ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \Mux20~4_combout  ) + ( (!PC[15] & (!PC[14] & (!PC[13] & \imem~115_combout ))) ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( \Mux20~4_combout  ) + ( (!PC[15] & (!PC[14] & (!PC[13] & \imem~115_combout ))) ) + ( \Add1~42  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\Mux20~4_combout ),
	.datae(gnd),
	.dataf(!\imem~115_combout ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N30
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \Mux19~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~113_combout ))) ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( \Mux19~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~113_combout ))) ) + ( \Add1~38  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux19~4_combout ),
	.datae(gnd),
	.dataf(!\imem~113_combout ),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \Mux18~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~109_combout ))) ) + ( \Add1~34  ))
// \Add1~54  = CARRY(( \Mux18~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~109_combout ))) ) + ( \Add1~34  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux18~4_combout ),
	.datae(gnd),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \Mux17~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~103_combout ))) ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( \Mux17~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~103_combout ))) ) + ( \Add1~54  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux17~4_combout ),
	.datae(gnd),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N39
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \Mux16~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~101_combout ))) ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( \Mux16~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[14] & (!PC[15] & \imem~101_combout ))) ) + ( \Add1~50  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[15]),
	.datad(!\Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N42
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \Mux15~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~98_combout ))) ) + ( \Add1~46  ))
// \Add1~110  = CARRY(( \Mux15~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~98_combout ))) ) + ( \Add1~46  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N24
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( \Add0~109_sumout  & ( \Add1~109_sumout  & ( ((\ldPC_D~0_combout  & ((\Decoder1~2_combout ) # (\isbranch_D~0_combout )))) # (\PC~52_combout ) ) ) ) # ( !\Add0~109_sumout  & ( \Add1~109_sumout  & ( (!\ldPC_D~0_combout  & 
// (((\PC~52_combout )))) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\Decoder1~2_combout ) # (\PC~52_combout )))) ) ) ) # ( \Add0~109_sumout  & ( !\Add1~109_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~52_combout )))) # (\ldPC_D~0_combout  & 
// (((\PC~52_combout  & !\Decoder1~2_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~109_sumout  & ( !\Add1~109_sumout  & ( (\PC~52_combout  & ((!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & !\Decoder1~2_combout )))) ) ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\PC~52_combout ),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\Decoder1~2_combout ),
	.datae(!\Add0~109_sumout ),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h32303735323A373F;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N45
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \Add2~69_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( \Add2~69_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~110  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~69_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N56
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N12
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~69_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( PC[17] ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// (\Add2~69_sumout )) # (\mispred~0_combout  & ((pcpred_A[17]))) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (PC[17])) # (\mispred~0_combout  & ((pcpred_A[17]))) ) ) )

	.dataa(!\Add2~69_sumout ),
	.datab(!\mispred~0_combout ),
	.datac(!PC[17]),
	.datad(!pcpred_A[17]),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h0C3F44770F0F5555;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N45
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \Mux14~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~95_combout ))) ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( \Mux14~4_combout  ) + ( (!\PC[13]~DUPLICATE_q  & (!PC[15] & (!PC[14] & \imem~95_combout ))) ) + ( \Add1~110  ))

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N54
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( \Decoder1~2_combout  & ( \Add1~105_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~45_combout )))) # (\ldPC_D~0_combout  & (((!\isbranch_D~0_combout )) # (\Add0~105_sumout ))) ) ) ) # ( !\Decoder1~2_combout  & ( \Add1~105_sumout  & ( 
// (!\ldPC_D~0_combout  & (((\PC~45_combout )))) # (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & ((\PC~45_combout ))) # (\isbranch_D~0_combout  & (\Add0~105_sumout )))) ) ) ) # ( \Decoder1~2_combout  & ( !\Add1~105_sumout  & ( (!\ldPC_D~0_combout  & 
// (((\PC~45_combout )))) # (\ldPC_D~0_combout  & (\Add0~105_sumout  & ((\isbranch_D~0_combout )))) ) ) ) # ( !\Decoder1~2_combout  & ( !\Add1~105_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~45_combout )))) # (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & 
// ((\PC~45_combout ))) # (\isbranch_D~0_combout  & (\Add0~105_sumout )))) ) ) )

	.dataa(!\Add0~105_sumout ),
	.datab(!\PC~45_combout ),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\Decoder1~2_combout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h3335303533353F35;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N55
dffeas \PC[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N48
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \Add2~89_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~106  ))
// \Add0~118  = CARRY(( \Add2~89_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~106  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N0
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~89_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( PC[18] ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// ((\Add2~89_sumout ))) # (\mispred~0_combout  & (pcpred_A[18])) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & ((PC[18]))) # (\mispred~0_combout  & (pcpred_A[18])) ) ) )

	.dataa(!pcpred_A[18]),
	.datab(!\mispred~0_combout ),
	.datac(!PC[18]),
	.datad(!\Add2~89_sumout ),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h1D1D11DD0F0F00FF;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N48
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \Mux13~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~106  ))
// \Add1~118  = CARRY(( \Mux13~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~106  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N33
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( \PC~50_combout  & ( \Add1~117_sumout  & ( (!\isbranch_D~0_combout ) # ((!\ldPC_D~0_combout ) # (\Add0~117_sumout )) ) ) ) # ( !\PC~50_combout  & ( \Add1~117_sumout  & ( (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & 
// (\Decoder1~2_combout )) # (\isbranch_D~0_combout  & ((\Add0~117_sumout ))))) ) ) ) # ( \PC~50_combout  & ( !\Add1~117_sumout  & ( (!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & (!\Decoder1~2_combout )) # (\isbranch_D~0_combout  & ((\Add0~117_sumout 
// )))) ) ) ) # ( !\PC~50_combout  & ( !\Add1~117_sumout  & ( (\isbranch_D~0_combout  & (\ldPC_D~0_combout  & \Add0~117_sumout )) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\isbranch_D~0_combout ),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\Add0~117_sumout ),
	.datae(!\PC~50_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h0003F8FB0407FCFF;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N34
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N51
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \Add2~85_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( \Add2~85_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~95_combout ))) ) + ( \Add0~118  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add2~85_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N51
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \Mux12~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( \Mux12~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~118  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N27
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( \Add0~113_sumout  & ( \Add1~113_sumout  & ( ((\ldPC_D~0_combout  & ((\isbranch_D~0_combout ) # (\Decoder1~2_combout )))) # (\PC~48_combout ) ) ) ) # ( !\Add0~113_sumout  & ( \Add1~113_sumout  & ( (!\ldPC_D~0_combout  & 
// (((\PC~48_combout )))) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\PC~48_combout ) # (\Decoder1~2_combout )))) ) ) ) # ( \Add0~113_sumout  & ( !\Add1~113_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~48_combout )))) # (\ldPC_D~0_combout  & 
// (((!\Decoder1~2_combout  & \PC~48_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~113_sumout  & ( !\Add1~113_sumout  & ( (\PC~48_combout  & ((!\ldPC_D~0_combout ) # ((!\Decoder1~2_combout  & !\isbranch_D~0_combout )))) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\PC~48_combout ),
	.datae(!\Add0~113_sumout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h00EC03EF10FC13FF;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N28
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \Mux11~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~114  ))
// \Add1~102  = CARRY(( \Mux11~4_combout  ) + ( (!PC[14] & (!PC[13] & (!PC[15] & \imem~95_combout ))) ) + ( \Add1~114  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N36
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( \Add0~101_sumout  & ( \Add1~101_sumout  & ( ((\ldPC_D~0_combout  & ((\Decoder1~2_combout ) # (\isbranch_D~0_combout )))) # (\PC~43_combout ) ) ) ) # ( !\Add0~101_sumout  & ( \Add1~101_sumout  & ( (!\ldPC_D~0_combout  & (\PC~43_combout 
// )) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\Decoder1~2_combout ) # (\PC~43_combout )))) ) ) ) # ( \Add0~101_sumout  & ( !\Add1~101_sumout  & ( (!\ldPC_D~0_combout  & (\PC~43_combout )) # (\ldPC_D~0_combout  & (((\PC~43_combout  & 
// !\Decoder1~2_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~101_sumout  & ( !\Add1~101_sumout  & ( (\PC~43_combout  & ((!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & !\Decoder1~2_combout )))) ) ) )

	.dataa(!\ldPC_D~0_combout ),
	.datab(!\PC~43_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\Decoder1~2_combout ),
	.datae(!\Add0~101_sumout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h3222372732723777;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y27_N37
dffeas \PC[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N56
dffeas \pcpred_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N48
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!aluin2_A[20] & (!alufunc_A[1] & !aluin1_A[20])) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( \alufunc_A[3]~DUPLICATE_q  & ( (!aluin2_A[20] & ((!alufunc_A[1]) # 
// (!aluin1_A[20]))) # (aluin2_A[20] & (!alufunc_A[1] $ (aluin1_A[20]))) ) ) ) # ( \alufunc_A[0]~DUPLICATE_q  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[1] & ((aluin1_A[20]) # (aluin2_A[20]))) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( 
// !\alufunc_A[3]~DUPLICATE_q  & ( (!aluin2_A[20] & (alufunc_A[1] & aluin1_A[20])) # (aluin2_A[20] & (!alufunc_A[1] $ (!aluin1_A[20]))) ) ) )

	.dataa(!aluin2_A[20]),
	.datab(!alufunc_A[1]),
	.datac(gnd),
	.datad(!aluin1_A[20]),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h116644CCEE998800;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N6
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Selector36~1_combout  & ( ((\Selector25~1_combout  & (\Selector56~1_combout  & pcpred_A[20]))) # (\Selector36~0_combout ) ) ) # ( !\Selector36~1_combout  & ( (\Selector25~1_combout  & (\Selector56~1_combout  & pcpred_A[20])) ) 
// )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector25~1_combout ),
	.datac(!\Selector56~1_combout ),
	.datad(!pcpred_A[20]),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0003000355575557;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( aluin2_A[2] & ( \ShiftLeft0~37_combout  & ( (\ShiftLeft0~44_combout ) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[2] & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~43_combout ))) # 
// (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~36_combout )) ) ) ) # ( aluin2_A[2] & ( !\ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & \ShiftLeft0~44_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftLeft0~37_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// ((\ShiftLeft0~43_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~36_combout )) ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~44_combout ),
	.datad(!\ShiftLeft0~43_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N27
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \ShiftLeft0~56_combout  & ( (\Selector40~0_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~55_combout ))) ) ) # ( !\ShiftLeft0~56_combout  & ( (aluin2_A[4] & (\Selector40~0_combout  & \ShiftLeft0~55_combout )) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector40~0_combout ),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'h0101010123232323;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~23_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~24_combout )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (aluin1_A[31]))) ) ) ) # ( 
// !\ShiftRight0~22_combout  & ( \ShiftRight0~23_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~24_combout  & !\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (aluin1_A[31]))) ) ) ) # ( \ShiftRight0~22_combout  & ( 
// !\ShiftRight0~23_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~24_combout )))) # (aluin2_A[2] & (aluin1_A[31] & ((\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~23_combout  & ( 
// (!aluin2_A[2] & (((\ShiftRight0~24_combout  & !\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (aluin1_A[31] & ((\aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N6
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \ShiftRight0~5_combout  & ( (\Selector55~0_combout  & aluin1_A[31]) ) ) # ( !\ShiftRight0~5_combout  & ( (\Selector55~0_combout  & ((!\aluin2_A[4]~DUPLICATE_q  & (\ShiftRight0~25_combout )) # (\aluin2_A[4]~DUPLICATE_q  & 
// ((aluin1_A[31]))))) ) )

	.dataa(!\aluin2_A[4]~DUPLICATE_q ),
	.datab(!\Selector55~0_combout ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h0213021300330033;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N9
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \Add3~49_sumout  & ( (\Selector25~0_combout  & \Selector56~0_combout ) ) ) # ( !\Add3~49_sumout  & ( (\Selector25~0_combout  & (alufunc_A[3] & \Selector56~0_combout )) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'h0005000500550055;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N24
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \Add4~49_sumout  & ( \Selector36~6_combout  ) ) # ( !\Add4~49_sumout  & ( \Selector36~6_combout  & ( (((!alufunc_A[3]) # (\Selector36~4_combout )) # (\Selector36~5_combout )) # (\Selector36~2_combout ) ) ) ) # ( \Add4~49_sumout  
// & ( !\Selector36~6_combout  & ( ((\Selector36~4_combout ) # (\Selector36~5_combout )) # (\Selector36~2_combout ) ) ) ) # ( !\Add4~49_sumout  & ( !\Selector36~6_combout  & ( ((\Selector36~4_combout ) # (\Selector36~5_combout )) # (\Selector36~2_combout ) ) 
// ) )

	.dataa(!\Selector36~2_combout ),
	.datab(!\Selector36~5_combout ),
	.datac(!\Selector36~4_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\Add4~49_sumout ),
	.dataf(!\Selector36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h7F7F7F7FFF7FFFFF;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \memaddr_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N41
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N43
dffeas \RTval_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[20] .is_wysiwyg = "true";
defparam \RTval_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N47
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y18_N8
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001291450541BC21C88D0000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \wregval_M[20]~56 (
// Equation(s):
// \wregval_M[20]~56_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( ((!dmem_rtl_0_bypass[70]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # 
// (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[70] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( ((!dmem_rtl_0_bypass[70]) # ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[70] & 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~56 .extended_lut = "off";
defparam \wregval_M[20]~56 .lut_mask = 64'h0002DDDF2202FFDF;
defparam \wregval_M[20]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \wregval_M[20]~57 (
// Equation(s):
// \wregval_M[20]~57_combout  = ( \wregval_M[20]~56_combout  & ( ((memaddr_M[20] & !\ldmem_M~q )) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[20]~56_combout  & ( (memaddr_M[20] & !\ldmem_M~q ) ) )

	.dataa(!memaddr_M[20]),
	.datab(!\ldmem_M~q ),
	.datac(gnd),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[20]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~57 .extended_lut = "off";
defparam \wregval_M[20]~57 .lut_mask = 64'h4444444444FF44FF;
defparam \wregval_M[20]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N20
dffeas \regs[1][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[13][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][20]~q )) # (\imem~68_combout  & ((\regs[5][20]~q ))) ) ) ) # ( !\regs[13][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[1][20]~q )) # 
// (\imem~68_combout  & ((\regs[5][20]~q ))) ) ) ) # ( \regs[13][20]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[9][20]~q ) ) ) ) # ( !\regs[13][20]~q  & ( !\imem~69_combout  & ( (\regs[9][20]~q  & !\imem~68_combout ) ) ) )

	.dataa(!\regs[1][20]~q ),
	.datab(!\regs[5][20]~q ),
	.datac(!\regs[9][20]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[13][20]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N49
dffeas \regs[3][20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[11][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][20]~DUPLICATE_q )) # (\imem~68_combout  & ((\regs[7][20]~q ))) ) ) ) # ( !\regs[11][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & 
// (\regs[3][20]~DUPLICATE_q )) # (\imem~68_combout  & ((\regs[7][20]~q ))) ) ) ) # ( \regs[11][20]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][20]~q ) ) ) ) # ( !\regs[11][20]~q  & ( !\imem~69_combout  & ( (\regs[15][20]~q  & 
// \imem~68_combout ) ) ) )

	.dataa(!\regs[3][20]~DUPLICATE_q ),
	.datab(!\regs[7][20]~q ),
	.datac(!\regs[15][20]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N50
dffeas \regs[0][20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[4][20]~q  & ( \imem~69_combout  & ( (\imem~68_combout ) # (\regs[0][20]~DUPLICATE_q ) ) ) ) # ( !\regs[4][20]~q  & ( \imem~69_combout  & ( (\regs[0][20]~DUPLICATE_q  & !\imem~68_combout ) ) ) ) # ( \regs[4][20]~q  & ( 
// !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[8][20]~q ))) # (\imem~68_combout  & (\regs[12][20]~q )) ) ) ) # ( !\regs[4][20]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & ((\regs[8][20]~q ))) # (\imem~68_combout  & (\regs[12][20]~q )) ) ) )

	.dataa(!\regs[0][20]~DUPLICATE_q ),
	.datab(!\imem~68_combout ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[8][20]~q ),
	.datae(!\regs[4][20]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N56
dffeas \regs[10][20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[14][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][20]~q )) # (\imem~68_combout  & ((\regs[6][20]~q ))) ) ) ) # ( !\regs[14][20]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[2][20]~q )) # 
// (\imem~68_combout  & ((\regs[6][20]~q ))) ) ) ) # ( \regs[14][20]~q  & ( !\imem~69_combout  & ( (\imem~68_combout ) # (\regs[10][20]~DUPLICATE_q ) ) ) ) # ( !\regs[14][20]~q  & ( !\imem~69_combout  & ( (\regs[10][20]~DUPLICATE_q  & !\imem~68_combout ) ) ) 
// )

	.dataa(!\regs[10][20]~DUPLICATE_q ),
	.datab(!\regs[2][20]~q ),
	.datac(!\imem~68_combout ),
	.datad(!\regs[6][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~0_combout  & ( \Mux11~2_combout  & ( (!\imem~66_combout ) # ((!\imem~67_combout  & ((\Mux11~3_combout ))) # (\imem~67_combout  & (\Mux11~1_combout ))) ) ) ) # ( !\Mux11~0_combout  & ( \Mux11~2_combout  & ( (!\imem~67_combout  
// & ((!\imem~66_combout ) # ((\Mux11~3_combout )))) # (\imem~67_combout  & (\imem~66_combout  & (\Mux11~1_combout ))) ) ) ) # ( \Mux11~0_combout  & ( !\Mux11~2_combout  & ( (!\imem~67_combout  & (\imem~66_combout  & ((\Mux11~3_combout )))) # 
// (\imem~67_combout  & ((!\imem~66_combout ) # ((\Mux11~1_combout )))) ) ) ) # ( !\Mux11~0_combout  & ( !\Mux11~2_combout  & ( (\imem~66_combout  & ((!\imem~67_combout  & ((\Mux11~3_combout ))) # (\imem~67_combout  & (\Mux11~1_combout )))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\imem~66_combout ),
	.datac(!\Mux11~1_combout ),
	.datad(!\Mux11~3_combout ),
	.datae(!\Mux11~0_combout ),
	.dataf(!\Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N0
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( \Add1~97_sumout  & ( \Add0~97_sumout  & ( ((\ldPC_D~0_combout  & ((\Decoder1~2_combout ) # (\isbranch_D~0_combout )))) # (\PC~41_combout ) ) ) ) # ( !\Add1~97_sumout  & ( \Add0~97_sumout  & ( (!\ldPC_D~0_combout  & (\PC~41_combout )) # 
// (\ldPC_D~0_combout  & (((\PC~41_combout  & !\Decoder1~2_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( \Add1~97_sumout  & ( !\Add0~97_sumout  & ( (!\ldPC_D~0_combout  & (\PC~41_combout )) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & 
// ((\Decoder1~2_combout ) # (\PC~41_combout )))) ) ) ) # ( !\Add1~97_sumout  & ( !\Add0~97_sumout  & ( (\PC~41_combout  & ((!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & !\Decoder1~2_combout )))) ) ) )

	.dataa(!\PC~41_combout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\Decoder1~2_combout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h5444547457475777;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N2
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N59
dffeas \pcpred_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N30
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \Selector25~11_combout  & ( (\Selector36~0_combout  & (!aluin2_A[21] $ (!alufunc_A[3] $ (aluin1_A[21])))) ) )

	.dataa(!aluin2_A[21]),
	.datab(!alufunc_A[3]),
	.datac(!\Selector36~0_combout ),
	.datad(!aluin1_A[21]),
	.datae(gnd),
	.dataf(!\Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0000000006090609;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N0
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~1_combout  ) # ( !\Selector35~1_combout  & ( ((\Selector25~1_combout  & (\Selector56~1_combout  & pcpred_A[21]))) # (\Selector35~2_combout ) ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector35~2_combout ),
	.datad(!pcpred_A[21]),
	.datae(gnd),
	.dataf(!\Selector35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h0F1F0F1FFFFFFFFF;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( aluin1_A[31] & ( (!\alufunc_A[0]~DUPLICATE_q  & (((\ShiftRight0~9_combout ) # (\ShiftRight0~5_combout )) # (aluin2_A[4]))) ) ) # ( !aluin1_A[31] & ( (!aluin2_A[4] & (!\ShiftRight0~5_combout  & (!\alufunc_A[0]~DUPLICATE_q  & 
// \ShiftRight0~9_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h0080008070F070F0;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~29_combout  & ( \ShiftLeft0~34_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~29_combout  & 
// ( \ShiftLeft0~34_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftLeft0~33_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~28_combout  & !aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout  & ((!aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2]) # (\ShiftLeft0~28_combout )))) ) ) ) # ( !\ShiftLeft0~29_combout  & ( !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~29_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h2700275527AA27FF;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \Selector35~0_combout  & ( \ShiftLeft0~54_combout  & ( \Selector55~1_combout  ) ) ) # ( !\Selector35~0_combout  & ( \ShiftLeft0~54_combout  & ( (\Selector55~1_combout  & (\Selector25~10_combout  & ((!aluin2_A[4]) # 
// (\ShiftLeft0~2_combout )))) ) ) ) # ( \Selector35~0_combout  & ( !\ShiftLeft0~54_combout  & ( \Selector55~1_combout  ) ) ) # ( !\Selector35~0_combout  & ( !\ShiftLeft0~54_combout  & ( (\Selector55~1_combout  & (\ShiftLeft0~2_combout  & (aluin2_A[4] & 
// \Selector25~10_combout ))) ) ) )

	.dataa(!\Selector55~1_combout ),
	.datab(!\ShiftLeft0~2_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\Selector25~10_combout ),
	.datae(!\Selector35~0_combout ),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h0001555500515555;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N51
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( !alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add3~45_sumout  & \Selector25~0_combout ))) # (\Selector35~4_combout )) # (\Selector35~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector56~0_combout  & (\Add4~45_sumout  & 
// \Selector25~0_combout ))) # (\Selector35~4_combout )) # (\Selector35~3_combout ) ) )

	.dataa(!\Selector35~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add4~45_sumout ),
	.datad(!\Selector25~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector35~4_combout ),
	.datag(!\Add3~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "on";
defparam \Selector35~5 .lut_mask = 64'h55575557FFFFFFFF;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N52
dffeas \memaddr_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N34
dffeas \RTval_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[21] .is_wysiwyg = "true";
defparam \RTval_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450140BC00C8040000000000000000";
// synopsys translate_on

// Location: FF_X29_Y20_N8
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \wregval_M[21]~54 (
// Equation(s):
// \wregval_M[21]~54_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((!dmem_rtl_0_bypass[72]) # (\dmem~7_combout )) # (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & (dmem_rtl_0_bypass[72] & !\dmem~7_combout )) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!dmem_rtl_0_bypass[72]) # ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[72] & (!\dmem~7_combout  & 
// \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(!dmem_rtl_0_bypass[72]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~54 .extended_lut = "off";
defparam \wregval_M[21]~54 .lut_mask = 64'h0030CFFF1010DFDF;
defparam \wregval_M[21]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \wregval_M[21]~55 (
// Equation(s):
// \wregval_M[21]~55_combout  = ( \wregval_M[21]~54_combout  & ( ((!\wregval_M[1]~1_combout  & ((memaddr_M[21]) # (\ldmem_M~q )))) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[21]~54_combout  & ( (!\wregval_M[29]~5_combout  & (!\wregval_M[1]~1_combout  
// & ((memaddr_M[21]) # (\ldmem_M~q )))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!memaddr_M[21]),
	.datad(!\wregval_M[1]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~55 .extended_lut = "off";
defparam \wregval_M[21]~55 .lut_mask = 64'h4C004C007F337F33;
defparam \wregval_M[21]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N27
cyclonev_lcell_comb \regs[0][21]~feeder (
// Equation(s):
// \regs[0][21]~feeder_combout  = ( \wregval_M[21]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][21]~feeder .extended_lut = "off";
defparam \regs[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N28
dffeas \regs[0][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[1][21]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[0][21]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[3][21]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[2][21]~q  ) ) )

	.dataa(!\regs[0][21]~q ),
	.datab(!\regs[3][21]~q ),
	.datac(!\regs[1][21]~q ),
	.datad(!\regs[2][21]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[14][21]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][21]~q ))) # (\imem~66_combout  & (\regs[13][21]~q )) ) ) ) # ( !\regs[14][21]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[12][21]~q ))) # 
// (\imem~66_combout  & (\regs[13][21]~q )) ) ) ) # ( \regs[14][21]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout ) # (\regs[15][21]~q ) ) ) ) # ( !\regs[14][21]~q  & ( !\imem~67_combout  & ( (\regs[15][21]~q  & \imem~66_combout ) ) ) )

	.dataa(!\regs[15][21]~q ),
	.datab(!\regs[13][21]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[12][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[5][21]~q  & ( \imem~67_combout  & ( (\imem~66_combout ) # (\regs[4][21]~q ) ) ) ) # ( !\regs[5][21]~q  & ( \imem~67_combout  & ( (\regs[4][21]~q  & !\imem~66_combout ) ) ) ) # ( \regs[5][21]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & ((\regs[6][21]~q ))) # (\imem~66_combout  & (\regs[7][21]~q )) ) ) ) # ( !\regs[5][21]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[6][21]~q ))) # (\imem~66_combout  & (\regs[7][21]~q )) ) ) )

	.dataa(!\regs[4][21]~q ),
	.datab(!\regs[7][21]~q ),
	.datac(!\regs[6][21]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[5][21]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N35
dffeas \regs[9][21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[8][21]~q  & ( \imem~67_combout  & ( (!\imem~66_combout ) # (\regs[9][21]~DUPLICATE_q ) ) ) ) # ( !\regs[8][21]~q  & ( \imem~67_combout  & ( (\regs[9][21]~DUPLICATE_q  & \imem~66_combout ) ) ) ) # ( \regs[8][21]~q  & ( 
// !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[10][21]~q ))) # (\imem~66_combout  & (\regs[11][21]~q )) ) ) ) # ( !\regs[8][21]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & ((\regs[10][21]~q ))) # (\imem~66_combout  & (\regs[11][21]~q )) ) ) 
// )

	.dataa(!\regs[9][21]~DUPLICATE_q ),
	.datab(!\imem~66_combout ),
	.datac(!\regs[11][21]~q ),
	.datad(!\regs[10][21]~q ),
	.datae(!\regs[8][21]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~1_combout  & ( \Mux10~2_combout  & ( (!\imem~69_combout  & (((!\imem~68_combout ) # (\Mux10~3_combout )))) # (\imem~69_combout  & (((\imem~68_combout )) # (\Mux10~0_combout ))) ) ) ) # ( !\Mux10~1_combout  & ( \Mux10~2_combout 
//  & ( (!\imem~69_combout  & (((!\imem~68_combout ) # (\Mux10~3_combout )))) # (\imem~69_combout  & (\Mux10~0_combout  & ((!\imem~68_combout )))) ) ) ) # ( \Mux10~1_combout  & ( !\Mux10~2_combout  & ( (!\imem~69_combout  & (((\Mux10~3_combout  & 
// \imem~68_combout )))) # (\imem~69_combout  & (((\imem~68_combout )) # (\Mux10~0_combout ))) ) ) ) # ( !\Mux10~1_combout  & ( !\Mux10~2_combout  & ( (!\imem~69_combout  & (((\Mux10~3_combout  & \imem~68_combout )))) # (\imem~69_combout  & (\Mux10~0_combout 
//  & ((!\imem~68_combout )))) ) ) )

	.dataa(!\Mux10~0_combout ),
	.datab(!\Mux10~3_combout ),
	.datac(!\imem~69_combout ),
	.datad(!\imem~68_combout ),
	.datae(!\Mux10~1_combout ),
	.dataf(!\Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h0530053FF530F53F;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N35
dffeas \aluin1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( aluin1_A[20] & ( \aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q ) # ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22])))) ) ) ) # ( !aluin1_A[20] & ( 
// \aluin1_A[19]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q ) # ((aluin1_A[21])))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[22])))) ) ) ) # ( aluin1_A[20] & ( !\aluin1_A[19]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[21]))) # (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q ) # ((aluin1_A[22])))) ) ) ) # ( !aluin1_A[20] & ( !\aluin1_A[19]~DUPLICATE_q  & ( (\aluin2_A[1]~DUPLICATE_q  & 
// ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[21])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[22]))))) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin1_A[21]),
	.datad(!aluin1_A[22]),
	.datae(!aluin1_A[20]),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N18
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~15_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~28_combout ))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (aluin1_A[31])))) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \ShiftRight0~15_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~28_combout ))) # (aluin2_A[2] & (((aluin1_A[31] & \aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~16_combout  & ( 
// !\ShiftRight0~15_combout  & ( (!aluin2_A[2] & (\ShiftRight0~28_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\ShiftRight0~15_combout  & ( 
// (!aluin2_A[2] & (\ShiftRight0~28_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((aluin1_A[31] & \aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[31]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h4403770344CF77CF;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[6]~DUPLICATE_q  ) ) ) # ( !aluin2_A[1] & ( \aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[4]~DUPLICATE_q  ) ) ) # ( aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[5] ) 
// ) ) # ( !aluin2_A[1] & ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!\aluin1_A[4]~DUPLICATE_q ),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[3]),
	.datae(!aluin2_A[1]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N48
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~55_combout  & ( \ShiftRight0~26_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~49_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~27_combout ))) ) ) ) # ( 
// !\ShiftRight0~55_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~49_combout  & aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftRight0~27_combout ))) ) ) ) # ( \ShiftRight0~55_combout  & ( 
// !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftRight0~49_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~27_combout  & ((aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~55_combout  & ( !\ShiftRight0~26_combout  & ( 
// (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~49_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~27_combout )))) ) ) )

	.dataa(!\ShiftRight0~27_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~49_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~55_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N30
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \aluin2_A[4]~DUPLICATE_q  & ( \ShiftRight0~56_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & (\ShiftRight0~45_combout )) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  
// & ( \ShiftRight0~56_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( \aluin2_A[4]~DUPLICATE_q  & ( !\ShiftRight0~56_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & (\ShiftRight0~45_combout 
// )) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( !\ShiftRight0~56_combout  & ( (\ShiftRight0~5_combout  & (aluin1_A[31] & \Selector55~0_combout )) ) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\Selector55~0_combout ),
	.datae(!\aluin2_A[4]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h0003004700CF0047;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \pcpred_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \Selector53~4 (
// Equation(s):
// \Selector53~4_combout  = ( \Selector25~3_combout  & ( aluin1_A[3] & ( ((\Selector26~1_combout  & (!\aluin2_A[3]~DUPLICATE_q  $ (alufunc_A[3])))) # (pcpred_A[3]) ) ) ) # ( !\Selector25~3_combout  & ( aluin1_A[3] & ( (\Selector26~1_combout  & 
// (!\aluin2_A[3]~DUPLICATE_q  $ (alufunc_A[3]))) ) ) ) # ( \Selector25~3_combout  & ( !aluin1_A[3] & ( ((\Selector26~1_combout  & (!\aluin2_A[3]~DUPLICATE_q  $ (!alufunc_A[3])))) # (pcpred_A[3]) ) ) ) # ( !\Selector25~3_combout  & ( !aluin1_A[3] & ( 
// (\Selector26~1_combout  & (!\aluin2_A[3]~DUPLICATE_q  $ (!alufunc_A[3]))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\Selector26~1_combout ),
	.datac(!pcpred_A[3]),
	.datad(!alufunc_A[3]),
	.datae(!\Selector25~3_combout ),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~4 .extended_lut = "off";
defparam \Selector53~4 .lut_mask = 64'h11221F2F22112F1F;
defparam \Selector53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N9
cyclonev_lcell_comb \Selector53~3 (
// Equation(s):
// \Selector53~3_combout  = ( aluin1_A[3] & ( (\Selector26~0_combout  & (!alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[3]~DUPLICATE_q ))))) ) ) # ( !aluin1_A[3] & ( (\Selector26~0_combout  & (!alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # 
// (!\aluin2_A[3]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector26~0_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~3 .extended_lut = "off";
defparam \Selector53~3 .lut_mask = 64'h05060506060A060A;
defparam \Selector53~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( !\ShiftRight0~5_combout  & ( (\ShiftLeft0~6_combout  & \Selector55~2_combout ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(!\Selector55~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h0033003300000000;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N3
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \Add3~113_sumout  & ( (\Selector25~2_combout  & ((!alufunc_A[3]) # (\Add4~113_sumout ))) ) ) # ( !\Add3~113_sumout  & ( (alufunc_A[3] & (\Selector25~2_combout  & \Add4~113_sumout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector25~2_combout ),
	.datad(!\Add4~113_sumout ),
	.datae(gnd),
	.dataf(!\Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'h000300030C0F0C0F;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \Selector53~5 (
// Equation(s):
// \Selector53~5_combout  = ( \Selector53~1_combout  & ( \Selector53~2_combout  ) ) # ( !\Selector53~1_combout  & ( \Selector53~2_combout  ) ) # ( \Selector53~1_combout  & ( !\Selector53~2_combout  ) ) # ( !\Selector53~1_combout  & ( !\Selector53~2_combout  
// & ( ((!alufunc_A[4] & ((\Selector53~3_combout ) # (\Selector53~4_combout )))) # (\Selector53~0_combout ) ) ) )

	.dataa(!\Selector53~0_combout ),
	.datab(!alufunc_A[4]),
	.datac(!\Selector53~4_combout ),
	.datad(!\Selector53~3_combout ),
	.datae(!\Selector53~1_combout ),
	.dataf(!\Selector53~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~5 .extended_lut = "off";
defparam \Selector53~5 .lut_mask = 64'h5DDDFFFFFFFFFFFF;
defparam \Selector53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \memaddr_M[3]~feeder (
// Equation(s):
// \memaddr_M[3]~feeder_combout  = ( \Selector53~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector53~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[3]~feeder .extended_lut = "off";
defparam \memaddr_M[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \memaddr_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N56
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B2513C83E00741ECC3181C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \wregval_M[2]~8 (
// Equation(s):
// \wregval_M[2]~8_combout  = ( dmem_rtl_0_bypass[34] & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~7_combout  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) # 
// (\dmem~7_combout  & (!dmem_rtl_0_bypass[33])) ) ) ) # ( !dmem_rtl_0_bypass[34] & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !dmem_rtl_0_bypass[33] ) ) ) # ( dmem_rtl_0_bypass[34] & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  
// & ( (!\dmem~7_combout  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[33])) ) ) ) # ( !dmem_rtl_0_bypass[34] & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !dmem_rtl_0_bypass[33] ) ) )

	.dataa(!dmem_rtl_0_bypass[33]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(!dmem_rtl_0_bypass[34]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~8 .extended_lut = "off";
defparam \wregval_M[2]~8 .lut_mask = 64'hAAAA0A3AAAAACAFA;
defparam \wregval_M[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \wregval_M[2]~9 (
// Equation(s):
// \wregval_M[2]~9_combout  = ( \KEY[2]~input_o  & ( \SW[2]~input_o  & ( !\memaddr_M[4]~DUPLICATE_q  ) ) ) # ( \KEY[2]~input_o  & ( !\SW[2]~input_o  ) ) # ( !\KEY[2]~input_o  & ( !\SW[2]~input_o  & ( \memaddr_M[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memaddr_M[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~9 .extended_lut = "off";
defparam \wregval_M[2]~9 .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \wregval_M[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \wregval_M[2]~10 (
// Equation(s):
// \wregval_M[2]~10_combout  = ( \ldmem_M~q  & ( \wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((!\wregval_M[2]~9_combout ))) # (\wregval_M[29]~5_combout  & (\wregval_M[2]~8_combout )) ) ) ) # ( !\ldmem_M~q  & ( \wregval_M[1]~1_combout  & ( 
// (!\wregval_M[29]~5_combout  & (((memaddr_M[2] & !\wregval_M[2]~9_combout )))) # (\wregval_M[29]~5_combout  & (\wregval_M[2]~8_combout )) ) ) ) # ( \ldmem_M~q  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout ) # (\wregval_M[2]~8_combout ) ) ) 
// ) # ( !\ldmem_M~q  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((memaddr_M[2]))) # (\wregval_M[29]~5_combout  & (\wregval_M[2]~8_combout )) ) ) )

	.dataa(!\wregval_M[2]~8_combout ),
	.datab(!memaddr_M[2]),
	.datac(!\wregval_M[29]~5_combout ),
	.datad(!\wregval_M[2]~9_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~10 .extended_lut = "off";
defparam \wregval_M[2]~10 .lut_mask = 64'h3535F5F53505F505;
defparam \wregval_M[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N4
dffeas \regs[4][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[6][2]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[4][2]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[7][2]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[5][2]~q  ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!\regs[7][2]~q ),
	.datac(!\regs[6][2]~q ),
	.datad(!\regs[5][2]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[14][2]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[15][2]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[12][2]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[13][2]~q  ) ) )

	.dataa(!\regs[12][2]~q ),
	.datab(!\regs[13][2]~q ),
	.datac(!\regs[14][2]~q ),
	.datad(!\regs[15][2]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][2]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][2]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][2]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[1][2]~q  ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!\regs[0][2]~q ),
	.datac(!\regs[3][2]~q ),
	.datad(!\regs[1][2]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N14
dffeas \regs[9][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \regs[11][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N56
dffeas \regs[10][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N52
dffeas \regs[8][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[10][2]~DUPLICATE_q  & ( \regs[8][2]~DUPLICATE_q  & ( ((!\imem~12_combout  & (\regs[9][2]~DUPLICATE_q )) # (\imem~12_combout  & ((\regs[11][2]~q )))) # (\imem~6_combout ) ) ) ) # ( !\regs[10][2]~DUPLICATE_q  & ( 
// \regs[8][2]~DUPLICATE_q  & ( (!\imem~12_combout  & (((\imem~6_combout )) # (\regs[9][2]~DUPLICATE_q ))) # (\imem~12_combout  & (((\regs[11][2]~q  & !\imem~6_combout )))) ) ) ) # ( \regs[10][2]~DUPLICATE_q  & ( !\regs[8][2]~DUPLICATE_q  & ( 
// (!\imem~12_combout  & (\regs[9][2]~DUPLICATE_q  & ((!\imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout ) # (\regs[11][2]~q )))) ) ) ) # ( !\regs[10][2]~DUPLICATE_q  & ( !\regs[8][2]~DUPLICATE_q  & ( (!\imem~6_combout  & ((!\imem~12_combout  & 
// (\regs[9][2]~DUPLICATE_q )) # (\imem~12_combout  & ((\regs[11][2]~q ))))) ) ) )

	.dataa(!\regs[9][2]~DUPLICATE_q ),
	.datab(!\regs[11][2]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[10][2]~DUPLICATE_q ),
	.dataf(!\regs[8][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \Mux61~0_combout  & ( \Mux61~2_combout  & ( ((!\imem~20_combout  & ((\Mux61~3_combout ))) # (\imem~20_combout  & (\Mux61~1_combout ))) # (\imem~17_combout ) ) ) ) # ( !\Mux61~0_combout  & ( \Mux61~2_combout  & ( (!\imem~17_combout  & 
// ((!\imem~20_combout  & ((\Mux61~3_combout ))) # (\imem~20_combout  & (\Mux61~1_combout )))) # (\imem~17_combout  & (!\imem~20_combout )) ) ) ) # ( \Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & ((\Mux61~3_combout 
// ))) # (\imem~20_combout  & (\Mux61~1_combout )))) # (\imem~17_combout  & (\imem~20_combout )) ) ) ) # ( !\Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~17_combout  & ((!\imem~20_combout  & ((\Mux61~3_combout ))) # (\imem~20_combout  & 
// (\Mux61~1_combout )))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~20_combout ),
	.datac(!\Mux61~1_combout ),
	.datad(!\Mux61~3_combout ),
	.datae(!\Mux61~0_combout ),
	.dataf(!\Mux61~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N33
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \Mux61~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~62_combout ) ) ) ) # ( !\Mux61~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~62_combout ) ) ) ) # ( \Mux61~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(!\imem~62_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\Mux61~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h0000FFFFF5F5F5F5;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N34
dffeas \aluin2_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( alufunc_A[3] & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!aluin2_A[2] & ((!aluin1_A[2]) # (!\alufunc_A[0]~DUPLICATE_q ))) # (aluin2_A[2] & (!aluin1_A[2] & !\alufunc_A[0]~DUPLICATE_q )))) # (\alufunc_A[1]~DUPLICATE_q  & 
// (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[2] $ (aluin1_A[2])))) ) ) # ( !alufunc_A[3] & ( (!aluin2_A[2] & (aluin1_A[2] & (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q )))) # (aluin2_A[2] & (!\alufunc_A[1]~DUPLICATE_q  $ (((!aluin1_A[2] & 
// !\alufunc_A[0]~DUPLICATE_q ))))) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h162A162AE980E980;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N2
dffeas \pcpred_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( \Add3~117_sumout  & ( \Add4~117_sumout  & ( ((pcpred_A[2] & \Selector25~3_combout )) # (\Selector47~2_combout ) ) ) ) # ( !\Add3~117_sumout  & ( \Add4~117_sumout  & ( (!pcpred_A[2] & (((\Selector47~2_combout  & alufunc_A[3])))) 
// # (pcpred_A[2] & (((\Selector47~2_combout  & alufunc_A[3])) # (\Selector25~3_combout ))) ) ) ) # ( \Add3~117_sumout  & ( !\Add4~117_sumout  & ( (!pcpred_A[2] & (((\Selector47~2_combout  & !alufunc_A[3])))) # (pcpred_A[2] & (((\Selector47~2_combout  & 
// !alufunc_A[3])) # (\Selector25~3_combout ))) ) ) ) # ( !\Add3~117_sumout  & ( !\Add4~117_sumout  & ( (pcpred_A[2] & \Selector25~3_combout ) ) ) )

	.dataa(!pcpred_A[2]),
	.datab(!\Selector25~3_combout ),
	.datac(!\Selector47~2_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\Add3~117_sumout ),
	.dataf(!\Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h11111F11111F1F1F;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( (!aluin2_A[1]) # (aluin1_A[5]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[3] & ( (!aluin2_A[1] & ((aluin1_A[2]))) # (aluin2_A[1] & (\aluin1_A[4]~DUPLICATE_q )) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[3] & ( (aluin1_A[5] & aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[3] & ( (!aluin2_A[1] & ((aluin1_A[2]))) # (aluin2_A[1] & (\aluin1_A[4]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[4]~DUPLICATE_q ),
	.datab(!aluin1_A[5]),
	.datac(!aluin1_A[2]),
	.datad(!aluin2_A[1]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h0F5500330F55FF33;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~57_combout  & ( \ShiftRight0~31_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~53_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout )))) ) ) ) # ( 
// !\ShiftRight0~57_combout  & ( \ShiftRight0~31_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~53_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) ) ) ) # 
// ( \ShiftRight0~57_combout  & ( !\ShiftRight0~31_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~53_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) ) ) ) 
// # ( !\ShiftRight0~57_combout  & ( !\ShiftRight0~31_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~53_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~32_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~53_combout ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~57_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( \ShiftRight0~46_combout  & ( \ShiftRight0~58_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~46_combout  & ( \ShiftRight0~58_combout  & ( (\Selector55~0_combout  & 
// ((!\ShiftRight0~5_combout  & (!\aluin2_A[4]~DUPLICATE_q )) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\ShiftRight0~58_combout  & ( (\Selector55~0_combout  & ((!\ShiftRight0~5_combout  & 
// (\aluin2_A[4]~DUPLICATE_q )) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\ShiftRight0~58_combout  & ( (\ShiftRight0~5_combout  & (aluin1_A[31] & \Selector55~0_combout )) ) ) )

	.dataa(!\aluin2_A[4]~DUPLICATE_q ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\Selector55~0_combout ),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\ShiftRight0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h00030047008B00CF;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N33
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( !\ShiftRight0~5_combout  & ( (\Selector55~2_combout  & \ShiftLeft0~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector55~2_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'h000F000F00000000;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( \Selector54~2_combout  & ( \Selector54~3_combout  ) ) # ( !\Selector54~2_combout  & ( \Selector54~3_combout  ) ) # ( \Selector54~2_combout  & ( !\Selector54~3_combout  ) ) # ( !\Selector54~2_combout  & ( !\Selector54~3_combout  
// & ( (!alufunc_A[4] & (((\Selector52~1_combout  & \Selector54~0_combout )) # (\Selector54~1_combout ))) ) ) )

	.dataa(!\Selector52~1_combout ),
	.datab(!alufunc_A[4]),
	.datac(!\Selector54~0_combout ),
	.datad(!\Selector54~1_combout ),
	.datae(!\Selector54~2_combout ),
	.dataf(!\Selector54~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'h04CCFFFFFFFFFFFF;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \memaddr_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3400C8024008802001F18F342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X3_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \wregval_M[3]~4 (
// Equation(s):
// \wregval_M[3]~4_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[35]) # ((dmem_rtl_0_bypass[36] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[36] & (((!dmem_rtl_0_bypass[35])))) # (dmem_rtl_0_bypass[36] & ((!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[35]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[36] & 
// (((!dmem_rtl_0_bypass[35])))) # (dmem_rtl_0_bypass[36] & ((!\dmem~7_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[35]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!dmem_rtl_0_bypass[35] & ((!dmem_rtl_0_bypass[36]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[36]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[35]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~4 .extended_lut = "off";
defparam \wregval_M[3]~4 .lut_mask = 64'hA0F0E4F0B1F0F5F0;
defparam \wregval_M[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \wregval_M[3]~6 (
// Equation(s):
// \wregval_M[3]~6_combout  = ( \SW[3]~input_o  & ( (\ldmem_M~q  & (!\memaddr_M[4]~DUPLICATE_q  & \KEY[3]~input_o )) ) ) # ( !\SW[3]~input_o  & ( (\ldmem_M~q  & ((\KEY[3]~input_o ) # (\memaddr_M[4]~DUPLICATE_q ))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(!\memaddr_M[4]~DUPLICATE_q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~6 .extended_lut = "off";
defparam \wregval_M[3]~6 .lut_mask = 64'h0555055500500050;
defparam \wregval_M[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N9
cyclonev_lcell_comb \wregval_M[3]~7 (
// Equation(s):
// \wregval_M[3]~7_combout  = ( \wregval_M[29]~5_combout  & ( \wregval_M[3]~6_combout  & ( \wregval_M[3]~4_combout  ) ) ) # ( !\wregval_M[29]~5_combout  & ( \wregval_M[3]~6_combout  & ( (!\Equal7~9_combout  & ((memaddr_M[3]) # (\ldmem_M~q ))) ) ) ) # ( 
// \wregval_M[29]~5_combout  & ( !\wregval_M[3]~6_combout  & ( \wregval_M[3]~4_combout  ) ) ) # ( !\wregval_M[29]~5_combout  & ( !\wregval_M[3]~6_combout  & ( (memaddr_M[3]) # (\ldmem_M~q ) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[3]~4_combout ),
	.datac(!memaddr_M[3]),
	.datad(!\Equal7~9_combout ),
	.datae(!\wregval_M[29]~5_combout ),
	.dataf(!\wregval_M[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~7 .extended_lut = "off";
defparam \wregval_M[3]~7 .lut_mask = 64'h5F5F33335F003333;
defparam \wregval_M[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N37
dffeas \regs[11][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[15][3]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[11][3]~q )) # (\imem~20_combout  & ((\regs[3][3]~q ))) ) ) ) # ( !\regs[15][3]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & (\regs[11][3]~q )) # 
// (\imem~20_combout  & ((\regs[3][3]~q ))) ) ) ) # ( \regs[15][3]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout ) # (\regs[7][3]~q ) ) ) ) # ( !\regs[15][3]~q  & ( !\imem~17_combout  & ( (\imem~20_combout  & \regs[7][3]~q ) ) ) )

	.dataa(!\regs[11][3]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[7][3]~q ),
	.datad(!\regs[3][3]~q ),
	.datae(!\regs[15][3]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[0][3]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[4][3]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[8][3]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~20_combout  & ( \regs[12][3]~q  ) ) )

	.dataa(!\regs[4][3]~q ),
	.datab(!\regs[8][3]~q ),
	.datac(!\regs[12][3]~q ),
	.datad(!\regs[0][3]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N32
dffeas \regs[1][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \regs[5][3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[1][3]~DUPLICATE_q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[5][3]~DUPLICATE_q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[9][3]~q  ) ) ) # ( 
// !\imem~17_combout  & ( !\imem~20_combout  & ( \regs[13][3]~q  ) ) )

	.dataa(!\regs[13][3]~q ),
	.datab(!\regs[1][3]~DUPLICATE_q ),
	.datac(!\regs[5][3]~DUPLICATE_q ),
	.datad(!\regs[9][3]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \regs[6][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[6][3]~q  & ( \imem~20_combout  & ( (!\imem~17_combout ) # (\regs[2][3]~q ) ) ) ) # ( !\regs[6][3]~q  & ( \imem~20_combout  & ( (\regs[2][3]~q  & \imem~17_combout ) ) ) ) # ( \regs[6][3]~q  & ( !\imem~20_combout  & ( 
// (!\imem~17_combout  & ((\regs[14][3]~q ))) # (\imem~17_combout  & (\regs[10][3]~q )) ) ) ) # ( !\regs[6][3]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & ((\regs[14][3]~q ))) # (\imem~17_combout  & (\regs[10][3]~q )) ) ) )

	.dataa(!\regs[10][3]~q ),
	.datab(!\regs[14][3]~q ),
	.datac(!\regs[2][3]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[6][3]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \Mux60~1_combout  & ( \Mux60~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout ) # ((\Mux60~0_combout )))) # (\imem~12_combout  & (((\Mux60~3_combout )) # (\imem~6_combout ))) ) ) ) # ( !\Mux60~1_combout  & ( \Mux60~2_combout  
// & ( (!\imem~12_combout  & (\imem~6_combout  & ((\Mux60~0_combout )))) # (\imem~12_combout  & (((\Mux60~3_combout )) # (\imem~6_combout ))) ) ) ) # ( \Mux60~1_combout  & ( !\Mux60~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout ) # 
// ((\Mux60~0_combout )))) # (\imem~12_combout  & (!\imem~6_combout  & (\Mux60~3_combout ))) ) ) ) # ( !\Mux60~1_combout  & ( !\Mux60~2_combout  & ( (!\imem~12_combout  & (\imem~6_combout  & ((\Mux60~0_combout )))) # (\imem~12_combout  & (!\imem~6_combout  & 
// (\Mux60~3_combout ))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux60~3_combout ),
	.datad(!\Mux60~0_combout ),
	.datae(!\Mux60~1_combout ),
	.dataf(!\Mux60~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \Mux60~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~59_combout ) ) ) ) # ( !\Mux60~4_combout  & ( \aluimm_D~1_combout  & ( (!\imem~13_combout ) # (\imem~59_combout ) ) ) ) # ( \Mux60~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(gnd),
	.datad(!\imem~59_combout ),
	.datae(!\Mux60~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h0000FFFFCCFFCCFF;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \aluin2_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~38_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2]) # (\ShiftLeft0~39_combout ))) ) ) # ( !\ShiftLeft0~38_combout  & ( (\ShiftLeft0~39_combout  & (!\aluin2_A[3]~DUPLICATE_q  & aluin2_A[2])) ) )

	.dataa(!\ShiftLeft0~39_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h00500050F050F050;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( \aluin2_A[4]~DUPLICATE_q  & ( alufunc_A[3] & ( (!\aluin1_A[4]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & \Selector26~0_combout )) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( alufunc_A[3] & ( (\Selector26~0_combout  & 
// ((!\aluin1_A[4]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[4]~DUPLICATE_q  & ( !alufunc_A[3] & ( (\Selector26~0_combout  & ((\alufunc_A[0]~DUPLICATE_q ) # (\aluin1_A[4]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[4]~DUPLICATE_q  & ( 
// !alufunc_A[3] & ( (\aluin1_A[4]~DUPLICATE_q  & (\alufunc_A[0]~DUPLICATE_q  & \Selector26~0_combout )) ) ) )

	.dataa(!\aluin1_A[4]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector26~0_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[4]~DUPLICATE_q ),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'h010107070E0E0808;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( alufunc_A[3] & ( !\aluin1_A[4]~DUPLICATE_q  $ (\aluin2_A[4]~DUPLICATE_q ) ) ) # ( !alufunc_A[3] & ( !\aluin1_A[4]~DUPLICATE_q  $ (!\aluin2_A[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[4]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y27_N8
dffeas \pcpred_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N9
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector25~11_combout  & ( (!\Selector52~1_combout  & (((\Selector25~3_combout  & pcpred_A[4])))) # (\Selector52~1_combout  & (((\Selector25~3_combout  & pcpred_A[4])) # (\Selector52~3_combout ))) ) ) # ( 
// !\Selector25~11_combout  & ( (\Selector25~3_combout  & pcpred_A[4]) ) )

	.dataa(!\Selector52~1_combout ),
	.datab(!\Selector52~3_combout ),
	.datac(!\Selector25~3_combout ),
	.datad(!pcpred_A[4]),
	.datae(gnd),
	.dataf(!\Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'h000F000F111F111F;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \Selector52~5 (
// Equation(s):
// \Selector52~5_combout  = ( \Add3~105_sumout  & ( \Add4~105_sumout  & ( (!\Selector52~2_combout  & (!\Selector47~2_combout  & !\Selector52~4_combout )) ) ) ) # ( !\Add3~105_sumout  & ( \Add4~105_sumout  & ( (!\Selector52~2_combout  & 
// (!\Selector52~4_combout  & ((!alufunc_A[3]) # (!\Selector47~2_combout )))) ) ) ) # ( \Add3~105_sumout  & ( !\Add4~105_sumout  & ( (!\Selector52~2_combout  & (!\Selector52~4_combout  & ((!\Selector47~2_combout ) # (alufunc_A[3])))) ) ) ) # ( 
// !\Add3~105_sumout  & ( !\Add4~105_sumout  & ( (!\Selector52~2_combout  & !\Selector52~4_combout ) ) ) )

	.dataa(!\Selector52~2_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector47~2_combout ),
	.datad(!\Selector52~4_combout ),
	.datae(!\Add3~105_sumout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~5 .extended_lut = "off";
defparam \Selector52~5 .lut_mask = 64'hAA00A200A800A000;
defparam \Selector52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( aluin2_A[0] & ( aluin1_A[5] & ( (!\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[7]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[5] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[4])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q ))) 
// ) ) ) # ( aluin2_A[0] & ( !aluin1_A[5] & ( (\aluin2_A[1]~DUPLICATE_q  & aluin1_A[7]) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[5] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[4])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[4]),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h272700552727AAFF;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~51_combout  & ( \ShiftRight0~38_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~37_combout )))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~36_combout ))) ) ) ) # ( 
// !\ShiftRight0~51_combout  & ( \ShiftRight0~38_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~37_combout  & \aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~36_combout ))) ) ) ) # ( \ShiftRight0~51_combout  & ( 
// !\ShiftRight0~38_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~37_combout )))) # (aluin2_A[2] & (\ShiftRight0~36_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~51_combout  & ( !\ShiftRight0~38_combout  & 
// ( (!aluin2_A[2] & (((\ShiftRight0~37_combout  & \aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (\ShiftRight0~36_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\ShiftRight0~37_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~51_combout ),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \Selector52~6 (
// Equation(s):
// \Selector52~6_combout  = ( \ShiftRight0~52_combout  & ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~52_combout  & ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) ) # ( \ShiftRight0~52_combout  & ( !\ShiftRight0~5_combout  & ( 
// (!aluin2_A[4]) # (\ShiftRight0~25_combout ) ) ) ) # ( !\ShiftRight0~52_combout  & ( !\ShiftRight0~5_combout  & ( (aluin2_A[4] & \ShiftRight0~25_combout ) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~52_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~6 .extended_lut = "off";
defparam \Selector52~6 .lut_mask = 64'h0505AFAF00FF00FF;
defparam \Selector52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \Selector52~7 (
// Equation(s):
// \Selector52~7_combout  = ( \Selector52~5_combout  & ( \Selector52~6_combout  & ( ((\Selector52~0_combout  & \ShiftLeft0~55_combout )) # (\Selector55~0_combout ) ) ) ) # ( !\Selector52~5_combout  & ( \Selector52~6_combout  & ( (!alufunc_A[4]) # 
// (((\Selector52~0_combout  & \ShiftLeft0~55_combout )) # (\Selector55~0_combout )) ) ) ) # ( \Selector52~5_combout  & ( !\Selector52~6_combout  & ( (\Selector52~0_combout  & \ShiftLeft0~55_combout ) ) ) ) # ( !\Selector52~5_combout  & ( 
// !\Selector52~6_combout  & ( (!alufunc_A[4]) # ((\Selector52~0_combout  & \ShiftLeft0~55_combout )) ) ) )

	.dataa(!\Selector52~0_combout ),
	.datab(!alufunc_A[4]),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(!\Selector52~5_combout ),
	.dataf(!\Selector52~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~7 .extended_lut = "off";
defparam \Selector52~7 .lut_mask = 64'hCDCD0505CDFF05FF;
defparam \Selector52~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \memaddr_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector52~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \wregval_M[0]~2 (
// Equation(s):
// \wregval_M[0]~2_combout  = ( \KEY[0]~input_o  & ( \SW[0]~input_o  & ( !\memaddr_M[4]~DUPLICATE_q  ) ) ) # ( \KEY[0]~input_o  & ( !\SW[0]~input_o  ) ) # ( !\KEY[0]~input_o  & ( !\SW[0]~input_o  & ( \memaddr_M[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memaddr_M[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~2 .extended_lut = "off";
defparam \wregval_M[0]~2 .lut_mask = 64'h0F0FFFFF0000F0F0;
defparam \wregval_M[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N8
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N35
dffeas \RTval_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[0] .is_wysiwyg = "true";
defparam \RTval_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08D13719B1A31F47DC3BD14A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \wregval_M[0]~0 (
// Equation(s):
// \wregval_M[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29]) # ((!\dmem~7_combout  & dmem_rtl_0_bypass[30])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~7_combout  & ((!dmem_rtl_0_bypass[30] & (!dmem_rtl_0_bypass[29])) # (dmem_rtl_0_bypass[30] & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[29])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~7_combout  & 
// ((!dmem_rtl_0_bypass[30] & (!dmem_rtl_0_bypass[29])) # (dmem_rtl_0_bypass[30] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[29])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29] & ((!dmem_rtl_0_bypass[30]) # (\dmem~7_combout ))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[30]),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~0 .extended_lut = "off";
defparam \wregval_M[0]~0 .lut_mask = 64'hD0D0F2D0D0F2F2F2;
defparam \wregval_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \wregval_M[0]~3 (
// Equation(s):
// \wregval_M[0]~3_combout  = ( \wregval_M[1]~1_combout  & ( \wregval_M[0]~0_combout  & ( (!\wregval_M[0]~2_combout  & (((memaddr_M[0])) # (\ldmem_M~q ))) # (\wregval_M[0]~2_combout  & (!\WideNor0~combout  & ((memaddr_M[0]) # (\ldmem_M~q )))) ) ) ) # ( 
// !\wregval_M[1]~1_combout  & ( \wregval_M[0]~0_combout  & ( (memaddr_M[0]) # (\ldmem_M~q ) ) ) ) # ( \wregval_M[1]~1_combout  & ( !\wregval_M[0]~0_combout  & ( (!\ldmem_M~q  & (memaddr_M[0] & ((!\wregval_M[0]~2_combout ) # (!\WideNor0~combout )))) # 
// (\ldmem_M~q  & (!\wregval_M[0]~2_combout  & ((\WideNor0~combout )))) ) ) ) # ( !\wregval_M[1]~1_combout  & ( !\wregval_M[0]~0_combout  & ( (!\ldmem_M~q  & (memaddr_M[0])) # (\ldmem_M~q  & ((\WideNor0~combout ))) ) ) )

	.dataa(!\wregval_M[0]~2_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[0]),
	.datad(!\WideNor0~combout ),
	.datae(!\wregval_M[1]~1_combout ),
	.dataf(!\wregval_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~3 .extended_lut = "off";
defparam \wregval_M[0]~3 .lut_mask = 64'h0C3F0C2A3F3F3F2A;
defparam \wregval_M[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \regs[10][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N40
dffeas \regs[9][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[11][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][0]~q ))) # (\imem~12_combout  & (\regs[10][0]~q )) ) ) ) # ( !\regs[11][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][0]~q ))) # 
// (\imem~12_combout  & (\regs[10][0]~q )) ) ) ) # ( \regs[11][0]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[9][0]~DUPLICATE_q ) ) ) ) # ( !\regs[11][0]~q  & ( !\imem~6_combout  & ( (\regs[9][0]~DUPLICATE_q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\regs[9][0]~DUPLICATE_q ),
	.datac(!\regs[8][0]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N58
dffeas \regs[13][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N4
dffeas \regs[12][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[14][0]~q  & ( \imem~12_combout  & ( (\regs[15][0]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[14][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[15][0]~q ) ) ) ) # ( \regs[14][0]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][0]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[12][0]~q ))) ) ) ) # ( !\regs[14][0]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][0]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[12][0]~q ))) ) ) )

	.dataa(!\regs[13][0]~DUPLICATE_q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[12][0]~q ),
	.datad(!\regs[15][0]~q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h4747474700CC33FF;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \regs[6][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[7][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][0]~q ))) # (\imem~12_combout  & (\regs[6][0]~q )) ) ) ) # ( !\regs[7][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][0]~q ))) # 
// (\imem~12_combout  & (\regs[6][0]~q )) ) ) ) # ( \regs[7][0]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[7][0]~q  & ( !\imem~6_combout  & ( (\regs[5][0]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\regs[6][0]~q ),
	.datac(!\regs[4][0]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \regs[0][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[1][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][0]~q )) # (\imem~6_combout  & ((\regs[2][0]~q ))) ) ) ) # ( !\regs[1][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][0]~q )) # (\imem~6_combout  
// & ((\regs[2][0]~q ))) ) ) ) # ( \regs[1][0]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][0]~DUPLICATE_q ) ) ) ) # ( !\regs[1][0]~q  & ( !\imem~12_combout  & ( (\regs[0][0]~DUPLICATE_q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[0][0]~DUPLICATE_q ),
	.datab(!\regs[3][0]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[2][0]~q ),
	.datae(!\regs[1][0]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \Mux63~1_combout  & ( \Mux63~0_combout  & ( ((!\imem~17_combout  & ((\Mux63~3_combout ))) # (\imem~17_combout  & (\Mux63~2_combout ))) # (\imem~20_combout ) ) ) ) # ( !\Mux63~1_combout  & ( \Mux63~0_combout  & ( (!\imem~20_combout  & 
// ((!\imem~17_combout  & ((\Mux63~3_combout ))) # (\imem~17_combout  & (\Mux63~2_combout )))) # (\imem~20_combout  & (((\imem~17_combout )))) ) ) ) # ( \Mux63~1_combout  & ( !\Mux63~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & 
// ((\Mux63~3_combout ))) # (\imem~17_combout  & (\Mux63~2_combout )))) # (\imem~20_combout  & (((!\imem~17_combout )))) ) ) ) # ( !\Mux63~1_combout  & ( !\Mux63~0_combout  & ( (!\imem~20_combout  & ((!\imem~17_combout  & ((\Mux63~3_combout ))) # 
// (\imem~17_combout  & (\Mux63~2_combout )))) ) ) )

	.dataa(!\Mux63~2_combout ),
	.datab(!\imem~20_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Mux63~3_combout ),
	.datae(!\Mux63~1_combout ),
	.dataf(!\Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \Mux63~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~72_combout ) ) ) ) # ( !\Mux63~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~13_combout  & \imem~72_combout ) ) ) ) # ( \Mux63~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~13_combout ),
	.datac(!\imem~72_combout ),
	.datad(gnd),
	.datae(!\Mux63~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h0000FFFF03030303;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \aluin2_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( aluin1_A[17] & ( aluin1_A[16] & ( (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin1_A[15]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q ) # ((aluin1_A[18])))) ) ) ) # ( 
// !aluin1_A[17] & ( aluin1_A[16] & ( (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin1_A[15]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[18]))) ) ) ) # ( aluin1_A[17] & ( !aluin1_A[16] & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[15]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q ) # ((aluin1_A[18])))) ) ) ) # ( !aluin1_A[17] & ( !aluin1_A[16] & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[15]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[18]))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[18]),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(!aluin1_A[17]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N12
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~15_combout  & ( ((!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & ((\ShiftRight0~28_combout )))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~16_combout  & ( 
// \ShiftRight0~15_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & ((\ShiftRight0~28_combout ))))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])))) ) ) ) # ( \ShiftRight0~16_combout  & ( 
// !\ShiftRight0~15_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & ((\ShiftRight0~28_combout ))))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~16_combout  & ( 
// !\ShiftRight0~15_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & (\ShiftRight0~27_combout )) # (aluin2_A[2] & ((\ShiftRight0~28_combout ))))) ) ) )

	.dataa(!\ShiftRight0~27_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h440C770C443F773F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N24
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \Selector55~0_combout  & ( \ShiftRight0~42_combout  & ( ((!\ShiftRight0~5_combout  & !\aluin2_A[4]~DUPLICATE_q )) # (aluin1_A[31]) ) ) ) # ( \Selector55~0_combout  & ( !\ShiftRight0~42_combout  & ( (aluin1_A[31] & 
// ((\aluin2_A[4]~DUPLICATE_q ) # (\ShiftRight0~5_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\aluin2_A[4]~DUPLICATE_q ),
	.datae(!\Selector55~0_combout ),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h0000030F0000CF0F;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N14
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~6_combout  ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~6_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) 
// # ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Selector41~6_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (((\Selector41~4_combout ) # (\Selector41~5_combout )) # (\Selector41~3_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Selector41~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Selector41~4_combout ) # (\Selector41~5_combout )) # (\Selector41~3_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector41~3_combout ),
	.datac(!\Selector41~5_combout ),
	.datad(!\Selector41~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.dataf(!\Selector41~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h1555BFFF5555FFFF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N40
dffeas \RTval_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[23] .is_wysiwyg = "true";
defparam \RTval_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X16_Y18_N26
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201294451158BC84C8A50000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N24
cyclonev_lcell_comb \wregval_M[23]~50 (
// Equation(s):
// \wregval_M[23]~50_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[76]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) # 
// (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[76] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( ((!dmem_rtl_0_bypass[76]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~7_combout  & 
// (dmem_rtl_0_bypass[76] & \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~7_combout ),
	.datac(!dmem_rtl_0_bypass[76]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~50 .extended_lut = "off";
defparam \wregval_M[23]~50 .lut_mask = 64'h0004F3F7080CFBFF;
defparam \wregval_M[23]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \wregval_M[23]~51 (
// Equation(s):
// \wregval_M[23]~51_combout  = ( \wregval_M[23]~50_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( \wregval_M[23]~50_combout  & ( !\wregval_M[1]~1_combout  & ( ((\ldmem_M~q ) # (\wregval_M[29]~5_combout )) # (memaddr_M[23]) ) ) 
// ) # ( !\wregval_M[23]~50_combout  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((\ldmem_M~q ) # (memaddr_M[23]))) ) ) )

	.dataa(!memaddr_M[23]),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(!\wregval_M[23]~50_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~51 .extended_lut = "off";
defparam \wregval_M[23]~51 .lut_mask = 64'h4C4C7F7F00003333;
defparam \wregval_M[23]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N56
dffeas \regs[13][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N24
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[14][23]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][23]~q ))) # (\imem~67_combout  & (\regs[13][23]~q )) ) ) ) # ( !\regs[14][23]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][23]~q ))) # 
// (\imem~67_combout  & (\regs[13][23]~q )) ) ) ) # ( \regs[14][23]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout ) # (\regs[12][23]~q ) ) ) ) # ( !\regs[14][23]~q  & ( !\imem~66_combout  & ( (\regs[12][23]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[13][23]~q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[15][23]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[5][23]~q  & ( \imem~66_combout  & ( (\imem~67_combout ) # (\regs[7][23]~q ) ) ) ) # ( !\regs[5][23]~q  & ( \imem~66_combout  & ( (\regs[7][23]~q  & !\imem~67_combout ) ) ) ) # ( \regs[5][23]~q  & ( !\imem~66_combout  & ( 
// (!\imem~67_combout  & ((\regs[6][23]~q ))) # (\imem~67_combout  & (\regs[4][23]~q )) ) ) ) # ( !\regs[5][23]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout  & ((\regs[6][23]~q ))) # (\imem~67_combout  & (\regs[4][23]~q )) ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\imem~67_combout ),
	.datac(!\regs[4][23]~q ),
	.datad(!\regs[6][23]~q ),
	.datae(!\regs[5][23]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[11][23]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][23]~q ))) # (\imem~66_combout  & (\regs[9][23]~q )) ) ) ) # ( !\regs[11][23]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & ((\regs[8][23]~q ))) # 
// (\imem~66_combout  & (\regs[9][23]~q )) ) ) ) # ( \regs[11][23]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][23]~q ) ) ) ) # ( !\regs[11][23]~q  & ( !\imem~67_combout  & ( (\regs[10][23]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[10][23]~q ),
	.datab(!\regs[9][23]~q ),
	.datac(!\regs[8][23]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[1][23]~q  & ( \imem~67_combout  & ( (\regs[0][23]~q ) # (\imem~66_combout ) ) ) ) # ( !\regs[1][23]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & \regs[0][23]~q ) ) ) ) # ( \regs[1][23]~q  & ( !\imem~67_combout  & ( 
// (!\imem~66_combout  & (\regs[2][23]~q )) # (\imem~66_combout  & ((\regs[3][23]~q ))) ) ) ) # ( !\regs[1][23]~q  & ( !\imem~67_combout  & ( (!\imem~66_combout  & (\regs[2][23]~q )) # (\imem~66_combout  & ((\regs[3][23]~q ))) ) ) )

	.dataa(!\regs[2][23]~q ),
	.datab(!\regs[3][23]~q ),
	.datac(!\imem~66_combout ),
	.datad(!\regs[0][23]~q ),
	.datae(!\regs[1][23]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N57
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~2_combout  & ( \Mux8~0_combout  & ( (!\imem~68_combout ) # ((!\imem~69_combout  & (\Mux8~3_combout )) # (\imem~69_combout  & ((\Mux8~1_combout )))) ) ) ) # ( !\Mux8~2_combout  & ( \Mux8~0_combout  & ( (!\imem~68_combout  & 
// (((\imem~69_combout )))) # (\imem~68_combout  & ((!\imem~69_combout  & (\Mux8~3_combout )) # (\imem~69_combout  & ((\Mux8~1_combout ))))) ) ) ) # ( \Mux8~2_combout  & ( !\Mux8~0_combout  & ( (!\imem~68_combout  & (((!\imem~69_combout )))) # 
// (\imem~68_combout  & ((!\imem~69_combout  & (\Mux8~3_combout )) # (\imem~69_combout  & ((\Mux8~1_combout ))))) ) ) ) # ( !\Mux8~2_combout  & ( !\Mux8~0_combout  & ( (\imem~68_combout  & ((!\imem~69_combout  & (\Mux8~3_combout )) # (\imem~69_combout  & 
// ((\Mux8~1_combout ))))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\Mux8~3_combout ),
	.datac(!\Mux8~1_combout ),
	.datad(!\imem~69_combout ),
	.datae(!\Mux8~2_combout ),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N56
dffeas \aluin1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N12
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( alufunc_A[0] & ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!aluin1_A[23] & !aluin2_A[23]))) ) ) ) # ( !alufunc_A[0] & ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!aluin1_A[23]) # (!aluin2_A[23]))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(gnd),
	.datac(!aluin2_A[23]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[0]),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h0000000005FA5FA0;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N42
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \Selector36~0_combout  & ( (\Selector25~11_combout  & (!\alufunc_A[3]~DUPLICATE_q  $ (!aluin2_A[23] $ (aluin1_A[23])))) ) )

	.dataa(!\Selector25~11_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[23]),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h0000000014411441;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N54
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \Selector33~2_combout  ) # ( !\Selector33~2_combout  & ( ((pcpred_A[23] & (\Selector56~1_combout  & \Selector25~1_combout ))) # (\Selector33~1_combout ) ) )

	.dataa(!\Selector33~1_combout ),
	.datab(!pcpred_A[23]),
	.datac(!\Selector56~1_combout ),
	.datad(!\Selector25~1_combout ),
	.datae(gnd),
	.dataf(!\Selector33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h55575557FFFFFFFF;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N54
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~3_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~4_combout )))) ) ) ) # ( !\ShiftLeft0~10_combout  & 
// ( \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout  & ((aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~4_combout )))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~3_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftLeft0~11_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~4_combout  & aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~3_combout  & ( (aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~4_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h0047CC473347FF47;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N9
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~16_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((\Selector30~0_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~15_combout  & ( \ShiftRight0~16_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & ((!\Selector30~0_combout  & (aluin1_A[31])) # (\Selector30~0_combout  & ((!aluin2_A[2]))))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~16_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!\Selector30~0_combout  & 
// (aluin1_A[31])) # (\Selector30~0_combout  & ((aluin2_A[2]))))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~16_combout  & ( (aluin1_A[31] & (!\Selector30~0_combout  & !\alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector30~0_combout ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h4040407070407070;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector25~10_combout  & ( \Selector55~1_combout  & ( ((!\aluin2_A[4]~DUPLICATE_q  & ((\ShiftLeft0~25_combout ))) # (\aluin2_A[4]~DUPLICATE_q  & (\ShiftLeft0~24_combout ))) # (\Selector33~0_combout ) ) ) ) # ( 
// !\Selector25~10_combout  & ( \Selector55~1_combout  & ( \Selector33~0_combout  ) ) )

	.dataa(!\ShiftLeft0~24_combout ),
	.datab(!\aluin2_A[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(!\Selector25~10_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h0000000000FF1DFF;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N42
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( !alufunc_A[3] & ( (((\Selector25~0_combout  & (\Selector56~0_combout  & \Add3~13_sumout ))) # (\Selector33~4_combout )) # (\Selector33~3_combout ) ) ) # ( alufunc_A[3] & ( (((\Selector25~0_combout  & (\Selector56~0_combout  & 
// \Add4~13_sumout ))) # (\Selector33~4_combout )) # (\Selector33~3_combout ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Selector33~3_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector33~4_combout ),
	.datag(!\Add3~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "on";
defparam \Selector33~5 .lut_mask = 64'h01FF01FFFFFFFFFF;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N44
dffeas \memaddr_M[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N53
dffeas \memaddr_M[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N26
dffeas \memaddr_M[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N54
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !\memaddr_M[20]~DUPLICATE_q  & ( (!\memaddr_M[23]~DUPLICATE_q  & (!\memaddr_M[21]~DUPLICATE_q  & !memaddr_M[22])) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[23]~DUPLICATE_q ),
	.datac(!\memaddr_M[21]~DUPLICATE_q ),
	.datad(!memaddr_M[22]),
	.datae(gnd),
	.dataf(!\memaddr_M[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N8
dffeas \memaddr_M[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N14
dffeas \memaddr_M[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !memaddr_M[16] & ( (!\memaddr_M[29]~DUPLICATE_q  & (!\memaddr_M[28]~DUPLICATE_q  & !memaddr_M[17])) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[29]~DUPLICATE_q ),
	.datac(!\memaddr_M[28]~DUPLICATE_q ),
	.datad(!memaddr_M[17]),
	.datae(gnd),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N27
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( \wrreg_D~0_combout  & ( (\ldPC_D~0_combout  & \imem~25_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\imem~25_combout ),
	.datae(gnd),
	.dataf(!\wrreg_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h00000000000F000F;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N28
dffeas wrmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~q  & ( \isnop_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000000003333;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N12
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !memaddr_M[19] & ( !memaddr_M[25] & ( (!memaddr_M[18] & !memaddr_M[24]) ) ) )

	.dataa(!memaddr_M[18]),
	.datab(gnd),
	.datac(!memaddr_M[24]),
	.datad(gnd),
	.datae(!memaddr_M[19]),
	.dataf(!memaddr_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N30
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \WideNor0~1_combout  & ( (\WideNor0~0_combout  & (\WideNor0~3_combout  & (\MemWE~0_combout  & \WideNor0~2_combout ))) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\MemWE~0_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(!\WideNor0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000100000001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N30
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( !memaddr_M[15] & ( \MemWE~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!memaddr_M[15]),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h00000000FFFF0000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22A8876384090103800840020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \wregval_M[5]~13 (
// Equation(s):
// \wregval_M[5]~13_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~13 .extended_lut = "off";
defparam \wregval_M[5]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \wregval_M[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \wregval_M[5]~76 (
// Equation(s):
// \wregval_M[5]~76_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[5]))) ) ) # ( \ldmem_M~q  & ( (\WideNor0~combout  & ((!\Equal7~7_combout ) # ((!\Equal7~8_combout ) # ((memaddr_M[4] & \SW[5]~input_o ))))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!memaddr_M[4]),
	.datac(!\Equal7~7_combout ),
	.datad(!\Equal7~8_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\SW[5]~input_o ),
	.datag(!memaddr_M[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~76 .extended_lut = "on";
defparam \wregval_M[5]~76 .lut_mask = 64'h0F0F55500F0F5551;
defparam \wregval_M[5]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \wregval_M[5]~14 (
// Equation(s):
// \wregval_M[5]~14_combout  = ( \wregval_M[5]~13_combout  & ( \wregval_M[5]~76_combout  ) ) # ( !\wregval_M[5]~13_combout  & ( \wregval_M[5]~76_combout  ) ) # ( \wregval_M[5]~13_combout  & ( !\wregval_M[5]~76_combout  & ( (\wregval_M[29]~5_combout  & 
// ((!dmem_rtl_0_bypass[39]) # ((dmem_rtl_0_bypass[40] & !\dmem~7_combout )))) ) ) ) # ( !\wregval_M[5]~13_combout  & ( !\wregval_M[5]~76_combout  & ( (\wregval_M[29]~5_combout  & (!dmem_rtl_0_bypass[39] & ((!dmem_rtl_0_bypass[40]) # (\dmem~7_combout )))) ) 
// ) )

	.dataa(!dmem_rtl_0_bypass[40]),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dmem~7_combout ),
	.datae(!\wregval_M[5]~13_combout ),
	.dataf(!\wregval_M[5]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~14 .extended_lut = "off";
defparam \wregval_M[5]~14 .lut_mask = 64'h20303130FFFFFFFF;
defparam \wregval_M[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \regs[8][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N38
dffeas \regs[4][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[4][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[4][5]~DUPLICATE_q  & ( \imem~20_combout  & ( (!\imem~17_combout ) # (\regs[0][5]~q ) ) ) ) # ( !\regs[4][5]~DUPLICATE_q  & ( \imem~20_combout  & ( (\regs[0][5]~q  & \imem~17_combout ) ) ) ) # ( \regs[4][5]~DUPLICATE_q  & ( 
// !\imem~20_combout  & ( (!\imem~17_combout  & ((\regs[12][5]~q ))) # (\imem~17_combout  & (\regs[8][5]~q )) ) ) ) # ( !\regs[4][5]~DUPLICATE_q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & ((\regs[12][5]~q ))) # (\imem~17_combout  & (\regs[8][5]~q )) ) 
// ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\regs[0][5]~q ),
	.datac(!\regs[12][5]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[4][5]~DUPLICATE_q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N55
dffeas \regs[7][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N51
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[7][5]~q  & ( \imem~20_combout  & ( (!\imem~17_combout ) # (\regs[3][5]~q ) ) ) ) # ( !\regs[7][5]~q  & ( \imem~20_combout  & ( (\regs[3][5]~q  & \imem~17_combout ) ) ) ) # ( \regs[7][5]~q  & ( !\imem~20_combout  & ( 
// (!\imem~17_combout  & (\regs[15][5]~q )) # (\imem~17_combout  & ((\regs[11][5]~q ))) ) ) ) # ( !\regs[7][5]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & (\regs[15][5]~q )) # (\imem~17_combout  & ((\regs[11][5]~q ))) ) ) )

	.dataa(!\regs[15][5]~q ),
	.datab(!\regs[3][5]~q ),
	.datac(!\regs[11][5]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[7][5]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N9
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[2][5]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[6][5]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[10][5]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~20_combout  & ( \regs[14][5]~q  ) ) )

	.dataa(!\regs[2][5]~q ),
	.datab(!\regs[14][5]~q ),
	.datac(!\regs[6][5]~q ),
	.datad(!\regs[10][5]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \regs[13][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \imem~17_combout  & ( \imem~20_combout  & ( \regs[1][5]~q  ) ) ) # ( !\imem~17_combout  & ( \imem~20_combout  & ( \regs[5][5]~q  ) ) ) # ( \imem~17_combout  & ( !\imem~20_combout  & ( \regs[9][5]~q  ) ) ) # ( !\imem~17_combout  & ( 
// !\imem~20_combout  & ( \regs[13][5]~DUPLICATE_q  ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\regs[13][5]~DUPLICATE_q ),
	.datac(!\regs[1][5]~q ),
	.datad(!\regs[5][5]~q ),
	.datae(!\imem~17_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N12
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~1_combout  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\Mux58~0_combout )) # (\imem~12_combout  & ((\Mux58~2_combout ))) ) ) ) # ( !\Mux58~1_combout  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\Mux58~0_combout )) # 
// (\imem~12_combout  & ((\Mux58~2_combout ))) ) ) ) # ( \Mux58~1_combout  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\Mux58~3_combout ) ) ) ) # ( !\Mux58~1_combout  & ( !\imem~6_combout  & ( (\Mux58~3_combout  & \imem~12_combout ) ) ) )

	.dataa(!\Mux58~0_combout ),
	.datab(!\Mux58~3_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\Mux58~2_combout ),
	.datae(!\Mux58~1_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N51
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \aluimm_D~1_combout  & ( (\imem~92_combout  & \imem~13_combout ) ) ) # ( !\aluimm_D~1_combout  & ( \Mux58~4_combout  ) )

	.dataa(!\imem~92_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(!\Mux58~4_combout ),
	.datae(gnd),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h00FF00FF05050505;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N53
dffeas \aluin2_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !aluin2_A[7] & ( (!aluin2_A[5] & !\aluin2_A[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(!\aluin2_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N48
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~4_combout  & ( \ShiftRight0~3_combout  & ( (!\ShiftRight0~0_combout ) # ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~2_combout )) ) ) ) # ( !\ShiftRight0~4_combout  & ( \ShiftRight0~3_combout  ) ) # ( 
// \ShiftRight0~4_combout  & ( !\ShiftRight0~3_combout  ) ) # ( !\ShiftRight0~4_combout  & ( !\ShiftRight0~3_combout  ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~2_combout ),
	.datae(!\ShiftRight0~4_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~DUPLICATE_q ) # ((!aluin2_A[2] & (\ShiftLeft0~5_combout )) # (aluin2_A[2] & ((\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( 
// \ShiftLeft0~3_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~5_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~6_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~4_combout  & ( !\ShiftLeft0~3_combout  & ( 
// (!aluin2_A[2] & (\ShiftLeft0~5_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !\ShiftLeft0~3_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & 
// ((!aluin2_A[2] & (\ShiftLeft0~5_combout )) # (aluin2_A[2] & ((\ShiftLeft0~6_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~5_combout ),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h00530F53F053FF53;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \Selector41~5 (
// Equation(s):
// \Selector41~5_combout  = ( \Selector55~1_combout  & ( \ShiftLeft0~7_combout  & ( (!\ShiftRight0~5_combout  & (\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]~DUPLICATE_q ),
	.datae(!\Selector55~1_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~5 .extended_lut = "off";
defparam \Selector41~5 .lut_mask = 64'h0000000000000C00;
defparam \Selector41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N36
cyclonev_lcell_comb \Selector41~7 (
// Equation(s):
// \Selector41~7_combout  = ( !alufunc_A[3] & ( ((((\Selector25~2_combout  & \Add3~77_sumout )) # (\Selector41~4_combout )) # (\Selector41~3_combout )) # (\Selector41~5_combout ) ) ) # ( alufunc_A[3] & ( ((((\Selector25~2_combout  & \Add4~77_sumout )) # 
// (\Selector41~4_combout )) # (\Selector41~3_combout )) # (\Selector41~5_combout ) ) )

	.dataa(!\Selector25~2_combout ),
	.datab(!\Selector41~5_combout ),
	.datac(!\Add4~77_sumout ),
	.datad(!\Selector41~3_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector41~4_combout ),
	.datag(!\Add3~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~7 .extended_lut = "on";
defparam \Selector41~7 .lut_mask = 64'h37FF37FFFFFFFFFF;
defparam \Selector41~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N52
dffeas \memaddr_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N16
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N32
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N41
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N56
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N32
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[6]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[6]~feeder_combout  = ( \Selector52~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector52~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N2
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7]))) ) ) # ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7]))) ) )

	.dataa(!dmem_rtl_0_bypass[5]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[8]),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(!dmem_rtl_0_bypass[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'hA00A5005A00A5005;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N20
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[16]~feeder_combout  = ( \Selector47~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N35
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N41
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[14]~feeder_combout  = ( \Selector48~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N26
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[14] & ( dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12]) ) ) ) # ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[12]),
	.datae(!dmem_rtl_0_bypass[14]),
	.dataf(!dmem_rtl_0_bypass[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'hF00F00000000F00F;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[24]~feeder_combout  = ( \Selector43~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector43~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N8
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N44
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N33
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[24] & dmem_rtl_0_bypass[26]) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[24] & dmem_rtl_0_bypass[26]) ) ) ) # ( 
// dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[24] & !dmem_rtl_0_bypass[26]) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[24] & !dmem_rtl_0_bypass[26]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[24]),
	.datac(!dmem_rtl_0_bypass[26]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[23]),
	.dataf(!dmem_rtl_0_bypass[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'hC0C030300C0C0303;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[18]~feeder_combout  = ( \Selector46~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N20
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N14
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N59
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N33
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( dmem_rtl_0_bypass[19] & ( (dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17]))) ) ) # ( !dmem_rtl_0_bypass[19] & ( (!dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[18] $ (dmem_rtl_0_bypass[17]))) ) )

	.dataa(!dmem_rtl_0_bypass[18]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[20]),
	.datad(!dmem_rtl_0_bypass[17]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'hA050A0500A050A05;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N45
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( \dmem~4_combout  & ( \dmem~3_combout  & ( (\dmem~2_combout  & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[15]),
	.datab(!dmem_rtl_0_bypass[16]),
	.datac(!\dmem~2_combout ),
	.datad(gnd),
	.datae(!\dmem~4_combout ),
	.dataf(!\dmem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'h0000000000000909;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N59
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N47
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector53~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N59
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[1] & ( dmem_rtl_0_bypass[0] & ( (dmem_rtl_0_bypass[2] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4]))) ) ) ) # ( !dmem_rtl_0_bypass[1] & ( dmem_rtl_0_bypass[0] & ( (!dmem_rtl_0_bypass[2] & (!dmem_rtl_0_bypass[3] $ 
// (dmem_rtl_0_bypass[4]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[3]),
	.datab(!dmem_rtl_0_bypass[2]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[4]),
	.datae(!dmem_rtl_0_bypass[1]),
	.dataf(!dmem_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h0000000088442211;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N57
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( dmem_rtl_0_bypass[10] & ( \dmem~0_combout  & ( (\dmem~1_combout  & (dmem_rtl_0_bypass[9] & \dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[10] & ( \dmem~0_combout  & ( (\dmem~1_combout  & (!dmem_rtl_0_bypass[9] & \dmem~5_combout )) ) 
// ) )

	.dataa(!\dmem~1_combout ),
	.datab(!dmem_rtl_0_bypass[9]),
	.datac(!\dmem~5_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[10]),
	.dataf(!\dmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'h0000000004040101;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N39
cyclonev_lcell_comb \dmem~7 (
// Equation(s):
// \dmem~7_combout  = ( dmem_rtl_0_bypass[21] & ( \dmem~6_combout  & ( (dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[27] $ (dmem_rtl_0_bypass[28]))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( \dmem~6_combout  & ( (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[27] $ 
// (dmem_rtl_0_bypass[28]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[27]),
	.datab(!dmem_rtl_0_bypass[28]),
	.datac(!dmem_rtl_0_bypass[22]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~7 .extended_lut = "off";
defparam \dmem~7 .lut_mask = 64'h0000000090900909;
defparam \dmem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \RTval_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[19] .is_wysiwyg = "true";
defparam \RTval_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N8
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N55
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N44
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008810000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N42
cyclonev_lcell_comb \wregval_M[19]~34 (
// Equation(s):
// \wregval_M[19]~34_combout  = ( dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[68]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) # 
// (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[68] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( ((!dmem_rtl_0_bypass[68]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & dmem_rtl_0_bypass[68]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!dmem_rtl_0_bypass[68]),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~34 .extended_lut = "off";
defparam \wregval_M[19]~34 .lut_mask = 64'h0004FF37008CFFBF;
defparam \wregval_M[19]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \wregval_M[19]~35 (
// Equation(s):
// \wregval_M[19]~35_combout  = ( \wregval_M[19]~34_combout  & ( ((!\wregval_M[1]~1_combout  & ((memaddr_M[19]) # (\ldmem_M~q )))) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[19]~34_combout  & ( (!\wregval_M[29]~5_combout  & (!\wregval_M[1]~1_combout  
// & ((memaddr_M[19]) # (\ldmem_M~q )))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!memaddr_M[19]),
	.datad(!\wregval_M[1]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[19]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~35 .extended_lut = "off";
defparam \wregval_M[19]~35 .lut_mask = 64'h4C004C007F337F33;
defparam \wregval_M[19]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N44
dffeas \regs[9][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N45
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[13][19]~q  & ( \regs[1][19]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\regs[5][19]~q )))) # (\imem~17_combout  & (((\imem~20_combout )) # (\regs[9][19]~q ))) ) ) ) # ( !\regs[13][19]~q  & ( \regs[1][19]~q  & ( 
// (!\imem~17_combout  & (((\regs[5][19]~q  & \imem~20_combout )))) # (\imem~17_combout  & (((\imem~20_combout )) # (\regs[9][19]~q ))) ) ) ) # ( \regs[13][19]~q  & ( !\regs[1][19]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\regs[5][19]~q )))) # 
// (\imem~17_combout  & (\regs[9][19]~q  & ((!\imem~20_combout )))) ) ) ) # ( !\regs[13][19]~q  & ( !\regs[1][19]~q  & ( (!\imem~17_combout  & (((\regs[5][19]~q  & \imem~20_combout )))) # (\imem~17_combout  & (\regs[9][19]~q  & ((!\imem~20_combout )))) ) ) )

	.dataa(!\regs[9][19]~q ),
	.datab(!\regs[5][19]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[13][19]~q ),
	.dataf(!\regs[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[3][19]~q  & ( \imem~17_combout  & ( (\regs[11][19]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[3][19]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & \regs[11][19]~q ) ) ) ) # ( \regs[3][19]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & (\regs[15][19]~q )) # (\imem~20_combout  & ((\regs[7][19]~q ))) ) ) ) # ( !\regs[3][19]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & (\regs[15][19]~q )) # (\imem~20_combout  & ((\regs[7][19]~q ))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[11][19]~q ),
	.datac(!\regs[15][19]~q ),
	.datad(!\regs[7][19]~q ),
	.datae(!\regs[3][19]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[10][19]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][19]~q ))) # (\imem~17_combout  & (\regs[2][19]~q )) ) ) ) # ( !\regs[10][19]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][19]~q ))) # 
// (\imem~17_combout  & (\regs[2][19]~q )) ) ) ) # ( \regs[10][19]~q  & ( !\imem~20_combout  & ( (\regs[14][19]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[10][19]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & \regs[14][19]~q ) ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[14][19]~q ),
	.datad(!\regs[6][19]~q ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[12][19]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][19]~q ))) # (\imem~17_combout  & (\regs[0][19]~q )) ) ) ) # ( !\regs[12][19]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[4][19]~q ))) # 
// (\imem~17_combout  & (\regs[0][19]~q )) ) ) ) # ( \regs[12][19]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][19]~q ) ) ) ) # ( !\regs[12][19]~q  & ( !\imem~20_combout  & ( (\regs[8][19]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[0][19]~q ),
	.datad(!\regs[4][19]~q ),
	.datae(!\regs[12][19]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \imem~12_combout  & ( \Mux44~0_combout  & ( (!\imem~6_combout  & (\Mux44~3_combout )) # (\imem~6_combout  & ((\Mux44~2_combout ))) ) ) ) # ( !\imem~12_combout  & ( \Mux44~0_combout  & ( (\imem~6_combout ) # (\Mux44~1_combout ) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux44~0_combout  & ( (!\imem~6_combout  & (\Mux44~3_combout )) # (\imem~6_combout  & ((\Mux44~2_combout ))) ) ) ) # ( !\imem~12_combout  & ( !\Mux44~0_combout  & ( (\Mux44~1_combout  & !\imem~6_combout ) ) ) )

	.dataa(!\Mux44~1_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux44~3_combout ),
	.datad(!\Mux44~2_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N9
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \Mux44~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( !\Mux44~4_combout  & ( \aluimm_D~1_combout  & ( (\imem~95_combout  & \imem~13_combout ) ) ) ) # ( \Mux44~4_combout  & ( 
// !\aluimm_D~1_combout  ) )

	.dataa(!\imem~95_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(!\Mux44~4_combout ),
	.dataf(!\aluimm_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h0000FFFF05050505;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N10
dffeas \aluin2_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19] .is_wysiwyg = "true";
defparam \aluin2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N6
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \Selector25~11_combout  & ( (\Selector36~0_combout  & (!aluin2_A[19] $ (!alufunc_A[3] $ (\aluin1_A[19]~DUPLICATE_q )))) ) )

	.dataa(!aluin2_A[19]),
	.datab(!alufunc_A[3]),
	.datac(!\Selector36~0_combout ),
	.datad(!\aluin1_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector25~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h0000000006090609;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N9
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \Selector38~0_combout  & ( !alufunc_A[3] $ (((!aluin2_A[19] & ((!alufunc_A[0]) # (!\aluin1_A[19]~DUPLICATE_q ))) # (aluin2_A[19] & (!alufunc_A[0] & !\aluin1_A[19]~DUPLICATE_q )))) ) )

	.dataa(!aluin2_A[19]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(!\aluin1_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h00000000366C366C;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N3
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( !\Selector37~1_combout  & ( (!\Selector37~2_combout  & ((!\Selector25~1_combout ) # ((!\Selector56~1_combout ) # (!pcpred_A[19])))) ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector37~2_combout ),
	.datad(!pcpred_A[19]),
	.datae(gnd),
	.dataf(!\Selector37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'hF0E0F0E000000000;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~3_combout  & ( aluin2_A[3] & ( (!\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~4_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~5_combout )) ) ) ) # ( !\ShiftLeft0~3_combout  & ( aluin2_A[3] & ( 
// (!\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~4_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~5_combout )) ) ) ) # ( \ShiftLeft0~3_combout  & ( !aluin2_A[3] & ( (\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~11_combout ) ) ) ) # ( 
// !\ShiftLeft0~3_combout  & ( !aluin2_A[3] & ( (\ShiftLeft0~11_combout  & !\aluin2_A[2]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftLeft0~5_combout ),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h30303F3F05F505F5;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) # ( !\ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!aluin2_A[4] & (\ShiftRight0~45_combout )) # (aluin2_A[4] & ((aluin1_A[31]))))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h084C084C00CC00CC;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector25~10_combout  & ( !\Selector37~0_combout  & ( (!aluin2_A[4] & (!\ShiftLeft0~59_combout )) # (aluin2_A[4] & (((!\ShiftLeft0~6_combout ) # (!\ShiftLeft0~23_combout )))) ) ) ) # ( !\Selector25~10_combout  & ( 
// !\Selector37~0_combout  ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~59_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\Selector25~10_combout ),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'hFFFFDDD800000000;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \Selector37~6 (
// Equation(s):
// \Selector37~6_combout  = ( \Selector37~5_combout  & ( \Add3~85_sumout  & ( (\Selector25~0_combout  & (\Selector56~0_combout  & !alufunc_A[3])) ) ) ) # ( !\Selector37~5_combout  & ( \Add3~85_sumout  & ( ((\Selector25~0_combout  & (\Selector56~0_combout  & 
// !alufunc_A[3]))) # (\Selector55~1_combout ) ) ) ) # ( !\Selector37~5_combout  & ( !\Add3~85_sumout  & ( \Selector55~1_combout  ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector55~1_combout ),
	.datae(!\Selector37~5_combout ),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~6 .extended_lut = "off";
defparam \Selector37~6 .lut_mask = 64'h00FF000010FF1010;
defparam \Selector37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N24
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \Selector37~3_combout  & ( \Selector37~6_combout  ) ) # ( !\Selector37~3_combout  & ( \Selector37~6_combout  ) ) # ( \Selector37~3_combout  & ( !\Selector37~6_combout  & ( (\Selector25~0_combout  & (\alufunc_A[3]~DUPLICATE_q  & 
// (\Add4~85_sumout  & \Selector56~0_combout ))) ) ) ) # ( !\Selector37~3_combout  & ( !\Selector37~6_combout  ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Add4~85_sumout ),
	.datad(!\Selector56~0_combout ),
	.datae(!\Selector37~3_combout ),
	.dataf(!\Selector37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'hFFFF0001FFFFFFFF;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y24_N26
dffeas \memaddr_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N20
dffeas \memaddr_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N0
cyclonev_lcell_comb \Equal7~5 (
// Equation(s):
// \Equal7~5_combout  = ( memaddr_M[12] & ( memaddr_M[13] & ( (memaddr_M[19] & \memaddr_M[18]~DUPLICATE_q ) ) ) )

	.dataa(!memaddr_M[19]),
	.datab(gnd),
	.datac(!\memaddr_M[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!memaddr_M[12]),
	.dataf(!memaddr_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~5 .extended_lut = "off";
defparam \Equal7~5 .lut_mask = 64'h0000000000000505;
defparam \Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N41
dffeas \memaddr_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \memaddr_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N47
dffeas \memaddr_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N44
dffeas \memaddr_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = ( !memaddr_M[10] & ( (!memaddr_M[11] & (!\memaddr_M[8]~DUPLICATE_q  & !memaddr_M[9])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[11]),
	.datac(!\memaddr_M[8]~DUPLICATE_q ),
	.datad(!memaddr_M[9]),
	.datae(gnd),
	.dataf(!memaddr_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3 .extended_lut = "off";
defparam \Equal7~3 .lut_mask = 64'hC000C00000000000;
defparam \Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \memaddr_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( memaddr_M[26] & ( \memaddr_M[29]~DUPLICATE_q  & ( (\memaddr_M[28]~DUPLICATE_q  & \memaddr_M[27]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[28]~DUPLICATE_q ),
	.datac(!\memaddr_M[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!memaddr_M[26]),
	.dataf(!\memaddr_M[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0000000000000303;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N6
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( \memaddr_M[21]~DUPLICATE_q  & ( (memaddr_M[25] & (\memaddr_M[20]~DUPLICATE_q  & memaddr_M[24])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[25]),
	.datac(!\memaddr_M[20]~DUPLICATE_q ),
	.datad(!memaddr_M[24]),
	.datae(gnd),
	.dataf(!\memaddr_M[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h0000000000030003;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N36
cyclonev_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = ( memaddr_M[22] & ( \Equal7~1_combout  & ( (\Equal7~0_combout  & (\memaddr_M[23]~DUPLICATE_q  & (\memaddr_M[30]~DUPLICATE_q  & \memaddr_M[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\memaddr_M[23]~DUPLICATE_q ),
	.datac(!\memaddr_M[30]~DUPLICATE_q ),
	.datad(!\memaddr_M[31]~DUPLICATE_q ),
	.datae(!memaddr_M[22]),
	.dataf(!\Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2 .extended_lut = "off";
defparam \Equal7~2 .lut_mask = 64'h0000000000000001;
defparam \Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \memaddr_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N53
dffeas \memaddr_M[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N50
dffeas \memaddr_M[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N15
cyclonev_lcell_comb \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = ( memaddr_M[16] & ( \memaddr_M[17]~DUPLICATE_q  & ( (memaddr_M[14] & \memaddr_M[15]~DUPLICATE_q ) ) ) )

	.dataa(!memaddr_M[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memaddr_M[15]~DUPLICATE_q ),
	.datae(!memaddr_M[16]),
	.dataf(!\memaddr_M[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4 .extended_lut = "off";
defparam \Equal7~4 .lut_mask = 64'h0000000000000055;
defparam \Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \Equal7~7 (
// Equation(s):
// \Equal7~7_combout  = ( \Equal7~2_combout  & ( \Equal7~4_combout  & ( (\Equal7~5_combout  & \Equal7~3_combout ) ) ) )

	.dataa(!\Equal7~5_combout ),
	.datab(gnd),
	.datac(!\Equal7~3_combout ),
	.datad(gnd),
	.datae(!\Equal7~2_combout ),
	.dataf(!\Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~7 .extended_lut = "off";
defparam \Equal7~7 .lut_mask = 64'h0000000000000505;
defparam \Equal7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \Equal7~9 (
// Equation(s):
// \Equal7~9_combout  = ( \Equal7~8_combout  & ( \Equal7~7_combout  ) )

	.dataa(gnd),
	.datab(!\Equal7~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~9 .extended_lut = "off";
defparam \Equal7~9 .lut_mask = 64'h0000000033333333;
defparam \Equal7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \wregval_M[1]~1 (
// Equation(s):
// \wregval_M[1]~1_combout  = ( \Equal7~9_combout  & ( \ldmem_M~q  ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~1 .extended_lut = "off";
defparam \wregval_M[1]~1 .lut_mask = 64'h0000000055555555;
defparam \wregval_M[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N50
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \RTval_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[31] .is_wysiwyg = "true";
defparam \RTval_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N26
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y20_N59
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],\memaddr_M[5]~DUPLICATE_q ,\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322485442126480000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N57
cyclonev_lcell_comb \wregval_M[31]~22 (
// Equation(s):
// \wregval_M[31]~22_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem~7_combout ) # 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (dmem_rtl_0_bypass[92] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~22 .extended_lut = "off";
defparam \wregval_M[31]~22 .lut_mask = 64'h0100ABFF4500EFFF;
defparam \wregval_M[31]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \wregval_M[31]~23 (
// Equation(s):
// \wregval_M[31]~23_combout  = ( \wregval_M[31]~22_combout  & ( ((!\wregval_M[1]~1_combout  & ((\memaddr_M[31]~DUPLICATE_q ) # (\ldmem_M~q )))) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[31]~22_combout  & ( (!\wregval_M[29]~5_combout  & 
// (!\wregval_M[1]~1_combout  & ((\memaddr_M[31]~DUPLICATE_q ) # (\ldmem_M~q )))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!\memaddr_M[31]~DUPLICATE_q ),
	.datad(!\wregval_M[1]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~23 .extended_lut = "off";
defparam \wregval_M[31]~23 .lut_mask = 64'h4C004C007F337F33;
defparam \wregval_M[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N26
dffeas \regs[8][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \regs[4][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[12][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][31]~q )) # (\imem~17_combout  & ((\regs[0][31]~q ))) ) ) ) # ( !\regs[12][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & (\regs[4][31]~q )) # 
// (\imem~17_combout  & ((\regs[0][31]~q ))) ) ) ) # ( \regs[12][31]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[8][31]~q ) ) ) ) # ( !\regs[12][31]~q  & ( !\imem~20_combout  & ( (\regs[8][31]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[4][31]~q ),
	.datac(!\imem~17_combout ),
	.datad(!\regs[0][31]~q ),
	.datae(!\regs[12][31]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N21
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[3][31]~q  & ( \imem~17_combout  & ( (\regs[11][31]~q ) # (\imem~20_combout ) ) ) ) # ( !\regs[3][31]~q  & ( \imem~17_combout  & ( (!\imem~20_combout  & \regs[11][31]~q ) ) ) ) # ( \regs[3][31]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & (\regs[15][31]~q )) # (\imem~20_combout  & ((\regs[7][31]~q ))) ) ) ) # ( !\regs[3][31]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & (\regs[15][31]~q )) # (\imem~20_combout  & ((\regs[7][31]~q ))) ) ) )

	.dataa(!\imem~20_combout ),
	.datab(!\regs[15][31]~q ),
	.datac(!\regs[11][31]~q ),
	.datad(!\regs[7][31]~q ),
	.datae(!\regs[3][31]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[13][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][31]~q ))) # (\imem~17_combout  & (\regs[1][31]~q )) ) ) ) # ( !\regs[13][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[5][31]~q ))) # 
// (\imem~17_combout  & (\regs[1][31]~q )) ) ) ) # ( \regs[13][31]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout ) # (\regs[9][31]~q ) ) ) ) # ( !\regs[13][31]~q  & ( !\imem~20_combout  & ( (\regs[9][31]~q  & \imem~17_combout ) ) ) )

	.dataa(!\regs[1][31]~q ),
	.datab(!\regs[9][31]~q ),
	.datac(!\regs[5][31]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N46
dffeas \regs[6][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[10][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][31]~q ))) # (\imem~17_combout  & (\regs[2][31]~q )) ) ) ) # ( !\regs[10][31]~q  & ( \imem~20_combout  & ( (!\imem~17_combout  & ((\regs[6][31]~q ))) # 
// (\imem~17_combout  & (\regs[2][31]~q )) ) ) ) # ( \regs[10][31]~q  & ( !\imem~20_combout  & ( (\regs[14][31]~q ) # (\imem~17_combout ) ) ) ) # ( !\regs[10][31]~q  & ( !\imem~20_combout  & ( (!\imem~17_combout  & \regs[14][31]~q ) ) ) )

	.dataa(!\regs[2][31]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[6][31]~q ),
	.datad(!\regs[14][31]~q ),
	.datae(!\regs[10][31]~q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \imem~12_combout  & ( \Mux32~2_combout  & ( (\Mux32~3_combout ) # (\imem~6_combout ) ) ) ) # ( !\imem~12_combout  & ( \Mux32~2_combout  & ( (!\imem~6_combout  & ((\Mux32~1_combout ))) # (\imem~6_combout  & (\Mux32~0_combout )) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux32~2_combout  & ( (!\imem~6_combout  & \Mux32~3_combout ) ) ) ) # ( !\imem~12_combout  & ( !\Mux32~2_combout  & ( (!\imem~6_combout  & ((\Mux32~1_combout ))) # (\imem~6_combout  & (\Mux32~0_combout )) ) ) )

	.dataa(!\Mux32~0_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux32~3_combout ),
	.datad(!\Mux32~1_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N24
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \Mux32~4_combout  & ( (!\aluimm_D~1_combout ) # ((\imem~95_combout  & \imem~13_combout )) ) ) # ( !\Mux32~4_combout  & ( (\imem~95_combout  & (\imem~13_combout  & \aluimm_D~1_combout )) ) )

	.dataa(!\imem~95_combout ),
	.datab(!\imem~13_combout ),
	.datac(gnd),
	.datad(!\aluimm_D~1_combout ),
	.datae(gnd),
	.dataf(!\Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h00110011FF11FF11;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N26
dffeas \aluin2_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31] .is_wysiwyg = "true";
defparam \aluin2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N33
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( aluin2_A[31] ) + ( aluin1_A[31] ) + ( \Add3~10  ))

	.dataa(!aluin2_A[31]),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N33
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !aluin1_A[31] $ (aluin2_A[31]) ) + ( \Add4~11  ) + ( \Add4~10  ))

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(!aluin2_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h000000000000A5A5;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[31] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[30]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[28])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[31] & ( (!\aluin2_A[1]~DUPLICATE_q ) 
// # (aluin1_A[29]) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[31] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[30]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[28])) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[31] & ( (\aluin2_A[1]~DUPLICATE_q  
// & aluin1_A[29]) ) ) )

	.dataa(!aluin1_A[28]),
	.datab(!aluin1_A[30]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h000F3535F0FF3535;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( ((!aluin2_A[2] & ((\ShiftLeft0~8_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout ))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// \ShiftLeft0~11_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~8_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])))) ) ) ) # ( \ShiftLeft0~10_combout  & ( 
// !\ShiftLeft0~11_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~8_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// !\ShiftLeft0~11_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~8_combout ))) # (aluin2_A[2] & (\ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0C443F440C773F77;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( \Selector26~1_combout  & ( !alufunc_A[3] $ (!aluin2_A[31] $ (aluin1_A[31])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[31]),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'h000000003CC33CC3;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N18
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~5_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & ((\Add2~5_sumout ))) # (\mispred~0_combout  & (pcpred_A[31])) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[31] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[31])) # (\mispred~0_combout  & ((pcpred_A[31]))) ) ) )

	.dataa(!PC[31]),
	.datab(!pcpred_A[31]),
	.datac(!\mispred~0_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h5353555503F300FF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \Add2~5_sumout  ) + ( (!PC[13] & (!PC[15] & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add0~62  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \Mux0~4_combout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!\PC[14]~DUPLICATE_q  & \imem~95_combout ))) ) + ( \Add1~62  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N42
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \Add0~57_sumout  & ( \Add1~57_sumout  & ( ((\ldPC_D~0_combout  & ((\isbranch_D~0_combout ) # (\Decoder1~2_combout )))) # (\PC~21_combout ) ) ) ) # ( !\Add0~57_sumout  & ( \Add1~57_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~21_combout 
// )))) # (\ldPC_D~0_combout  & (!\isbranch_D~0_combout  & ((\PC~21_combout ) # (\Decoder1~2_combout )))) ) ) ) # ( \Add0~57_sumout  & ( !\Add1~57_sumout  & ( (!\ldPC_D~0_combout  & (((\PC~21_combout )))) # (\ldPC_D~0_combout  & (((!\Decoder1~2_combout  & 
// \PC~21_combout )) # (\isbranch_D~0_combout ))) ) ) ) # ( !\Add0~57_sumout  & ( !\Add1~57_sumout  & ( (\PC~21_combout  & ((!\ldPC_D~0_combout ) # ((!\Decoder1~2_combout  & !\isbranch_D~0_combout )))) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\PC~21_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\Add0~57_sumout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h3320332F3370337F;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N44
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N57
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N59
dffeas \pcpred_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N3
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( alufunc_A[3] & ( (!aluin1_A[31] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[31]))) # (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[31])) ) ) # ( !alufunc_A[3] & ( (!aluin1_A[31] & (\alufunc_A[0]~DUPLICATE_q  & 
// aluin2_A[31])) # (aluin1_A[31] & ((aluin2_A[31]) # (\alufunc_A[0]~DUPLICATE_q ))) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h11771177EE88EE88;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \Selector25~6 (
// Equation(s):
// \Selector25~6_combout  = ( !\Selector25~4_combout  & ( \Selector26~0_combout  & ( (!\Selector25~5_combout  & ((!pcpred_A[31]) # (!\Selector25~3_combout ))) ) ) ) # ( \Selector25~4_combout  & ( !\Selector26~0_combout  & ( (!\Selector25~5_combout  & 
// ((!pcpred_A[31]) # (!\Selector25~3_combout ))) ) ) ) # ( !\Selector25~4_combout  & ( !\Selector26~0_combout  & ( (!\Selector25~5_combout  & ((!pcpred_A[31]) # (!\Selector25~3_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Selector25~5_combout ),
	.datac(!pcpred_A[31]),
	.datad(!\Selector25~3_combout ),
	.datae(!\Selector25~4_combout ),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~6 .extended_lut = "off";
defparam \Selector25~6 .lut_mask = 64'hCCC0CCC0CCC00000;
defparam \Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \Selector25~7 (
// Equation(s):
// \Selector25~7_combout  = ( alufunc_A[4] & ( \Selector25~6_combout  & ( (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & \Selector55~1_combout )) ) ) ) # ( !alufunc_A[4] & ( \Selector25~6_combout  & ( (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & 
// \Selector55~1_combout )) ) ) ) # ( alufunc_A[4] & ( !\Selector25~6_combout  & ( (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & \Selector55~1_combout )) ) ) ) # ( !alufunc_A[4] & ( !\Selector25~6_combout  ) )

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\Selector55~1_combout ),
	.datae(!alufunc_A[4]),
	.dataf(!\Selector25~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~7 .extended_lut = "off";
defparam \Selector25~7 .lut_mask = 64'hFFFF003000300030;
defparam \Selector25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N6
cyclonev_lcell_comb \Selector25~8 (
// Equation(s):
// \Selector25~8_combout  = ( !\Selector25~7_combout  & ( (!\Selector40~0_combout ) # ((!aluin2_A[4] & ((!\ShiftLeft0~12_combout ))) # (aluin2_A[4] & (!\ShiftLeft0~7_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!\Selector25~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~8 .extended_lut = "off";
defparam \Selector25~8 .lut_mask = 64'hFFE4FFE400000000;
defparam \Selector25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \Selector25~9 (
// Equation(s):
// \Selector25~9_combout  = ( \Selector25~8_combout  & ( (\Selector25~2_combout  & ((!alufunc_A[3] & (\Add3~5_sumout )) # (alufunc_A[3] & ((\Add4~5_sumout ))))) ) ) # ( !\Selector25~8_combout  )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector25~2_combout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\Selector25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~9 .extended_lut = "off";
defparam \Selector25~9 .lut_mask = 64'hFFFFFFFF02130213;
defparam \Selector25~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N50
dffeas \memaddr_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N53
dffeas \memaddr_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N27
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !memaddr_M[30] & ( (!memaddr_M[31] & (!memaddr_M[26] & !\memaddr_M[27]~DUPLICATE_q )) ) )

	.dataa(!memaddr_M[31]),
	.datab(gnd),
	.datac(!memaddr_M[26]),
	.datad(!\memaddr_M[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N57
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~2_combout  & ( (!\WideNor0~1_combout ) # ((!\WideNor0~3_combout ) # (!\WideNor0~0_combout )) ) ) # ( !\WideNor0~2_combout  )

	.dataa(!\WideNor0~1_combout ),
	.datab(gnd),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \wregval_M[29]~5 (
// Equation(s):
// \wregval_M[29]~5_combout  = ( !\WideNor0~combout  & ( \ldmem_M~q  ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~5 .extended_lut = "off";
defparam \wregval_M[29]~5 .lut_mask = 64'h3333333300000000;
defparam \wregval_M[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N38
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \RTval_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux49~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[14] .is_wysiwyg = "true";
defparam \RTval_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~6_combout  = ( !wmemval_M[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N32
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000014104A020026101800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N12
cyclonev_lcell_comb \wregval_M[14]~44 (
// Equation(s):
// \wregval_M[14]~44_combout  = ( \dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !dmem_rtl_0_bypass[57] ) ) ) # ( !\dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!dmem_rtl_0_bypass[58] & 
// (!dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & (((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) ) # ( \dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// !dmem_rtl_0_bypass[57] ) ) ) # ( !\dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!dmem_rtl_0_bypass[58] & (!dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~7_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~44 .extended_lut = "off";
defparam \wregval_M[14]~44 .lut_mask = 64'h8D88CCCC8DDDCCCC;
defparam \wregval_M[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \wregval_M[14]~45 (
// Equation(s):
// \wregval_M[14]~45_combout  = ( \wregval_M[14]~44_combout  & ( ((!\wregval_M[1]~1_combout  & ((\memaddr_M[14]~DUPLICATE_q ) # (\ldmem_M~q )))) # (\wregval_M[29]~5_combout ) ) ) # ( !\wregval_M[14]~44_combout  & ( (!\wregval_M[29]~5_combout  & 
// (!\wregval_M[1]~1_combout  & ((\memaddr_M[14]~DUPLICATE_q ) # (\ldmem_M~q )))) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~5_combout ),
	.datac(!\memaddr_M[14]~DUPLICATE_q ),
	.datad(!\wregval_M[1]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~45 .extended_lut = "off";
defparam \wregval_M[14]~45 .lut_mask = 64'h4C004C007F337F33;
defparam \wregval_M[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \regs[1][14]~feeder (
// Equation(s):
// \regs[1][14]~feeder_combout  = ( \wregval_M[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][14]~feeder .extended_lut = "off";
defparam \regs[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \regs[1][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N54
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[5][14]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[1][14]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[13][14]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[9][14]~q  ) ) )

	.dataa(!\regs[1][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!\regs[13][14]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N12
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[4][14]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[0][14]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[12][14]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[8][14]~q  ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[0][14]~q ),
	.datad(!\regs[4][14]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N27
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[6][14]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[2][14]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[14][14]~q  ) ) ) # ( !\imem~68_combout  & 
// ( !\imem~69_combout  & ( \regs[10][14]~q  ) ) )

	.dataa(!\regs[14][14]~q ),
	.datab(!\regs[6][14]~q ),
	.datac(!\regs[10][14]~q ),
	.datad(!\regs[2][14]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[11][14]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][14]~q ))) # (\imem~68_combout  & (\regs[7][14]~q )) ) ) ) # ( !\regs[11][14]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & ((\regs[3][14]~q ))) # 
// (\imem~68_combout  & (\regs[7][14]~q )) ) ) ) # ( \regs[11][14]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][14]~q ) ) ) ) # ( !\regs[11][14]~q  & ( !\imem~69_combout  & ( (\regs[15][14]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[7][14]~q ),
	.datab(!\regs[3][14]~q ),
	.datac(!\regs[15][14]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~2_combout  & ( \Mux17~3_combout  & ( (!\imem~67_combout ) # ((!\imem~66_combout  & ((\Mux17~0_combout ))) # (\imem~66_combout  & (\Mux17~1_combout ))) ) ) ) # ( !\Mux17~2_combout  & ( \Mux17~3_combout  & ( (!\imem~67_combout  
// & (((\imem~66_combout )))) # (\imem~67_combout  & ((!\imem~66_combout  & ((\Mux17~0_combout ))) # (\imem~66_combout  & (\Mux17~1_combout )))) ) ) ) # ( \Mux17~2_combout  & ( !\Mux17~3_combout  & ( (!\imem~67_combout  & (((!\imem~66_combout )))) # 
// (\imem~67_combout  & ((!\imem~66_combout  & ((\Mux17~0_combout ))) # (\imem~66_combout  & (\Mux17~1_combout )))) ) ) ) # ( !\Mux17~2_combout  & ( !\Mux17~3_combout  & ( (\imem~67_combout  & ((!\imem~66_combout  & ((\Mux17~0_combout ))) # (\imem~66_combout 
//  & (\Mux17~1_combout )))) ) ) )

	.dataa(!\Mux17~1_combout ),
	.datab(!\Mux17~0_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\imem~66_combout ),
	.datae(!\Mux17~2_combout ),
	.dataf(!\Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N42
cyclonev_lcell_comb \aluin1_A[14]~feeder (
// Equation(s):
// \aluin1_A[14]~feeder_combout  = ( \Mux17~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1_A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1_A[14]~feeder .extended_lut = "off";
defparam \aluin1_A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1_A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N44
dffeas \aluin1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin1_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N48
cyclonev_lcell_comb \Selector41~6 (
// Equation(s):
// \Selector41~6_combout  = ( \Add3~77_sumout  & ( \Add4~77_sumout  & ( \Selector25~2_combout  ) ) ) # ( !\Add3~77_sumout  & ( \Add4~77_sumout  & ( (alufunc_A[3] & \Selector25~2_combout ) ) ) ) # ( \Add3~77_sumout  & ( !\Add4~77_sumout  & ( (!alufunc_A[3] & 
// \Selector25~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector25~2_combout ),
	.datad(gnd),
	.datae(!\Add3~77_sumout ),
	.dataf(!\Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~6 .extended_lut = "off";
defparam \Selector41~6 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector41~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N37
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector41~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N6
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( \Selector41~5_combout  ) ) # ( !\dmem_rtl_0|auto_generated|addr_store_b [0] & ( \Selector41~5_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire 
// [0] ) ) ) # ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( !\Selector41~5_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (((\Selector41~4_combout ) # (\Selector41~6_combout )) # (\Selector41~3_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|addr_store_b [0] & ( !\Selector41~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Selector41~4_combout ) # (\Selector41~6_combout )) # (\Selector41~3_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector41~3_combout ),
	.datac(!\Selector41~6_combout ),
	.datad(!\Selector41~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.dataf(!\Selector41~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h1555BFFF5555FFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N41
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N59
dffeas \RTval_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[4] .is_wysiwyg = "true";
defparam \RTval_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N56
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002917B5FE874F0C00000000D000000000000000000";
// synopsys translate_on

// Location: FF_X16_Y22_N20
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N18
cyclonev_lcell_comb \wregval_M[4]~15 (
// Equation(s):
// \wregval_M[4]~15_combout  = ( dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( ((!dmem_rtl_0_bypass[38]) # ((\dmem~7_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[38] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!dmem_rtl_0_bypass[38]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[38] & 
// (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[38]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~15 .extended_lut = "off";
defparam \wregval_M[4]~15 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_M[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \wregval_M[4]~16 (
// Equation(s):
// \wregval_M[4]~16_combout  = ( \memaddr_M[4]~DUPLICATE_q  & ( \Equal7~9_combout  & ( (!\ldmem_M~q ) # ((!\WideNor0~combout  & (\wregval_M[4]~15_combout )) # (\WideNor0~combout  & ((\SW[4]~input_o )))) ) ) ) # ( !\memaddr_M[4]~DUPLICATE_q  & ( 
// \Equal7~9_combout  & ( (\ldmem_M~q  & (\wregval_M[4]~15_combout  & !\WideNor0~combout )) ) ) ) # ( \memaddr_M[4]~DUPLICATE_q  & ( !\Equal7~9_combout  & ( (!\ldmem_M~q ) # ((\wregval_M[4]~15_combout  & !\WideNor0~combout )) ) ) ) # ( 
// !\memaddr_M[4]~DUPLICATE_q  & ( !\Equal7~9_combout  & ( (\ldmem_M~q  & (\wregval_M[4]~15_combout  & !\WideNor0~combout )) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[4]~15_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\SW[4]~input_o ),
	.datae(!\memaddr_M[4]~DUPLICATE_q ),
	.dataf(!\Equal7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~16 .extended_lut = "off";
defparam \wregval_M[4]~16 .lut_mask = 64'h1010BABA1010BABF;
defparam \wregval_M[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N9
cyclonev_lcell_comb \regs[2][4]~feeder (
// Equation(s):
// \regs[2][4]~feeder_combout  = ( \wregval_M[4]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][4]~feeder .extended_lut = "off";
defparam \regs[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N10
dffeas \regs[2][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N45
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \imem~68_combout  & ( \imem~69_combout  & ( \regs[6][4]~q  ) ) ) # ( !\imem~68_combout  & ( \imem~69_combout  & ( \regs[2][4]~q  ) ) ) # ( \imem~68_combout  & ( !\imem~69_combout  & ( \regs[14][4]~q  ) ) ) # ( !\imem~68_combout  & ( 
// !\imem~69_combout  & ( \regs[10][4]~q  ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\regs[10][4]~q ),
	.datac(!\regs[14][4]~q ),
	.datad(!\regs[6][4]~q ),
	.datae(!\imem~68_combout ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[5][4]~q  & ( \imem~69_combout  & ( (\regs[1][4]~q ) # (\imem~68_combout ) ) ) ) # ( !\regs[5][4]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & \regs[1][4]~q ) ) ) ) # ( \regs[5][4]~q  & ( !\imem~69_combout  & ( 
// (!\imem~68_combout  & (\regs[9][4]~q )) # (\imem~68_combout  & ((\regs[13][4]~q ))) ) ) ) # ( !\regs[5][4]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout  & (\regs[9][4]~q )) # (\imem~68_combout  & ((\regs[13][4]~q ))) ) ) )

	.dataa(!\imem~68_combout ),
	.datab(!\regs[9][4]~q ),
	.datac(!\regs[1][4]~q ),
	.datad(!\regs[13][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[12][4]~q  & ( \imem~68_combout  & ( (!\imem~69_combout ) # (\regs[4][4]~q ) ) ) ) # ( !\regs[12][4]~q  & ( \imem~68_combout  & ( (\regs[4][4]~q  & \imem~69_combout ) ) ) ) # ( \regs[12][4]~q  & ( !\imem~68_combout  & ( 
// (!\imem~69_combout  & ((\regs[8][4]~q ))) # (\imem~69_combout  & (\regs[0][4]~q )) ) ) ) # ( !\regs[12][4]~q  & ( !\imem~68_combout  & ( (!\imem~69_combout  & ((\regs[8][4]~q ))) # (\imem~69_combout  & (\regs[0][4]~q )) ) ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\regs[4][4]~q ),
	.datac(!\imem~69_combout ),
	.datad(!\regs[8][4]~q ),
	.datae(!\regs[12][4]~q ),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[11][4]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][4]~q )) # (\imem~68_combout  & ((\regs[7][4]~q ))) ) ) ) # ( !\regs[11][4]~q  & ( \imem~69_combout  & ( (!\imem~68_combout  & (\regs[3][4]~q )) # 
// (\imem~68_combout  & ((\regs[7][4]~q ))) ) ) ) # ( \regs[11][4]~q  & ( !\imem~69_combout  & ( (!\imem~68_combout ) # (\regs[15][4]~q ) ) ) ) # ( !\regs[11][4]~q  & ( !\imem~69_combout  & ( (\regs[15][4]~q  & \imem~68_combout ) ) ) )

	.dataa(!\regs[15][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\regs[7][4]~q ),
	.datad(!\imem~68_combout ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \imem~67_combout  & ( \Mux27~3_combout  & ( (!\imem~66_combout  & ((\Mux27~0_combout ))) # (\imem~66_combout  & (\Mux27~1_combout )) ) ) ) # ( !\imem~67_combout  & ( \Mux27~3_combout  & ( (\Mux27~2_combout ) # (\imem~66_combout ) ) ) 
// ) # ( \imem~67_combout  & ( !\Mux27~3_combout  & ( (!\imem~66_combout  & ((\Mux27~0_combout ))) # (\imem~66_combout  & (\Mux27~1_combout )) ) ) ) # ( !\imem~67_combout  & ( !\Mux27~3_combout  & ( (!\imem~66_combout  & \Mux27~2_combout ) ) ) )

	.dataa(!\imem~66_combout ),
	.datab(!\Mux27~2_combout ),
	.datac(!\Mux27~1_combout ),
	.datad(!\Mux27~0_combout ),
	.datae(!\imem~67_combout ),
	.dataf(!\Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h222205AF777705AF;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N18
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~105_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~105_sumout )) # (\mispred~0_combout  & ((pcpred_A[4]))) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[4] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[4])) # (\mispred~0_combout  & ((pcpred_A[4]))) ) ) )

	.dataa(!PC[4]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~105_sumout ),
	.datad(!pcpred_A[4]),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h447755550C3F0F0F;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N12
cyclonev_lcell_comb \PC~83 (
// Equation(s):
// \PC~83_combout  = ( \PC~6_combout  & ( \ldPC_D~0_combout  & ( (!\isbranch_D~0_combout  & (((!\Decoder1~2_combout )) # (\Add1~21_sumout ))) # (\isbranch_D~0_combout  & (((\Add0~21_sumout )))) ) ) ) # ( !\PC~6_combout  & ( \ldPC_D~0_combout  & ( 
// (!\isbranch_D~0_combout  & (\Add1~21_sumout  & ((\Decoder1~2_combout )))) # (\isbranch_D~0_combout  & (((\Add0~21_sumout )))) ) ) ) # ( \PC~6_combout  & ( !\ldPC_D~0_combout  ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add0~21_sumout ),
	.datad(!\Decoder1~2_combout ),
	.datae(!\PC~6_combout ),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~83 .extended_lut = "off";
defparam \PC~83 .lut_mask = 64'h0000FFFF0527AF27;
defparam \PC~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N36
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (((!PC[4] & !\PC[6]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & (!PC[4] & ((\PC[6]~DUPLICATE_q )))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] & (!PC[3] & 
// \PC[6]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (PC[3])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h4180418028E428E4;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N3
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \imem~30_combout  & ( \imem~31_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (!PC[7] & PC[9])))) ) ) ) # ( !\imem~30_combout  & ( \imem~31_combout  & ( (!PC[8] & (\imem~5_combout  & !PC[9])) ) ) ) # ( 
// \imem~30_combout  & ( !\imem~31_combout  & ( (PC[8] & (!PC[7] & (\imem~5_combout  & PC[9]))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[7]),
	.datac(!\imem~5_combout ),
	.datad(!PC[9]),
	.datae(!\imem~30_combout ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h000000040A000A04;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N24
cyclonev_lcell_comb \wrreg_D~0 (
// Equation(s):
// \wrreg_D~0_combout  = ( !\imem~46_combout  & ( (!\imem~29_combout  & (\imem~32_combout  & (!\imem~38_combout  & \imem~35_combout ))) ) )

	.dataa(!\imem~29_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~38_combout ),
	.datad(!\imem~35_combout ),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~0 .extended_lut = "off";
defparam \wrreg_D~0 .lut_mask = 64'h0020002000000000;
defparam \wrreg_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N0
cyclonev_lcell_comb \ldmem_D~0 (
// Equation(s):
// \ldmem_D~0_combout  = ( \ldPC_D~0_combout  & ( (\wrreg_D~0_combout  & !\imem~25_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_D~0_combout ),
	.datad(!\imem~25_combout ),
	.datae(gnd),
	.dataf(!\ldPC_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~0 .extended_lut = "off";
defparam \ldmem_D~0 .lut_mask = 64'h000000000F000F00;
defparam \ldmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N2
dffeas ldmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_A.is_wysiwyg = "true";
defparam ldmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N46
dffeas ldmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_M.is_wysiwyg = "true";
defparam ldmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y22_N14
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N49
dffeas \RTval_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[15] .is_wysiwyg = "true";
defparam \RTval_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~5_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~5 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[59]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y22_N44
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],\memaddr_M[11]~DUPLICATE_q ,\memaddr_M[10]~DUPLICATE_q ,\memaddr_M[9]~DUPLICATE_q ,memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~4_combout ,\Selector43~5_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~5_combout ,\Selector47~5_combout ,\Selector48~5_combout ,\Selector49~7_combout ,\Selector50~4_combout ,\Selector51~4_combout ,\Selector52~7_combout ,
\Selector53~5_combout ,\Selector54~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14004801012420882654A0812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N48
cyclonev_lcell_comb \wregval_M[15]~42 (
// Equation(s):
// \wregval_M[15]~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[59]) # ((!\dmem~7_combout  & dmem_rtl_0_bypass[60])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~7_combout  & ((!dmem_rtl_0_bypass[60] & ((!dmem_rtl_0_bypass[59]))) # (dmem_rtl_0_bypass[60] & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0])))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[59])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~7_combout  & 
// ((!dmem_rtl_0_bypass[60] & ((!dmem_rtl_0_bypass[59]))) # (dmem_rtl_0_bypass[60] & (\dmem_rtl_0|auto_generated|address_reg_b [0])))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[59])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[59] & ((!dmem_rtl_0_bypass[60]) # (\dmem~7_combout ))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[60]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[59]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~42 .extended_lut = "off";
defparam \wregval_M[15]~42 .lut_mask = 64'hDD00DF02FD20FF22;
defparam \wregval_M[15]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N15
cyclonev_lcell_comb \wregval_M[15]~43 (
// Equation(s):
// \wregval_M[15]~43_combout  = ( \wregval_M[15]~42_combout  & ( \wregval_M[1]~1_combout  & ( \wregval_M[29]~5_combout  ) ) ) # ( \wregval_M[15]~42_combout  & ( !\wregval_M[1]~1_combout  & ( ((\wregval_M[29]~5_combout ) # (memaddr_M[15])) # (\ldmem_M~q ) ) ) 
// ) # ( !\wregval_M[15]~42_combout  & ( !\wregval_M[1]~1_combout  & ( (!\wregval_M[29]~5_combout  & ((memaddr_M[15]) # (\ldmem_M~q ))) ) ) )

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[15]),
	.datad(!\wregval_M[29]~5_combout ),
	.datae(!\wregval_M[15]~42_combout ),
	.dataf(!\wregval_M[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~43 .extended_lut = "off";
defparam \wregval_M[15]~43 .lut_mask = 64'h3F003FFF000000FF;
defparam \wregval_M[15]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N38
dffeas \regs[7][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \imem~66_combout  & ( \imem~67_combout  & ( \regs[5][15]~q  ) ) ) # ( !\imem~66_combout  & ( \imem~67_combout  & ( \regs[4][15]~q  ) ) ) # ( \imem~66_combout  & ( !\imem~67_combout  & ( \regs[7][15]~q  ) ) ) # ( !\imem~66_combout  & 
// ( !\imem~67_combout  & ( \regs[6][15]~q  ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\regs[4][15]~q ),
	.datac(!\regs[5][15]~q ),
	.datad(!\regs[6][15]~q ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N53
dffeas \regs[9][15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[11][15]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][15]~q )) # (\imem~66_combout  & ((\regs[9][15]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][15]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[8][15]~q )) 
// # (\imem~66_combout  & ((\regs[9][15]~DUPLICATE_q ))) ) ) ) # ( \regs[11][15]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[10][15]~q ) ) ) ) # ( !\regs[11][15]~q  & ( !\imem~67_combout  & ( (\regs[10][15]~q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[8][15]~q ),
	.datab(!\regs[10][15]~q ),
	.datac(!\regs[9][15]~DUPLICATE_q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h330033FF550F550F;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N45
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[14][15]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][15]~q ))) # (\imem~67_combout  & (\regs[13][15]~q )) ) ) ) # ( !\regs[14][15]~q  & ( \imem~66_combout  & ( (!\imem~67_combout  & ((\regs[15][15]~q ))) # 
// (\imem~67_combout  & (\regs[13][15]~q )) ) ) ) # ( \regs[14][15]~q  & ( !\imem~66_combout  & ( (!\imem~67_combout ) # (\regs[12][15]~q ) ) ) ) # ( !\regs[14][15]~q  & ( !\imem~66_combout  & ( (\regs[12][15]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[13][15]~q ),
	.datab(!\regs[12][15]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[15][15]~q ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N38
dffeas \regs[2][15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[3][15]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[0][15]~q )) # (\imem~66_combout  & ((\regs[1][15]~q ))) ) ) ) # ( !\regs[3][15]~q  & ( \imem~67_combout  & ( (!\imem~66_combout  & (\regs[0][15]~q )) # 
// (\imem~66_combout  & ((\regs[1][15]~q ))) ) ) ) # ( \regs[3][15]~q  & ( !\imem~67_combout  & ( (\imem~66_combout ) # (\regs[2][15]~DUPLICATE_q ) ) ) ) # ( !\regs[3][15]~q  & ( !\imem~67_combout  & ( (\regs[2][15]~DUPLICATE_q  & !\imem~66_combout ) ) ) )

	.dataa(!\regs[2][15]~DUPLICATE_q ),
	.datab(!\regs[0][15]~q ),
	.datac(!\regs[1][15]~q ),
	.datad(!\imem~66_combout ),
	.datae(!\regs[3][15]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h550055FF330F330F;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N15
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~3_combout  & ( \Mux16~0_combout  & ( (!\imem~69_combout  & (((\Mux16~2_combout ) # (\imem~68_combout )))) # (\imem~69_combout  & (((!\imem~68_combout )) # (\Mux16~1_combout ))) ) ) ) # ( !\Mux16~3_combout  & ( \Mux16~0_combout 
//  & ( (!\imem~69_combout  & (((!\imem~68_combout  & \Mux16~2_combout )))) # (\imem~69_combout  & (((!\imem~68_combout )) # (\Mux16~1_combout ))) ) ) ) # ( \Mux16~3_combout  & ( !\Mux16~0_combout  & ( (!\imem~69_combout  & (((\Mux16~2_combout ) # 
// (\imem~68_combout )))) # (\imem~69_combout  & (\Mux16~1_combout  & (\imem~68_combout ))) ) ) ) # ( !\Mux16~3_combout  & ( !\Mux16~0_combout  & ( (!\imem~69_combout  & (((!\imem~68_combout  & \Mux16~2_combout )))) # (\imem~69_combout  & (\Mux16~1_combout  
// & (\imem~68_combout ))) ) ) )

	.dataa(!\Mux16~1_combout ),
	.datab(!\imem~69_combout ),
	.datac(!\imem~68_combout ),
	.datad(!\Mux16~2_combout ),
	.datae(!\Mux16~3_combout ),
	.dataf(!\Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y27_N18
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~77_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( \PC[15]~DUPLICATE_q  ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// (\Add2~77_sumout )) # (\mispred~0_combout  & ((pcpred_A[15]))) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & ((\PC[15]~DUPLICATE_q ))) # (\mispred~0_combout  & (pcpred_A[15])) ) ) )

	.dataa(!\Add2~77_sumout ),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[15]),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h03CF474700FF5555;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N42
cyclonev_lcell_comb \PC~61 (
// Equation(s):
// \PC~61_combout  = ( \ldPC_D~0_combout  & ( \PC~13_combout  & ( (!\isbranch_D~0_combout  & (((!\Decoder1~2_combout )) # (\Add1~45_sumout ))) # (\isbranch_D~0_combout  & (((\Add0~45_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( \PC~13_combout  ) ) # ( 
// \ldPC_D~0_combout  & ( !\PC~13_combout  & ( (!\isbranch_D~0_combout  & (\Add1~45_sumout  & ((\Decoder1~2_combout )))) # (\isbranch_D~0_combout  & (((\Add0~45_sumout )))) ) ) )

	.dataa(!\Add1~45_sumout ),
	.datab(!\Add0~45_sumout ),
	.datac(!\Decoder1~2_combout ),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\ldPC_D~0_combout ),
	.dataf(!\PC~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~61 .extended_lut = "off";
defparam \PC~61 .lut_mask = 64'h00000533FFFFF533;
defparam \PC~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N43
dffeas \PC[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N51
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~53_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~53_sumout )) # (\mispred~0_combout  & ((pcpred_A[11]))) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( \PC[11]~DUPLICATE_q  ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & ((\PC[11]~DUPLICATE_q ))) # (\mispred~0_combout  & (pcpred_A[11])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\Add2~53_sumout ),
	.datac(!pcpred_A[11]),
	.datad(!\PC[11]~DUPLICATE_q ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h05AF00FF27273333;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N21
cyclonev_lcell_comb \PC~63 (
// Equation(s):
// \PC~63_combout  = ( !\isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~11_combout ))))) # (\ldPC_D~0_combout  & ((!\Decoder1~2_combout  & (((\PC~11_combout )))) # (\Decoder1~2_combout  & (\PC~1_combout  & ((\Add1~37_sumout )))))) ) ) # ( 
// \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~11_combout ))))) # (\ldPC_D~0_combout  & (((\PC~1_combout  & ((\Add1~37_sumout )))) # (\Add0~37_sumout ))) ) )

	.dataa(!\PC~1_combout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\Add0~37_sumout ),
	.datad(!\PC~11_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~63 .extended_lut = "on";
defparam \PC~63 .lut_mask = 64'h00FC03CF01FD13DF;
defparam \PC~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N22
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N30
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add2~54  ))
// \Add2~98  = CARRY(( PC[12] ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N0
cyclonev_lcell_comb \pcpred_A[12]~feeder (
// Equation(s):
// \pcpred_A[12]~feeder_combout  = ( \Add2~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[12]~feeder .extended_lut = "off";
defparam \pcpred_A[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcpred_A[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y25_N2
dffeas \pcpred_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N24
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( !\Selector56~20_combout  & ( (pcpred_A[12] & \mispred~0_combout ) ) )

	.dataa(!pcpred_A[12]),
	.datab(gnd),
	.datac(!\mispred~0_combout ),
	.datad(gnd),
	.datae(!\Selector56~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0505000005050000;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N57
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \stall~8_combout  & ( (\Add2~97_sumout  & ((!\mispred~0_combout ) # (\Selector56~20_combout ))) ) ) # ( !\stall~8_combout  & ( (\PC[12]~DUPLICATE_q  & ((!\mispred~0_combout ) # (\Selector56~20_combout ))) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\PC[12]~DUPLICATE_q ),
	.datac(!\Add2~97_sumout ),
	.datad(!\Selector56~20_combout ),
	.datae(gnd),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h223322330A0F0A0F;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N12
cyclonev_lcell_comb \PC~67 (
// Equation(s):
// \PC~67_combout  = ( !\isbranch_D~0_combout  & ( (!\Decoder1~2_combout  & (((\PC~10_combout )) # (\PC~9_combout ))) # (\Decoder1~2_combout  & ((!\ldPC_D~0_combout  & (((\PC~10_combout )) # (\PC~9_combout ))) # (\ldPC_D~0_combout  & (((\Add1~33_sumout 
// )))))) ) ) # ( \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & (((\PC~10_combout )) # (\PC~9_combout ))) # (\ldPC_D~0_combout  & ((((\Add0~33_sumout ))))) ) )

	.dataa(!\PC~9_combout ),
	.datab(!\PC~10_combout ),
	.datac(!\Add0~33_sumout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~33_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~67 .extended_lut = "on";
defparam \PC~67 .lut_mask = 64'h7770770F777F770F;
defparam \PC~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N35
dffeas \pcpred_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N48
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( !\Selector56~20_combout  & ( (\mispred~0_combout  & pcpred_A[13]) ) )

	.dataa(gnd),
	.datab(!\mispred~0_combout ),
	.datac(!pcpred_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0303030300000000;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N39
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \stall~8_combout  & ( (\Add2~93_sumout  & ((!\mispred~0_combout ) # (\Selector56~20_combout ))) ) ) # ( !\stall~8_combout  & ( (\PC[13]~DUPLICATE_q  & ((!\mispred~0_combout ) # (\Selector56~20_combout ))) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\Selector56~20_combout ),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h2323232300AF00AF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N30
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( !\isbranch_D~0_combout  & ( (!\Decoder1~2_combout  & (((\PC~17_combout )) # (\PC~16_combout ))) # (\Decoder1~2_combout  & ((!\ldPC_D~0_combout  & (((\PC~17_combout )) # (\PC~16_combout ))) # (\ldPC_D~0_combout  & (((\Add1~53_sumout 
// )))))) ) ) # ( \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & (((\PC~17_combout )) # (\PC~16_combout ))) # (\ldPC_D~0_combout  & ((((\Add0~53_sumout ))))) ) )

	.dataa(!\PC~16_combout ),
	.datab(!\PC~17_combout ),
	.datac(!\Add0~53_sumout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~53_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "on";
defparam \PC~53 .lut_mask = 64'h7770770F777F770F;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N42
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( \Add2~1_sumout  ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( \PC[5]~DUPLICATE_q  ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & 
// ((\Add2~1_sumout ))) # (\mispred~0_combout  & (pcpred_A[5])) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (\PC[5]~DUPLICATE_q )) # (\mispred~0_combout  & ((pcpred_A[5]))) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!pcpred_A[5]),
	.datad(!\Add2~1_sumout ),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h272705AF333300FF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N24
cyclonev_lcell_comb \PC~85 (
// Equation(s):
// \PC~85_combout  = ( !\isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~4_combout ))))) # (\ldPC_D~0_combout  & ((!\Decoder1~2_combout  & (((\PC~4_combout )))) # (\Decoder1~2_combout  & (\PC~1_combout  & ((\Add1~13_sumout )))))) ) ) # ( 
// \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~4_combout ))))) # (\ldPC_D~0_combout  & (((\PC~1_combout  & ((\Add1~13_sumout )))) # (\Add0~13_sumout ))) ) )

	.dataa(!\ldPC_D~0_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\PC~4_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~85 .extended_lut = "on";
defparam \PC~85 .lut_mask = 64'h00FA05AF01FB15BF;
defparam \PC~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N26
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N12
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~110  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N53
dffeas \pcpred_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N48
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \mispred~0_combout  & ( \Add2~109_sumout  & ( (!\Selector56~20_combout  & (pcpred_A[6])) # (\Selector56~20_combout  & (((\stall~8_combout ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\mispred~0_combout  & ( \Add2~109_sumout  & ( 
// (\stall~8_combout ) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( \mispred~0_combout  & ( !\Add2~109_sumout  & ( (!\Selector56~20_combout  & (pcpred_A[6])) # (\Selector56~20_combout  & (((\PC[6]~DUPLICATE_q  & !\stall~8_combout )))) ) ) ) # ( !\mispred~0_combout  & ( 
// !\Add2~109_sumout  & ( (\PC[6]~DUPLICATE_q  & !\stall~8_combout ) ) ) )

	.dataa(!pcpred_A[6]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\stall~8_combout ),
	.datad(!\Selector56~20_combout ),
	.datae(!\mispred~0_combout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h303055303F3F553F;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N30
cyclonev_lcell_comb \PC~90 (
// Equation(s):
// \PC~90_combout  = ( !\isbranch_D~0_combout  & ( (!\Decoder1~2_combout  & (((\PC~2_combout )))) # (\Decoder1~2_combout  & ((!\ldPC_D~0_combout  & (((\PC~2_combout )))) # (\ldPC_D~0_combout  & (\PC~1_combout  & ((\Add1~5_sumout )))))) ) ) # ( 
// \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & (((\PC~2_combout )))) # (\ldPC_D~0_combout  & ((((\PC~1_combout  & \Add1~5_sumout )) # (\Add0~5_sumout )))) ) )

	.dataa(!\PC~1_combout ),
	.datab(!\PC~2_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\ldPC_D~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~5_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~90 .extended_lut = "on";
defparam \PC~90 .lut_mask = 64'h3330330F3335335F;
defparam \PC~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y27_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add2~110  ))
// \Add2~102  = CARRY(( PC[7] ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N0
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~101_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~101_sumout )) # (\mispred~0_combout  & ((pcpred_A[7]))) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[7] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[7])) # (\mispred~0_combout  & ((pcpred_A[7]))) ) ) )

	.dataa(!PC[7]),
	.datab(!\Add2~101_sumout ),
	.datac(!pcpred_A[7]),
	.datad(!\mispred~0_combout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h550F5555330F3333;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N0
cyclonev_lcell_comb \PC~71 (
// Equation(s):
// \PC~71_combout  = ( !\isbranch_D~0_combout  & ( (!\Decoder1~2_combout  & (\PC~8_combout )) # (\Decoder1~2_combout  & ((!\ldPC_D~0_combout  & (\PC~8_combout )) # (\ldPC_D~0_combout  & (((\PC~1_combout  & \Add1~29_sumout )))))) ) ) # ( \isbranch_D~0_combout 
//  & ( (!\ldPC_D~0_combout  & (\PC~8_combout )) # (\ldPC_D~0_combout  & ((((\PC~1_combout  & \Add1~29_sumout )) # (\Add0~29_sumout )))) ) )

	.dataa(!\PC~8_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add1~29_sumout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\ldPC_D~0_combout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~71 .extended_lut = "on";
defparam \PC~71 .lut_mask = 64'h5555555550530F3F;
defparam \PC~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N37
dffeas \pcpred_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( PC[8] & ( \stall~8_combout  & ( (!\mispred~0_combout  & (((\Add2~65_sumout )))) # (\mispred~0_combout  & ((!\Selector56~20_combout  & (pcpred_A[8])) # (\Selector56~20_combout  & ((\Add2~65_sumout ))))) ) ) ) # ( !PC[8] & ( 
// \stall~8_combout  & ( (!\mispred~0_combout  & (((\Add2~65_sumout )))) # (\mispred~0_combout  & ((!\Selector56~20_combout  & (pcpred_A[8])) # (\Selector56~20_combout  & ((\Add2~65_sumout ))))) ) ) ) # ( PC[8] & ( !\stall~8_combout  & ( (\mispred~0_combout  
// & (pcpred_A[8] & !\Selector56~20_combout )) ) ) ) # ( !PC[8] & ( !\stall~8_combout  & ( (!\mispred~0_combout ) # ((\Selector56~20_combout ) # (pcpred_A[8])) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!pcpred_A[8]),
	.datac(!\Selector56~20_combout ),
	.datad(!\Add2~65_sumout ),
	.datae(!PC[8]),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'hBFBF101010BF10BF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N36
cyclonev_lcell_comb \PC~75 (
// Equation(s):
// \PC~75_combout  = ( !\isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & (\PC~7_combout )) # (\ldPC_D~0_combout  & ((!\Decoder1~2_combout  & (\PC~7_combout )) # (\Decoder1~2_combout  & (((\PC~1_combout  & \Add1~25_sumout )))))) ) ) # ( \isbranch_D~0_combout 
//  & ( (!\ldPC_D~0_combout  & (\PC~7_combout )) # (\ldPC_D~0_combout  & ((((\PC~1_combout  & \Add1~25_sumout )) # (\Add0~25_sumout )))) ) )

	.dataa(!\PC~7_combout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\PC~1_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~25_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~75 .extended_lut = "on";
defparam \PC~75 .lut_mask = 64'h5454474754574777;
defparam \PC~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N48
cyclonev_lcell_comb \PC[8]~94 (
// Equation(s):
// \PC[8]~94_combout  = ( !\PC~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~94 .extended_lut = "off";
defparam \PC[8]~94 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N49
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]~94_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N18
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( !PC[4] & ( !PC[6] & ( (!PC[3] & (PC[2] & (!PC[9] & !\PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h2000000000000000;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( PC[4] & ( PC[2] & ( (PC[9] & (\PC[8]~DUPLICATE_q  & (!PC[6] & PC[3]))) ) ) ) # ( !PC[4] & ( PC[2] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (PC[6] & !PC[3]))) ) ) ) # ( PC[4] & ( !PC[2] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[6] & 
// !PC[3]))) # (PC[9] & (\PC[8]~DUPLICATE_q  & (PC[6] & PC[3]))) ) ) ) # ( !PC[4] & ( !PC[2] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (PC[6] & !PC[3]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[4]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h0800800108000010;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N0
cyclonev_lcell_comb \imem~139 (
// Equation(s):
// \imem~139_combout  = ( PC[4] & ( PC[2] & ( (!PC[9] & (\PC[3]~DUPLICATE_q  & (PC[6] & !\PC[8]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( PC[2] & ( (!PC[9] & (\PC[3]~DUPLICATE_q  & (PC[6] & !\PC[8]~DUPLICATE_q ))) # (PC[9] & (!\PC[3]~DUPLICATE_q  & (!PC[6] & 
// \PC[8]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( !PC[2] & ( (PC[9] & (!\PC[3]~DUPLICATE_q  & (!PC[6] & \PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~139 .extended_lut = "off";
defparam \imem~139 .lut_mask = 64'h0040000002400200;
defparam \imem~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N6
cyclonev_lcell_comb \imem~140 (
// Equation(s):
// \imem~140_combout  = ( PC[4] & ( \PC[8]~DUPLICATE_q  & ( (!PC[6] & (PC[2] & (PC[9] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & (\PC[3]~DUPLICATE_q  & ((!PC[2]) # (PC[6])))) ) ) ) # ( PC[4] & ( !\PC[8]~DUPLICATE_q  & ( 
// (PC[6] & (!PC[2] & (!PC[9] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[4] & ( !\PC[8]~DUPLICATE_q  & ( (PC[6] & (PC[2] & (!PC[9] & \PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~140 .extended_lut = "off";
defparam \imem~140 .lut_mask = 64'h00104000000D0200;
defparam \imem~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N48
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~139_combout  & ( \imem~140_combout  & ( (!PC[5]) # ((!PC[7] & ((\imem~26_combout ))) # (PC[7] & (\imem~27_combout ))) ) ) ) # ( !\imem~139_combout  & ( \imem~140_combout  & ( (!PC[5] & (((!PC[7])))) # (PC[5] & ((!PC[7] & 
// ((\imem~26_combout ))) # (PC[7] & (\imem~27_combout )))) ) ) ) # ( \imem~139_combout  & ( !\imem~140_combout  & ( (!PC[5] & (((PC[7])))) # (PC[5] & ((!PC[7] & ((\imem~26_combout ))) # (PC[7] & (\imem~27_combout )))) ) ) ) # ( !\imem~139_combout  & ( 
// !\imem~140_combout  & ( (PC[5] & ((!PC[7] & ((\imem~26_combout ))) # (PC[7] & (\imem~27_combout )))) ) ) )

	.dataa(!\imem~27_combout ),
	.datab(!PC[5]),
	.datac(!\imem~26_combout ),
	.datad(!PC[7]),
	.datae(!\imem~139_combout ),
	.dataf(!\imem~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h031103DDCF11CFDD;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N54
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \imem~28_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N54
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \Decoder1~0_combout  & ( ((\imem~103_combout  & \imem~13_combout )) # (\imem~29_combout ) ) ) # ( !\Decoder1~0_combout  & ( \imem~29_combout  ) )

	.dataa(!\imem~29_combout ),
	.datab(gnd),
	.datac(!\imem~103_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h55555555555F555F;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N56
dffeas \alufunc_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N9
cyclonev_lcell_comb \Selector56~6 (
// Equation(s):
// \Selector56~6_combout  = (!\alufunc_A[2]~DUPLICATE_q  & \alufunc_A[1]~DUPLICATE_q )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~6 .extended_lut = "off";
defparam \Selector56~6 .lut_mask = 64'h2222222222222222;
defparam \Selector56~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \aluin2_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29] .is_wysiwyg = "true";
defparam \aluin2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N30
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( aluin2_A[29] & ( aluin2_A[31] & ( (aluin1_A[31] & ((!\aluin2_A[30]~DUPLICATE_q  & (!aluin1_A[30] & !aluin1_A[29])) # (\aluin2_A[30]~DUPLICATE_q  & ((!aluin1_A[30]) # (!aluin1_A[29]))))) ) ) ) # ( !aluin2_A[29] & ( aluin2_A[31] & 
// ( (\aluin2_A[30]~DUPLICATE_q  & (!aluin1_A[30] & aluin1_A[31])) ) ) ) # ( aluin2_A[29] & ( !aluin2_A[31] & ( ((!\aluin2_A[30]~DUPLICATE_q  & (!aluin1_A[30] & !aluin1_A[29])) # (\aluin2_A[30]~DUPLICATE_q  & ((!aluin1_A[30]) # (!aluin1_A[29])))) # 
// (aluin1_A[31]) ) ) ) # ( !aluin2_A[29] & ( !aluin2_A[31] & ( ((\aluin2_A[30]~DUPLICATE_q  & !aluin1_A[30])) # (aluin1_A[31]) ) ) )

	.dataa(!\aluin2_A[30]~DUPLICATE_q ),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(!aluin1_A[29]),
	.datae(!aluin2_A[29]),
	.dataf(!aluin2_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'h4F4FDF4F04040D04;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N18
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( (\aluin2_A[28]~DUPLICATE_q  & (\aluin2_A[27]~DUPLICATE_q  & (!\aluin1_A[26]~DUPLICATE_q  $ (aluin2_A[26])))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( 
// (\aluin2_A[28]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & (!\aluin1_A[26]~DUPLICATE_q  $ (aluin2_A[26])))) ) ) ) # ( \aluin1_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( (!\aluin2_A[28]~DUPLICATE_q  & (\aluin2_A[27]~DUPLICATE_q  & 
// (!\aluin1_A[26]~DUPLICATE_q  $ (aluin2_A[26])))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( (!\aluin2_A[28]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & (!\aluin1_A[26]~DUPLICATE_q  $ (aluin2_A[26])))) ) ) )

	.dataa(!\aluin1_A[26]~DUPLICATE_q ),
	.datab(!aluin2_A[26]),
	.datac(!\aluin2_A[28]~DUPLICATE_q ),
	.datad(!\aluin2_A[27]~DUPLICATE_q ),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h9000009009000009;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( aluin1_A[22] & ( (aluin2_A[23] & !aluin1_A[23]) ) ) # ( !aluin1_A[22] & ( (!aluin2_A[22] & (aluin2_A[23] & !aluin1_A[23])) # (aluin2_A[22] & ((!aluin1_A[23]) # (aluin2_A[23]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[22]),
	.datac(!aluin2_A[23]),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \Selector56~7 (
// Equation(s):
// \Selector56~7_combout  = ( \LessThan0~13_combout  & ( \aluin1_A[25]~DUPLICATE_q  & ( (\LessThan1~2_combout  & (aluin2_A[25] & ((!aluin1_A[24]) # (aluin2_A[24])))) ) ) ) # ( !\LessThan0~13_combout  & ( \aluin1_A[25]~DUPLICATE_q  & ( (\LessThan1~2_combout  
// & (aluin2_A[25] & (!aluin1_A[24] & aluin2_A[24]))) ) ) ) # ( \LessThan0~13_combout  & ( !\aluin1_A[25]~DUPLICATE_q  & ( (\LessThan1~2_combout  & (((!aluin1_A[24]) # (aluin2_A[24])) # (aluin2_A[25]))) ) ) ) # ( !\LessThan0~13_combout  & ( 
// !\aluin1_A[25]~DUPLICATE_q  & ( (\LessThan1~2_combout  & (((!aluin1_A[24] & aluin2_A[24])) # (aluin2_A[25]))) ) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!aluin2_A[25]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[24]),
	.datae(!\LessThan0~13_combout ),
	.dataf(!\aluin1_A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~7 .extended_lut = "off";
defparam \Selector56~7 .lut_mask = 64'h1151515500101011;
defparam \Selector56~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N54
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \aluin2_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( (\aluin2_A[28]~DUPLICATE_q  & ((!\aluin1_A[27]~DUPLICATE_q ) # ((\aluin2_A[26]~DUPLICATE_q  & !aluin1_A[26])))) ) ) ) # ( !\aluin2_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( 
// (\aluin2_A[28]~DUPLICATE_q  & (\aluin2_A[26]~DUPLICATE_q  & (!\aluin1_A[27]~DUPLICATE_q  & !aluin1_A[26]))) ) ) ) # ( \aluin2_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( ((!\aluin1_A[27]~DUPLICATE_q ) # ((\aluin2_A[26]~DUPLICATE_q  & !aluin1_A[26]))) # 
// (\aluin2_A[28]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( ((\aluin2_A[26]~DUPLICATE_q  & (!\aluin1_A[27]~DUPLICATE_q  & !aluin1_A[26]))) # (\aluin2_A[28]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin2_A[28]~DUPLICATE_q ),
	.datab(!\aluin2_A[26]~DUPLICATE_q ),
	.datac(!\aluin1_A[27]~DUPLICATE_q ),
	.datad(!aluin1_A[26]),
	.datae(!\aluin2_A[27]~DUPLICATE_q ),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h7555F7F510005150;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N12
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( aluin1_A[30] & ( \aluin2_A[30]~DUPLICATE_q  & ( (!aluin2_A[29] & (!aluin1_A[29] & (!aluin2_A[31] $ (aluin1_A[31])))) # (aluin2_A[29] & (aluin1_A[29] & (!aluin2_A[31] $ (aluin1_A[31])))) ) ) ) # ( !aluin1_A[30] & ( 
// !\aluin2_A[30]~DUPLICATE_q  & ( (!aluin2_A[29] & (!aluin1_A[29] & (!aluin2_A[31] $ (aluin1_A[31])))) # (aluin2_A[29] & (aluin1_A[29] & (!aluin2_A[31] $ (aluin1_A[31])))) ) ) )

	.dataa(!aluin2_A[29]),
	.datab(!aluin2_A[31]),
	.datac(!aluin1_A[31]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[30]),
	.dataf(!\aluin2_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'h8241000000008241;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N6
cyclonev_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = ( \Selector56~3_combout  & ( (!\alufunc_A[2]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & alufunc_A[0])) ) ) # ( !\Selector56~3_combout  & ( (!\alufunc_A[2]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & (\Equal4~8_combout  & 
// alufunc_A[0]))) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!\Equal4~8_combout ),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!\Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~4 .extended_lut = "off";
defparam \Selector56~4 .lut_mask = 64'h0008000800880088;
defparam \Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N57
cyclonev_lcell_comb \Selector56~8 (
// Equation(s):
// \Selector56~8_combout  = ( \Selector56~4_combout  & ( ((\LessThan0~14_combout ) # (\Selector56~7_combout )) # (\Selector56~3_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector56~3_combout ),
	.datac(!\Selector56~7_combout ),
	.datad(!\LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\Selector56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~8 .extended_lut = "off";
defparam \Selector56~8 .lut_mask = 64'h000000003FFF3FFF;
defparam \Selector56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N33
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \ldPC_D~1_combout  & ( \Mux31~4_combout  ) ) # ( !\ldPC_D~1_combout  & ( pcpred_A[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[0]),
	.datad(!\Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\ldPC_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y25_N35
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N50
dffeas \pcpred_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( aluin1_A[21] & ( (aluin2_A[21] & (!aluin2_A[20] $ (aluin1_A[20]))) ) ) # ( !aluin1_A[21] & ( (!aluin2_A[21] & (!aluin2_A[20] $ (aluin1_A[20]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[20]),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[21]),
	.datae(gnd),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N41
dffeas \aluin2_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16] .is_wysiwyg = "true";
defparam \aluin2_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( aluin2_A[16] & ( (aluin1_A[16] & (!\aluin1_A[15]~DUPLICATE_q  $ (aluin2_A[15]))) ) ) # ( !aluin2_A[16] & ( (!aluin1_A[16] & (!\aluin1_A[15]~DUPLICATE_q  $ (aluin2_A[15]))) ) )

	.dataa(!\aluin1_A[15]~DUPLICATE_q ),
	.datab(!aluin2_A[15]),
	.datac(gnd),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h9900990000990099;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N9
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( aluin1_A[18] & ( (\aluin2_A[18]~DUPLICATE_q  & (!aluin2_A[17] $ (aluin1_A[17]))) ) ) # ( !aluin1_A[18] & ( (!\aluin2_A[18]~DUPLICATE_q  & (!aluin2_A[17] $ (aluin1_A[17]))) ) )

	.dataa(!aluin2_A[17]),
	.datab(gnd),
	.datac(!\aluin2_A[18]~DUPLICATE_q ),
	.datad(!aluin1_A[17]),
	.datae(gnd),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N36
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( \LessThan1~1_combout  & ( (\LessThan1~0_combout  & (\Equal4~0_combout  & (!aluin1_A[19] $ (aluin2_A[19])))) ) )

	.dataa(!aluin1_A[19]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!aluin2_A[19]),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h0000000002010201;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N42
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( (aluin2_A[12] & (\aluin2_A[13]~DUPLICATE_q  & (!aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( (aluin2_A[12] & 
// (!\aluin2_A[13]~DUPLICATE_q  & (!aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!aluin2_A[12] & (\aluin2_A[13]~DUPLICATE_q  & (!aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!aluin2_A[12] & (!\aluin2_A[13]~DUPLICATE_q  & (!aluin2_A[14] $ (\aluin1_A[14]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[14]),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!aluin2_A[12]),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h9000009009000009;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( aluin1_A[11] & ( aluin1_A[10] & ( (aluin2_A[10] & (aluin2_A[11] & (!aluin1_A[9] $ (aluin2_A[9])))) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[10] & ( (aluin2_A[10] & (!aluin2_A[11] & (!aluin1_A[9] $ (aluin2_A[9])))) ) ) ) # ( aluin1_A[11] 
// & ( !aluin1_A[10] & ( (!aluin2_A[10] & (aluin2_A[11] & (!aluin1_A[9] $ (aluin2_A[9])))) ) ) ) # ( !aluin1_A[11] & ( !aluin1_A[10] & ( (!aluin2_A[10] & (!aluin2_A[11] & (!aluin1_A[9] $ (aluin2_A[9])))) ) ) )

	.dataa(!aluin1_A[9]),
	.datab(!aluin2_A[10]),
	.datac(!aluin2_A[11]),
	.datad(!aluin2_A[9]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h8040080420100201;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( \Equal4~4_combout  & ( !aluin2_A[8] $ (\aluin1_A[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[8]),
	.datac(gnd),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h00000000CC33CC33;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N3
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \aluin1_A[25]~DUPLICATE_q  & ( (aluin2_A[25] & (!aluin1_A[24] $ (aluin2_A[24]))) ) ) # ( !\aluin1_A[25]~DUPLICATE_q  & ( (!aluin2_A[25] & (!aluin1_A[24] $ (aluin2_A[24]))) ) )

	.dataa(!aluin1_A[24]),
	.datab(gnd),
	.datac(!aluin2_A[25]),
	.datad(!aluin2_A[24]),
	.datae(gnd),
	.dataf(!\aluin1_A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N42
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = ( \LessThan1~3_combout  & ( \LessThan1~2_combout  & ( (!aluin1_A[23] & (!aluin2_A[23] & (!aluin1_A[22] $ (aluin2_A[22])))) # (aluin1_A[23] & (aluin2_A[23] & (!aluin1_A[22] $ (aluin2_A[22])))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[22]),
	.datac(!aluin2_A[23]),
	.datad(!aluin2_A[22]),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'h0000000000008421;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \Equal4~9 (
// Equation(s):
// \Equal4~9_combout  = ( aluin1_A[0] & ( (\aluin2_A[0]~DUPLICATE_q  & (!aluin1_A[1] $ (aluin2_A[1]))) ) ) # ( !aluin1_A[0] & ( (!\aluin2_A[0]~DUPLICATE_q  & (!aluin1_A[1] $ (aluin2_A[1]))) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[1]),
	.datac(gnd),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~9 .extended_lut = "off";
defparam \Equal4~9 .lut_mask = 64'h8822882244114411;
defparam \Equal4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( aluin1_A[2] & ( (aluin2_A[2] & (!aluin1_A[3] $ (\aluin2_A[3]~DUPLICATE_q ))) ) ) # ( !aluin1_A[2] & ( (!aluin2_A[2] & (!aluin1_A[3] $ (\aluin2_A[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!aluin1_A[3]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( aluin1_A[7] & ( aluin1_A[5] & ( (\aluin2_A[5]~DUPLICATE_q  & (aluin2_A[7] & (!aluin2_A[6] $ (aluin1_A[6])))) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[5] & ( (\aluin2_A[5]~DUPLICATE_q  & (!aluin2_A[7] & (!aluin2_A[6] $ (aluin1_A[6])))) ) 
// ) ) # ( aluin1_A[7] & ( !aluin1_A[5] & ( (!\aluin2_A[5]~DUPLICATE_q  & (aluin2_A[7] & (!aluin2_A[6] $ (aluin1_A[6])))) ) ) ) # ( !aluin1_A[7] & ( !aluin1_A[5] & ( (!\aluin2_A[5]~DUPLICATE_q  & (!aluin2_A[7] & (!aluin2_A[6] $ (aluin1_A[6])))) ) ) )

	.dataa(!\aluin2_A[5]~DUPLICATE_q ),
	.datab(!aluin2_A[6]),
	.datac(!aluin2_A[7]),
	.datad(!aluin1_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h8020080240100401;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \Equal4~10 (
// Equation(s):
// \Equal4~10_combout  = ( \Equal4~2_combout  & ( (\Equal4~9_combout  & (\Equal4~3_combout  & (!aluin2_A[4] $ (aluin1_A[4])))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[4]),
	.datac(!\Equal4~9_combout ),
	.datad(!\Equal4~3_combout ),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~10 .extended_lut = "off";
defparam \Equal4~10 .lut_mask = 64'h0000000000090009;
defparam \Equal4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N18
cyclonev_lcell_comb \Equal4~11 (
// Equation(s):
// \Equal4~11_combout  = ( \Equal4~7_combout  & ( \Equal4~10_combout  & ( (\Equal4~1_combout  & (\Equal4~6_combout  & (\Equal4~8_combout  & \Equal4~5_combout ))) ) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\Equal4~8_combout ),
	.datad(!\Equal4~5_combout ),
	.datae(!\Equal4~7_combout ),
	.dataf(!\Equal4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~11 .extended_lut = "off";
defparam \Equal4~11 .lut_mask = 64'h0000000000000001;
defparam \Equal4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N48
cyclonev_lcell_comb \Selector56~9 (
// Equation(s):
// \Selector56~9_combout  = ( pcpred_A[0] & ( \Equal4~11_combout  & ( (!\Selector56~8_combout  & ((\alufunc_A[1]~DUPLICATE_q ) # (alufunc_A[0]))) ) ) ) # ( !pcpred_A[0] & ( \Equal4~11_combout  & ( (!\Selector56~8_combout  & (((\alufunc_A[1]~DUPLICATE_q ) # 
// (alufunc_A[0])) # (\alufunc_A[2]~DUPLICATE_q ))) ) ) ) # ( pcpred_A[0] & ( !\Equal4~11_combout  & ( (!\Selector56~8_combout  & ((!\alufunc_A[2]~DUPLICATE_q  & ((!alufunc_A[0]) # (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[2]~DUPLICATE_q  & 
// ((\alufunc_A[1]~DUPLICATE_q ) # (alufunc_A[0]))))) ) ) ) # ( !pcpred_A[0] & ( !\Equal4~11_combout  & ( (!\Selector56~8_combout  & (((!alufunc_A[0]) # (!\alufunc_A[1]~DUPLICATE_q )) # (\alufunc_A[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\alufunc_A[2]~DUPLICATE_q ),
	.datab(!\Selector56~8_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!pcpred_A[0]),
	.dataf(!\Equal4~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~9 .extended_lut = "off";
defparam \Selector56~9 .lut_mask = 64'hCCC48CC44CCC0CCC;
defparam \Selector56~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( aluin2_A[16] & ( (!aluin1_A[16]) # ((aluin2_A[15] & !\aluin1_A[15]~DUPLICATE_q )) ) ) # ( !aluin2_A[16] & ( (aluin2_A[15] & (!\aluin1_A[15]~DUPLICATE_q  & !aluin1_A[16])) ) )

	.dataa(gnd),
	.datab(!aluin2_A[15]),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h30003000FF30FF30;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N27
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~3_combout  & ( (\LessThan1~0_combout  & (\LessThan1~1_combout  & (!aluin1_A[19] $ (aluin2_A[19])))) ) )

	.dataa(!aluin1_A[19]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!aluin2_A[19]),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000000002010201;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N30
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( aluin1_A[20] & ( (!aluin1_A[21] & aluin2_A[21]) ) ) # ( !aluin1_A[20] & ( (!aluin2_A[20] & (!aluin1_A[21] & aluin2_A[21])) # (aluin2_A[20] & ((!aluin1_A[21]) # (aluin2_A[21]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[20]),
	.datac(!aluin1_A[21]),
	.datad(!aluin2_A[21]),
	.datae(gnd),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( aluin1_A[18] & ( (\aluin2_A[18]~DUPLICATE_q  & (!aluin1_A[17] & aluin2_A[17])) ) ) # ( !aluin1_A[18] & ( ((!aluin1_A[17] & aluin2_A[17])) # (\aluin2_A[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[18]~DUPLICATE_q ),
	.datac(!aluin1_A[17]),
	.datad(!aluin2_A[17]),
	.datae(gnd),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h33F333F300300030;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N24
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \LessThan0~1_combout  & ( (!\LessThan0~0_combout  & ((!\LessThan1~0_combout ) # ((aluin1_A[19] & !aluin2_A[19])))) ) ) # ( !\LessThan0~1_combout  & ( (!\LessThan0~0_combout  & (((!\LessThan1~0_combout ) # (!aluin2_A[19])) # 
// (aluin1_A[19]))) ) )

	.dataa(!aluin1_A[19]),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!aluin2_A[19]),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hF0D0F0D0D0C0D0C0;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N6
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( aluin2_A[12] & ( aluin1_A[12] & ( (!\aluin1_A[14]~DUPLICATE_q  & (((!aluin1_A[13] & \aluin2_A[13]~DUPLICATE_q )) # (aluin2_A[14]))) # (\aluin1_A[14]~DUPLICATE_q  & (!aluin1_A[13] & (\aluin2_A[13]~DUPLICATE_q  & aluin2_A[14]))) ) 
// ) ) # ( !aluin2_A[12] & ( aluin1_A[12] & ( (!\aluin1_A[14]~DUPLICATE_q  & (((!aluin1_A[13] & \aluin2_A[13]~DUPLICATE_q )) # (aluin2_A[14]))) # (\aluin1_A[14]~DUPLICATE_q  & (!aluin1_A[13] & (\aluin2_A[13]~DUPLICATE_q  & aluin2_A[14]))) ) ) ) # ( 
// aluin2_A[12] & ( !aluin1_A[12] & ( (!\aluin1_A[14]~DUPLICATE_q  & ((!aluin1_A[13]) # ((aluin2_A[14]) # (\aluin2_A[13]~DUPLICATE_q )))) # (\aluin1_A[14]~DUPLICATE_q  & (aluin2_A[14] & ((!aluin1_A[13]) # (\aluin2_A[13]~DUPLICATE_q )))) ) ) ) # ( 
// !aluin2_A[12] & ( !aluin1_A[12] & ( (!\aluin1_A[14]~DUPLICATE_q  & (((!aluin1_A[13] & \aluin2_A[13]~DUPLICATE_q )) # (aluin2_A[14]))) # (\aluin1_A[14]~DUPLICATE_q  & (!aluin1_A[13] & (\aluin2_A[13]~DUPLICATE_q  & aluin2_A[14]))) ) ) )

	.dataa(!aluin1_A[13]),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[13]~DUPLICATE_q ),
	.datad(!aluin2_A[14]),
	.datae(!aluin2_A[12]),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h08CE8CEF08CE08CE;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( aluin1_A[7] & ( aluin1_A[5] & ( (aluin2_A[7] & (aluin2_A[6] & !aluin1_A[6])) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[5] & ( ((aluin2_A[6] & !aluin1_A[6])) # (aluin2_A[7]) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[5] & ( (aluin2_A[7] & 
// ((!aluin2_A[6] & (!aluin1_A[6] & \aluin2_A[5]~DUPLICATE_q )) # (aluin2_A[6] & ((!aluin1_A[6]) # (\aluin2_A[5]~DUPLICATE_q ))))) ) ) ) # ( !aluin1_A[7] & ( !aluin1_A[5] & ( ((!aluin2_A[6] & (!aluin1_A[6] & \aluin2_A[5]~DUPLICATE_q )) # (aluin2_A[6] & 
// ((!aluin1_A[6]) # (\aluin2_A[5]~DUPLICATE_q )))) # (aluin2_A[7]) ) ) )

	.dataa(!aluin2_A[7]),
	.datab(!aluin2_A[6]),
	.datac(!aluin1_A[6]),
	.datad(!\aluin2_A[5]~DUPLICATE_q ),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h75F7105175751010;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N27
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \Equal4~2_combout  & ( (!\LessThan0~8_combout  & ((!aluin2_A[4]) # (aluin1_A[4]))) ) ) # ( !\Equal4~2_combout  & ( !\LessThan0~8_combout  ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[4]),
	.datac(!\LessThan0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'hF0F0F0F0B0B0B0B0;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( aluin1_A[11] & ( aluin1_A[9] & ( (aluin2_A[11] & (aluin2_A[10] & !aluin1_A[10])) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[9] & ( ((aluin2_A[10] & !aluin1_A[10])) # (aluin2_A[11]) ) ) ) # ( aluin1_A[11] & ( !aluin1_A[9] & ( 
// (aluin2_A[11] & ((!aluin2_A[10] & (!aluin1_A[10] & aluin2_A[9])) # (aluin2_A[10] & ((!aluin1_A[10]) # (aluin2_A[9]))))) ) ) ) # ( !aluin1_A[11] & ( !aluin1_A[9] & ( ((!aluin2_A[10] & (!aluin1_A[10] & aluin2_A[9])) # (aluin2_A[10] & ((!aluin1_A[10]) # 
// (aluin2_A[9])))) # (aluin2_A[11]) ) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin2_A[10]),
	.datac(!aluin1_A[10]),
	.datad(!aluin2_A[9]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h75F7105175751010;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N9
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \Equal4~4_combout  & ( (!\LessThan0~11_combout  & ((!aluin2_A[8]) # (\aluin1_A[8]~DUPLICATE_q ))) ) ) # ( !\Equal4~4_combout  & ( !\LessThan0~11_combout  ) )

	.dataa(!\LessThan0~11_combout ),
	.datab(gnd),
	.datac(!aluin2_A[8]),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'hAAAAAAAAA0AAA0AA;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( aluin1_A[0] & ( (!aluin1_A[1] & aluin2_A[1]) ) ) # ( !aluin1_A[0] & ( (!aluin1_A[1] & ((aluin2_A[1]) # (\aluin2_A[0]~DUPLICATE_q ))) # (aluin1_A[1] & (\aluin2_A[0]~DUPLICATE_q  & aluin2_A[1])) ) )

	.dataa(gnd),
	.datab(!aluin1_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( aluin1_A[2] & ( (\aluin2_A[3]~DUPLICATE_q  & !aluin1_A[3]) ) ) # ( !aluin1_A[2] & ( (!aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q  & !aluin1_A[3])) # (aluin2_A[2] & ((!aluin1_A[3]) # (\aluin2_A[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \LessThan0~5_combout  & ( \LessThan0~6_combout  & ( (\Equal4~2_combout  & (!aluin2_A[4] $ (aluin1_A[4]))) ) ) ) # ( !\LessThan0~5_combout  & ( \LessThan0~6_combout  & ( (\Equal4~2_combout  & (!aluin2_A[4] $ (aluin1_A[4]))) ) ) ) 
// # ( \LessThan0~5_combout  & ( !\LessThan0~6_combout  & ( (\Equal4~2_combout  & (\Equal4~3_combout  & (!aluin2_A[4] $ (aluin1_A[4])))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[4]),
	.datac(!\Equal4~2_combout ),
	.datad(!\Equal4~3_combout ),
	.datae(!\LessThan0~5_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h0000000909090909;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( \Equal4~6_combout  & ( \LessThan0~7_combout  & ( (!\LessThan0~10_combout  & (!\Equal4~5_combout  & \LessThan0~12_combout )) ) ) ) # ( !\Equal4~6_combout  & ( \LessThan0~7_combout  & ( !\LessThan0~10_combout  ) ) ) # ( 
// \Equal4~6_combout  & ( !\LessThan0~7_combout  & ( (!\LessThan0~10_combout  & (\LessThan0~12_combout  & ((!\Equal4~5_combout ) # (\LessThan0~9_combout )))) ) ) ) # ( !\Equal4~6_combout  & ( !\LessThan0~7_combout  & ( !\LessThan0~10_combout  ) ) )

	.dataa(!\LessThan0~10_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\LessThan0~9_combout ),
	.datad(!\LessThan0~12_combout ),
	.datae(!\Equal4~6_combout ),
	.dataf(!\LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'hAAAA008AAAAA0088;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N48
cyclonev_lcell_comb \Selector56~5 (
// Equation(s):
// \Selector56~5_combout  = ( \Equal4~7_combout  & ( \Selector56~2_combout  & ( (\Selector56~4_combout  & ((!\LessThan0~2_combout ) # (\LessThan0~4_combout ))) ) ) ) # ( \Equal4~7_combout  & ( !\Selector56~2_combout  & ( (\Selector56~4_combout  & 
// (((!\LessThan0~2_combout ) # (\Equal4~1_combout )) # (\LessThan0~4_combout ))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\Selector56~4_combout ),
	.datad(!\Equal4~1_combout ),
	.datae(!\Equal4~7_combout ),
	.dataf(!\Selector56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~5 .extended_lut = "off";
defparam \Selector56~5 .lut_mask = 64'h00000D0F00000D0D;
defparam \Selector56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N18
cyclonev_lcell_comb \Selector56~21 (
// Equation(s):
// \Selector56~21_combout  = ( alufunc_A[3] & ( \aluin2_A[0]~DUPLICATE_q  & ( (!alufunc_A[0] & ((!alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q ))) # (alufunc_A[2] & ((!aluin1_A[0]) # (\alufunc_A[1]~DUPLICATE_q ))))) ) ) ) # ( !alufunc_A[3] & ( 
// \aluin2_A[0]~DUPLICATE_q  & ( (!alufunc_A[2] & (((!alufunc_A[0] & !\alufunc_A[1]~DUPLICATE_q )))) # (alufunc_A[2] & ((!alufunc_A[0] & ((\alufunc_A[1]~DUPLICATE_q ) # (aluin1_A[0]))) # (alufunc_A[0] & ((!\alufunc_A[1]~DUPLICATE_q ))))) ) ) ) # ( 
// alufunc_A[3] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!alufunc_A[2] & (((!alufunc_A[0] & !\alufunc_A[1]~DUPLICATE_q )))) # (alufunc_A[2] & ((!alufunc_A[0]) # ((!aluin1_A[0] & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !alufunc_A[3] & ( !\aluin2_A[0]~DUPLICATE_q 
//  & ( (!alufunc_A[0] & ((!alufunc_A[2] $ (\alufunc_A[1]~DUPLICATE_q )))) # (alufunc_A[0] & (aluin1_A[0] & (alufunc_A[2] & !\alufunc_A[1]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[0]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!alufunc_A[3]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~21 .extended_lut = "off";
defparam \Selector56~21 .lut_mask = 64'hC130F230D330E030;
defparam \Selector56~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N39
cyclonev_lcell_comb \Selector56~22 (
// Equation(s):
// \Selector56~22_combout  = ( \Selector56~21_combout  & ( \Selector56~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector56~0_combout ),
	.datae(gnd),
	.dataf(!\Selector56~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~22 .extended_lut = "off";
defparam \Selector56~22 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector56~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N54
cyclonev_lcell_comb \Selector56~17 (
// Equation(s):
// \Selector56~17_combout  = ( \Add3~125_sumout  & ( \Add4~125_sumout  & ( (\Selector56~22_combout  & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[3]~DUPLICATE_q ))) ) ) ) # ( !\Add3~125_sumout  & ( \Add4~125_sumout  & ( (\Selector56~22_combout  & 
// (((!\alufunc_A[1]~DUPLICATE_q  & alufunc_A[2])) # (\alufunc_A[3]~DUPLICATE_q ))) ) ) ) # ( \Add3~125_sumout  & ( !\Add4~125_sumout  & ( (\Selector56~22_combout  & ((!\alufunc_A[3]~DUPLICATE_q ) # ((!\alufunc_A[1]~DUPLICATE_q  & alufunc_A[2])))) ) ) ) # ( 
// !\Add3~125_sumout  & ( !\Add4~125_sumout  & ( (\Selector56~22_combout  & ((!\alufunc_A[1]~DUPLICATE_q  & ((alufunc_A[2]))) # (\alufunc_A[1]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\Selector56~22_combout ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!\Add3~125_sumout ),
	.dataf(!\Add4~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~17 .extended_lut = "off";
defparam \Selector56~17 .lut_mask = 64'h0123303203233232;
defparam \Selector56~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N30
cyclonev_lcell_comb \Selector56~18 (
// Equation(s):
// \Selector56~18_combout  = ( \Selector55~1_combout  & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & ((!\alufunc_A[0]~DUPLICATE_q ) # ((\ShiftLeft0~23_combout  & \ShiftLeft0~39_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\Selector55~1_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~18 .extended_lut = "off";
defparam \Selector56~18 .lut_mask = 64'h0000AA0200000000;
defparam \Selector56~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N42
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[3] & ( (\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[2]) ) ) ) # ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[3] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[0]))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (aluin1_A[1])) ) ) ) # ( \aluin2_A[1]~DUPLICATE_q  & ( !aluin1_A[3] & ( (aluin1_A[2] & !\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[1]~DUPLICATE_q  & ( !aluin1_A[3] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[0]))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (aluin1_A[1])) ) ) )

	.dataa(!aluin1_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!aluin1_A[0]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~DUPLICATE_q ),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h0F5533000F5533FF;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \ShiftRight0~62 (
// Equation(s):
// \ShiftRight0~62_combout  = ( \ShiftRight0~51_combout  & ( \ShiftRight0~37_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~61_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~36_combout ))) # (\aluin2_A[2]~DUPLICATE_q ) ) ) ) # ( 
// !\ShiftRight0~51_combout  & ( \ShiftRight0~37_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~61_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & 
// (((\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~51_combout  & ( !\ShiftRight0~37_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~61_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~36_combout )))) # 
// (\aluin2_A[2]~DUPLICATE_q  & (((!\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~51_combout  & ( !\ShiftRight0~37_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~61_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & 
// (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~61_combout ),
	.datae(!\ShiftRight0~51_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62 .extended_lut = "off";
defparam \ShiftRight0~62 .lut_mask = 64'h02A252F207A757F7;
defparam \ShiftRight0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \Selector56~16 (
// Equation(s):
// \Selector56~16_combout  = ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) # ( !\ShiftRight0~5_combout  & ( (aluin2_A[4] & \ShiftRight0~41_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~41_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~16 .extended_lut = "off";
defparam \Selector56~16 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector56~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N36
cyclonev_lcell_comb \Selector56~19 (
// Equation(s):
// \Selector56~19_combout  = ( \ShiftRight0~62_combout  & ( \Selector56~16_combout  & ( (!\Selector55~0_combout  & (!\Selector56~17_combout  & !\Selector56~18_combout )) ) ) ) # ( !\ShiftRight0~62_combout  & ( \Selector56~16_combout  & ( 
// (!\Selector55~0_combout  & (!\Selector56~17_combout  & !\Selector56~18_combout )) ) ) ) # ( \ShiftRight0~62_combout  & ( !\Selector56~16_combout  & ( (!\Selector56~17_combout  & !\Selector56~18_combout ) ) ) ) # ( !\ShiftRight0~62_combout  & ( 
// !\Selector56~16_combout  & ( (!\Selector56~17_combout  & ((!\Selector56~18_combout ) # (\Selector55~0_combout ))) ) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(gnd),
	.datac(!\Selector56~17_combout ),
	.datad(!\Selector56~18_combout ),
	.datae(!\ShiftRight0~62_combout ),
	.dataf(!\Selector56~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~19 .extended_lut = "off";
defparam \Selector56~19 .lut_mask = 64'hF050F000A000A000;
defparam \Selector56~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N21
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( aluin2_A[16] & ( (\aluin1_A[15]~DUPLICATE_q  & (!aluin2_A[15] & aluin1_A[16])) ) ) # ( !aluin2_A[16] & ( ((\aluin1_A[15]~DUPLICATE_q  & !aluin2_A[15])) # (aluin1_A[16]) ) )

	.dataa(!\aluin1_A[15]~DUPLICATE_q ),
	.datab(!aluin2_A[15]),
	.datac(gnd),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h44FF44FF00440044;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N6
cyclonev_lcell_comb \Equal4~12 (
// Equation(s):
// \Equal4~12_combout  = ( \LessThan1~1_combout  & ( (\LessThan1~0_combout  & (!aluin1_A[19] $ (aluin2_A[19]))) ) )

	.dataa(gnd),
	.datab(!\LessThan1~0_combout ),
	.datac(!aluin1_A[19]),
	.datad(!aluin2_A[19]),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~12 .extended_lut = "off";
defparam \Equal4~12 .lut_mask = 64'h0000000030033003;
defparam \Equal4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N0
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( (!aluin2_A[14] & (((!aluin2_A[12]) # (!\aluin2_A[13]~DUPLICATE_q )) # (\aluin1_A[14]~DUPLICATE_q ))) # (aluin2_A[14] & (\aluin1_A[14]~DUPLICATE_q  & ((!aluin2_A[12]) # 
// (!\aluin2_A[13]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( aluin1_A[12] & ( (!aluin2_A[14] & (((!aluin2_A[12] & !\aluin2_A[13]~DUPLICATE_q )) # (\aluin1_A[14]~DUPLICATE_q ))) # (aluin2_A[14] & (\aluin1_A[14]~DUPLICATE_q  & (!aluin2_A[12] & 
// !\aluin2_A[13]~DUPLICATE_q ))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!aluin2_A[14] & ((!\aluin2_A[13]~DUPLICATE_q ) # (\aluin1_A[14]~DUPLICATE_q ))) # (aluin2_A[14] & (\aluin1_A[14]~DUPLICATE_q  & !\aluin2_A[13]~DUPLICATE_q )) ) ) ) 
// # ( !\aluin1_A[13]~DUPLICATE_q  & ( !aluin1_A[12] & ( (!aluin2_A[14] & \aluin1_A[14]~DUPLICATE_q ) ) ) )

	.dataa(!aluin2_A[14]),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!aluin2_A[12]),
	.datad(!\aluin2_A[13]~DUPLICATE_q ),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!aluin1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h2222BB22B222BBB2;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N36
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( aluin2_A[17] & ( aluin1_A[18] & ( !\aluin2_A[18]~DUPLICATE_q  ) ) ) # ( !aluin2_A[17] & ( aluin1_A[18] & ( (!\aluin2_A[18]~DUPLICATE_q ) # (aluin1_A[17]) ) ) ) # ( !aluin2_A[17] & ( !aluin1_A[18] & ( (!\aluin2_A[18]~DUPLICATE_q  
// & aluin1_A[17]) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[18]~DUPLICATE_q ),
	.datac(!aluin1_A[17]),
	.datad(gnd),
	.datae(!aluin2_A[17]),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0C0C0000CFCFCCCC;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N3
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( aluin1_A[20] & ( (!aluin1_A[21] & (!aluin2_A[20] & !aluin2_A[21])) # (aluin1_A[21] & ((!aluin2_A[20]) # (!aluin2_A[21]))) ) ) # ( !aluin1_A[20] & ( (aluin1_A[21] & !aluin2_A[21]) ) )

	.dataa(!aluin1_A[21]),
	.datab(!aluin2_A[20]),
	.datac(!aluin2_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h50505050D4D4D4D4;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N39
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( !\LessThan1~10_combout  & ( (!\LessThan1~0_combout ) # ((!aluin1_A[19] & ((!\LessThan1~11_combout ) # (aluin2_A[19]))) # (aluin1_A[19] & (aluin2_A[19] & !\LessThan1~11_combout ))) ) )

	.dataa(!aluin1_A[19]),
	.datab(!\LessThan1~0_combout ),
	.datac(!aluin2_A[19]),
	.datad(!\LessThan1~11_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'hEFCEEFCE00000000;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N54
cyclonev_lcell_comb \Selector56~12 (
// Equation(s):
// \Selector56~12_combout  = ( \LessThan1~14_combout  & ( \LessThan1~12_combout  & ( (!\Equal4~12_combout ) # ((!\Equal4~0_combout  & !\LessThan1~13_combout )) ) ) ) # ( !\LessThan1~14_combout  & ( \LessThan1~12_combout  & ( (!\LessThan1~13_combout ) # 
// (!\Equal4~12_combout ) ) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(gnd),
	.datac(!\LessThan1~13_combout ),
	.datad(!\Equal4~12_combout ),
	.datae(!\LessThan1~14_combout ),
	.dataf(!\LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~12 .extended_lut = "off";
defparam \Selector56~12 .lut_mask = 64'h00000000FFF0FFA0;
defparam \Selector56~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( aluin1_A[11] & ( aluin1_A[10] & ( (!aluin2_A[11]) # ((!aluin2_A[10]) # ((aluin1_A[9] & !aluin2_A[9]))) ) ) ) # ( !aluin1_A[11] & ( aluin1_A[10] & ( (!aluin2_A[11] & ((!aluin2_A[10]) # ((aluin1_A[9] & !aluin2_A[9])))) ) ) ) # ( 
// aluin1_A[11] & ( !aluin1_A[10] & ( (!aluin2_A[11]) # ((!aluin2_A[10] & (aluin1_A[9] & !aluin2_A[9]))) ) ) ) # ( !aluin1_A[11] & ( !aluin1_A[10] & ( (!aluin2_A[11] & (!aluin2_A[10] & (aluin1_A[9] & !aluin2_A[9]))) ) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin2_A[10]),
	.datac(!aluin1_A[9]),
	.datad(!aluin2_A[9]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin1_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0800AEAA8A88EFEE;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \Selector56~10 (
// Equation(s):
// \Selector56~10_combout  = ( \Equal4~4_combout  & ( (!\LessThan1~9_combout  & ((!\aluin1_A[8]~DUPLICATE_q ) # (aluin2_A[8]))) ) ) # ( !\Equal4~4_combout  & ( !\LessThan1~9_combout  ) )

	.dataa(gnd),
	.datab(!aluin2_A[8]),
	.datac(!\LessThan1~9_combout ),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~10 .extended_lut = "off";
defparam \Selector56~10 .lut_mask = 64'hF0F0F0F0F030F030;
defparam \Selector56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( aluin1_A[1] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & aluin1_A[0])) ) ) # ( !aluin1_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[0] & !aluin2_A[1])) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h0A000A00FF0AFF0A;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N57
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( aluin1_A[2] & ( (!aluin1_A[3] & (!aluin2_A[2] & !\aluin2_A[3]~DUPLICATE_q )) # (aluin1_A[3] & ((!aluin2_A[2]) # (!\aluin2_A[3]~DUPLICATE_q ))) ) ) # ( !aluin1_A[2] & ( (aluin1_A[3] & !\aluin2_A[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[3]),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h33003300F330F330;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~4_combout  & ( \LessThan1~5_combout  & ( (\Equal4~2_combout  & (!aluin2_A[4] $ (aluin1_A[4]))) ) ) ) # ( !\LessThan1~4_combout  & ( \LessThan1~5_combout  & ( (\Equal4~2_combout  & (!aluin2_A[4] $ (aluin1_A[4]))) ) ) ) 
// # ( \LessThan1~4_combout  & ( !\LessThan1~5_combout  & ( (\Equal4~3_combout  & (\Equal4~2_combout  & (!aluin2_A[4] $ (aluin1_A[4])))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[4]),
	.datac(!\Equal4~3_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(!\LessThan1~4_combout ),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000900990099;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( aluin2_A[7] & ( aluin1_A[5] & ( (aluin1_A[7] & ((!\aluin1_A[6]~DUPLICATE_q  & (!\aluin2_A[5]~DUPLICATE_q  & !\aluin2_A[6]~DUPLICATE_q )) # (\aluin1_A[6]~DUPLICATE_q  & ((!\aluin2_A[5]~DUPLICATE_q ) # (!\aluin2_A[6]~DUPLICATE_q 
// ))))) ) ) ) # ( !aluin2_A[7] & ( aluin1_A[5] & ( ((!\aluin1_A[6]~DUPLICATE_q  & (!\aluin2_A[5]~DUPLICATE_q  & !\aluin2_A[6]~DUPLICATE_q )) # (\aluin1_A[6]~DUPLICATE_q  & ((!\aluin2_A[5]~DUPLICATE_q ) # (!\aluin2_A[6]~DUPLICATE_q )))) # (aluin1_A[7]) ) ) ) 
// # ( aluin2_A[7] & ( !aluin1_A[5] & ( (\aluin1_A[6]~DUPLICATE_q  & (!\aluin2_A[6]~DUPLICATE_q  & aluin1_A[7])) ) ) ) # ( !aluin2_A[7] & ( !aluin1_A[5] & ( ((\aluin1_A[6]~DUPLICATE_q  & !\aluin2_A[6]~DUPLICATE_q )) # (aluin1_A[7]) ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!\aluin2_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!aluin2_A[7]),
	.dataf(!aluin1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h50FF0050D4FF00D4;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \aluin1_A[4]~DUPLICATE_q  & ( \Equal4~2_combout  & ( (aluin2_A[4] & !\LessThan1~7_combout ) ) ) ) # ( !\aluin1_A[4]~DUPLICATE_q  & ( \Equal4~2_combout  & ( !\LessThan1~7_combout  ) ) ) # ( \aluin1_A[4]~DUPLICATE_q  & ( 
// !\Equal4~2_combout  & ( !\LessThan1~7_combout  ) ) ) # ( !\aluin1_A[4]~DUPLICATE_q  & ( !\Equal4~2_combout  & ( !\LessThan1~7_combout  ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(gnd),
	.datad(!\LessThan1~7_combout ),
	.datae(!\aluin1_A[4]~DUPLICATE_q ),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'hFF00FF00FF003300;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N54
cyclonev_lcell_comb \Selector56~11 (
// Equation(s):
// \Selector56~11_combout  = ( \LessThan1~6_combout  & ( \LessThan1~8_combout  & ( (\Equal4~1_combout  & (\Equal4~6_combout  & ((!\Selector56~10_combout ) # (\Equal4~5_combout )))) ) ) ) # ( !\LessThan1~6_combout  & ( \LessThan1~8_combout  & ( 
// (!\Selector56~10_combout  & (\Equal4~1_combout  & \Equal4~6_combout )) ) ) ) # ( \LessThan1~6_combout  & ( !\LessThan1~8_combout  & ( (\Equal4~1_combout  & (\Equal4~6_combout  & ((!\Selector56~10_combout ) # (\Equal4~5_combout )))) ) ) ) # ( 
// !\LessThan1~6_combout  & ( !\LessThan1~8_combout  & ( (\Equal4~1_combout  & (\Equal4~6_combout  & ((!\Selector56~10_combout ) # (\Equal4~5_combout )))) ) ) )

	.dataa(!\Selector56~10_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Equal4~6_combout ),
	.datae(!\LessThan1~6_combout ),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~11 .extended_lut = "off";
defparam \Selector56~11 .lut_mask = 64'h000B000B000A000B;
defparam \Selector56~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N0
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( aluin1_A[31] & ( (aluin2_A[31] & (!\aluin2_A[30]~DUPLICATE_q  $ (aluin1_A[30]))) ) ) # ( !aluin1_A[31] & ( (!aluin2_A[31] & (!\aluin2_A[30]~DUPLICATE_q  $ (aluin1_A[30]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[31]),
	.datac(!\aluin2_A[30]~DUPLICATE_q ),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N6
cyclonev_lcell_comb \Selector56~13 (
// Equation(s):
// \Selector56~13_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( aluin2_A[31] & ( (aluin1_A[31] & ((!aluin1_A[30]) # (\aluin2_A[30]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !aluin2_A[31] & ( ((!aluin1_A[30]) # (aluin1_A[31])) # 
// (\aluin2_A[30]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin2_A[30]~DUPLICATE_q ),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!aluin2_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~13 .extended_lut = "off";
defparam \Selector56~13 .lut_mask = 64'hDFDF00000D0D0000;
defparam \Selector56~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N6
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \aluin1_A[25]~DUPLICATE_q  & ( (!aluin2_A[25]) # ((aluin1_A[24] & !aluin2_A[24])) ) ) # ( !\aluin1_A[25]~DUPLICATE_q  & ( (!aluin2_A[25] & (aluin1_A[24] & !aluin2_A[24])) ) )

	.dataa(gnd),
	.datab(!aluin2_A[25]),
	.datac(!aluin1_A[24]),
	.datad(!aluin2_A[24]),
	.datae(gnd),
	.dataf(!\aluin1_A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0C000C00CFCCCFCC;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N24
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( (!\aluin2_A[27]~DUPLICATE_q ) # ((!\aluin2_A[28]~DUPLICATE_q ) # ((\aluin1_A[26]~DUPLICATE_q  & !aluin2_A[26]))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( aluin1_A[28] & ( 
// (!\aluin2_A[28]~DUPLICATE_q ) # ((\aluin1_A[26]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & !aluin2_A[26]))) ) ) ) # ( \aluin1_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( (!\aluin2_A[28]~DUPLICATE_q  & ((!\aluin2_A[27]~DUPLICATE_q ) # 
// ((\aluin1_A[26]~DUPLICATE_q  & !aluin2_A[26])))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !aluin1_A[28] & ( (\aluin1_A[26]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & (!\aluin2_A[28]~DUPLICATE_q  & !aluin2_A[26]))) ) ) )

	.dataa(!\aluin1_A[26]~DUPLICATE_q ),
	.datab(!\aluin2_A[27]~DUPLICATE_q ),
	.datac(!\aluin2_A[28]~DUPLICATE_q ),
	.datad(!aluin2_A[26]),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h4000D0C0F4F0FDFC;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N9
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( aluin1_A[22] & ( (!aluin2_A[23] & ((!aluin2_A[22]) # (aluin1_A[23]))) # (aluin2_A[23] & (!aluin2_A[22] & aluin1_A[23])) ) ) # ( !aluin1_A[22] & ( (!aluin2_A[23] & aluin1_A[23]) ) )

	.dataa(!aluin2_A[23]),
	.datab(gnd),
	.datac(!aluin2_A[22]),
	.datad(!aluin1_A[23]),
	.datae(gnd),
	.dataf(!aluin1_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \LessThan1~3_combout  & ( \LessThan1~2_combout  & ( (!\LessThan1~17_combout  & (!\LessThan1~16_combout  & !\LessThan1~18_combout )) ) ) ) # ( !\LessThan1~3_combout  & ( \LessThan1~2_combout  & ( (!\LessThan1~17_combout  & 
// !\LessThan1~16_combout ) ) ) ) # ( \LessThan1~3_combout  & ( !\LessThan1~2_combout  & ( !\LessThan1~16_combout  ) ) ) # ( !\LessThan1~3_combout  & ( !\LessThan1~2_combout  & ( !\LessThan1~16_combout  ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~17_combout ),
	.datac(!\LessThan1~16_combout ),
	.datad(!\LessThan1~18_combout ),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'hF0F0F0F0C0C0C000;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \Selector56~14 (
// Equation(s):
// \Selector56~14_combout  = ( \Selector56~13_combout  & ( \LessThan1~19_combout  & ( (!\LessThan1~15_combout ) # ((!aluin1_A[29]) # (\aluin2_A[29]~DUPLICATE_q )) ) ) ) # ( \Selector56~13_combout  & ( !\LessThan1~19_combout  & ( (!\LessThan1~15_combout ) # 
// ((\aluin2_A[29]~DUPLICATE_q  & !aluin1_A[29])) ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~15_combout ),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(!\Selector56~13_combout ),
	.dataf(!\LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~14 .extended_lut = "off";
defparam \Selector56~14 .lut_mask = 64'h0000CFCC0000FFCF;
defparam \Selector56~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N12
cyclonev_lcell_comb \Selector56~15 (
// Equation(s):
// \Selector56~15_combout  = ( \Selector56~11_combout  & ( \Selector56~14_combout  & ( (!\Equal4~8_combout ) # (!\Equal4~7_combout ) ) ) ) # ( !\Selector56~11_combout  & ( \Selector56~14_combout  & ( ((!\Equal4~8_combout ) # (!\Equal4~7_combout )) # 
// (\Selector56~12_combout ) ) ) )

	.dataa(!\Selector56~12_combout ),
	.datab(gnd),
	.datac(!\Equal4~8_combout ),
	.datad(!\Equal4~7_combout ),
	.datae(!\Selector56~11_combout ),
	.dataf(!\Selector56~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~15 .extended_lut = "off";
defparam \Selector56~15 .lut_mask = 64'h00000000FFF5FFF0;
defparam \Selector56~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N30
cyclonev_lcell_comb \Selector56~20 (
// Equation(s):
// \Selector56~20_combout  = ( \Selector56~19_combout  & ( \Selector56~15_combout  & ( (\Selector56~1_combout  & (((!\Selector56~9_combout ) # (\Selector56~5_combout )) # (\Selector56~6_combout ))) ) ) ) # ( !\Selector56~19_combout  & ( 
// \Selector56~15_combout  ) ) # ( \Selector56~19_combout  & ( !\Selector56~15_combout  & ( (\Selector56~1_combout  & ((!\Selector56~9_combout ) # (\Selector56~5_combout ))) ) ) ) # ( !\Selector56~19_combout  & ( !\Selector56~15_combout  ) )

	.dataa(!\Selector56~6_combout ),
	.datab(!\Selector56~9_combout ),
	.datac(!\Selector56~5_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(!\Selector56~19_combout ),
	.dataf(!\Selector56~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~20 .extended_lut = "off";
defparam \Selector56~20 .lut_mask = 64'hFFFF00CFFFFF00DF;
defparam \Selector56~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N6
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( (!\isbranch_D~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Decoder1~2_combout )) ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\isbranch_D~0_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Decoder1~2_combout  & !\mispred~0_combout ))) ) ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Decoder1~2_combout ),
	.datad(!\mispred~0_combout ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h0000000002000202;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N24
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~61_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & ((\Add2~61_sumout ))) # (\mispred~0_combout  & (pcpred_A[9])) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[9] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & ((PC[9]))) # (\mispred~0_combout  & (pcpred_A[9])) ) ) )

	.dataa(!pcpred_A[9]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~61_sumout ),
	.datad(!PC[9]),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h11DD00FF1D1D0F0F;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N42
cyclonev_lcell_comb \PC~79 (
// Equation(s):
// \PC~79_combout  = ( !\isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~0_combout ))))) # (\ldPC_D~0_combout  & ((!\Decoder1~2_combout  & (((\PC~0_combout )))) # (\Decoder1~2_combout  & (\PC~1_combout  & ((\Add1~1_sumout )))))) ) ) # ( 
// \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~0_combout ))))) # (\ldPC_D~0_combout  & (((\PC~1_combout  & ((\Add1~1_sumout )))) # (\Add0~1_sumout ))) ) )

	.dataa(!\ldPC_D~0_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\PC~0_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~1_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~79 .extended_lut = "on";
defparam \PC~79 .lut_mask = 64'h00FA05AF01FB15BF;
defparam \PC~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N43
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \pcpred_A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N30
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~57_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~57_sumout )) # (\mispred~0_combout  & ((\pcpred_A[10]~DUPLICATE_q ))) ) ) ) 
// # ( \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[10] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[10])) # (\mispred~0_combout  & ((\pcpred_A[10]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[10]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~57_sumout ),
	.datad(!\pcpred_A[10]~DUPLICATE_q ),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h447755550C3F0F0F;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N3
cyclonev_lcell_comb \PC~62 (
// Equation(s):
// \PC~62_combout  = ( \ldPC_D~0_combout  & ( \Add1~41_sumout  & ( (!\isbranch_D~0_combout  & (((\Decoder1~2_combout )) # (\PC~12_combout ))) # (\isbranch_D~0_combout  & (((\Add0~41_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( \Add1~41_sumout  & ( 
// \PC~12_combout  ) ) ) # ( \ldPC_D~0_combout  & ( !\Add1~41_sumout  & ( (!\isbranch_D~0_combout  & (\PC~12_combout  & (!\Decoder1~2_combout ))) # (\isbranch_D~0_combout  & (((\Add0~41_sumout )))) ) ) ) # ( !\ldPC_D~0_combout  & ( !\Add1~41_sumout  & ( 
// \PC~12_combout  ) ) )

	.dataa(!\PC~12_combout ),
	.datab(!\Decoder1~2_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\Add0~41_sumout ),
	.datae(!\ldPC_D~0_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~62 .extended_lut = "off";
defparam \PC~62 .lut_mask = 64'h5555404F5555707F;
defparam \PC~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N45
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[8] & ( PC[9] & ( (!\PC[10]~DUPLICATE_q  & (!\PC[12]~DUPLICATE_q  & !\PC[11]~DUPLICATE_q )) ) ) ) # ( !PC[8] & ( !PC[9] & ( (!\PC[10]~DUPLICATE_q  & (!\PC[12]~DUPLICATE_q  & !\PC[11]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[12]~DUPLICATE_q ),
	.datad(!\PC[11]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'hA00000000000A000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N3
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~13_combout  & ( \imem~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~16_combout ),
	.datae(gnd),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N0
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( !\PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (\PC[2]~DUPLICATE_q  & !PC[9])) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[7] & !\PC[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h000030300C000000;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N45
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[4] & ( (\PC[6]~DUPLICATE_q  & \imem~44_combout ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~44_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0000000005050505;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N18
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~43_combout  & ( (\imem~39_combout  & ((!PC[9]) # (\imem~41_combout ))) ) ) # ( !\imem~43_combout  & ( (\imem~39_combout  & (((!PC[9] & \imem~45_combout )) # (\imem~41_combout ))) ) )

	.dataa(!\imem~39_combout ),
	.datab(!PC[9]),
	.datac(!\imem~41_combout ),
	.datad(!\imem~45_combout ),
	.datae(gnd),
	.dataf(!\imem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0545054545454545;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N42
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( \imem~5_combout  & ( \Decoder1~1_combout  & ( (\imem~24_combout  & (!\imem~46_combout  & \imem~28_combout )) ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\imem~28_combout ),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0000000000000404;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N36
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~113_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & (\Add2~113_sumout )) # (\mispred~0_combout  & ((pcpred_A[3]))) ) ) ) # ( 
// \Selector56~20_combout  & ( !\stall~8_combout  & ( PC[3] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (!\mispred~0_combout  & (PC[3])) # (\mispred~0_combout  & ((pcpred_A[3]))) ) ) )

	.dataa(!\Add2~113_sumout ),
	.datab(!PC[3]),
	.datac(!\mispred~0_combout ),
	.datad(!pcpred_A[3]),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h303F3333505F5555;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N54
cyclonev_lcell_comb \PC~84 (
// Equation(s):
// \PC~84_combout  = ( \Add1~17_sumout  & ( \PC~5_combout  & ( (!\isbranch_D~0_combout ) # ((!\ldPC_D~0_combout ) # (\Add0~17_sumout )) ) ) ) # ( !\Add1~17_sumout  & ( \PC~5_combout  & ( (!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & 
// (!\Decoder1~2_combout )) # (\isbranch_D~0_combout  & ((\Add0~17_sumout )))) ) ) ) # ( \Add1~17_sumout  & ( !\PC~5_combout  & ( (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & (\Decoder1~2_combout )) # (\isbranch_D~0_combout  & ((\Add0~17_sumout ))))) ) 
// ) ) # ( !\Add1~17_sumout  & ( !\PC~5_combout  & ( (\isbranch_D~0_combout  & (\ldPC_D~0_combout  & \Add0~17_sumout )) ) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(!\isbranch_D~0_combout ),
	.datac(!\ldPC_D~0_combout ),
	.datad(!\Add0~17_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\PC~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~84 .extended_lut = "off";
defparam \PC~84 .lut_mask = 64'h00030407F8FBFCFF;
defparam \PC~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N55
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N24
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( !\PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[4] & PC[9])) ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h00C0000000000000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N42
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!PC[4]) # (!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( 
// \PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!PC[4]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[4] & 
// (!\PC[6]~DUPLICATE_q )) # (PC[4] & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & (!PC[4] $ (((!\PC[6]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h006300B800E5005E;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( !PC[9] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (((\PC[2]~DUPLICATE_q ) # (PC[4]))))) # (\PC[6]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!PC[4]) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( 
// !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (((\PC[5]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (((PC[4] & !\PC[2]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h1F050000824F0000;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N30
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (PC[4] & (!PC[9] & ((\PC[2]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (((PC[4] & !\PC[2]~DUPLICATE_q )) # 
// (\PC[6]~DUPLICATE_q ))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[4] & (!PC[9] & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[4] & (!PC[9] & (\PC[6]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) 
// ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h080080804C0C0444;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N36
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~22_combout  & ( \imem~23_combout  & ( (!PC[8]) # ((!PC[7] & ((\imem~21_combout ))) # (PC[7] & (\imem~9_combout ))) ) ) ) # ( !\imem~22_combout  & ( \imem~23_combout  & ( (!PC[7] & (((\imem~21_combout  & PC[8])))) # (PC[7] & 
// (((!PC[8])) # (\imem~9_combout ))) ) ) ) # ( \imem~22_combout  & ( !\imem~23_combout  & ( (!PC[7] & (((!PC[8]) # (\imem~21_combout )))) # (PC[7] & (\imem~9_combout  & ((PC[8])))) ) ) ) # ( !\imem~22_combout  & ( !\imem~23_combout  & ( (PC[8] & ((!PC[7] & 
// ((\imem~21_combout ))) # (PC[7] & (\imem~9_combout )))) ) ) )

	.dataa(!\imem~9_combout ),
	.datab(!\imem~21_combout ),
	.datac(!PC[7]),
	.datad(!PC[8]),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0035F0350F35FF35;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y27_N6
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !\imem~38_combout  & ( !\imem~28_combout  & ( (\imem~24_combout  & (!\imem~32_combout  & \imem~5_combout )) ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~5_combout ),
	.datad(gnd),
	.datae(!\imem~38_combout ),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0404000000000000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N12
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \stall~8_combout  & ( \Selector56~20_combout  & ( !PC[2] ) ) ) # ( !\stall~8_combout  & ( \Selector56~20_combout  & ( PC[2] ) ) ) # ( \stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (!PC[2])) # 
// (\mispred~0_combout  & ((pcpred_A[2]))) ) ) ) # ( !\stall~8_combout  & ( !\Selector56~20_combout  & ( (!\mispred~0_combout  & (PC[2])) # (\mispred~0_combout  & ((pcpred_A[2]))) ) ) )

	.dataa(!PC[2]),
	.datab(!pcpred_A[2]),
	.datac(!\mispred~0_combout ),
	.datad(gnd),
	.datae(!\stall~8_combout ),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h5353A3A35555AAAA;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \PC~89 (
// Equation(s):
// \PC~89_combout  = ( \Add1~9_sumout  & ( \PC~3_combout  & ( (!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout ) # (\Add0~9_sumout )) ) ) ) # ( !\Add1~9_sumout  & ( \PC~3_combout  & ( (!\ldPC_D~0_combout ) # ((!\isbranch_D~0_combout  & (!\Decoder1~2_combout 
// )) # (\isbranch_D~0_combout  & ((\Add0~9_sumout )))) ) ) ) # ( \Add1~9_sumout  & ( !\PC~3_combout  & ( (\ldPC_D~0_combout  & ((!\isbranch_D~0_combout  & (\Decoder1~2_combout )) # (\isbranch_D~0_combout  & ((\Add0~9_sumout ))))) ) ) ) # ( !\Add1~9_sumout  
// & ( !\PC~3_combout  & ( (\ldPC_D~0_combout  & (\isbranch_D~0_combout  & \Add0~9_sumout )) ) ) )

	.dataa(!\ldPC_D~0_combout ),
	.datab(!\isbranch_D~0_combout ),
	.datac(!\Decoder1~2_combout ),
	.datad(!\Add0~9_sumout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\PC~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~89 .extended_lut = "off";
defparam \PC~89 .lut_mask = 64'h00110415EAFBEEFF;
defparam \PC~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N50
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N0
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[2]) # ((!\PC[5]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[2] & (\PC[5]~DUPLICATE_q 
//  & !PC[4])) # (PC[2] & (!\PC[5]~DUPLICATE_q  $ (PC[4]))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[2] & (!\PC[9]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[4])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] 
// & (!\PC[9]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (PC[2])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h700014006100EF00;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N54
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (!PC[2] & PC[4])) # (\PC[5]~DUPLICATE_q  & ((!PC[4]))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  
// & ((!\PC[5]~DUPLICATE_q  & (PC[2] & !PC[4])) # (\PC[5]~DUPLICATE_q  & ((PC[4]))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[2] & ((!\PC[5]~DUPLICATE_q ) # (PC[4]))) # (PC[2] & (\PC[5]~DUPLICATE_q )))) ) ) ) 
// # ( !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!PC[4]) # (!PC[2] $ (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'hF9009B0043003800;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N36
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!PC[2] & PC[4])))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[2] & (\PC[5]~DUPLICATE_q  & 
// PC[4])) # (PC[2] & ((PC[4]) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (\PC[9]~DUPLICATE_q  & ((!PC[2] & ((!\PC[5]~DUPLICATE_q ) # (!PC[4]))) # (PC[2] & (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & 
// ( !\PC[6]~DUPLICATE_q  & ( (PC[2] & (\PC[9]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h001400B9001700CE;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N6
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~0_combout  & ( \imem~2_combout  & ( (!PC[8] & ((!PC[7] & ((!\imem~1_combout ))) # (PC[7] & (!\imem~3_combout )))) ) ) ) # ( !\imem~0_combout  & ( \imem~2_combout  & ( (!PC[7] & (((!\imem~1_combout ) # (PC[8])))) # (PC[7] & 
// (!\imem~3_combout  & ((!PC[8])))) ) ) ) # ( \imem~0_combout  & ( !\imem~2_combout  & ( (!PC[7] & (((!\imem~1_combout  & !PC[8])))) # (PC[7] & ((!\imem~3_combout ) # ((PC[8])))) ) ) ) # ( !\imem~0_combout  & ( !\imem~2_combout  & ( ((!PC[7] & 
// ((!\imem~1_combout ))) # (PC[7] & (!\imem~3_combout ))) # (PC[8]) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!PC[7]),
	.datac(!\imem~1_combout ),
	.datad(!PC[8]),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'hE2FFE233E2CCE200;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N8
dffeas \destreg_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N39
cyclonev_lcell_comb \stall~2 (
// Equation(s):
// \stall~2_combout  = ( \imem~20_combout  & ( (!destreg_A[3] & (!destreg_A[2] $ (!\imem~17_combout ))) ) ) # ( !\imem~20_combout  & ( (destreg_A[3] & (!destreg_A[2] $ (!\imem~17_combout ))) ) )

	.dataa(!destreg_A[2]),
	.datab(gnd),
	.datac(!\imem~17_combout ),
	.datad(!destreg_A[3]),
	.datae(!\imem~20_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~2 .extended_lut = "off";
defparam \stall~2 .lut_mask = 64'h005A5A00005A5A00;
defparam \stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N39
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( !PC[9] ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[9] & ((\PC[4]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[2]~DUPLICATE_q  $ (!PC[5] $ (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & 
// ((!\PC[4]~DUPLICATE_q ) # (PC[5]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h701060901050F0F0;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  
// & ( (PC[9] & (((\PC[2]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( 
// !\PC[6]~DUPLICATE_q  & ( (PC[9] & (!\PC[3]~DUPLICATE_q  $ (((!\PC[2]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0132313301332132;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N30
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[2]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q 
//  & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[3]~DUPLICATE_q  & 
// (!\PC[2]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h480008404848C000;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N42
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \PC[8]~DUPLICATE_q  & ( \imem~9_combout  & ( (\imem~7_combout ) # (PC[7]) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( \imem~9_combout  & ( (!PC[7] & ((\imem~8_combout ))) # (PC[7] & (\imem~10_combout )) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( 
// !\imem~9_combout  & ( (!PC[7] & \imem~7_combout ) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !\imem~9_combout  & ( (!PC[7] & ((\imem~8_combout ))) # (PC[7] & (\imem~10_combout )) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~10_combout ),
	.datac(!\imem~7_combout ),
	.datad(!\imem~8_combout ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!\imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N30
cyclonev_lcell_comb \stall~3 (
// Equation(s):
// \stall~3_combout  = ( \imem~11_combout  & ( \imem~5_combout  & ( (\stall~2_combout  & (destreg_A[1] & (!\imem~4_combout  $ (destreg_A[0])))) ) ) ) # ( !\imem~11_combout  & ( \imem~5_combout  & ( (\stall~2_combout  & (!destreg_A[1] & (!\imem~4_combout  $ 
// (destreg_A[0])))) ) ) ) # ( \imem~11_combout  & ( !\imem~5_combout  & ( (\stall~2_combout  & (destreg_A[0] & !destreg_A[1])) ) ) ) # ( !\imem~11_combout  & ( !\imem~5_combout  & ( (\stall~2_combout  & (destreg_A[0] & !destreg_A[1])) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\stall~2_combout ),
	.datac(!destreg_A[0]),
	.datad(!destreg_A[1]),
	.datae(!\imem~11_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~3 .extended_lut = "off";
defparam \stall~3 .lut_mask = 64'h0300030021000021;
defparam \stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N9
cyclonev_lcell_comb \stall~6 (
// Equation(s):
// \stall~6_combout  = ( \imem~17_combout  & ( destreg_M[3] & ( (!\destreg_M[2]~DUPLICATE_q  & !\imem~20_combout ) ) ) ) # ( !\imem~17_combout  & ( destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & !\imem~20_combout ) ) ) ) # ( \imem~17_combout  & ( 
// !destreg_M[3] & ( (!\destreg_M[2]~DUPLICATE_q  & \imem~20_combout ) ) ) ) # ( !\imem~17_combout  & ( !destreg_M[3] & ( (\destreg_M[2]~DUPLICATE_q  & \imem~20_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(!\imem~20_combout ),
	.datae(!\imem~17_combout ),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~6 .extended_lut = "off";
defparam \stall~6 .lut_mask = 64'h000F00F00F00F000;
defparam \stall~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \stall~7 (
// Equation(s):
// \stall~7_combout  = ( \imem~4_combout  & ( \stall~6_combout  & ( (destreg_M[0] & (!destreg_M[1] $ (((\imem~5_combout  & \imem~11_combout ))))) ) ) ) # ( !\imem~4_combout  & ( \stall~6_combout  & ( (!\imem~5_combout  & (destreg_M[0] & (!destreg_M[1]))) # 
// (\imem~5_combout  & (!destreg_M[0] & (!destreg_M[1] $ (\imem~11_combout )))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!destreg_M[0]),
	.datac(!destreg_M[1]),
	.datad(!\imem~11_combout ),
	.datae(!\imem~4_combout ),
	.dataf(!\stall~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~7 .extended_lut = "off";
defparam \stall~7 .lut_mask = 64'h0000000060243021;
defparam \stall~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N43
dffeas \destreg_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \stall~4 (
// Equation(s):
// \stall~4_combout  = ( destreg_M[3] & ( \destreg_M[1]~DUPLICATE_q  & ( (!\imem~49_combout  & (\imem~135_combout  & ((\imem~131_combout ) # (\imem~52_combout )))) # (\imem~49_combout  & (((\imem~131_combout )) # (\imem~52_combout ))) ) ) ) # ( !destreg_M[3] 
// & ( \destreg_M[1]~DUPLICATE_q  & ( (!\imem~52_combout  & (!\imem~131_combout  & ((\imem~135_combout ) # (\imem~49_combout )))) ) ) ) # ( destreg_M[3] & ( !\destreg_M[1]~DUPLICATE_q  & ( (!\imem~49_combout  & (!\imem~135_combout  & ((\imem~131_combout ) # 
// (\imem~52_combout )))) ) ) ) # ( !destreg_M[3] & ( !\destreg_M[1]~DUPLICATE_q  & ( (!\imem~49_combout  & (!\imem~52_combout  & (!\imem~135_combout  & !\imem~131_combout ))) ) ) )

	.dataa(!\imem~49_combout ),
	.datab(!\imem~52_combout ),
	.datac(!\imem~135_combout ),
	.datad(!\imem~131_combout ),
	.datae(!destreg_M[3]),
	.dataf(!\destreg_M[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~4 .extended_lut = "off";
defparam \stall~4 .lut_mask = 64'h800020A04C00135F;
defparam \stall~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N51
cyclonev_lcell_comb \stall~5 (
// Equation(s):
// \stall~5_combout  = ( \imem~47_combout  & ( \stall~4_combout  & ( (!destreg_M[0] & (!\destreg_M[2]~DUPLICATE_q  & ((!\imem~5_combout )))) # (destreg_M[0] & (\imem~5_combout  & (!\destreg_M[2]~DUPLICATE_q  $ (\imem~48_combout )))) ) ) ) # ( 
// !\imem~47_combout  & ( \stall~4_combout  & ( (!destreg_M[0] & (!\destreg_M[2]~DUPLICATE_q  $ (((\imem~48_combout  & \imem~5_combout ))))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\destreg_M[2]~DUPLICATE_q ),
	.datac(!\imem~48_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\imem~47_combout ),
	.dataf(!\stall~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~5 .extended_lut = "off";
defparam \stall~5 .lut_mask = 64'h0000000088828841;
defparam \stall~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \stall~0 (
// Equation(s):
// \stall~0_combout  = ( \destreg_A[3]~DUPLICATE_q  & ( destreg_A[1] & ( (!\imem~49_combout  & (\imem~135_combout  & ((\imem~131_combout ) # (\imem~52_combout )))) # (\imem~49_combout  & (((\imem~131_combout )) # (\imem~52_combout ))) ) ) ) # ( 
// !\destreg_A[3]~DUPLICATE_q  & ( destreg_A[1] & ( (!\imem~52_combout  & (!\imem~131_combout  & ((\imem~135_combout ) # (\imem~49_combout )))) ) ) ) # ( \destreg_A[3]~DUPLICATE_q  & ( !destreg_A[1] & ( (!\imem~49_combout  & (!\imem~135_combout  & 
// ((\imem~131_combout ) # (\imem~52_combout )))) ) ) ) # ( !\destreg_A[3]~DUPLICATE_q  & ( !destreg_A[1] & ( (!\imem~49_combout  & (!\imem~52_combout  & (!\imem~131_combout  & !\imem~135_combout ))) ) ) )

	.dataa(!\imem~49_combout ),
	.datab(!\imem~52_combout ),
	.datac(!\imem~131_combout ),
	.datad(!\imem~135_combout ),
	.datae(!\destreg_A[3]~DUPLICATE_q ),
	.dataf(!destreg_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0 .extended_lut = "off";
defparam \stall~0 .lut_mask = 64'h80002A0040C0153F;
defparam \stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \stall~1 (
// Equation(s):
// \stall~1_combout  = ( \stall~0_combout  & ( \imem~48_combout  & ( (!destreg_A[2] & (!destreg_A[0] & ((!\imem~5_combout )))) # (destreg_A[2] & (\imem~5_combout  & (!destreg_A[0] $ (\imem~47_combout )))) ) ) ) # ( \stall~0_combout  & ( !\imem~48_combout  & 
// ( (!destreg_A[2] & (!destreg_A[0] $ (((\imem~47_combout  & \imem~5_combout ))))) ) ) )

	.dataa(!destreg_A[0]),
	.datab(!destreg_A[2]),
	.datac(!\imem~47_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\stall~0_combout ),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~1 .extended_lut = "off";
defparam \stall~1 .lut_mask = 64'h0000888400008821;
defparam \stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N18
cyclonev_lcell_comb \stall~8 (
// Equation(s):
// \stall~8_combout  = ( \stall~5_combout  & ( \stall~1_combout  & ( (!\isnop_A~q  & !\isnop_M~q ) ) ) ) # ( !\stall~5_combout  & ( \stall~1_combout  & ( (!\isnop_A~q  & ((!\stall~7_combout ) # (!\isnop_M~q ))) ) ) ) # ( \stall~5_combout  & ( 
// !\stall~1_combout  & ( (!\isnop_M~q  & ((!\stall~3_combout ) # (!\isnop_A~q ))) ) ) ) # ( !\stall~5_combout  & ( !\stall~1_combout  & ( (!\stall~3_combout  & (((!\stall~7_combout ) # (!\isnop_M~q )))) # (\stall~3_combout  & (!\isnop_A~q  & 
// ((!\stall~7_combout ) # (!\isnop_M~q )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\isnop_A~q ),
	.datac(!\stall~7_combout ),
	.datad(!\isnop_M~q ),
	.datae(!\stall~5_combout ),
	.dataf(!\stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~8 .extended_lut = "off";
defparam \stall~8 .lut_mask = 64'hEEE0EE00CCC0CC00;
defparam \stall~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N12
cyclonev_lcell_comb \ldPC_D~0 (
// Equation(s):
// \ldPC_D~0_combout  = ( \Selector56~20_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall~8_combout ) ) ) # ( !\Selector56~20_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\mispred~0_combout  & \stall~8_combout )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\mispred~0_combout ),
	.datac(gnd),
	.datad(!\stall~8_combout ),
	.datae(gnd),
	.dataf(!\Selector56~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldPC_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldPC_D~0 .extended_lut = "off";
defparam \ldPC_D~0 .lut_mask = 64'h0044004400550055;
defparam \ldPC_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N16
dffeas isnop_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldPC_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N42
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( \stall~8_combout  & ( (\isbranch_D~0_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\mispred~0_combout ) # (\Selector56~20_combout )))) ) )

	.dataa(!\isbranch_D~0_combout ),
	.datab(!\mispred~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector56~20_combout ),
	.datae(gnd),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h0000000004050405;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N43
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N45
cyclonev_lcell_comb \mispred~0 (
// Equation(s):
// \mispred~0_combout  = ( \isbranch_A~q  & ( \isnop_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isnop_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isbranch_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred~0 .extended_lut = "off";
defparam \mispred~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mispred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N6
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \Selector56~20_combout  & ( \stall~8_combout  & ( \Add2~81_sumout  ) ) ) # ( !\Selector56~20_combout  & ( \stall~8_combout  & ( (!\mispred~0_combout  & \Add2~81_sumout ) ) ) ) # ( \Selector56~20_combout  & ( !\stall~8_combout  & ( 
// PC[14] ) ) ) # ( !\Selector56~20_combout  & ( !\stall~8_combout  & ( (PC[14] & !\mispred~0_combout ) ) ) )

	.dataa(!PC[14]),
	.datab(!\mispred~0_combout ),
	.datac(!\Add2~81_sumout ),
	.datad(gnd),
	.datae(!\Selector56~20_combout ),
	.dataf(!\stall~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h444455550C0C0F0F;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N24
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = (!\Selector56~20_combout  & (pcpred_A[14] & \mispred~0_combout ))

	.dataa(gnd),
	.datab(!\Selector56~20_combout ),
	.datac(!pcpred_A[14]),
	.datad(!\mispred~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h000C000C000C000C;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N12
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( !\isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~14_combout ))) # (\PC~15_combout ))) # (\ldPC_D~0_combout  & ((!\Decoder1~2_combout  & (((\PC~14_combout )) # (\PC~15_combout ))) # (\Decoder1~2_combout  & (((\Add1~49_sumout 
// )))))) ) ) # ( \isbranch_D~0_combout  & ( (!\ldPC_D~0_combout  & ((((\PC~14_combout ))) # (\PC~15_combout ))) # (\ldPC_D~0_combout  & (((\Add0~49_sumout )))) ) )

	.dataa(!\PC~15_combout ),
	.datab(!\ldPC_D~0_combout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\PC~14_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(!\Decoder1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "on";
defparam \PC~57 .lut_mask = 64'h54FC47CF57FF47CF;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N24
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( !\PC[15]~DUPLICATE_q  & ( !PC[13] & ( (!PC[14] & (!\PC[12]~DUPLICATE_q  & (!\PC[10]~DUPLICATE_q  & !PC[11]))) ) ) )

	.dataa(!PC[14]),
	.datab(!\PC[12]~DUPLICATE_q ),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(!PC[11]),
	.datae(!\PC[15]~DUPLICATE_q ),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h8000000000000000;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~5_combout  & ( \imem~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h000000000000FFFF;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N55
dffeas \regs[9][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[13][1]~q  & ( \regs[9][1]~q  & ( (!\imem~20_combout ) # ((!\imem~17_combout  & ((\regs[5][1]~q ))) # (\imem~17_combout  & (\regs[1][1]~q ))) ) ) ) # ( !\regs[13][1]~q  & ( \regs[9][1]~q  & ( (!\imem~17_combout  & 
// (((\imem~20_combout  & \regs[5][1]~q )))) # (\imem~17_combout  & (((!\imem~20_combout )) # (\regs[1][1]~q ))) ) ) ) # ( \regs[13][1]~q  & ( !\regs[9][1]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout ) # (\regs[5][1]~q )))) # (\imem~17_combout  & 
// (\regs[1][1]~q  & (\imem~20_combout ))) ) ) ) # ( !\regs[13][1]~q  & ( !\regs[9][1]~q  & ( (\imem~20_combout  & ((!\imem~17_combout  & ((\regs[5][1]~q ))) # (\imem~17_combout  & (\regs[1][1]~q )))) ) ) )

	.dataa(!\regs[1][1]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\regs[5][1]~q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \regs[12][1]~q  & ( \regs[0][1]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout )) # (\regs[4][1]~q ))) # (\imem~17_combout  & (((\imem~20_combout ) # (\regs[8][1]~q )))) ) ) ) # ( !\regs[12][1]~q  & ( \regs[0][1]~q  & ( 
// (!\imem~17_combout  & (\regs[4][1]~q  & ((\imem~20_combout )))) # (\imem~17_combout  & (((\imem~20_combout ) # (\regs[8][1]~q )))) ) ) ) # ( \regs[12][1]~q  & ( !\regs[0][1]~q  & ( (!\imem~17_combout  & (((!\imem~20_combout )) # (\regs[4][1]~q ))) # 
// (\imem~17_combout  & (((\regs[8][1]~q  & !\imem~20_combout )))) ) ) ) # ( !\regs[12][1]~q  & ( !\regs[0][1]~q  & ( (!\imem~17_combout  & (\regs[4][1]~q  & ((\imem~20_combout )))) # (\imem~17_combout  & (((\regs[8][1]~q  & !\imem~20_combout )))) ) ) )

	.dataa(!\regs[4][1]~q ),
	.datab(!\imem~17_combout ),
	.datac(!\regs[8][1]~q ),
	.datad(!\imem~20_combout ),
	.datae(!\regs[12][1]~q ),
	.dataf(!\regs[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \regs[11][1]~q  & ( \imem~17_combout  & ( (!\imem~20_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[11][1]~q  & ( \imem~17_combout  & ( (\imem~20_combout  & \regs[3][1]~q ) ) ) ) # ( \regs[11][1]~q  & ( !\imem~17_combout  & ( 
// (!\imem~20_combout  & (\regs[15][1]~q )) # (\imem~20_combout  & ((\regs[7][1]~q ))) ) ) ) # ( !\regs[11][1]~q  & ( !\imem~17_combout  & ( (!\imem~20_combout  & (\regs[15][1]~q )) # (\imem~20_combout  & ((\regs[7][1]~q ))) ) ) )

	.dataa(!\regs[15][1]~q ),
	.datab(!\regs[7][1]~q ),
	.datac(!\imem~20_combout ),
	.datad(!\regs[3][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[14][1]~q  & ( \regs[2][1]~q  & ( (!\imem~20_combout  & (((!\imem~17_combout ) # (\regs[10][1]~q )))) # (\imem~20_combout  & (((\imem~17_combout )) # (\regs[6][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( \regs[2][1]~q  & ( 
// (!\imem~20_combout  & (((\regs[10][1]~q  & \imem~17_combout )))) # (\imem~20_combout  & (((\imem~17_combout )) # (\regs[6][1]~q ))) ) ) ) # ( \regs[14][1]~q  & ( !\regs[2][1]~q  & ( (!\imem~20_combout  & (((!\imem~17_combout ) # (\regs[10][1]~q )))) # 
// (\imem~20_combout  & (\regs[6][1]~q  & ((!\imem~17_combout )))) ) ) ) # ( !\regs[14][1]~q  & ( !\regs[2][1]~q  & ( (!\imem~20_combout  & (((\regs[10][1]~q  & \imem~17_combout )))) # (\imem~20_combout  & (\regs[6][1]~q  & ((!\imem~17_combout )))) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\imem~20_combout ),
	.datac(!\regs[10][1]~q ),
	.datad(!\imem~17_combout ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\regs[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \Mux62~3_combout  & ( \Mux62~2_combout  & ( ((!\imem~6_combout  & (\Mux62~1_combout )) # (\imem~6_combout  & ((\Mux62~0_combout )))) # (\imem~12_combout ) ) ) ) # ( !\Mux62~3_combout  & ( \Mux62~2_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\Mux62~1_combout )) # (\imem~6_combout  & ((\Mux62~0_combout ))))) # (\imem~12_combout  & (\imem~6_combout )) ) ) ) # ( \Mux62~3_combout  & ( !\Mux62~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux62~1_combout )) # 
// (\imem~6_combout  & ((\Mux62~0_combout ))))) # (\imem~12_combout  & (!\imem~6_combout )) ) ) ) # ( !\Mux62~3_combout  & ( !\Mux62~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux62~1_combout )) # (\imem~6_combout  & ((\Mux62~0_combout 
// ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux62~1_combout ),
	.datad(!\Mux62~0_combout ),
	.datae(!\Mux62~3_combout ),
	.dataf(!\Mux62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N49
dffeas \RTval_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[1] .is_wysiwyg = "true";
defparam \RTval_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N2
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \ss0|OUT~0_RTM0103 (
// Equation(s):
// \ss0|OUT~0_RTM0103_combout  = ( wmemval_M[3] & ( wmemval_M[0] & ( !wmemval_M[1] $ (wmemval_M[2]) ) ) ) # ( !wmemval_M[3] & ( wmemval_M[0] & ( (wmemval_M[2]) # (wmemval_M[1]) ) ) ) # ( wmemval_M[3] & ( !wmemval_M[0] ) ) # ( !wmemval_M[3] & ( !wmemval_M[0] 
// & ( (!wmemval_M[2]) # (wmemval_M[1]) ) ) )

	.dataa(!wmemval_M[1]),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0103 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0103 .lut_mask = 64'hF5F5FFFF5F5FA5A5;
defparam \ss0|OUT~0_RTM0103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \ss0|OUT~0_OTERM101feeder (
// Equation(s):
// \ss0|OUT~0_OTERM101feeder_combout  = ( \ss0|OUT~0_RTM0103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_RTM0103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_OTERM101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_OTERM101feeder .extended_lut = "off";
defparam \ss0|OUT~0_OTERM101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~0_OTERM101feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \Equal7~6_combout  & ( (\wrmem_M~q  & (\isnop_M~q  & (!memaddr_M[4] & !memaddr_M[7]))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\isnop_M~q ),
	.datac(!memaddr_M[4]),
	.datad(!memaddr_M[7]),
	.datae(gnd),
	.dataf(!\Equal7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000010001000;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = ( \Equal7~2_combout  & ( \Equal7~4_combout  & ( (\Equal7~3_combout  & (\always5~0_combout  & \Equal7~5_combout )) ) ) )

	.dataa(!\Equal7~3_combout ),
	.datab(!\always5~0_combout ),
	.datac(!\Equal7~5_combout ),
	.datad(gnd),
	.datae(!\Equal7~2_combout ),
	.dataf(!\Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~1 .extended_lut = "off";
defparam \always5~1 .lut_mask = 64'h0000000000000101;
defparam \always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( !\memaddr_M[5]~DUPLICATE_q  & ( \always5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memaddr_M[5]~DUPLICATE_q ),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h00000000FFFF0000;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \ss0|OUT~0_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_OTERM101feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG100_RTM0102 (
// Equation(s):
// \ss0|OUT~0_NEW_REG100_RTM0102_combout  = ( !\ss0|OUT~0_OTERM101  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( wmemval_M[2] & ( (!wmemval_M[3] & (!wmemval_M[1] $ (!wmemval_M[0]))) # (wmemval_M[3] & ((!wmemval_M[0]) # (wmemval_M[1]))) ) ) # ( !wmemval_M[2] & ( (wmemval_M[3] & (wmemval_M[1] & wmemval_M[0])) ) )

	.dataa(!wmemval_M[3]),
	.datab(!wmemval_M[1]),
	.datac(!wmemval_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h0101010179797979;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N49
dffeas \ss0|OUT~1_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG104 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( wmemval_M[3] & ( (wmemval_M[2] & ((!wmemval_M[0]) # (wmemval_M[1]))) ) ) # ( !wmemval_M[3] & ( (!wmemval_M[2] & (!wmemval_M[0] & wmemval_M[1])) ) )

	.dataa(!wmemval_M[2]),
	.datab(!wmemval_M[0]),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h0808454508084545;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N25
dffeas \ss0|OUT~2_NEW_REG106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG106 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N27
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( wmemval_M[2] & ( wmemval_M[1] & ( wmemval_M[0] ) ) ) # ( !wmemval_M[2] & ( wmemval_M[1] & ( (wmemval_M[3] & !wmemval_M[0]) ) ) ) # ( wmemval_M[2] & ( !wmemval_M[1] & ( (!wmemval_M[3] & !wmemval_M[0]) ) ) ) # ( !wmemval_M[2] & ( 
// !wmemval_M[1] & ( (!wmemval_M[3] & wmemval_M[0]) ) ) )

	.dataa(!wmemval_M[3]),
	.datab(!wmemval_M[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[2]),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h2222888844443333;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N28
dffeas \ss0|OUT~3_NEW_REG108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG108 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( !wmemval_M[3] & ( wmemval_M[2] & ( (!wmemval_M[1]) # (wmemval_M[0]) ) ) ) # ( wmemval_M[3] & ( !wmemval_M[2] & ( (wmemval_M[0] & !wmemval_M[1]) ) ) ) # ( !wmemval_M[3] & ( !wmemval_M[2] & ( wmemval_M[0] ) ) )

	.dataa(!wmemval_M[0]),
	.datab(gnd),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h55555050F5F50000;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N58
dffeas \ss0|OUT~4_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG110 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \ss0|OUT~5_RTM0115 (
// Equation(s):
// \ss0|OUT~5_RTM0115_combout  = ( wmemval_M[3] & ( wmemval_M[0] & ( (!wmemval_M[2]) # (wmemval_M[1]) ) ) ) # ( !wmemval_M[3] & ( wmemval_M[0] & ( (!wmemval_M[1] & wmemval_M[2]) ) ) ) # ( wmemval_M[3] & ( !wmemval_M[0] ) ) # ( !wmemval_M[3] & ( !wmemval_M[0] 
// & ( (!wmemval_M[1]) # (wmemval_M[2]) ) ) )

	.dataa(!wmemval_M[1]),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0115 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0115 .lut_mask = 64'hAFAFFFFF0A0AF5F5;
defparam \ss0|OUT~5_RTM0115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N11
dffeas \ss0|OUT~5_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss0|OUT~5_RTM0115_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG112_RTM0114 (
// Equation(s):
// \ss0|OUT~5_NEW_REG112_RTM0114_combout  = ( !\ss0|OUT~5_OTERM113  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \ss0|OUT~6_RTM0119 (
// Equation(s):
// \ss0|OUT~6_RTM0119_combout  = ( wmemval_M[2] & ( wmemval_M[0] & ( (!wmemval_M[3] & wmemval_M[1]) ) ) ) # ( !wmemval_M[2] & ( wmemval_M[0] & ( (!wmemval_M[3] & !wmemval_M[1]) ) ) ) # ( wmemval_M[2] & ( !wmemval_M[0] & ( (wmemval_M[3] & !wmemval_M[1]) ) ) ) 
// # ( !wmemval_M[2] & ( !wmemval_M[0] & ( (!wmemval_M[3] & !wmemval_M[1]) ) ) )

	.dataa(!wmemval_M[3]),
	.datab(gnd),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[2]),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0119 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0119 .lut_mask = 64'hA0A05050A0A00A0A;
defparam \ss0|OUT~6_RTM0119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y15_N44
dffeas \ss0|OUT~6_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_RTM0119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG116_RTM0118 (
// Equation(s):
// \ss0|OUT~6_NEW_REG116_RTM0118_combout  = ( !\ss0|OUT~6_OTERM117  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N36
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( wmemval_M[6] & ( (!wmemval_M[5] & (!wmemval_M[7] $ (wmemval_M[4]))) ) ) # ( !wmemval_M[6] & ( (wmemval_M[4] & (!wmemval_M[7] $ (wmemval_M[5]))) ) )

	.dataa(!wmemval_M[7]),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0909090984848484;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \ss1|OUT~0_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG82 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N6
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( wmemval_M[6] & ( (!wmemval_M[7] & (!wmemval_M[5] $ (!wmemval_M[4]))) # (wmemval_M[7] & ((!wmemval_M[4]) # (wmemval_M[5]))) ) ) # ( !wmemval_M[6] & ( (wmemval_M[7] & (wmemval_M[5] & wmemval_M[4])) ) )

	.dataa(!wmemval_M[7]),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h0101010179797979;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \ss1|OUT~1_OTERM85feeder (
// Equation(s):
// \ss1|OUT~1_OTERM85feeder_combout  = ( \ss1|OUT~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_OTERM85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1_OTERM85feeder .extended_lut = "off";
defparam \ss1|OUT~1_OTERM85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~1_OTERM85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \ss1|OUT~1_NEW_REG84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_OTERM85feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG84 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N24
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( wmemval_M[5] & ( wmemval_M[7] & ( wmemval_M[6] ) ) ) # ( !wmemval_M[5] & ( wmemval_M[7] & ( (wmemval_M[6] & !wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[7] & ( (!wmemval_M[6] & !wmemval_M[4]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0000C0C030303333;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \ss1|OUT~2_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG86 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N18
cyclonev_lcell_comb \ss1|OUT~3_RTM091 (
// Equation(s):
// \ss1|OUT~3_RTM091_combout  = ( wmemval_M[6] & ( (!wmemval_M[5] & ((wmemval_M[4]) # (wmemval_M[7]))) # (wmemval_M[5] & ((!wmemval_M[4]))) ) ) # ( !wmemval_M[6] & ( (!wmemval_M[7] & ((!wmemval_M[4]) # (wmemval_M[5]))) # (wmemval_M[7] & ((!wmemval_M[5]) # 
// (wmemval_M[4]))) ) )

	.dataa(!wmemval_M[7]),
	.datab(!wmemval_M[5]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM091 .extended_lut = "off";
defparam \ss1|OUT~3_RTM091 .lut_mask = 64'hE7E7E7E77C7C7C7C;
defparam \ss1|OUT~3_RTM091 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N50
dffeas \ss1|OUT~3_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~3_RTM091_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG88_RTM090 (
// Equation(s):
// \ss1|OUT~3_NEW_REG88_RTM090_combout  = ( !\ss1|OUT~3_OTERM89  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88_RTM090 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG88_RTM090 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG88_RTM090 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N54
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !wmemval_M[5] & ( wmemval_M[7] & ( (!wmemval_M[6] & wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[7] & ( wmemval_M[4] ) ) ) # ( !wmemval_M[5] & ( !wmemval_M[7] & ( (wmemval_M[4]) # (wmemval_M[6]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h3F3F0F0F0C0C0000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \ss1|OUT~4_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG92 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N0
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( !wmemval_M[5] & ( wmemval_M[7] & ( (wmemval_M[6] & wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[7] & ( (!wmemval_M[6]) # (wmemval_M[4]) ) ) ) # ( !wmemval_M[5] & ( !wmemval_M[7] & ( (!wmemval_M[6] & wmemval_M[4]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h0C0CCFCF03030000;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \ss1|OUT~5_OTERM95feeder (
// Equation(s):
// \ss1|OUT~5_OTERM95feeder_combout  = ( \ss1|OUT~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_OTERM95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5_OTERM95feeder .extended_lut = "off";
defparam \ss1|OUT~5_OTERM95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~5_OTERM95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \ss1|OUT~5_NEW_REG94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_OTERM95feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG94 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N6
cyclonev_lcell_comb \ss1|OUT~6_RTM099 (
// Equation(s):
// \ss1|OUT~6_RTM099_combout  = ( !wmemval_M[5] & ( wmemval_M[7] & ( (wmemval_M[6] & !wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[7] & ( (wmemval_M[6] & wmemval_M[4]) ) ) ) # ( !wmemval_M[5] & ( !wmemval_M[7] & ( !wmemval_M[6] ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM099 .extended_lut = "off";
defparam \ss1|OUT~6_RTM099 .lut_mask = 64'hCCCC030330300000;
defparam \ss1|OUT~6_RTM099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \ss1|OUT~6_NEW_REG96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss1|OUT~6_RTM099_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG96_RTM098 (
// Equation(s):
// \ss1|OUT~6_NEW_REG96_RTM098_combout  = ( !\ss1|OUT~6_OTERM97  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96_RTM098 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG96_RTM098 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG96_RTM098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( wmemval_M[10] & ( (!wmemval_M[9] & (!wmemval_M[11] $ (wmemval_M[8]))) ) ) # ( !wmemval_M[10] & ( (wmemval_M[8] & (!wmemval_M[11] $ (wmemval_M[9]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[11]),
	.datac(!wmemval_M[9]),
	.datad(!wmemval_M[8]),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h00C300C3C030C030;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \ss2|OUT~0_OTERM63feeder (
// Equation(s):
// \ss2|OUT~0_OTERM63feeder_combout  = ( \ss2|OUT~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_OTERM63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0_OTERM63feeder .extended_lut = "off";
defparam \ss2|OUT~0_OTERM63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~0_OTERM63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \ss2|OUT~0_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_OTERM63feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG62 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \ss2|OUT~1_RTM067 (
// Equation(s):
// \ss2|OUT~1_RTM067_combout  = ( wmemval_M[9] & ( (!wmemval_M[8] & ((!wmemval_M[10]))) # (wmemval_M[8] & (!wmemval_M[11])) ) ) # ( !wmemval_M[9] & ( (!wmemval_M[10]) # (!wmemval_M[11] $ (wmemval_M[8])) ) )

	.dataa(!wmemval_M[11]),
	.datab(!wmemval_M[10]),
	.datac(!wmemval_M[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM067 .extended_lut = "off";
defparam \ss2|OUT~1_RTM067 .lut_mask = 64'hEDEDEDEDCACACACA;
defparam \ss2|OUT~1_RTM067 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \ss2|OUT~1_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_RTM067_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N36
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG64_RTM066 (
// Equation(s):
// \ss2|OUT~1_NEW_REG64_RTM066_combout  = ( !\ss2|OUT~1_OTERM65  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64_RTM066 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG64_RTM066 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG64_RTM066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \ss2|OUT~2_RTM071 (
// Equation(s):
// \ss2|OUT~2_RTM071_combout  = ( wmemval_M[8] & ( wmemval_M[11] & ( (!wmemval_M[9]) # (!wmemval_M[10]) ) ) ) # ( !wmemval_M[8] & ( wmemval_M[11] & ( !wmemval_M[10] ) ) ) # ( wmemval_M[8] & ( !wmemval_M[11] ) ) # ( !wmemval_M[8] & ( !wmemval_M[11] & ( 
// (!wmemval_M[9]) # (wmemval_M[10]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[9]),
	.datac(gnd),
	.datad(!wmemval_M[10]),
	.datae(!wmemval_M[8]),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM071 .extended_lut = "off";
defparam \ss2|OUT~2_RTM071 .lut_mask = 64'hCCFFFFFFFF00FFCC;
defparam \ss2|OUT~2_RTM071 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N24
cyclonev_lcell_comb \ss2|OUT~2_OTERM69feeder (
// Equation(s):
// \ss2|OUT~2_OTERM69feeder_combout  = ( \ss2|OUT~2_RTM071_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_RTM071_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_OTERM69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_OTERM69feeder .extended_lut = "off";
defparam \ss2|OUT~2_OTERM69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~2_OTERM69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \ss2|OUT~2_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_OTERM69feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N42
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG68_RTM070 (
// Equation(s):
// \ss2|OUT~2_NEW_REG68_RTM070_combout  = ( !\ss2|OUT~2_OTERM69  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68_RTM070 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG68_RTM070 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~2_NEW_REG68_RTM070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( wmemval_M[11] & ( wmemval_M[10] & ( (wmemval_M[9] & wmemval_M[8]) ) ) ) # ( !wmemval_M[11] & ( wmemval_M[10] & ( !wmemval_M[9] $ (wmemval_M[8]) ) ) ) # ( wmemval_M[11] & ( !wmemval_M[10] & ( (wmemval_M[9] & !wmemval_M[8]) ) ) ) # ( 
// !wmemval_M[11] & ( !wmemval_M[10] & ( (!wmemval_M[9] & wmemval_M[8]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[9]),
	.datac(gnd),
	.datad(!wmemval_M[8]),
	.datae(!wmemval_M[11]),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h00CC3300CC330033;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N55
dffeas \ss2|OUT~3_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG72 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N39
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( !wmemval_M[11] & ( wmemval_M[10] & ( (!wmemval_M[9]) # (wmemval_M[8]) ) ) ) # ( wmemval_M[11] & ( !wmemval_M[10] & ( (wmemval_M[8] & !wmemval_M[9]) ) ) ) # ( !wmemval_M[11] & ( !wmemval_M[10] & ( wmemval_M[8] ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[8]),
	.datac(!wmemval_M[9]),
	.datad(gnd),
	.datae(!wmemval_M[11]),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h33333030F3F30000;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N40
dffeas \ss2|OUT~4_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG74 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( wmemval_M[8] & ( wmemval_M[11] & ( (!wmemval_M[9] & wmemval_M[10]) ) ) ) # ( wmemval_M[8] & ( !wmemval_M[11] & ( (!wmemval_M[10]) # (wmemval_M[9]) ) ) ) # ( !wmemval_M[8] & ( !wmemval_M[11] & ( (wmemval_M[9] & !wmemval_M[10]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[9]),
	.datac(gnd),
	.datad(!wmemval_M[10]),
	.datae(!wmemval_M[8]),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h3300FF33000000CC;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N43
dffeas \ss2|OUT~5_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss2|OUT~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG76 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \ss2|OUT~6_RTM081 (
// Equation(s):
// \ss2|OUT~6_RTM081_combout  = ( !wmemval_M[8] & ( wmemval_M[11] & ( (!wmemval_M[9] & wmemval_M[10]) ) ) ) # ( wmemval_M[8] & ( !wmemval_M[11] & ( !wmemval_M[9] $ (wmemval_M[10]) ) ) ) # ( !wmemval_M[8] & ( !wmemval_M[11] & ( (!wmemval_M[9] & 
// !wmemval_M[10]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[9]),
	.datac(gnd),
	.datad(!wmemval_M[10]),
	.datae(!wmemval_M[8]),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM081 .extended_lut = "off";
defparam \ss2|OUT~6_RTM081 .lut_mask = 64'hCC00CC3300CC0000;
defparam \ss2|OUT~6_RTM081 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \ss2|OUT~6_OTERM79feeder (
// Equation(s):
// \ss2|OUT~6_OTERM79feeder_combout  = ( \ss2|OUT~6_RTM081_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_RTM081_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_OTERM79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_OTERM79feeder .extended_lut = "off";
defparam \ss2|OUT~6_OTERM79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~6_OTERM79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \ss2|OUT~6_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_OTERM79feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG78_RTM080 (
// Equation(s):
// \ss2|OUT~6_NEW_REG78_RTM080_combout  = ( !\ss2|OUT~6_OTERM79  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78_RTM080 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG78_RTM080 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG78_RTM080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N33
cyclonev_lcell_comb \ss3|OUT~0_RTM045 (
// Equation(s):
// \ss3|OUT~0_RTM045_combout  = ( wmemval_M[15] & ( (!wmemval_M[12]) # (!wmemval_M[13] $ (wmemval_M[14])) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[12] $ (wmemval_M[14])) # (wmemval_M[13]) ) )

	.dataa(gnd),
	.datab(!wmemval_M[12]),
	.datac(!wmemval_M[13]),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM045 .extended_lut = "off";
defparam \ss3|OUT~0_RTM045 .lut_mask = 64'hCF3FCF3FFCCFFCCF;
defparam \ss3|OUT~0_RTM045 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \ss3|OUT~0_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss3|OUT~0_RTM045_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG42_RTM044 (
// Equation(s):
// \ss3|OUT~0_NEW_REG42_RTM044_combout  = ( !\ss3|OUT~0_OTERM43  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42_RTM044 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG42_RTM044 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG42_RTM044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N15
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( wmemval_M[12] & ( (!wmemval_M[15] & (wmemval_M[14] & !wmemval_M[13])) # (wmemval_M[15] & ((wmemval_M[13]))) ) ) # ( !wmemval_M[12] & ( (wmemval_M[14] & ((wmemval_M[13]) # (wmemval_M[15]))) ) )

	.dataa(!wmemval_M[14]),
	.datab(gnd),
	.datac(!wmemval_M[15]),
	.datad(!wmemval_M[13]),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h05550555500F500F;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \ss3|OUT~1_OTERM47feeder (
// Equation(s):
// \ss3|OUT~1_OTERM47feeder_combout  = ( \ss3|OUT~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_OTERM47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1_OTERM47feeder .extended_lut = "off";
defparam \ss3|OUT~1_OTERM47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~1_OTERM47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \ss3|OUT~1_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_OTERM47feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG46 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N18
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( wmemval_M[15] & ( (wmemval_M[14] & ((!wmemval_M[12]) # (wmemval_M[13]))) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[12] & (!wmemval_M[14] & wmemval_M[13])) ) )

	.dataa(gnd),
	.datab(!wmemval_M[12]),
	.datac(!wmemval_M[14]),
	.datad(!wmemval_M[13]),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h00C000C00C0F0C0F;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \ss3|OUT~2_OTERM49feeder (
// Equation(s):
// \ss3|OUT~2_OTERM49feeder_combout  = ( \ss3|OUT~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_OTERM49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2_OTERM49feeder .extended_lut = "off";
defparam \ss3|OUT~2_OTERM49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~2_OTERM49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N49
dffeas \ss3|OUT~2_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_OTERM49feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG48 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N21
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( wmemval_M[15] & ( (wmemval_M[13] & (!wmemval_M[12] $ (wmemval_M[14]))) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[12] & (!wmemval_M[13] & wmemval_M[14])) # (wmemval_M[12] & (!wmemval_M[13] $ (wmemval_M[14]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[12]),
	.datac(!wmemval_M[13]),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h30C330C30C030C03;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N37
dffeas \ss3|OUT~3_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss3|OUT~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG50 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( wmemval_M[12] & ( wmemval_M[15] & ( (!wmemval_M[14] & !wmemval_M[13]) ) ) ) # ( wmemval_M[12] & ( !wmemval_M[15] ) ) # ( !wmemval_M[12] & ( !wmemval_M[15] & ( (wmemval_M[14] & !wmemval_M[13]) ) ) )

	.dataa(!wmemval_M[14]),
	.datab(gnd),
	.datac(!wmemval_M[13]),
	.datad(gnd),
	.datae(!wmemval_M[12]),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h5050FFFF0000A0A0;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \ss3|OUT~4_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG52 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N54
cyclonev_lcell_comb \ss3|OUT~5_RTM057 (
// Equation(s):
// \ss3|OUT~5_RTM057_combout  = ( wmemval_M[13] & ( wmemval_M[15] ) ) # ( !wmemval_M[13] & ( wmemval_M[15] & ( (!wmemval_M[14]) # (!wmemval_M[12]) ) ) ) # ( wmemval_M[13] & ( !wmemval_M[15] & ( (wmemval_M[14] & !wmemval_M[12]) ) ) ) # ( !wmemval_M[13] & ( 
// !wmemval_M[15] & ( (!wmemval_M[12]) # (wmemval_M[14]) ) ) )

	.dataa(!wmemval_M[14]),
	.datab(!wmemval_M[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM057 .extended_lut = "off";
defparam \ss3|OUT~5_RTM057 .lut_mask = 64'hDDDD4444EEEEFFFF;
defparam \ss3|OUT~5_RTM057 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \ss3|OUT~5_OTERM55feeder (
// Equation(s):
// \ss3|OUT~5_OTERM55feeder_combout  = ( \ss3|OUT~5_RTM057_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_RTM057_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_OTERM55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_OTERM55feeder .extended_lut = "off";
defparam \ss3|OUT~5_OTERM55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~5_OTERM55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N44
dffeas \ss3|OUT~5_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_OTERM55feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG54_RTM056 (
// Equation(s):
// \ss3|OUT~5_NEW_REG54_RTM056_combout  = ( !\ss3|OUT~5_OTERM55  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54_RTM056 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG54_RTM056 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG54_RTM056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N42
cyclonev_lcell_comb \ss3|OUT~6_RTM061 (
// Equation(s):
// \ss3|OUT~6_RTM061_combout  = ( wmemval_M[12] & ( (!wmemval_M[15] & (!wmemval_M[14] $ (wmemval_M[13]))) ) ) # ( !wmemval_M[12] & ( (!wmemval_M[13] & (!wmemval_M[15] $ (wmemval_M[14]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[15]),
	.datac(!wmemval_M[14]),
	.datad(!wmemval_M[13]),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM061 .extended_lut = "off";
defparam \ss3|OUT~6_RTM061 .lut_mask = 64'hC300C300C00CC00C;
defparam \ss3|OUT~6_RTM061 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N32
dffeas \ss3|OUT~6_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss3|OUT~6_RTM061_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG58_RTM060 (
// Equation(s):
// \ss3|OUT~6_NEW_REG58_RTM060_combout  = ( !\ss3|OUT~6_OTERM59  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_OTERM59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58_RTM060 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG58_RTM060 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~6_NEW_REG58_RTM060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( wmemval_M[17] & ( wmemval_M[16] & ( (!wmemval_M[18] & wmemval_M[19]) ) ) ) # ( !wmemval_M[17] & ( wmemval_M[16] & ( !wmemval_M[18] $ (wmemval_M[19]) ) ) ) # ( !wmemval_M[17] & ( !wmemval_M[16] & ( (wmemval_M[18] & !wmemval_M[19]) ) 
// ) )

	.dataa(gnd),
	.datab(!wmemval_M[18]),
	.datac(!wmemval_M[19]),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(!wmemval_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h30300000C3C30C0C;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \ss4|OUT~0_OTERM23feeder (
// Equation(s):
// \ss4|OUT~0_OTERM23feeder_combout  = ( \ss4|OUT~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_OTERM23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0_OTERM23feeder .extended_lut = "off";
defparam \ss4|OUT~0_OTERM23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~0_OTERM23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N25
dffeas \ss4|OUT~0_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_OTERM23feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG22 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \ss4|OUT~1_RTM027 (
// Equation(s):
// \ss4|OUT~1_RTM027_combout  = ( wmemval_M[16] & ( (!wmemval_M[17] & ((!wmemval_M[18]) # (wmemval_M[19]))) # (wmemval_M[17] & ((!wmemval_M[19]))) ) ) # ( !wmemval_M[16] & ( (!wmemval_M[18]) # ((!wmemval_M[17] & !wmemval_M[19])) ) )

	.dataa(!wmemval_M[18]),
	.datab(!wmemval_M[17]),
	.datac(!wmemval_M[19]),
	.datad(gnd),
	.datae(!wmemval_M[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM027 .extended_lut = "off";
defparam \ss4|OUT~1_RTM027 .lut_mask = 64'hEAEABCBCEAEABCBC;
defparam \ss4|OUT~1_RTM027 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \ss4|OUT~1_OTERM25feeder (
// Equation(s):
// \ss4|OUT~1_OTERM25feeder_combout  = ( \ss4|OUT~1_RTM027_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_RTM027_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_OTERM25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_OTERM25feeder .extended_lut = "off";
defparam \ss4|OUT~1_OTERM25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~1_OTERM25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \ss4|OUT~1_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_OTERM25feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG24_RTM026 (
// Equation(s):
// \ss4|OUT~1_NEW_REG24_RTM026_combout  = ( !\ss4|OUT~1_OTERM25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24_RTM026 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG24_RTM026 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG24_RTM026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \ss4|OUT~2_RTM031 (
// Equation(s):
// \ss4|OUT~2_RTM031_combout  = ( wmemval_M[18] & ( (!wmemval_M[19]) # ((wmemval_M[16] & !wmemval_M[17])) ) ) # ( !wmemval_M[18] & ( ((!wmemval_M[17]) # (wmemval_M[16])) # (wmemval_M[19]) ) )

	.dataa(gnd),
	.datab(!wmemval_M[19]),
	.datac(!wmemval_M[16]),
	.datad(!wmemval_M[17]),
	.datae(gnd),
	.dataf(!wmemval_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM031 .extended_lut = "off";
defparam \ss4|OUT~2_RTM031 .lut_mask = 64'hFF3FFF3FCFCCCFCC;
defparam \ss4|OUT~2_RTM031 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y14_N24
cyclonev_lcell_comb \ss4|OUT~2_OTERM29feeder (
// Equation(s):
// \ss4|OUT~2_OTERM29feeder_combout  = ( \ss4|OUT~2_RTM031_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_RTM031_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_OTERM29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_OTERM29feeder .extended_lut = "off";
defparam \ss4|OUT~2_OTERM29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~2_OTERM29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N26
dffeas \ss4|OUT~2_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_OTERM29feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y14_N6
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG28_RTM030 (
// Equation(s):
// \ss4|OUT~2_NEW_REG28_RTM030_combout  = ( !\ss4|OUT~2_OTERM29  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_OTERM29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28_RTM030 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG28_RTM030 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~2_NEW_REG28_RTM030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N24
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( wmemval_M[18] & ( (!wmemval_M[16] & (!wmemval_M[19] & !wmemval_M[17])) # (wmemval_M[16] & ((wmemval_M[17]))) ) ) # ( !wmemval_M[18] & ( (!wmemval_M[19] & (wmemval_M[16] & !wmemval_M[17])) # (wmemval_M[19] & (!wmemval_M[16] & 
// wmemval_M[17])) ) )

	.dataa(gnd),
	.datab(!wmemval_M[19]),
	.datac(!wmemval_M[16]),
	.datad(!wmemval_M[17]),
	.datae(gnd),
	.dataf(!wmemval_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h0C300C30C00FC00F;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N27
cyclonev_lcell_comb \ss4|OUT~3_OTERM33feeder (
// Equation(s):
// \ss4|OUT~3_OTERM33feeder_combout  = ( \ss4|OUT~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_OTERM33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3_OTERM33feeder .extended_lut = "off";
defparam \ss4|OUT~3_OTERM33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~3_OTERM33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N29
dffeas \ss4|OUT~3_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_OTERM33feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG32 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( wmemval_M[18] & ( (!wmemval_M[19] & ((!wmemval_M[17]) # (wmemval_M[16]))) ) ) # ( !wmemval_M[18] & ( (wmemval_M[16] & ((!wmemval_M[19]) # (!wmemval_M[17]))) ) )

	.dataa(gnd),
	.datab(!wmemval_M[16]),
	.datac(!wmemval_M[19]),
	.datad(!wmemval_M[17]),
	.datae(gnd),
	.dataf(!wmemval_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h33303330F030F030;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \ss4|OUT~4_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG34 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N15
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( wmemval_M[18] & ( (wmemval_M[16] & (!wmemval_M[19] $ (!wmemval_M[17]))) ) ) # ( !wmemval_M[18] & ( (!wmemval_M[19] & ((wmemval_M[17]) # (wmemval_M[16]))) ) )

	.dataa(!wmemval_M[16]),
	.datab(gnd),
	.datac(!wmemval_M[19]),
	.datad(!wmemval_M[17]),
	.datae(gnd),
	.dataf(!wmemval_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h50F050F005500550;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \ss4|OUT~5_OTERM37feeder (
// Equation(s):
// \ss4|OUT~5_OTERM37feeder_combout  = ( \ss4|OUT~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_OTERM37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5_OTERM37feeder .extended_lut = "off";
defparam \ss4|OUT~5_OTERM37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~5_OTERM37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N49
dffeas \ss4|OUT~5_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_OTERM37feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG36 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \ss4|OUT~6_RTM041 (
// Equation(s):
// \ss4|OUT~6_RTM041_combout  = ( wmemval_M[17] & ( (!wmemval_M[19] & (wmemval_M[18] & wmemval_M[16])) ) ) # ( !wmemval_M[17] & ( (!wmemval_M[19] & (!wmemval_M[18])) # (wmemval_M[19] & (wmemval_M[18] & !wmemval_M[16])) ) )

	.dataa(!wmemval_M[19]),
	.datab(!wmemval_M[18]),
	.datac(!wmemval_M[16]),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM041 .extended_lut = "off";
defparam \ss4|OUT~6_RTM041 .lut_mask = 64'h9898020298980202;
defparam \ss4|OUT~6_RTM041 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N35
dffeas \ss4|OUT~6_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_RTM041_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG38_RTM040 (
// Equation(s):
// \ss4|OUT~6_NEW_REG38_RTM040_combout  = ( !\ss4|OUT~6_OTERM39  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38_RTM040 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG38_RTM040 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG38_RTM040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N3
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( wmemval_M[22] & ( wmemval_M[20] & ( (wmemval_M[23] & !wmemval_M[21]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[20] & ( !wmemval_M[23] $ (wmemval_M[21]) ) ) ) # ( wmemval_M[22] & ( !wmemval_M[20] & ( (!wmemval_M[23] & !wmemval_M[21]) ) 
// ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h0000C0C0C3C33030;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \ss5|OUT~0_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG0 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \ss5|OUT~1_RTM05 (
// Equation(s):
// \ss5|OUT~1_RTM05_combout  = ( wmemval_M[22] & ( wmemval_M[23] & ( (!wmemval_M[21] & wmemval_M[20]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[23] & ( (!wmemval_M[21]) # (!wmemval_M[20]) ) ) ) # ( wmemval_M[22] & ( !wmemval_M[23] & ( !wmemval_M[21] $ 
// (wmemval_M[20]) ) ) ) # ( !wmemval_M[22] & ( !wmemval_M[23] ) )

	.dataa(gnd),
	.datab(!wmemval_M[21]),
	.datac(!wmemval_M[20]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM05_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM05 .extended_lut = "off";
defparam \ss5|OUT~1_RTM05 .lut_mask = 64'hFFFFC3C3FCFC0C0C;
defparam \ss5|OUT~1_RTM05 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \ss5|OUT~1_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~1_RTM05_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG2_RTM04 (
// Equation(s):
// \ss5|OUT~1_NEW_REG2_RTM04_combout  = ( !\ss5|OUT~1_OTERM3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2_RTM04 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG2_RTM04 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG2_RTM04 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \ss5|OUT~2_RTM09 (
// Equation(s):
// \ss5|OUT~2_RTM09_combout  = ( wmemval_M[22] & ( wmemval_M[23] & ( (!wmemval_M[21] & wmemval_M[20]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[23] ) ) # ( wmemval_M[22] & ( !wmemval_M[23] ) ) # ( !wmemval_M[22] & ( !wmemval_M[23] & ( (!wmemval_M[21]) # 
// (wmemval_M[20]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[21]),
	.datac(!wmemval_M[20]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM09_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM09 .extended_lut = "off";
defparam \ss5|OUT~2_RTM09 .lut_mask = 64'hCFCFFFFFFFFF0C0C;
defparam \ss5|OUT~2_RTM09 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \ss5|OUT~2_OTERM7feeder (
// Equation(s):
// \ss5|OUT~2_OTERM7feeder_combout  = ( \ss5|OUT~2_RTM09_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_RTM09_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_OTERM7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_OTERM7feeder .extended_lut = "off";
defparam \ss5|OUT~2_OTERM7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~2_OTERM7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N26
dffeas \ss5|OUT~2_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_OTERM7feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N30
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG6_RTM08 (
// Equation(s):
// \ss5|OUT~2_NEW_REG6_RTM08_combout  = ( !\ss5|OUT~2_OTERM7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6_RTM08 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG6_RTM08 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG6_RTM08 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \ss5|OUT~3_RTM013 (
// Equation(s):
// \ss5|OUT~3_RTM013_combout  = ( wmemval_M[22] & ( wmemval_M[23] & ( (!wmemval_M[21]) # (!wmemval_M[20]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[23] & ( (!wmemval_M[21]) # (wmemval_M[20]) ) ) ) # ( wmemval_M[22] & ( !wmemval_M[23] & ( !wmemval_M[21] $ 
// (!wmemval_M[20]) ) ) ) # ( !wmemval_M[22] & ( !wmemval_M[23] & ( (!wmemval_M[20]) # (wmemval_M[21]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[21]),
	.datac(!wmemval_M[20]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM013 .extended_lut = "off";
defparam \ss5|OUT~3_RTM013 .lut_mask = 64'hF3F33C3CCFCFFCFC;
defparam \ss5|OUT~3_RTM013 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N48
cyclonev_lcell_comb \ss5|OUT~3_OTERM11feeder (
// Equation(s):
// \ss5|OUT~3_OTERM11feeder_combout  = ( \ss5|OUT~3_RTM013_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_RTM013_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_OTERM11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_OTERM11feeder .extended_lut = "off";
defparam \ss5|OUT~3_OTERM11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~3_OTERM11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N50
dffeas \ss5|OUT~3_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_OTERM11feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N6
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG10_RTM012 (
// Equation(s):
// \ss5|OUT~3_NEW_REG10_RTM012_combout  = ( !\ss5|OUT~3_OTERM11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10_RTM012 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG10_RTM012 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG10_RTM012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N9
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( wmemval_M[22] & ( wmemval_M[20] & ( !wmemval_M[23] ) ) ) # ( !wmemval_M[22] & ( wmemval_M[20] & ( (!wmemval_M[23]) # (!wmemval_M[21]) ) ) ) # ( wmemval_M[22] & ( !wmemval_M[20] & ( (!wmemval_M[23] & !wmemval_M[21]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0000C0C0FCFCCCCC;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N10
dffeas \ss5|OUT~4_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG14 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( wmemval_M[22] & ( wmemval_M[20] & ( !wmemval_M[23] $ (!wmemval_M[21]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[20] & ( !wmemval_M[23] ) ) ) # ( !wmemval_M[22] & ( !wmemval_M[20] & ( (!wmemval_M[23] & wmemval_M[21]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h0C0C0000CCCC3C3C;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N41
dffeas \ss5|OUT~5_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG16 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \ss5|OUT~6_RTM021 (
// Equation(s):
// \ss5|OUT~6_RTM021_combout  = ( wmemval_M[22] & ( wmemval_M[20] & ( (!wmemval_M[23] & wmemval_M[21]) ) ) ) # ( !wmemval_M[22] & ( wmemval_M[20] & ( (!wmemval_M[23] & !wmemval_M[21]) ) ) ) # ( wmemval_M[22] & ( !wmemval_M[20] & ( (wmemval_M[23] & 
// !wmemval_M[21]) ) ) ) # ( !wmemval_M[22] & ( !wmemval_M[20] & ( (!wmemval_M[23] & !wmemval_M[21]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(!wmemval_M[21]),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM021 .extended_lut = "off";
defparam \ss5|OUT~6_RTM021 .lut_mask = 64'hC0C03030C0C00C0C;
defparam \ss5|OUT~6_RTM021 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N35
dffeas \ss5|OUT~6_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_RTM021_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG18_RTM020 (
// Equation(s):
// \ss5|OUT~6_NEW_REG18_RTM020_combout  = ( !\ss5|OUT~6_OTERM19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_OTERM19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18_RTM020 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG18_RTM020 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~6_NEW_REG18_RTM020 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \always5~2 (
// Equation(s):
// \always5~2_combout  = ( \memaddr_M[5]~DUPLICATE_q  & ( \always5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memaddr_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~2 .extended_lut = "off";
defparam \always5~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \always5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N14
dffeas \LEDRout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0] .is_wysiwyg = "true";
defparam \LEDRout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N30
cyclonev_lcell_comb \LEDRout[1]~feeder (
// Equation(s):
// \LEDRout[1]~feeder_combout  = ( wmemval_M[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[1]~feeder .extended_lut = "off";
defparam \LEDRout[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N31
dffeas \LEDRout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1] .is_wysiwyg = "true";
defparam \LEDRout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N24
cyclonev_lcell_comb \LEDRout[2]~feeder (
// Equation(s):
// \LEDRout[2]~feeder_combout  = ( wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[2]~feeder .extended_lut = "off";
defparam \LEDRout[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N26
dffeas \LEDRout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2] .is_wysiwyg = "true";
defparam \LEDRout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N6
cyclonev_lcell_comb \LEDRout[3]~feeder (
// Equation(s):
// \LEDRout[3]~feeder_combout  = ( wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[3]~feeder .extended_lut = "off";
defparam \LEDRout[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N7
dffeas \LEDRout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N14
dffeas \LEDRout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N32
dffeas \LEDRout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N38
dffeas \LEDRout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N42
cyclonev_lcell_comb \LEDRout[7]~feeder (
// Equation(s):
// \LEDRout[7]~feeder_combout  = ( wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[7]~feeder .extended_lut = "off";
defparam \LEDRout[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N43
dffeas \LEDRout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7] .is_wysiwyg = "true";
defparam \LEDRout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y20_N13
dffeas \LEDRout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8] .is_wysiwyg = "true";
defparam \LEDRout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y20_N42
cyclonev_lcell_comb \LEDRout[9]~feeder (
// Equation(s):
// \LEDRout[9]~feeder_combout  = ( wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[9]~feeder .extended_lut = "off";
defparam \LEDRout[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y20_N43
dffeas \LEDRout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
