INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/IEEE_tb/IEEE_tb.srcs/sources_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/IEEE_tb/IEEE_tb.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/User/Documents/College/LDL/FinalProject/IEEE_tb/IEEE_tb.srcs/sources_1/new/top_tb.v:17]
