
*** Running vivado
    with args -log design_1_Math_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Math_IP_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_Math_IP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.598 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/devWorks/ip_repo/Math_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_Math_IP_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1

*** Running vivado
    with args -log design_1_Math_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Math_IP_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_Math_IP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/devWorks/ip_repo/Math_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_Math_IP_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Math_IP_0_0' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_Math_IP_0_0/synth/design_1_Math_IP_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Math_IP_v1_0' declared at 'c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0.vhd:5' bound to instance 'U0' of component 'Math_IP_v1_0' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_Math_IP_0_0/synth/design_1_Math_IP_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Math_IP_v1_0' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Math_IP_v1_0_S00_AXI' declared at 'c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:5' bound to instance 'Math_IP_v1_0_S00_AXI_inst' of component 'Math_IP_v1_0_S00_AXI' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Math_IP_v1_0_S00_AXI' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-614] signal 'resultaat_i' is read in the process but is not in the sensitivity list [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:362]
INFO: [Synth 8-3491] module 'MATH_UNIT' declared at 'c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/src/MATH_UNIT.vhd:34' bound to instance 'math_ip' of component 'MATH_UNIT' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'MATH_UNIT' [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/src/MATH_UNIT.vhd:44]
INFO: [Synth 8-226] default block is never used [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/src/MATH_UNIT.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'MATH_UNIT' (1#1) [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/src/MATH_UNIT.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Math_IP_v1_0_S00_AXI' (2#1) [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Math_IP_v1_0' (3#1) [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/Math_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_Math_IP_0_0' (4#1) [c:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_Math_IP_0_0/synth/design_1_Math_IP_0_0.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.785 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1058.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1097.160 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1097.160 ; gain = 38.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1097.160 ; gain = 38.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1097.160 ; gain = 38.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1097.160 ; gain = 38.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP resultaat0, operation Mode is: A*B.
DSP Report: operator resultaat0 is absorbed into DSP resultaat0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1097.160 ; gain = 38.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MATH_UNIT   | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1140.559 ; gain = 81.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1144.059 ; gain = 85.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1185.906 ; gain = 127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1160|
|2     |DSP48E1 |     1|
|3     |LUT1    |   249|
|4     |LUT2    |   141|
|5     |LUT3    |  4011|
|6     |LUT4    |   117|
|7     |LUT5    |    64|
|8     |LUT6    |   155|
|9     |MUXF7   |    14|
|10    |FDRE    |   135|
|11    |FDSE    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1192.180 ; gain = 95.020
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1192.180 ; gain = 133.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1204.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_Math_IP_0_0' is not ideal for floorplanning, since the cellview 'MATH_UNIT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1204.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:49 . Memory (MB): peak = 1204.262 ; gain = 145.477
INFO: [Common 17-1381] The checkpoint 'C:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.runs/design_1_Math_IP_0_0_synth_1/design_1_Math_IP_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Math_IP_0_0, cache-ID = 32cb9924a6cf4b1c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/devWorks/Vitis_Custom_AXI_IP/Vitis_Custom_AXI_IP.runs/design_1_Math_IP_0_0_synth_1/design_1_Math_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Math_IP_0_0_utilization_synth.rpt -pb design_1_Math_IP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 21:19:28 2020...
