# 1 "arch/arm/boot/dts/bcm53340-ubnt-unifi-switch8.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/bcm53340-ubnt-unifi-switch8.dts"
# 9 "arch/arm/boot/dts/bcm53340-ubnt-unifi-switch8.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/bcm-hr2.dtsi" 1
# 33 "arch/arm/boot/dts/bcm-hr2.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 34 "arch/arm/boot/dts/bcm-hr2.dtsi" 2


/ {
 compatible = "brcm,hr2";
 model = "Broadcom Hurricane 2 SoC";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   next-level-cache = <&L2>;
   reg = <0x0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts = <0 8 4
         0 9 4>;
  interrupt-affinity = <&cpu0>;
 };

 mpcore@19000000 {
  compatible = "simple-bus";
  ranges = <0x00000000 0x19000000 0x00023000>;
  #address-cells = <1>;
  #size-cells = <1>;

  a9pll: arm_clk@0 {
   #clock-cells = <0>;
   compatible = "brcm,hr2-armpll";
   clocks = <&osc>;
   reg = <0x0 0x1000>;
  };

  timer@20200 {
   compatible = "arm,cortex-a9-global-timer";
   reg = <0x20200 0x100>;
   interrupts = <1 11 1>;
   clocks = <&periph_clk>;
  };

  twd-timer@20600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x20600 0x20>;
   interrupts = <1 13 ((((1 << (1)) - 1) << 8) |
        1)>;
   clocks = <&periph_clk>;
  };

  twd-watchdog@20620 {
   compatible = "arm,cortex-a9-twd-wdt";
   reg = <0x20620 0x20>;
   interrupts = <1 14 ((((1 << (1)) - 1) << 8) |
        1)>;
   clocks = <&periph_clk>;
  };

  gic: interrupt-controller@21000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0x21000 0x1000>,
         <0x20100 0x100>;
  };

  L2: cache-controller@22000 {
   compatible = "arm,pl310-cache";
   reg = <0x22000 0x1000>;
   cache-unified;
   cache-level = <2>;
  };
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc: oscillator {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <25000000>;
  };

  periph_clk: periph_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&a9pll>;
   clock-div = <2>;
   clock-mult = <1>;
  };
 };

 axi@18000000 {
  compatible = "simple-bus";
  ranges = <0x00000000 0x18000000 0x0011c40c>;
  #address-cells = <1>;
  #size-cells = <1>;

  uart0: serial@300 {
   compatible = "ns16550a";
   reg = <0x0300 0x100>;
   interrupts = <0 91 4>;
   clocks = <&osc>;
   status = "disabled";
  };

  uart1: serial@400 {
   compatible = "ns16550a";
   reg = <0x0400 0x100>;
   interrupts = <0 91 4>;
   clocks = <&osc>;
   status = "disabled";
  };

  dma@20000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x20000 0x1000>;
   interrupts = <0 47 4>,
         <0 48 4>,
         <0 49 4>,
         <0 50 4>,
         <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 54 4>,
         <0 63 4>;
   #dma-cells = <1>;
   status = "disabled";
  };

  amac0: ethernet@22000 {
   compatible = "brcm,nsp-amac";
   reg = <0x22000 0x1000>,
         <0x110000 0x1000>;
   reg-names = "amac_base", "idm_base";
   interrupts = <0 202 4>;
   status = "disabled";
  };

  nand_controller: nand-controller@26000 {
   compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
   reg = <0x26000 0x600>,
         <0x11b408 0x600>,
         <0x026f00 0x20>;
   reg-names = "nand", "iproc-idm", "iproc-ext";
   interrupts = <0 74 4>;

   #address-cells = <1>;
   #size-cells = <0>;

   brcm,nand-has-wp;
  };

  gpiob: gpio@30000 {
   compatible = "brcm,iproc-hr2-gpio", "brcm,iproc-gpio";
   reg = <0x30000 0x50>;
   #gpio-cells = <2>;
   gpio-controller;
   ngpios = <4>;
   interrupt-controller;
   interrupts = <0 93 4>;
  };

  pwm: pwm@31000 {
   compatible = "brcm,iproc-pwm";
   reg = <0x31000 0x28>;
   clocks = <&osc>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  rng: rng@33000 {
   compatible = "brcm,bcm-nsp-rng";
   reg = <0x33000 0x14>;
  };

  qspi: spi@27200 {
   compatible = "brcm,spi-nsp-qspi", "brcm,spi-bcm-qspi";
   reg = <0x027200 0x184>,
         <0x027000 0x124>,
         <0x11c408 0x004>,
         <0x0273a0 0x01c>;
   reg-names = "mspi", "bspi", "intr_regs",
        "intr_status_reg";
   interrupts = <0 78 4>,
         <0 79 4>,
         <0 80 4>,
         <0 81 4>,
         <0 82 4>,
         <0 83 4>,
         <0 84 4>;
   interrupt-names = "spi_lr_fullness_reached",
       "spi_lr_session_aborted",
       "spi_lr_impatient",
       "spi_lr_session_done",
       "spi_lr_overhead",
       "mspi_done",
       "mspi_halted";
   num-cs = <2>;
   #address-cells = <1>;
   #size-cells = <0>;


  };

  ccbtimer0: timer@34000 {
   compatible = "arm,sp804";
   reg = <0x34000 0x1000>;
   interrupts = <0 97 4>,
         <0 98 4>;
  };

  ccbtimer1: timer@35000 {
   compatible = "arm,sp804";
   reg = <0x35000 0x1000>;
   interrupts = <0 99 4>,
         <0 100 4>;
  };

  i2c0: i2c@38000 {
   compatible = "brcm,iproc-i2c";
   reg = <0x38000 0x50>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 95 4>;
   clock-frequency = <100000>;
  };

  watchdog: watchdog@39000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x39000 0x1000>;
   interrupts = <0 213 4>;
  };

  i2c1: i2c@3b000 {
   compatible = "brcm,iproc-i2c";
   reg = <0x3b000 0x50>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 96 4>;
   clock-frequency = <100000>;
  };
 };

 pflash: nor@20000000 {
  compatible = "cfi-flash", "jedec-flash";
  reg = <0x20000000 0x04000000>;
  status = "disabled";
  #address-cells = <1>;
  #size-cells = <1>;


 };

 pcie0: pcie@18012000 {
  compatible = "brcm,iproc-pcie";
  reg = <0x18012000 0x1000>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 186 4>;

  linux,pci-domain = <0>;

  bus-range = <0x00 0xff>;

  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";




  ranges = <0x82000000 0 0x08000000 0x08000000 0 0x8000000>;

  status = "disabled";

  msi-parent = <&msi0>;
  msi0: msi {
   compatible = "brcm,iproc-msi";
   msi-controller;
   interrupt-parent = <&gic>;
   interrupts = <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>;
   brcm,pcie-msi-inten;
  };
 };

 pcie1: pcie@18013000 {
  compatible = "brcm,iproc-pcie";
  reg = <0x18013000 0x1000>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 192 4>;

  linux,pci-domain = <1>;

  bus-range = <0x00 0xff>;

  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";




  ranges = <0x82000000 0 0x40000000 0x40000000 0 0x8000000>;

  status = "disabled";

  msi-parent = <&msi1>;
  msi1: msi {
   compatible = "brcm,iproc-msi";
   msi-controller;
   interrupt-parent = <&gic>;
   interrupts = <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>;
   brcm,pcie-msi-inten;
  };
 };
};
# 12 "arch/arm/boot/dts/bcm53340-ubnt-unifi-switch8.dts" 2

/ {
 compatible = "ubnt,unifi-switch8", "brcm,bcm53342", "brcm,hr2";
 model = "Ubiquiti UniFi Switch 8 (BCM53342)";


 chosen {
  bootargs = "console=ttyS1,115200 earlyprintk";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x00000000 0x08000000>,
        <0x68000000 0x08000000>;
 };
};

&uart1 {
 status = "okay";
};

&qspi {
 status = "okay";
 bspi-sel = <0>;

 flash: flash@0 {
  compatible = "m25p80";
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <12500000>;
  spi-cpol;
  spi-cpha;

  partition@0 {
   label = "u-boot";
   reg = <0x0 0xc0000>;
  };

  partition@c0000 {
   label = "u-boot-env";
   reg = <0xc0000 0x10000>;
  };

  partition@d0000 {
   label = "shmoo";
   reg = <0xd0000 0x10000>;
  };

  partition@e0000 {
   label = "kernel0";
   reg = <0xe0000 0xf00000>;
  };

  partition@fe0000 {
   label = "kernel1";
   reg = <0xfe0000 0xf10000>;
  };

  partition@1ef0000 {
   label = "cfg";
   reg = <0x1ef0000 0x100000>;
  };

  partition@1ff0000 {
   label = "EEPROM";
   reg = <0x1ff0000 0x10000>;
  };
 };
};

&pcie0 {

 status = "okay";
};
