
*** Running vivado
    with args -log design_1_clock_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clock_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clock_gen_0_0.tcl -notrace
Command: synth_design -top design_1_clock_gen_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 431.652 ; gain = 100.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_clock_gen_0_0' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clock_gen_0_0/synth/design_1_clock_gen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clock_gen_v1_0' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_gen_v1_0_S00_AXI' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:253]
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:394]
WARNING: [Synth 8-6014] Unused sequential element buf1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:615]
WARNING: [Synth 8-6014] Unused sequential element buf2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:631]
WARNING: [Synth 8-6014] Unused sequential element buf3_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:647]
WARNING: [Synth 8-6014] Unused sequential element buf4_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:662]
WARNING: [Synth 8-6014] Unused sequential element buf5_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:678]
WARNING: [Synth 8-6014] Unused sequential element buf6_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-6014] Unused sequential element buf7_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:709]
WARNING: [Synth 8-6014] Unused sequential element buf8_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:725]
WARNING: [Synth 8-6014] Unused sequential element buf9_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:741]
WARNING: [Synth 8-6014] Unused sequential element buf10_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:757]
WARNING: [Synth 8-5788] Register count_all_half_reg in module clock_gen_v1_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:528]
WARNING: [Synth 8-3848] Net in_sample in module/entity clock_gen_v1_0_S00_AXI does not have driver. [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:38]
WARNING: [Synth 8-3848] Net sample_tr in module/entity clock_gen_v1_0_S00_AXI does not have driver. [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:39]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_v1_0_S00_AXI' (1#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_v1_0' (2#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_clock_gen_0_0' (3#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clock_gen_0_0/synth/design_1_clock_gen_0_0.v:57]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port in_sample
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port sample_tr
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port clk_in_sys
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.254 ; gain = 152.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.254 ; gain = 152.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 859.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 859.609 ; gain = 528.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 859.609 ; gain = 528.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 859.609 ; gain = 528.262
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'count_upto_1_reg[31:0]' into 'count_upto_2_1_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:505]
INFO: [Synth 8-4471] merging register 'count_upto_3_1_reg[31:0]' into 'count_upto_2_1_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:508]
INFO: [Synth 8-4471] merging register 'count_upto_5_reg[31:0]' into 'count_upto_4_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:513]
INFO: [Synth 8-4471] merging register 'count_upto_6_reg[31:0]' into 'count_upto_4_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:515]
INFO: [Synth 8-4471] merging register 'count_upto_9_reg[31:0]' into 'count_upto_8_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:521]
INFO: [Synth 8-4471] merging register 'count_upto_10_reg[31:0]' into 'count_upto_8_reg[31:0]' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:523]
WARNING: [Synth 8-6014] Unused sequential element count_upto_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:505]
WARNING: [Synth 8-6014] Unused sequential element count_upto_3_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:508]
WARNING: [Synth 8-6014] Unused sequential element count_upto_5_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:513]
WARNING: [Synth 8-6014] Unused sequential element count_upto_6_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:515]
WARNING: [Synth 8-6014] Unused sequential element count_upto_9_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:521]
WARNING: [Synth 8-6014] Unused sequential element count_upto_10_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:523]
WARNING: [Synth 8-6014] Unused sequential element counter_1_ns_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:589]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 859.609 ; gain = 528.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                 3x32  Multipliers := 3     
	                 7x32  Multipliers := 2     
	                 2x32  Multipliers := 1     
	                 4x32  Multipliers := 2     
	                 5x32  Multipliers := 2     
	                 6x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                 3x32  Multipliers := 3     
	                 7x32  Multipliers := 2     
	                 2x32  Multipliers := 1     
	                 4x32  Multipliers := 2     
	                 5x32  Multipliers := 2     
	                 6x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_1_ns_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/d0bb/hdl/clock_gen_v1_0_S00_AXI.v:589]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port in_sample
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port sample_tr
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port clk_in_sys
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design design_1_clock_gen_0_0 has unconnected port in_sample
WARNING: [Synth 8-3331] design design_1_clock_gen_0_0 has unconnected port sample_tr
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_all_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_all_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_all_reg[3]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_all_reg[4]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_9_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_8_1_reg[3]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[3]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[4]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[5]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[6]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[7]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[8]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[9]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[10]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[11]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[12]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[13]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[14]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[15]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[16]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[17]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[18]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[19]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[20]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[21]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[22]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[23]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[24]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[25]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[26]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[27]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[28]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[29]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[30]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_7_1_reg[31]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_6_1_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[3]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[4]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[5]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[6]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[7]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[8]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[9]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_5_1_reg[10]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_4_1_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[2]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[3]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[4]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[5]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[6]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[7]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[8]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[9]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[10]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[11]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[12]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[13]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[14]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[15]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[16]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[17]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[18]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[19]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[20]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[21]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[22]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[23]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[24]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[25]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[26]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[27]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[28]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[29]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[30]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_1_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst /\count_upto_1_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_1_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/led_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst /count_all_half_reg)
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/clock_gen_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/clock_gen_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (count_all_half_reg) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_1_1_reg[31]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v1_0_S00_AXI_inst /\count_upto_all_reg[0] )
WARNING: [Synth 8-3332] Sequential element (count_upto_all_reg[0]) is unused and will be removed from module clock_gen_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 859.609 ; gain = 528.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 879.512 ; gain = 548.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 881.758 ; gain = 550.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_3_reg[1]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_2_reg[0]' (FDC_1) to 'inst/clock_gen_v1_0_S00_AXI_inst/count_upto_10_1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   290|
|2     |LUT1   |    75|
|3     |LUT2   |   668|
|4     |LUT3   |   130|
|5     |LUT4   |   912|
|6     |LUT5   |     4|
|7     |LUT6   |    92|
|8     |FDCE   |   423|
|9     |FDPE   |     4|
|10    |FDRE   |   169|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  2768|
|2     |  inst                          |clock_gen_v1_0         |  2767|
|3     |    clock_gen_v1_0_S00_AXI_inst |clock_gen_v1_0_S00_AXI |  2762|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 911.598 ; gain = 580.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 911.598 ; gain = 204.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 911.598 ; gain = 580.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_clock_gen_0_0' is not ideal for floorplanning, since the cellview 'clock_gen_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 913.871 ; gain = 593.996
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.runs/design_1_clock_gen_0_0_synth_1/design_1_clock_gen_0_0.dcp' has been generated.
