
---------- Begin Simulation Statistics ----------
final_tick                                34053297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207388                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   358794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.64                       # Real time elapsed on the host
host_tick_rate                              444342696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15893700                       # Number of instructions simulated
sim_ops                                      27497055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034053                       # Number of seconds simulated
sim_ticks                                 34053297500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5893700                       # Number of instructions committed
system.cpu0.committedOps                      8580675                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.555827                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1149233                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1111670                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       213681                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4252574                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16586                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56268927                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086536                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1372439                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.numCycles                        68106578                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3005105     35.02%     35.05% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.05% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.06% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               634794      7.40%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.46% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.51% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.49%     43.03% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               231490      2.70%     45.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           636876      7.42%     53.15% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4020309     46.85%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8580675                       # Class of committed instruction
system.cpu0.tickCycles                       11837651                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.810659                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503155                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32895                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1222                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       35606517                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.146829                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3365498                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          220                       # TLB misses on write requests
system.cpu1.numCycles                        68106595                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32500078                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       584839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1170720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2823006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5646077                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            127                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       567731                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17108                       # Transaction distribution
system.membus.trans_dist::ReadExReq            563342                       # Transaction distribution
system.membus.trans_dist::ReadExResp           563342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22539                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1756601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1756601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1756601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73831168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73831168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73831168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            585881                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  585881    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              585881                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3651396000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3068117750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1361281                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1361281                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1361281                       # number of overall hits
system.cpu0.icache.overall_hits::total        1361281                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11091                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11091                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11091                       # number of overall misses
system.cpu0.icache.overall_misses::total        11091                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    302736000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    302736000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    302736000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    302736000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1372372                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1372372                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1372372                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1372372                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008082                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008082                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008082                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008082                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27295.645118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27295.645118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27295.645118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27295.645118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11075                       # number of writebacks
system.cpu0.icache.writebacks::total            11075                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11091                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11091                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11091                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11091                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    291645000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    291645000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    291645000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    291645000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008082                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008082                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008082                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008082                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26295.645118                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26295.645118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26295.645118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26295.645118                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11075                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1361281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1361281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11091                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    302736000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    302736000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1372372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1372372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27295.645118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27295.645118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11091                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11091                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    291645000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    291645000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008082                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008082                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26295.645118                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26295.645118                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999599                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1372372                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11091                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.737445                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10990067                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10990067                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4282659                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4282659                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4282659                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4282659                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       858412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        858412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       858412                       # number of overall misses
system.cpu0.dcache.overall_misses::total       858412                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  58127087500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  58127087500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  58127087500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  58127087500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5141071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5141071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5141071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5141071                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166971                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67714.672558                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67714.672558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67714.672558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67714.672558                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       532483                       # number of writebacks
system.cpu0.dcache.writebacks::total           532483                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       318494                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       318494                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       318494                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       318494                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       539918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       539918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       539918                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       539918                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  45960353000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45960353000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  45960353000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45960353000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105021                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105021                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105021                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105021                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85124.691157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85124.691157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85124.691157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85124.691157                       # average overall mshr miss latency
system.cpu0.dcache.replacements                539901                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       888172                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         888172                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    355490000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    355490000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       897547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       897547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37918.933333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37918.933333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    332347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    332347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 36760.037606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36760.037606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3394487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3394487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       849037                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       849037                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  57771597500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  57771597500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4243524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4243524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68043.674775                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68043.674775                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       318160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       318160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       530877                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       530877                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  45628005500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45628005500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125103                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125103                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85948.356211                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85948.356211                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999624                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4822576                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           539917                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.932069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         41668485                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        41668485                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730719                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730719                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730719                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730719                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1634726                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1634726                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1634726                       # number of overall misses
system.cpu1.icache.overall_misses::total      1634726                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21990738000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21990738000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21990738000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21990738000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3365445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3365445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3365445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3365445                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485738                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485738                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485738                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485738                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13452.247043                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13452.247043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13452.247043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13452.247043                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1634710                       # number of writebacks
system.cpu1.icache.writebacks::total          1634710                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1634726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1634726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1634726                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1634726                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  20356012000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  20356012000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  20356012000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  20356012000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485738                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485738                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485738                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485738                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12452.247043                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12452.247043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12452.247043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12452.247043                       # average overall mshr miss latency
system.cpu1.icache.replacements               1634710                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1634726                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1634726                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21990738000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21990738000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3365445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3365445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485738                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485738                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13452.247043                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13452.247043                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1634726                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1634726                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  20356012000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  20356012000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12452.247043                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12452.247043                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999581                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3365445                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1634726                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058721                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999581                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28558286                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28558286                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401910                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401910                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401910                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401910                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722779                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722779                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722779                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722779                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14621203500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14621203500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14621203500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14621203500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124689                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124689                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124689                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175232                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175232                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175232                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175232                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20229.148191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20229.148191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20229.148191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20229.148191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       415422                       # number of writebacks
system.cpu1.dcache.writebacks::total           415422                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85443                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85443                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85443                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85443                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637336                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637336                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11467969500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11467969500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11467969500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11467969500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154517                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154517                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154517                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154517                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17993.600707                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17993.600707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17993.600707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17993.600707                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637320                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466766                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466766                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7110430000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7110430000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15233.393178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15233.393178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18084                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18084                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6401843500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6401843500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14268.108594                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14268.108594                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438372                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438372                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256013                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256013                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7510773500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7510773500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29337.469191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29337.469191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67359                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67359                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5066126000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5066126000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26854.060873                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26854.060873                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999607                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039246                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637336                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.337703                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999607                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634848                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634848                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7331                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1626798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              594179                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2237189                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8881                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7331                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1626798                       # number of overall hits
system.l2.overall_hits::.cpu1.data             594179                       # number of overall hits
system.l2.overall_hits::total                 2237189                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            532587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             43157                       # number of demand (read+write) misses
system.l2.demand_misses::total                 585882                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2210                       # number of overall misses
system.l2.overall_misses::.cpu0.data           532587                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7928                       # number of overall misses
system.l2.overall_misses::.cpu1.data            43157                       # number of overall misses
system.l2.overall_misses::total                585882                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    176197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  45033183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    740382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3968382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49918145000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    176197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  45033183500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    740382500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3968382000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49918145000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          539918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1634726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2823071                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         539918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1634726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2823071                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.199261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.986422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.004850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.199261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.986422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.004850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79727.149321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84555.543977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93388.307265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91952.220961                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85201.704439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79727.149321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84555.543977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93388.307265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91952.220961                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85201.704439                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              567731                       # number of writebacks
system.l2.writebacks::total                    567731                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       532587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        43157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            585882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       532587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        43157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           585882                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    154097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  39707323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    661102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3536812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44059335000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    154097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  39707323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    661102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3536812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44059335000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.199261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.004850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.199261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.004850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69727.149321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74555.562753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83388.307265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81952.220961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75201.721507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69727.149321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74555.562753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83388.307265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81952.220961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75201.721507                       # average overall mshr miss latency
system.l2.replacements                         584949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1645785                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1645785                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1645785                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1645785                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1384                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         529493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              563343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  44778463000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3138312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47916775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       530877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            719531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.179429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84568.564646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92712.319055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85057.904332                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       529493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         563343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  39483543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2799812000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42283355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.179429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.782931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74568.583532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82712.319055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75057.922083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1626798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1635679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    176197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    740382500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    916579500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1634726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1645817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.199261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.004850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79727.149321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93388.307265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90410.288025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    154097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    661102500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    815199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.199261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.004850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69727.149321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83388.307265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80410.288025                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       439375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            445322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    254720500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    830070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1084790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.342219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.020743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82327.246283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89187.708177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87476.050319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    223780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    737000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    960780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.342219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.020743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72327.246283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79187.708177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77476.050319                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.323467                       # Cycle average of tags in use
system.l2.tags.total_refs                     5646059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    585973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.635357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.535985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.778758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      381.020295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      166.197109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      472.791320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.372090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.162302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.461710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45754589                       # Number of tag accesses
system.l2.tags.data_accesses                 45754589                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        141440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34085504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        507392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2762048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37496384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       141440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       507392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        648832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36334784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36334784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         532586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          43157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              585881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       567731                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             567731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4153489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1000945767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14899937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81109561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1101108755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4153489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14899937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19053426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1066997521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1066997521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1066997521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4153489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1000945767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14899937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81109561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2168106275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    567726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    532546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     42922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000203993250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1662428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      585881                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     567731                       # Number of write requests accepted
system.mem_ctrls.readBursts                    585881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   567731                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8941847250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2928030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19921959750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15269.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34019.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   523718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  510500                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                585881                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               567731                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  337147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  229186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    619.812499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.694144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.273161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21587     18.13%     18.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20712     17.39%     35.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5600      4.70%     40.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3748      3.15%     43.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2724      2.29%     45.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2446      2.05%     47.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2344      1.97%     49.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2426      2.04%     51.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57495     48.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.565189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.308055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.685105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          35268     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            21      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34454     97.46%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              291      0.82%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              212      0.60%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              230      0.65%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37478784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36332672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37496384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36334784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1100.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1066.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1101.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1067.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34053271000                       # Total gap between requests
system.mem_ctrls.avgGap                      29518.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       141440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34082944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       507392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2747008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36332672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4153489.100431463216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1000870591.166684985161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14899937.370235582814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80667900.076343551278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1066935500.152371406555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       532586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        43157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       567731                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     63508000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  17770103500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    333644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1754704000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 852193073250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28736.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33365.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42084.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40658.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1501050.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            415390920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            220770330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2083680480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1480981860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2687820720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13993910970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1292120160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22174675440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.175571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3200015000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1136980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29716302500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            434883120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            231145860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2097546360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1482401700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2687820720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14129447280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1177984320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22241229360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        653.129975                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2905982000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1136980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30010335500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2103540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1515636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1645785                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          246534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           719531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          719530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1645817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1619736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4904162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8469147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1418624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68633600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209243904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67376512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346672640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          584949                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36334784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3408020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006104                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3407893    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    127      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3408020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5416728500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956041924                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2452102473                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         818588539                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16667438                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34053297500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
