/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [15:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~in_data[176];
  assign celloutsig_1_11z = ~celloutsig_1_1z;
  assign celloutsig_0_3z = ~in_data[72];
  assign celloutsig_0_0z = ~((in_data[42] | in_data[13]) & in_data[47]);
  assign celloutsig_1_0z = ~((in_data[137] | in_data[176]) & in_data[135]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[151]) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | in_data[138]) & celloutsig_1_5z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z[0] | celloutsig_1_17z[1]) & celloutsig_1_13z[5]);
  assign celloutsig_0_7z = celloutsig_0_6z == celloutsig_0_4z[13:10];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >= { in_data[112:110], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[82:80] * { celloutsig_0_4z[9:8], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[10:7] * celloutsig_0_4z[4:1];
  assign celloutsig_0_8z = { celloutsig_0_4z[15:7], celloutsig_0_2z } * in_data[72:60];
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } * { celloutsig_0_2z[3], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z } * { celloutsig_1_10z[12:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_17z = celloutsig_1_2z[3:0] * celloutsig_1_15z[6:3];
  assign celloutsig_0_2z = ~ { in_data[30:28], celloutsig_0_1z };
  assign celloutsig_1_12z = ~ { celloutsig_1_8z[7:6], celloutsig_1_1z };
  assign celloutsig_1_15z = ~ celloutsig_1_10z[11:2];
  assign celloutsig_0_9z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_1_4z = ~^ celloutsig_1_2z;
  assign celloutsig_0_1z = ~^ in_data[90:87];
  assign celloutsig_1_19z = ~^ celloutsig_1_15z[5:1];
  assign celloutsig_1_8z = { celloutsig_1_3z[2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z } ~^ { in_data[110:106], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z[3:1], celloutsig_1_8z, celloutsig_1_9z } ~^ { celloutsig_1_2z[4:1], celloutsig_1_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[58:45], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[122:119], celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_3z = in_data[136:132];
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_6z = celloutsig_1_3z[4:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
