INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/decorder/vivado_prj/project_1.srcs/sources_1/new/decorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decorder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/decorder/vivado_prj/project_1.srcs/sim_1/new/tb_decorder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decorder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/decorder/vivado_prj/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
