#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jul 27 17:12:54 2025
# Process ID: 57026
# Current directory: /home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57035
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.770 ; gain = 0.000 ; free physical = 589058 ; free virtual = 796166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_s' (4#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:738]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_s' (12#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0' (13#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:1136]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s' (15#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_s' (16#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:510]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s' (17#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s' (18#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0' (19#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s' (20#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:879]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s' (21#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_s' (22#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s' (23#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec_core' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec_core' (24#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec' (25#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s.v:589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s.v:591]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s' (26#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state5 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s' (27#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_s' (28#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:2856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:3116]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s' (29#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s' (30#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_s' (31#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:95]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:35]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:36]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:37]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3_rom' (32#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3' (33#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_exp_table3.v:95]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom' (34#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem' (35#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem.v:39]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (36#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s' (37#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d784_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d784_A' (38#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w22_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w22_d576_A' (39#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d576_A' (40#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w24_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w24_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w24_d576_A' (41#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w24_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w23_d576_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w23_d576_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w23_d576_A' (42#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w23_d576_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d144_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d144_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 144 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d144_A' (43#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d144_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w25_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w25_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w25_d1_A_shiftReg' (44#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w25_d1_A' (45#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (46#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (47#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w22_d1_A' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w22_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w22_d1_A_shiftReg' (48#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w22_d1_A' (49#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w22_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0_shiftReg' (50#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0' (51#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0_shiftReg' (52#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0' (53#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0_shiftReg' (54#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0' (55#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew_shiftReg' (56#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew' (57#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0_shiftReg' (58#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0' (59#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0_shiftReg' (60#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0' (61#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG_shiftReg' (62#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG' (63#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0_shiftReg' (64#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0' (65#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0_shiftReg' (66#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0' (67#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0_shiftReg' (68#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0' (69#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ_shiftReg' (70#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ' (71#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0_shiftReg' (72#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0' (73#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_shiftReg' (74#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0' (75#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (76#1) [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2422.707 ; gain = 283.938 ; free physical = 583390 ; free virtual = 790219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2422.707 ; gain = 283.938 ; free physical = 579844 ; free virtual = 786697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2442.633 ; gain = 303.863 ; free physical = 579838 ; free virtual = 786691
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x3c762530
DSP Debug: swapped A/B pins for adder 0x59e26440
DSP Debug: swapped A/B pins for adder 0x550babc0
DSP Debug: swapped A/B pins for adder 0x59cf5160
DSP Debug: swapped A/B pins for adder 0x5a5bd2c0
DSP Debug: swapped A/B pins for adder 0x55402870
DSP Debug: swapped A/B pins for adder 0x5955bc20
DSP Debug: swapped A/B pins for adder 0x5955b770
DSP Debug: swapped A/B pins for adder 0x3d512c30
DSP Debug: swapped A/B pins for adder 0x3d515e30
DSP Debug: swapped A/B pins for adder 0x56c96370
DSP Debug: swapped A/B pins for adder 0x3d514d00
DSP Debug: swapped A/B pins for adder 0x58d4b130
DSP Debug: swapped A/B pins for adder 0x5504c710
DSP Debug: swapped A/B pins for adder 0x583404b0
DSP Debug: swapped A/B pins for adder 0x59614af0
DSP Debug: swapped A/B pins for adder 0x5817acb0
DSP Debug: swapped A/B pins for adder 0x3cac5bb0
DSP Debug: swapped A/B pins for adder 0x5504c710
DSP Debug: swapped A/B pins for adder 0x599a7a40
DSP Debug: swapped A/B pins for adder 0x55bdb630
DSP Debug: swapped A/B pins for adder 0x3d515e30
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d784_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d784_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w22_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "fifo_w22_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w24_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "fifo_w24_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w23_d576_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 23 for RAM "fifo_w23_d576_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d144_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d144_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2957.043 ; gain = 818.273 ; free physical = 585581 ; free virtual = 792505
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   5 Input   25 Bit       Adders := 1     
	   8 Input   25 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 5     
	   6 Input   22 Bit       Adders := 6     
	   2 Input   22 Bit       Adders := 2     
	   5 Input   22 Bit       Adders := 9     
	   4 Input   22 Bit       Adders := 4     
	   3 Input   22 Bit       Adders := 3     
	   7 Input   22 Bit       Adders := 3     
	   7 Input   21 Bit       Adders := 7     
	   6 Input   21 Bit       Adders := 14    
	   3 Input   21 Bit       Adders := 5     
	   5 Input   21 Bit       Adders := 6     
	   6 Input   20 Bit       Adders := 9     
	   2 Input   20 Bit       Adders := 11    
	   5 Input   20 Bit       Adders := 9     
	   3 Input   20 Bit       Adders := 10    
	   4 Input   20 Bit       Adders := 6     
	   2 Input   19 Bit       Adders := 39    
	   5 Input   19 Bit       Adders := 9     
	   6 Input   19 Bit       Adders := 6     
	   3 Input   19 Bit       Adders := 18    
	   4 Input   19 Bit       Adders := 14    
	   2 Input   18 Bit       Adders := 79    
	   3 Input   18 Bit       Adders := 47    
	   4 Input   18 Bit       Adders := 22    
	   5 Input   18 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 245   
	   3 Input   17 Bit       Adders := 61    
	   4 Input   17 Bit       Adders := 10    
	   7 Input   17 Bit       Adders := 1     
	   5 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 271   
	   3 Input   16 Bit       Adders := 103   
	   4 Input   16 Bit       Adders := 11    
	   5 Input   16 Bit       Adders := 4     
	   6 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 176   
	   4 Input   15 Bit       Adders := 12    
	   2 Input   15 Bit       Adders := 356   
	   5 Input   15 Bit       Adders := 2     
	   7 Input   15 Bit       Adders := 1     
	   6 Input   15 Bit       Adders := 1     
	   9 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 492   
	   3 Input   14 Bit       Adders := 332   
	   4 Input   14 Bit       Adders := 26    
	   7 Input   14 Bit       Adders := 2     
	  10 Input   14 Bit       Adders := 1     
	   5 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 483   
	   3 Input   13 Bit       Adders := 483   
	   4 Input   13 Bit       Adders := 27    
	   5 Input   13 Bit       Adders := 6     
	   6 Input   13 Bit       Adders := 1     
	   7 Input   13 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 22    
	   2 Input   12 Bit       Adders := 389   
	   3 Input   12 Bit       Adders := 391   
	   5 Input   12 Bit       Adders := 4     
	   9 Input   12 Bit       Adders := 1     
	   7 Input   12 Bit       Adders := 1     
	   6 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 177   
	   3 Input   11 Bit       Adders := 187   
	   5 Input   11 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 10    
	   6 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 141   
	   3 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 39    
	   2 Input    5 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 86    
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 57    
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               25 Bit    Registers := 58    
	               24 Bit    Registers := 6     
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 40    
	               21 Bit    Registers := 16    
	               20 Bit    Registers := 21    
	               19 Bit    Registers := 61    
	               18 Bit    Registers := 99    
	               17 Bit    Registers := 160   
	               16 Bit    Registers := 162   
	               15 Bit    Registers := 131   
	               14 Bit    Registers := 51    
	               13 Bit    Registers := 64    
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 58    
	                9 Bit    Registers := 578   
	                8 Bit    Registers := 1455  
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 101   
	                1 Bit    Registers := 373   
+---RAMs : 
	              13K Bit	(576 X 24 bit)          RAMs := 2     
	              12K Bit	(576 X 22 bit)          RAMs := 3     
	              12K Bit	(576 X 23 bit)          RAMs := 1     
	               6K Bit	(784 X 8 bit)          RAMs := 6     
	               4K Bit	(576 X 8 bit)          RAMs := 6     
	               1K Bit	(144 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 10    
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 51    
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 30    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 38    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 573   
	   3 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'data_64_V_read_int_reg_reg[7:0]' into 'data_64_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19277]
INFO: [Synth 8-4471] merging register 'data_79_V_read_int_reg_reg[7:0]' into 'data_79_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19341]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_15110691_reg[7:0]' into 'data_79_V_read_1_reg_15110691_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20211]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2205_fu_15091307_p2[-1111111107]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2205_fu_15091307_p2[-1111111110]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln1118_682_reg_15112771_reg[11] )
INFO: [Synth 8-4471] merging register 'data_135_V_read_int_reg_reg[7:0]' into 'data_135_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19017]
INFO: [Synth 8-4471] merging register 'data_135_V_read_1_reg_15109856_reg[7:0]' into 'data_135_V_read_1_reg_15109856_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20135]
INFO: [Synth 8-4471] merging register 'data_30_V_read_int_reg_reg[7:0]' into 'data_30_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19129]
INFO: [Synth 8-4471] merging register 'data_37_V_read_int_reg_reg[7:0]' into 'data_37_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19157]
INFO: [Synth 8-4471] merging register 'data_41_V_read_int_reg_reg[7:0]' into 'data_41_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19177]
INFO: [Synth 8-4471] merging register 'data_41_V_read_1_reg_15111260_reg[7:0]' into 'data_41_V_read_1_reg_15111260_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20173]
INFO: [Synth 8-4471] merging register 'data_30_V_read_1_reg_15111433_reg[7:0]' into 'data_30_V_read_1_reg_15111433_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20162]
INFO: [Synth 8-4471] merging register 'data_37_V_read_1_reg_15111327_reg[7:0]' into 'data_37_V_read_1_reg_15111327_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20169]
WARNING: [Synth 8-3917] design dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s__GB7 has port O40[15] driven by constant 0
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[0]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111111]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[1]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[2]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[3]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[4]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[5]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[6]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_int_reg_reg[7]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111111]' (FD) to 'data_41_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111110]' (FD) to 'data_41_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111109]' (FD) to 'data_41_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111108]' (FD) to 'data_41_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111107]' (FD) to 'data_41_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111106]' (FD) to 'data_41_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111105]' (FD) to 'data_41_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111104]' (FD) to 'data_41_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[0]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111111]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[1]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[2]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[3]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[4]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[5]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[6]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_int_reg_reg[7]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111111]' (FD) to 'data_28_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111110]' (FD) to 'data_28_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111109]' (FD) to 'data_28_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111108]' (FD) to 'data_28_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111107]' (FD) to 'data_28_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111106]' (FD) to 'data_28_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111105]' (FD) to 'data_28_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111104]' (FD) to 'data_28_V_read_int_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_213_fu_3813_p2[-1111111103] )
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111111]' (FD) to 'data_37_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111110]' (FD) to 'data_37_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111109]' (FD) to 'data_37_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111108]' (FD) to 'data_37_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111107]' (FD) to 'data_37_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111106]' (FD) to 'data_37_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111105]' (FD) to 'data_37_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111104]' (FD) to 'data_37_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111111]' (FD) to 'data_19_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111110]' (FD) to 'data_19_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111109]' (FD) to 'data_19_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111108]' (FD) to 'data_19_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111107]' (FD) to 'data_19_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111106]' (FD) to 'data_19_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111105]' (FD) to 'data_19_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_152_fu_3769_p2[-1111111104]' (FD) to 'data_19_V_read_int_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_152_fu_3769_p2[-1111111103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_239_fu_2028_p2[-1111111103] )
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[0]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[1]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[2]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[3]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111108]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[4]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111107]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[5]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[6]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111105]__0'
INFO: [Synth 8-3886] merging instance 'data_39_V_read_1_reg_15111294_reg[7]' (FD) to 'mul_ln1118_297_fu_1780_p2[-1111111104]__0'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[0]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111111]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[1]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[2]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[3]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[4]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[5]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[6]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'data_31_V_read_int_reg_reg[7]' (FD) to 'mul_ln1118_228_fu_5256_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111111]' (FD) to 'data_62_V_read_1_reg_15110938_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111110]' (FD) to 'data_62_V_read_1_reg_15110938_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111109]' (FD) to 'data_62_V_read_1_reg_15110938_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111108]' (FD) to 'data_62_V_read_1_reg_15110938_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111107]' (FD) to 'data_62_V_read_1_reg_15110938_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111106]' (FD) to 'data_62_V_read_1_reg_15110938_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111105]' (FD) to 'data_62_V_read_1_reg_15110938_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_430_fu_2126_p2[-1111111104]' (FD) to 'data_62_V_read_1_reg_15110938_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111111]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111110]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111109]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111108]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111107]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111106]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111105]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_313_fu_4443_p2[-1111111104]__0' (FD) to 'data_41_V_read_1_reg_15111260_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[0]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[1]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111110]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[2]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111109]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[3]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111108]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[4]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111107]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[5]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111106]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[6]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111105]__0'
INFO: [Synth 8-3886] merging instance 'data_34_V_read_1_reg_15111374_reg[7]' (FD) to 'add_ln703_1700_fu_15087431_p2[-1111111104]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_615_reg_15112203_reg[0] )
INFO: [Synth 8-3886] merging instance 'sub_ln1118_71_reg_15111735_reg[1]' (FD) to 'sub_ln1118_78_reg_15111750_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln1118_388_reg_15112210_reg[2]' (FD) to 'mul_ln1118_277_fu_2461_p2[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111111]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111111]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111110]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111110]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111109]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111109]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111108]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111108]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111107]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111107]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111106]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111106]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111105]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111105]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_3813_p2[-1111111104]__0' (FD) to 'add_ln703_927_fu_15081764_p2[-1111111104]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111111]__0' (FD) to 'data_37_V_read_1_reg_15111327_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_277_fu_2461_p2[-1111111110]__0' (FD) to 'data_37_V_read_1_reg_15111327_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_928_fu_15081774_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_928_fu_15081774_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_928_fu_15081774_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_615_reg_15112203_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_615_reg_15112203_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_213_fu_3813_p2[-1111111103]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_152_fu_3769_p2[-1111111103]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln1118_239_fu_2028_p2[-1111111103]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_967_reg_15113176_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln1118_661_reg_15112745_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln1118_569_reg_15112730_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3438_reg_15114881_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3438_reg_15114881_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3438_reg_15114881_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2428_reg_15114221_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2428_reg_15114221_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_836_reg_15113071_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_836_reg_15113071_reg[16] )
INFO: [Synth 8-4471] merging register 'data_69_V_read_int_reg_reg[7:0]' into 'data_69_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19297]
INFO: [Synth 8-4471] merging register 'data_81_V_read_int_reg_reg[7:0]' into 'data_81_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19353]
INFO: [Synth 8-4471] merging register 'data_76_V_read_int_reg_reg[7:0]' into 'data_76_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19329]
INFO: [Synth 8-4471] merging register 'data_69_V_read_int_reg_reg[7:0]' into 'data_69_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19297]
INFO: [Synth 8-4471] merging register 'data_112_V_read_int_reg_reg[7:0]' into 'data_112_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18917]
INFO: [Synth 8-4471] merging register 'data_112_V_read_int_reg_reg[7:0]' into 'data_112_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18917]
INFO: [Synth 8-4471] merging register 'data_81_V_read_int_reg_reg[7:0]' into 'data_81_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19353]
INFO: [Synth 8-4471] merging register 'data_60_V_read_int_reg_reg[7:0]' into 'data_60_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19261]
INFO: [Synth 8-4471] merging register 'data_68_V_read_int_reg_reg[7:0]' into 'data_68_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19293]
INFO: [Synth 8-4471] merging register 'data_87_V_read_int_reg_reg[7:0]' into 'data_87_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19377]
INFO: [Synth 8-4471] merging register 'data_53_V_read_int_reg_reg[7:0]' into 'data_53_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19229]
INFO: [Synth 8-4471] merging register 'data_138_V_read_int_reg_reg[7:0]' into 'data_138_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19029]
INFO: [Synth 8-4471] merging register 'data_90_V_read_int_reg_reg[7:0]' into 'data_90_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19393]
INFO: [Synth 8-4471] merging register 'data_79_V_read_int_reg_reg[7:0]' into 'data_79_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19341]
INFO: [Synth 8-4471] merging register 'data_93_V_read_int_reg_reg[7:0]' into 'data_93_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19405]
INFO: [Synth 8-4471] merging register 'data_81_V_read_int_reg_reg[7:0]' into 'data_81_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19353]
INFO: [Synth 8-4471] merging register 'data_111_V_read_int_reg_reg[7:0]' into 'data_111_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18913]
INFO: [Synth 8-4471] merging register 'data_79_V_read_int_reg_reg[7:0]' into 'data_79_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19341]
INFO: [Synth 8-4471] merging register 'data_117_V_read_int_reg_reg[7:0]' into 'data_117_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18937]
INFO: [Synth 8-4471] merging register 'data_95_V_read_int_reg_reg[7:0]' into 'data_95_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19413]
INFO: [Synth 8-4471] merging register 'data_107_V_read_int_reg_reg[7:0]' into 'data_107_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18893]
INFO: [Synth 8-4471] merging register 'data_111_V_read_int_reg_reg[7:0]' into 'data_111_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18913]
INFO: [Synth 8-4471] merging register 'data_73_V_read_int_reg_reg[7:0]' into 'data_73_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19317]
INFO: [Synth 8-4471] merging register 'data_53_V_read_1_reg_15111070_reg[7:0]' into 'data_53_V_read_1_reg_15111070_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20185]
INFO: [Synth 8-4471] merging register 'data_80_V_read_int_reg_reg[7:0]' into 'data_80_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19349]
INFO: [Synth 8-4471] merging register 'data_112_V_read_int_reg_reg[7:0]' into 'data_112_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18917]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[7:0]' into 'data_55_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19237]
INFO: [Synth 8-4471] merging register 'data_96_V_read_int_reg_reg[7:0]' into 'data_96_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19417]
INFO: [Synth 8-4471] merging register 'data_53_V_read_int_reg_reg[7:0]' into 'data_53_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19229]
INFO: [Synth 8-4471] merging register 'data_57_V_read_int_reg_reg[7:0]' into 'data_57_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19245]
INFO: [Synth 8-4471] merging register 'data_71_V_read_int_reg_reg[7:0]' into 'data_71_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19309]
INFO: [Synth 8-4471] merging register 'data_84_V_read_int_reg_reg[7:0]' into 'data_84_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19365]
INFO: [Synth 8-4471] merging register 'data_142_V_read_int_reg_reg[7:0]' into 'data_142_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19049]
INFO: [Synth 8-4471] merging register 'data_130_V_read_int_reg_reg[7:0]' into 'data_130_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18997]
INFO: [Synth 8-4471] merging register 'data_68_V_read_int_reg_reg[7:0]' into 'data_68_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19293]
INFO: [Synth 8-4471] merging register 'data_143_V_read_int_reg_reg[7:0]' into 'data_143_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19053]
INFO: [Synth 8-4471] merging register 'data_87_V_read_int_reg_reg[7:0]' into 'data_87_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19377]
INFO: [Synth 8-4471] merging register 'data_88_V_read_1_reg_15110562_reg[7:0]' into 'data_88_V_read_1_reg_15110562_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20221]
INFO: [Synth 8-4471] merging register 'data_83_V_read_int_reg_reg[7:0]' into 'data_83_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19361]
INFO: [Synth 8-4471] merging register 'data_103_V_read_int_reg_reg[7:0]' into 'data_103_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18877]
INFO: [Synth 8-4471] merging register 'data_81_V_read_int_reg_reg[7:0]' into 'data_81_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19353]
INFO: [Synth 8-4471] merging register 'data_141_V_read_int_reg_reg[7:0]' into 'data_141_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19045]
INFO: [Synth 8-4471] merging register 'data_73_V_read_int_reg_reg[7:0]' into 'data_73_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19317]
INFO: [Synth 8-4471] merging register 'data_130_V_read_int_reg_reg[7:0]' into 'data_130_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18997]
INFO: [Synth 8-4471] merging register 'data_136_V_read_int_reg_reg[7:0]' into 'data_136_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19021]
INFO: [Synth 8-4471] merging register 'data_71_V_read_int_reg_reg[7:0]' into 'data_71_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19309]
INFO: [Synth 8-4471] merging register 'data_107_V_read_int_reg_reg[7:0]' into 'data_107_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18893]
INFO: [Synth 8-4471] merging register 'data_80_V_read_int_reg_reg[7:0]' into 'data_80_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19349]
INFO: [Synth 8-4471] merging register 'data_67_V_read_1_reg_15110868_reg[7:0]' into 'data_67_V_read_1_reg_15110868_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20199]
INFO: [Synth 8-4471] merging register 'data_67_V_read_int_reg_reg[7:0]' into 'data_67_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19289]
INFO: [Synth 8-4471] merging register 'data_42_V_read_int_reg_reg[7:0]' into 'data_42_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19181]
INFO: [Synth 8-4471] merging register 'data_53_V_read_1_reg_15111070_reg[7:0]' into 'data_53_V_read_1_reg_15111070_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20185]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_15110837_reg[7:0]' into 'data_69_V_read_1_reg_15110837_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20201]
INFO: [Synth 8-4471] merging register 'data_81_V_read_1_reg_15110663_reg[7:0]' into 'data_81_V_read_1_reg_15110663_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20214]
INFO: [Synth 8-4471] merging register 'data_76_V_read_1_reg_15110732_reg[7:0]' into 'data_76_V_read_1_reg_15110732_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20208]
INFO: [Synth 8-4471] merging register 'data_87_V_read_1_reg_15110576_reg[7:0]' into 'data_87_V_read_1_reg_15110576_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20220]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_15110691_reg[7:0]' into 'data_79_V_read_1_reg_15110691_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20211]
INFO: [Synth 8-4471] merging register 'data_90_V_read_1_reg_15110534_reg[7:0]' into 'data_90_V_read_1_reg_15110534_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20223]
INFO: [Synth 8-4471] merging register 'data_69_V_read_1_reg_15110837_reg[7:0]' into 'data_69_V_read_1_reg_15110837_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20201]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_15110201_reg[7:0]' into 'data_112_V_read_1_reg_15110201_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20105]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_15110201_reg[7:0]' into 'data_112_V_read_1_reg_15110201_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20105]
INFO: [Synth 8-4471] merging register 'data_105_V_read_int_reg_reg[7:0]' into 'data_105_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18885]
INFO: [Synth 8-4471] merging register 'data_103_V_read_1_reg_15110343_reg[7:0]' into 'data_103_V_read_1_reg_15110343_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20095]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_15110201_reg[7:0]' into 'data_112_V_read_1_reg_15110201_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20105]
INFO: [Synth 8-4471] merging register 'data_83_V_read_int_reg_reg[7:0]' into 'data_83_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19361]
INFO: [Synth 8-4471] merging register 'data_80_V_read_1_reg_15110677_reg[7:0]' into 'data_80_V_read_1_reg_15110677_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20213]
INFO: [Synth 8-4471] merging register 'data_81_V_read_1_reg_15110663_reg[7:0]' into 'data_81_V_read_1_reg_15110663_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20214]
INFO: [Synth 8-4471] merging register 'data_107_V_read_1_reg_15110282_reg[7:0]' into 'data_107_V_read_1_reg_15110282_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20099]
INFO: [Synth 8-4471] merging register 'data_83_V_read_1_reg_15110635_reg[7:0]' into 'data_83_V_read_1_reg_15110635_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20216]
INFO: [Synth 8-4471] merging register 'data_68_V_read_1_reg_15110854_reg[7:0]' into 'data_68_V_read_1_reg_15110854_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20200]
INFO: [Synth 8-4471] merging register 'data_73_V_read_1_reg_15110776_reg[7:0]' into 'data_73_V_read_1_reg_15110776_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20205]
INFO: [Synth 8-4471] merging register 'data_87_V_read_1_reg_15110576_reg[7:0]' into 'data_87_V_read_1_reg_15110576_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20220]
INFO: [Synth 8-4471] merging register 'data_106_V_read_int_reg_reg[7:0]' into 'data_106_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:18889]
INFO: [Synth 8-4471] merging register 'data_67_V_read_int_reg_reg[7:0]' into 'data_67_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19289]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_15109811_reg[7:0]' into 'data_138_V_read_1_reg_15109811_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20138]
INFO: [Synth 8-4471] merging register 'data_93_V_read_1_reg_15110487_reg[7:0]' into 'data_93_V_read_1_reg_15110487_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20226]
INFO: [Synth 8-4471] merging register 'data_81_V_read_1_reg_15110663_reg[7:0]' into 'data_81_V_read_1_reg_15110663_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20214]
INFO: [Synth 8-4471] merging register 'data_95_V_read_1_reg_15110458_reg[7:0]' into 'data_95_V_read_1_reg_15110458_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20228]
INFO: [Synth 8-4471] merging register 'data_111_V_read_1_reg_15110217_reg[7:0]' into 'data_111_V_read_1_reg_15110217_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20104]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_15110691_reg[7:0]' into 'data_79_V_read_1_reg_15110691_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20211]
INFO: [Synth 8-4471] merging register 'data_117_V_read_1_reg_15110128_reg[7:0]' into 'data_117_V_read_1_reg_15110128_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20110]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[7:0]' into 'data_55_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:19237]
INFO: [Synth 8-4471] merging register 'zext_ln1118_1531_reg_15112226_reg[7:0]' into 'zext_ln1118_1531_reg_15112226_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20340]
INFO: [Synth 8-4471] merging register 'data_53_V_read_1_reg_15111070_reg[7:0]' into 'data_53_V_read_1_reg_15111070_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20185]
INFO: [Synth 8-4471] merging register 'data_57_V_read_1_reg_15111013_reg[7:0]' into 'data_57_V_read_1_reg_15111013_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20189]
INFO: [Synth 8-4471] merging register 'data_71_V_read_1_reg_15110806_reg[7:0]' into 'data_71_V_read_1_reg_15110806_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20203]
INFO: [Synth 8-4471] merging register 'data_84_V_read_1_reg_15110622_reg[7:0]' into 'data_84_V_read_1_reg_15110622_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20217]
INFO: [Synth 8-4471] merging register 'data_142_V_read_1_reg_15109753_reg[7:0]' into 'data_142_V_read_1_reg_15109753_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20143]
INFO: [Synth 8-4471] merging register 'data_130_V_read_1_reg_15109934_reg[7:0]' into 'data_130_V_read_1_reg_15109934_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/jet/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s.v:20127]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x858fda20
DSP Debug: swapped A/B pins for adder 0x855a57a0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111108] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111107]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111108]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2027_fu_15089894_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1857_fu_15088613_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1587_fu_15086609_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1900_fu_15088932_p2[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_17_fu_15089081_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_17_fu_15089081_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_17_fu_15089081_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln703_17_fu_15089081_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1922_fu_15089118_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1922_fu_15089118_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1922_fu_15089118_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1632_fu_15086943_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3794_fu_15103378_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3794_fu_15103378_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3794_fu_15103378_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_3794_fu_15103378_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1288_fu_15084426_p2[-1111111107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2819_fu_15096044_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1681_fu_15087297_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1866_fu_15088696_p2[-1111111110]__0 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x9b9b65a0
DSP Debug: swapped A/B pins for adder 0x9b9b65a0
DSP Debug: swapped A/B pins for adder 0x9b9b65a0
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_fu_272_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_1_fu_275_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_2_fu_274_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2, operation Mode is: A*B''.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_271_p2, operation Mode is: A*B2.
DSP Report: register grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_271_p2.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_271_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_4_fu_271_p2.
WARNING: [Synth 8-7129] Port ap_rst in module dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer19_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer19_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer20_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer20_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer20_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer20_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer10_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer10_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer11_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer11_out_V_data_0_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 23 for RAM "myhls__GCB1/layer8_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer21_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer21_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer21_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer21_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer5_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "myhls__GCB1/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "myhls__GCB1/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:51 . Memory (MB): peak = 3691.121 ; gain = 1552.352 ; free physical = 580917 ; free virtual = 786283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer19_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_1_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_2_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_1_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_2_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer10_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_V_data_0_V_U | mem_reg                          | 144 x 8(READ_FIRST)    | W |   | 144 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer8_out_V_data_0_V_U/mem_reg  | 0 K x 23(READ_FIRST)   | W |   | 0 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1              | layer21_out_V_data_1_V_U/mem_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer21_out_V_data_0_V_U/mem_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer7_out_V_data_1_V_U/mem_reg  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer7_out_V_data_0_V_U/mem_reg  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer5_out_V_data_1_V_U/mem_reg  | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1              | layer5_out_V_data_0_V_U/mem_reg  | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s        | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s        | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s        | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s        | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s | A*B2        | 18     | 18     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:04:03 . Memory (MB): peak = 3691.121 ; gain = 1552.352 ; free physical = 571119 ; free virtual = 776492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer19_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 0 K x 22(READ_FIRST)   | W |   | 0 K x 22(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|layer4_out_V_data_0_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_1_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer4_out_V_data_2_V_U  | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_1_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer20_out_V_data_2_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer10_out_V_data_0_V_U | mem_reg                          | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer11_out_V_data_0_V_U | mem_reg                          | 144 x 8(READ_FIRST)    | W |   | 144 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer8_out_V_data_0_V_U/mem_reg  | 0 K x 23(READ_FIRST)   | W |   | 0 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1              | layer21_out_V_data_1_V_U/mem_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer21_out_V_data_0_V_U/mem_reg | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer7_out_V_data_1_V_U/mem_reg  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer7_out_V_data_0_V_U/mem_reg  | 0 K x 8(READ_FIRST)    | W |   | 0 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|myhls__GCB1              | layer5_out_V_data_1_V_U/mem_reg  | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1              | layer5_out_V_data_0_V_U/mem_reg  | 0 K x 24(READ_FIRST)   | W |   | 0 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer10_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer11_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer21_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer21_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:32 ; elapsed = 00:04:13 . Memory (MB): peak = 3703.047 ; gain = 1564.277 ; free physical = 561564 ; free virtual = 766923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/invert_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer10_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer11_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer21_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer21_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:47 ; elapsed = 00:04:29 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 581134 ; free virtual = 786106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:04:29 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 581054 ; free virtual = 786037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:53 ; elapsed = 00:04:35 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 567979 ; free virtual = 772705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:54 ; elapsed = 00:04:36 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 566276 ; free virtual = 770908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:55 ; elapsed = 00:04:37 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 561232 ; free virtual = 765877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:55 ; elapsed = 00:04:37 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 557725 ; free virtual = 762403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_2_0_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]   | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_2_1_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]   | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_2_2_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]   | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s_fu_171/call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189/line_buffer_Array_V_2_3_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]   | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0/line_buffer_Array_V_3_0_0_U/pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec_core_U/ShiftRegMem_reg[23][7]                                                                                                                                                                        | 24     | 8     | NO           | NO                 | NO                | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]    | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1403_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_2404_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_3405_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_0_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7]    | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_1403_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_2404_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207/call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236/line_buffer_Array_V_3405_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/and_ln284_2_reg_1945_pp0_iter3_reg_reg[0]                                                                                                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_0_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_1_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_2_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_3_1_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_0_2_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_1_2_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_2_2_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285/call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334/line_buffer_Array_V_1_3_2_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[27][7] | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|myhls       | conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0/icmp_ln84_reg_475_pp0_iter4_reg_reg[0]                                                                                                                                                                                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[23] | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 10807|
|3     |DSP48E2         |     1|
|4     |DSP_ALU         |     4|
|5     |DSP_A_B_DATA    |     4|
|6     |DSP_C_DATA      |     4|
|7     |DSP_MULTIPLIER  |     4|
|8     |DSP_M_DATA      |     4|
|9     |DSP_OUTPUT      |     4|
|10    |DSP_PREADD      |     4|
|11    |DSP_PREADD_DATA |     4|
|12    |LUT1            |  4184|
|13    |LUT2            | 29256|
|14    |LUT3            | 19129|
|15    |LUT4            | 18106|
|16    |LUT5            | 16128|
|17    |LUT6            | 18466|
|18    |MUXF7           |    17|
|19    |MUXF8           |     2|
|20    |RAMB18E2        |    17|
|21    |RAMB36E2        |     6|
|22    |SRL16E          |     2|
|23    |SRLC32E         |   200|
|24    |FDRE            | 24326|
|25    |FDSE            |   459|
|26    |IBUF            |    17|
|27    |OBUF            |    89|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                                                                                                            |Cells  |
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                                                                                                                  | 141245|
|2     |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0                           |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_s                                                                                                              |   3224|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s_fu_171              |compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s                                                                                                             |   3181|
|4     |      call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189                   |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s                                                                                                                          |     67|
|5     |        line_buffer_Array_V_2_0_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_179                                                                                              |     16|
|6     |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_186                                                                                         |     16|
|7     |        line_buffer_Array_V_2_1_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_180                                                                                              |     16|
|8     |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_185                                                                                         |     16|
|9     |        line_buffer_Array_V_2_2_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_181                                                                                              |     16|
|10    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_184                                                                                         |     16|
|11    |        line_buffer_Array_V_2_3_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_182                                                                                              |     19|
|12    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_183                                                                                         |     19|
|13    |      grp_dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0_fu_160                 |dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0                                                                                                                  |   1756|
|14    |  conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_U0                          |conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8_s                                                                                                             |   2845|
|15    |    grp_compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s_fu_207             |compute_output_buffer_2d_array_array_ap_fixed_23_10_5_3_0_1u_config8_s                                                                                                            |   2802|
|16    |      call_ret_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s_fu_236                    |shift_line_buffer_array_ap_ufixed_8_1_4_0_0_2u_config8_s                                                                                                                          |    131|
|17    |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_163                                                                                              |     16|
|18    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_178                                                                                         |     16|
|19    |        line_buffer_Array_V_0_1_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_164                                                                                              |     16|
|20    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_177                                                                                         |     16|
|21    |        line_buffer_Array_V_1403_0_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_165                                                                                              |     16|
|22    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_176                                                                                         |     16|
|23    |        line_buffer_Array_V_1403_1_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_166                                                                                              |     16|
|24    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_175                                                                                         |     16|
|25    |        line_buffer_Array_V_2404_0_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_167                                                                                              |     16|
|26    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_174                                                                                         |     16|
|27    |        line_buffer_Array_V_2404_1_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_168                                                                                              |     16|
|28    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_173                                                                                         |     16|
|29    |        line_buffer_Array_V_3405_0_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_169                                                                                              |     16|
|30    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_172                                                                                         |     16|
|31    |        line_buffer_Array_V_3405_1_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_170                                                                                              |     19|
|32    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_171                                                                                         |     19|
|33    |      grp_dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0_fu_182                    |dense_latency_ap_ufixed_ap_fixed_23_10_5_3_0_config8_mult_0_0                                                                                                                     |    718|
|34    |  conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_U0                          |conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5_s                                                                                                             |   6662|
|35    |    grp_compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s_fu_285             |compute_output_buffer_2d_array_array_ap_fixed_24_11_5_3_0_2u_config5_s                                                                                                            |   6618|
|36    |      call_ret2_shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s_fu_334                   |shift_line_buffer_array_ap_ufixed_8_1_4_0_0_3u_config5_s                                                                                                                          |    193|
|37    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb                                                                                                  |     16|
|38    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_162                                                                                         |     16|
|39    |        line_buffer_Array_V_1_0_1_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_141                                                                                              |     16|
|40    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_161                                                                                         |     16|
|41    |        line_buffer_Array_V_1_0_2_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_142                                                                                              |     16|
|42    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_160                                                                                         |     16|
|43    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_143                                                                                              |     16|
|44    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_159                                                                                         |     16|
|45    |        line_buffer_Array_V_1_1_1_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_144                                                                                              |     16|
|46    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_158                                                                                         |     16|
|47    |        line_buffer_Array_V_1_1_2_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_145                                                                                              |     16|
|48    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_157                                                                                         |     16|
|49    |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_146                                                                                              |     16|
|50    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_156                                                                                         |     16|
|51    |        line_buffer_Array_V_1_2_1_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_147                                                                                              |     16|
|52    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_155                                                                                         |     16|
|53    |        line_buffer_Array_V_1_2_2_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_148                                                                                              |     16|
|54    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_154                                                                                         |     16|
|55    |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_149                                                                                              |     16|
|56    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_153                                                                                         |     16|
|57    |        line_buffer_Array_V_1_3_1_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_150                                                                                              |     16|
|58    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_152                                                                                         |     16|
|59    |        line_buffer_Array_V_1_3_2_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_151                                                                                              |     17|
|60    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core                                                                                             |     17|
|61    |      grp_dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0_fu_255                  |dense_latency_ap_ufixed_ap_fixed_24_11_5_3_0_config5_mult_0_0_0                                                                                                                   |   4947|
|62    |  dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0                             |dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_s                                                                                                                | 109005|
|63    |    grp_dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s_fu_1416                 |dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_25_12_5_3_0_config13_s                                                                                                                 | 106984|
|64    |  dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0                              |dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_s                                                                                                                 |   4912|
|65    |    grp_dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s_fu_563                   |dense_wrapper_ap_ufixed_8_1_4_0_0_ap_fixed_22_9_5_3_0_config16_s                                                                                                                  |   2844|
|66    |  layer10_out_V_data_0_V_U                                                                        |fifo_w8_d576_A                                                                                                                                                                    |    108|
|67    |  layer11_out_V_data_0_V_U                                                                        |fifo_w8_d144_A                                                                                                                                                                    |     93|
|68    |  layer13_out_V_data_0_V_U                                                                        |fifo_w25_d1_A                                                                                                                                                                     |     76|
|69    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_140                                                                                                                                                        |     66|
|70    |  layer13_out_V_data_10_V_U                                                                       |fifo_w25_d1_A_0                                                                                                                                                                   |     77|
|71    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_139                                                                                                                                                        |     66|
|72    |  layer13_out_V_data_11_V_U                                                                       |fifo_w25_d1_A_1                                                                                                                                                                   |     76|
|73    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_138                                                                                                                                                        |     66|
|74    |  layer13_out_V_data_12_V_U                                                                       |fifo_w25_d1_A_2                                                                                                                                                                   |     76|
|75    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_137                                                                                                                                                        |     66|
|76    |  layer13_out_V_data_13_V_U                                                                       |fifo_w25_d1_A_3                                                                                                                                                                   |     79|
|77    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_136                                                                                                                                                        |     66|
|78    |  layer13_out_V_data_14_V_U                                                                       |fifo_w25_d1_A_4                                                                                                                                                                   |     76|
|79    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_135                                                                                                                                                        |     66|
|80    |  layer13_out_V_data_15_V_U                                                                       |fifo_w25_d1_A_5                                                                                                                                                                   |     77|
|81    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_134                                                                                                                                                        |     66|
|82    |  layer13_out_V_data_16_V_U                                                                       |fifo_w25_d1_A_6                                                                                                                                                                   |     76|
|83    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_133                                                                                                                                                        |     66|
|84    |  layer13_out_V_data_17_V_U                                                                       |fifo_w25_d1_A_7                                                                                                                                                                   |     79|
|85    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_132                                                                                                                                                        |     66|
|86    |  layer13_out_V_data_18_V_U                                                                       |fifo_w25_d1_A_8                                                                                                                                                                   |     76|
|87    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_131                                                                                                                                                        |     66|
|88    |  layer13_out_V_data_19_V_U                                                                       |fifo_w25_d1_A_9                                                                                                                                                                   |     76|
|89    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_130                                                                                                                                                        |     66|
|90    |  layer13_out_V_data_1_V_U                                                                        |fifo_w25_d1_A_10                                                                                                                                                                  |     76|
|91    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_129                                                                                                                                                        |     66|
|92    |  layer13_out_V_data_20_V_U                                                                       |fifo_w25_d1_A_11                                                                                                                                                                  |     74|
|93    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_128                                                                                                                                                        |     63|
|94    |  layer13_out_V_data_21_V_U                                                                       |fifo_w25_d1_A_12                                                                                                                                                                  |     76|
|95    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_127                                                                                                                                                        |     66|
|96    |  layer13_out_V_data_22_V_U                                                                       |fifo_w25_d1_A_13                                                                                                                                                                  |     76|
|97    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_126                                                                                                                                                        |     66|
|98    |  layer13_out_V_data_23_V_U                                                                       |fifo_w25_d1_A_14                                                                                                                                                                  |     73|
|99    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_125                                                                                                                                                        |     63|
|100   |  layer13_out_V_data_24_V_U                                                                       |fifo_w25_d1_A_15                                                                                                                                                                  |     77|
|101   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_124                                                                                                                                                        |     66|
|102   |  layer13_out_V_data_25_V_U                                                                       |fifo_w25_d1_A_16                                                                                                                                                                  |     76|
|103   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_123                                                                                                                                                        |     66|
|104   |  layer13_out_V_data_26_V_U                                                                       |fifo_w25_d1_A_17                                                                                                                                                                  |     77|
|105   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_122                                                                                                                                                        |     66|
|106   |  layer13_out_V_data_27_V_U                                                                       |fifo_w25_d1_A_18                                                                                                                                                                  |     76|
|107   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_121                                                                                                                                                        |     66|
|108   |  layer13_out_V_data_2_V_U                                                                        |fifo_w25_d1_A_19                                                                                                                                                                  |     77|
|109   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_120                                                                                                                                                        |     66|
|110   |  layer13_out_V_data_3_V_U                                                                        |fifo_w25_d1_A_20                                                                                                                                                                  |     73|
|111   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_119                                                                                                                                                        |     63|
|112   |  layer13_out_V_data_4_V_U                                                                        |fifo_w25_d1_A_21                                                                                                                                                                  |     76|
|113   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_118                                                                                                                                                        |     66|
|114   |  layer13_out_V_data_5_V_U                                                                        |fifo_w25_d1_A_22                                                                                                                                                                  |     77|
|115   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_117                                                                                                                                                        |     66|
|116   |  layer13_out_V_data_6_V_U                                                                        |fifo_w25_d1_A_23                                                                                                                                                                  |     76|
|117   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_116                                                                                                                                                        |     66|
|118   |  layer13_out_V_data_7_V_U                                                                        |fifo_w25_d1_A_24                                                                                                                                                                  |     79|
|119   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_115                                                                                                                                                        |     66|
|120   |  layer13_out_V_data_8_V_U                                                                        |fifo_w25_d1_A_25                                                                                                                                                                  |     77|
|121   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_114                                                                                                                                                        |     66|
|122   |  layer13_out_V_data_9_V_U                                                                        |fifo_w25_d1_A_26                                                                                                                                                                  |     76|
|123   |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg                                                                                                                                                            |     66|
|124   |  layer15_out_V_data_0_V_U                                                                        |fifo_w8_d1_A                                                                                                                                                                      |     20|
|125   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_113                                                                                                                                                         |      9|
|126   |  layer15_out_V_data_10_V_U                                                                       |fifo_w8_d1_A_27                                                                                                                                                                   |     20|
|127   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_112                                                                                                                                                         |      9|
|128   |  layer15_out_V_data_11_V_U                                                                       |fifo_w8_d1_A_28                                                                                                                                                                   |     22|
|129   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_111                                                                                                                                                         |      9|
|130   |  layer15_out_V_data_12_V_U                                                                       |fifo_w8_d1_A_29                                                                                                                                                                   |     21|
|131   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_110                                                                                                                                                         |      9|
|132   |  layer15_out_V_data_13_V_U                                                                       |fifo_w8_d1_A_30                                                                                                                                                                   |     20|
|133   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_109                                                                                                                                                         |      9|
|134   |  layer15_out_V_data_14_V_U                                                                       |fifo_w8_d1_A_31                                                                                                                                                                   |     20|
|135   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_108                                                                                                                                                         |      9|
|136   |  layer15_out_V_data_15_V_U                                                                       |fifo_w8_d1_A_32                                                                                                                                                                   |     20|
|137   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_107                                                                                                                                                         |      9|
|138   |  layer15_out_V_data_16_V_U                                                                       |fifo_w8_d1_A_33                                                                                                                                                                   |     21|
|139   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_106                                                                                                                                                         |      9|
|140   |  layer15_out_V_data_17_V_U                                                                       |fifo_w8_d1_A_34                                                                                                                                                                   |     20|
|141   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_105                                                                                                                                                         |      9|
|142   |  layer15_out_V_data_18_V_U                                                                       |fifo_w8_d1_A_35                                                                                                                                                                   |     20|
|143   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_104                                                                                                                                                         |      9|
|144   |  layer15_out_V_data_19_V_U                                                                       |fifo_w8_d1_A_36                                                                                                                                                                   |     21|
|145   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_103                                                                                                                                                         |      9|
|146   |  layer15_out_V_data_1_V_U                                                                        |fifo_w8_d1_A_37                                                                                                                                                                   |     22|
|147   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_102                                                                                                                                                         |      9|
|148   |  layer15_out_V_data_20_V_U                                                                       |fifo_w8_d1_A_38                                                                                                                                                                   |     20|
|149   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_101                                                                                                                                                         |      9|
|150   |  layer15_out_V_data_21_V_U                                                                       |fifo_w8_d1_A_39                                                                                                                                                                   |     20|
|151   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_100                                                                                                                                                         |      9|
|152   |  layer15_out_V_data_22_V_U                                                                       |fifo_w8_d1_A_40                                                                                                                                                                   |     20|
|153   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_99                                                                                                                                                          |      9|
|154   |  layer15_out_V_data_23_V_U                                                                       |fifo_w8_d1_A_41                                                                                                                                                                   |     21|
|155   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_98                                                                                                                                                          |      9|
|156   |  layer15_out_V_data_24_V_U                                                                       |fifo_w8_d1_A_42                                                                                                                                                                   |     20|
|157   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_97                                                                                                                                                          |      9|
|158   |  layer15_out_V_data_25_V_U                                                                       |fifo_w8_d1_A_43                                                                                                                                                                   |     20|
|159   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_96                                                                                                                                                          |      9|
|160   |  layer15_out_V_data_26_V_U                                                                       |fifo_w8_d1_A_44                                                                                                                                                                   |     20|
|161   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_95                                                                                                                                                          |      9|
|162   |  layer15_out_V_data_27_V_U                                                                       |fifo_w8_d1_A_45                                                                                                                                                                   |     21|
|163   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_94                                                                                                                                                          |      9|
|164   |  layer15_out_V_data_2_V_U                                                                        |fifo_w8_d1_A_46                                                                                                                                                                   |     20|
|165   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_93                                                                                                                                                          |      9|
|166   |  layer15_out_V_data_3_V_U                                                                        |fifo_w8_d1_A_47                                                                                                                                                                   |     21|
|167   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_92                                                                                                                                                          |      9|
|168   |  layer15_out_V_data_4_V_U                                                                        |fifo_w8_d1_A_48                                                                                                                                                                   |     22|
|169   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_91                                                                                                                                                          |      9|
|170   |  layer15_out_V_data_5_V_U                                                                        |fifo_w8_d1_A_49                                                                                                                                                                   |     21|
|171   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_90                                                                                                                                                          |      9|
|172   |  layer15_out_V_data_6_V_U                                                                        |fifo_w8_d1_A_50                                                                                                                                                                   |     20|
|173   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_89                                                                                                                                                          |      9|
|174   |  layer15_out_V_data_7_V_U                                                                        |fifo_w8_d1_A_51                                                                                                                                                                   |     20|
|175   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_88                                                                                                                                                          |      9|
|176   |  layer15_out_V_data_8_V_U                                                                        |fifo_w8_d1_A_52                                                                                                                                                                   |     24|
|177   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_87                                                                                                                                                          |      9|
|178   |  layer15_out_V_data_9_V_U                                                                        |fifo_w8_d1_A_53                                                                                                                                                                   |     20|
|179   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg                                                                                                                                                             |      9|
|180   |  layer16_out_V_data_0_V_U                                                                        |fifo_w22_d1_A                                                                                                                                                                     |     41|
|181   |    U_fifo_w22_d1_A_ram                                                                           |fifo_w22_d1_A_shiftReg_86                                                                                                                                                         |     31|
|182   |  layer16_out_V_data_1_V_U                                                                        |fifo_w22_d1_A_54                                                                                                                                                                  |     61|
|183   |    U_fifo_w22_d1_A_ram                                                                           |fifo_w22_d1_A_shiftReg_85                                                                                                                                                         |     50|
|184   |  layer16_out_V_data_2_V_U                                                                        |fifo_w22_d1_A_55                                                                                                                                                                  |     46|
|185   |    U_fifo_w22_d1_A_ram                                                                           |fifo_w22_d1_A_shiftReg_84                                                                                                                                                         |     35|
|186   |  layer16_out_V_data_3_V_U                                                                        |fifo_w22_d1_A_56                                                                                                                                                                  |     64|
|187   |    U_fifo_w22_d1_A_ram                                                                           |fifo_w22_d1_A_shiftReg_83                                                                                                                                                         |     49|
|188   |  layer16_out_V_data_4_V_U                                                                        |fifo_w22_d1_A_57                                                                                                                                                                  |     31|
|189   |    U_fifo_w22_d1_A_ram                                                                           |fifo_w22_d1_A_shiftReg                                                                                                                                                            |     21|
|190   |  layer19_out_V_data_0_V_U                                                                        |fifo_w8_d784_A                                                                                                                                                                    |    108|
|191   |  layer20_out_V_data_0_V_U                                                                        |fifo_w8_d784_A_58                                                                                                                                                                 |    113|
|192   |  layer20_out_V_data_1_V_U                                                                        |fifo_w8_d784_A_59                                                                                                                                                                 |    114|
|193   |  layer20_out_V_data_2_V_U                                                                        |fifo_w8_d784_A_60                                                                                                                                                                 |    113|
|194   |  layer21_out_V_data_0_V_U                                                                        |fifo_w8_d784_A_61                                                                                                                                                                 |    112|
|195   |  layer21_out_V_data_1_V_U                                                                        |fifo_w8_d784_A_62                                                                                                                                                                 |    110|
|196   |  layer2_out_V_data_0_V_U                                                                         |fifo_w22_d576_A                                                                                                                                                                   |    189|
|197   |  layer2_out_V_data_1_V_U                                                                         |fifo_w22_d576_A_63                                                                                                                                                                |    187|
|198   |  layer2_out_V_data_2_V_U                                                                         |fifo_w22_d576_A_64                                                                                                                                                                |    188|
|199   |  layer4_out_V_data_0_V_U                                                                         |fifo_w8_d576_A_65                                                                                                                                                                 |    107|
|200   |  layer4_out_V_data_1_V_U                                                                         |fifo_w8_d576_A_66                                                                                                                                                                 |    132|
|201   |  layer4_out_V_data_2_V_U                                                                         |fifo_w8_d576_A_67                                                                                                                                                                 |    107|
|202   |  layer5_out_V_data_0_V_U                                                                         |fifo_w24_d576_A                                                                                                                                                                   |    188|
|203   |  layer5_out_V_data_1_V_U                                                                         |fifo_w24_d576_A_68                                                                                                                                                                |    189|
|204   |  layer7_out_V_data_0_V_U                                                                         |fifo_w8_d576_A_69                                                                                                                                                                 |    117|
|205   |  layer7_out_V_data_1_V_U                                                                         |fifo_w8_d576_A_70                                                                                                                                                                 |    117|
|206   |  layer8_out_V_data_0_V_U                                                                         |fifo_w23_d576_A                                                                                                                                                                   |    185|
|207   |  pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0                                     |pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s                                                                                                                        |    603|
|208   |    line_buffer_Array_V_3_0_0_U                                                                   |pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec                                                                                                  |     10|
|209   |      pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec_core_U     |pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_s_line_buffer_Array_zec_core                                                                                             |     10|
|210   |  relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0                            |relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_s                                                                                                               |     69|
|211   |  relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_U0                          |relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15_s                                                                                                             |    228|
|212   |  relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0                             |relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_s                                                                                                                |     81|
|213   |  relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0                             |relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_s                                                                                                                |     86|
|214   |  softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0                                  |softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s                                                                                                                     |    886|
|215   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104               |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s                                                                                                              |    572|
|216   |      mul_ln1118_fu_272_p2                                                                        |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2_funnel__7  |      8|
|217   |      mul_ln1118_1_fu_275_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2_funnel__6  |      8|
|218   |      mul_ln1118_2_fu_274_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2_funnel__5  |      8|
|219   |      mul_ln1118_3_fu_273_p2                                                                      |\softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_fu_104/mul_ln1118_3_fu_273_p2_funnel__4  |      8|
|220   |      invert_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem                                                                                                  |      6|
|221   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom_U    |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_s_invert_tAem_rom                                                                                              |      6|
|222   |    regslice_both_res_V_data_0_V_U                                                                |regslice_both__parameterized0                                                                                                                                                     |     60|
|223   |      ibuf_inst                                                                                   |ibuf__parameterized0_81                                                                                                                                                           |     35|
|224   |      obuf_inst                                                                                   |obuf__parameterized0_82                                                                                                                                                           |     20|
|225   |    regslice_both_res_V_data_1_V_U                                                                |regslice_both__parameterized0_71                                                                                                                                                  |     59|
|226   |      ibuf_inst                                                                                   |ibuf__parameterized0_79                                                                                                                                                           |     34|
|227   |      obuf_inst                                                                                   |obuf__parameterized0_80                                                                                                                                                           |     21|
|228   |    regslice_both_res_V_data_2_V_U                                                                |regslice_both__parameterized0_72                                                                                                                                                  |     61|
|229   |      ibuf_inst                                                                                   |ibuf__parameterized0_77                                                                                                                                                           |     36|
|230   |      obuf_inst                                                                                   |obuf__parameterized0_78                                                                                                                                                           |     20|
|231   |    regslice_both_res_V_data_3_V_U                                                                |regslice_both__parameterized0_73                                                                                                                                                  |     66|
|232   |      ibuf_inst                                                                                   |ibuf__parameterized0_75                                                                                                                                                           |     39|
|233   |      obuf_inst                                                                                   |obuf__parameterized0_76                                                                                                                                                           |     20|
|234   |    regslice_both_res_V_data_4_V_U                                                                |regslice_both__parameterized0_74                                                                                                                                                  |     58|
|235   |      ibuf_inst                                                                                   |ibuf__parameterized0                                                                                                                                                              |     34|
|236   |      obuf_inst                                                                                   |obuf__parameterized0                                                                                                                                                              |     20|
|237   |  start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0_U               |start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_22_9_5_3_0_3u_config2_U0                                                                                                   |     13|
|238   |  start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG_U              |start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_23_10_5_3_0_1u_config8CeG                                                                                                  |     11|
|239   |  start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew_U              |start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_24_11_5_3_0_2u_config5Bew                                                                                                  |     13|
|240   |  start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0_U                 |start_for_dense_array_ap_ufixed_1u_array_ap_fixed_25_12_5_3_0_28u_config13_U0                                                                                                     |     11|
|241   |  start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0_U                  |start_for_dense_array_ap_ufixed_28u_array_ap_fixed_22_9_5_3_0_5u_config16_U0                                                                                                      |     13|
|242   |  start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0_U                         |start_for_pooling2d_cl_array_array_ap_ufixed_8_1_4_0_0_1u_config11_U0                                                                                                             |     10|
|243   |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0_U                |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_1_4_0_0_1u_relu_config10_U0                                                                                                    |     12|
|244   |  start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ_U              |start_for_relu_array_ap_fixed_28u_array_ap_ufixed_8_1_4_0_0_28u_relu_config15DeQ                                                                                                  |     11|
|245   |  start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0_U                 |start_for_relu_array_ap_fixed_2u_array_ap_ufixed_8_1_4_0_0_2u_relu_config7_U0                                                                                                     |     11|
|246   |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0_U                 |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_1_4_0_0_3u_relu_config4_U0                                                                                                     |     11|
|247   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0_U                      |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0                                                                                                          |     10|
|248   |  start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0_U                         |start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0                                                                                                             |     10|
|249   |  start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0_U                         |start_for_zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0                                                                                                             |     12|
|250   |  zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_U0                                     |zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_2u_config21_s                                                                                                                        |    107|
|251   |  zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_U0                                     |zeropad2d_cl_array_array_ap_ufixed_8_1_4_0_0_3u_config20_s                                                                                                                        |    114|
|252   |  zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_U0                                     |zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config19_s                                                                                                                        |    150|
|253   |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                                                                                                                     |     43|
|254   |      ibuf_inst                                                                                   |ibuf                                                                                                                                                                              |     19|
|255   |      obuf_inst                                                                                   |obuf                                                                                                                                                                              |     24|
+------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:55 ; elapsed = 00:04:37 . Memory (MB): peak = 3777.078 ; gain = 1638.309 ; free physical = 558626 ; free virtual = 763309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:59 ; elapsed = 00:04:39 . Memory (MB): peak = 3780.988 ; gain = 1642.219 ; free physical = 560251 ; free virtual = 765027
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:39 . Memory (MB): peak = 3780.988 ; gain = 1642.219 ; free physical = 560243 ; free virtual = 765006
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3780.988 ; gain = 0.000 ; free physical = 584902 ; free virtual = 789996
INFO: [Netlist 29-17] Analyzing 10849 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config18_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3825.102 ; gain = 0.000 ; free physical = 578751 ; free virtual = 783551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
601 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:05:06 . Memory (MB): peak = 3825.102 ; gain = 1686.395 ; free physical = 576821 ; free virtual = 781621
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3889.133 ; gain = 64.031 ; free physical = 559526 ; free virtual = 764423

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cdce2185

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3950.945 ; gain = 61.812 ; free physical = 587661 ; free virtual = 792534

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 47 inverter(s) to 1527 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f9181685

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 579268 ; free virtual = 784078
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 84 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 125741ce2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 576356 ; free virtual = 781091
INFO: [Opt 31-389] Phase Constant propagation created 142 cells and removed 174 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13b97a184

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 569993 ; free virtual = 774772
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 13b97a184

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 567780 ; free virtual = 772567
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 13b97a184

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 567745 ; free virtual = 772524
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              84  |                                              0  |
|  Constant propagation         |             142  |             174  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1234f5f48

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3950.945 ; gain = 0.000 ; free physical = 587516 ; free virtual = 792184

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 19 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 19 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 148cc72e2

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4927.070 ; gain = 0.000 ; free physical = 587148 ; free virtual = 790384
Ending Power Optimization Task | Checksum: 148cc72e2

Time (s): cpu = 00:00:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4927.070 ; gain = 976.125 ; free physical = 587357 ; free virtual = 790602

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 148cc72e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4927.070 ; gain = 0.000 ; free physical = 587212 ; free virtual = 790468

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4927.070 ; gain = 0.000 ; free physical = 586831 ; free virtual = 790087
Ending Netlist Obfuscation Task | Checksum: 74627d24

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4927.070 ; gain = 0.000 ; free physical = 586651 ; free virtual = 789907
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:06 . Memory (MB): peak = 4927.070 ; gain = 1101.969 ; free physical = 586645 ; free virtual = 789901
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 27 17:20:16 2025...
