
;; Function HAL_DMA_Init (HAL_DMA_Init, funcdef_no=329, decl_uid=7607, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 17 count 14 (    1)


HAL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,8u,3e} r117={2d,2u} r120={1d,2u} r133={1d,2u} r134={1d,4u,1e} r136={1d,2u,1e} r137={1d,2u} r138={1d,2u} r145={1d,1u} r147={1d,3u} r150={1d,2u} r153={1d,2u} r154={1d,3u} r155={2d,1u} r156={2d,1u} r157={1d,28u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,3u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u,1e} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u,1e} r194={1d,2u} r195={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u,1e} r206={1d,1u} r207={1d,1u} r208={1d,3u} r211={1d,3u} r212={1d,1u} r219={1d,3u} r220={1d,1u} 
;;    total ref usage 294{100d,184u,10e} in 173{173 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,28] 102[29,29] 103[30,30] 113[31,31] 117[32,33] 120[34,34] 133[35,35] 134[36,36] 136[37,37] 137[38,38] 138[39,39] 145[40,40] 147[41,41] 150[42,42] 153[43,43] 154[44,44] 155[45,46] 156[47,48] 157[49,49] 158[50,50] 159[51,51] 160[52,52] 161[53,53] 162[54,54] 163[55,55] 164[56,56] 165[57,57] 166[58,58] 167[59,59] 168[60,60] 169[61,61] 171[62,62] 172[63,63] 173[64,64] 174[65,65] 175[66,66] 176[67,67] 177[68,68] 178[69,69] 179[70,70] 180[71,71] 181[72,72] 182[73,73] 183[74,74] 184[75,75] 185[76,76] 186[77,77] 187[78,78] 188[79,79] 189[80,80] 190[81,81] 191[82,82] 192[83,83] 193[84,84] 194[85,85] 195[86,86] 199[87,87] 200[88,88] 201[89,89] 202[90,90] 203[91,91] 204[92,92] 206[93,93] 207[94,94] 208[95,95] 211[96,96] 212[97,97] 219[98,98] 220[99,99] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 157
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 157
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[29],103[30]
;; rd  gen 	(2) 100[28],157[49]
;; rd  kill	(6) 100[24,25,26,27,28],157[49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[5],13[6],102[29],103[30],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d5(bb 0 insn -1) }u8(13){ d6(bb 0 insn -1) }u9(102){ d29(bb 0 insn -1) }u10(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 113 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 100 [cc] 113 158
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],157[49]
;; rd  gen 	(3) 100[25],113[31],158[50]
;; rd  kill	(7) 100[24,25,26,27,28],113[31],158[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; rd  out 	(6) 7[5],13[6],102[29],103[30],113[31],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d29(bb 0 insn -1) }u19(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 117 155 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  gen 	 117 155 159 160 161 162 163
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[29],103[30],113[31],157[49]
;; rd  gen 	(7) 117[33],155[46],159[51],160[52],161[53],162[54],163[55]
;; rd  kill	(9) 117[32,33],155[45,46],159[51],160[52],161[53],162[54],163[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; rd  out 	(8) 7[5],13[6],102[29],103[30],113[31],117[33],155[46],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d29(bb 0 insn -1) }u31(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 117 155 164 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  gen 	 117 155 164 165 166 167 168
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[29],103[30],113[31],157[49]
;; rd  gen 	(7) 117[32],155[45],164[56],165[57],166[58],167[59],168[60]
;; rd  kill	(9) 117[32,33],155[45,46],164[56],165[57],166[58],167[59],168[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; rd  out 	(8) 7[5],13[6],102[29],103[30],113[31],117[32],155[45],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d5(bb 0 insn -1) }u41(13){ d6(bb 0 insn -1) }u42(102){ d29(bb 0 insn -1) }u43(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; lr  def 	 100 [cc] 120 136 137 138 145 147 154 169 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  gen 	 100 [cc] 120 136 137 138 145 147 154 169 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 219 220
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[29],103[30],113[31],117[32,33],155[45,46],157[49]
;; rd  gen 	(35) 100[27],120[34],136[37],137[38],138[39],145[40],147[41],154[44],169[61],171[62],172[63],173[64],174[65],175[66],176[67],177[68],178[69],179[70],180[71],181[72],182[73],183[74],184[75],185[76],186[77],187[78],188[79],189[80],190[81],191[82],192[83],193[84],194[85],219[98],220[99]
;; rd  kill	(39) 100[24,25,26,27,28],120[34],136[37],137[38],138[39],145[40],147[41],154[44],169[61],171[62],172[63],173[64],174[65],175[66],176[67],177[68],178[69],179[70],180[71],181[72],182[73],183[74],184[75],185[76],186[77],187[78],188[79],189[80],190[81],191[82],192[83],193[84],194[85],219[98],220[99]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; rd  out 	(10) 7[5],13[6],102[29],103[30],147[41],154[44],157[49],185[76],194[85],219[98]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u109(7){ d5(bb 0 insn -1) }u110(13){ d6(bb 0 insn -1) }u111(102){ d29(bb 0 insn -1) }u112(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  def 	 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; live  gen 	 195
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[29],103[30],147[41],154[44],157[49],185[76],194[85],219[98]
;; rd  gen 	(1) 195[86]
;; rd  kill	(1) 195[86]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[5],13[6],102[29],103[30],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u120(7){ d5(bb 0 insn -1) }u121(13){ d6(bb 0 insn -1) }u122(102){ d29(bb 0 insn -1) }u123(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  def 	 100 [cc] 133 134 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; live  gen 	 100 [cc] 133 134 199
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[29],103[30],147[41],154[44],157[49],185[76],194[85],219[98]
;; rd  gen 	(4) 100[26],133[35],134[36],199[87]
;; rd  kill	(8) 100[24,25,26,27,28],133[35],134[36],199[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; rd  out 	(7) 7[5],13[6],102[29],103[30],134[36],157[49],194[85]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u134(7){ d5(bb 0 insn -1) }u135(13){ d6(bb 0 insn -1) }u136(102){ d29(bb 0 insn -1) }u137(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; lr  def 	 150 153 200 201 202 203 204 206 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; live  gen 	 150 153 200 201 202 203 204 206 207
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[29],103[30],134[36],157[49],194[85]
;; rd  gen 	(9) 150[42],153[43],200[88],201[89],202[90],203[91],204[92],206[93],207[94]
;; rd  kill	(9) 150[42],153[43],200[88],201[89],202[90],203[91],204[92],206[93],207[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[5],13[6],102[29],103[30],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 7 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u159(7){ d5(bb 0 insn -1) }u160(13){ d6(bb 0 insn -1) }u161(102){ d29(bb 0 insn -1) }u162(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 208
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[29],103[30],134[36],157[49],194[85]
;; rd  gen 	(1) 208[95]
;; rd  kill	(1) 208[95]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[5],13[6],102[29],103[30],157[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 9 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u169(7){ d5(bb 0 insn -1) }u170(13){ d6(bb 0 insn -1) }u171(102){ d29(bb 0 insn -1) }u172(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 211 212
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],157[49]
;; rd  gen 	(3) 156[47],211[96],212[97]
;; rd  kill	(4) 156[47,48],211[96],212[97]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[5],13[6],102[29],103[30],156[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u180(7){ d5(bb 0 insn -1) }u181(13){ d6(bb 0 insn -1) }u182(102){ d29(bb 0 insn -1) }u183(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 156
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],157[49]
;; rd  gen 	(1) 156[48]
;; rd  kill	(2) 156[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[5],13[6],102[29],103[30],156[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u184(7){ d5(bb 0 insn -1) }u185(13){ d6(bb 0 insn -1) }u186(102){ d29(bb 0 insn -1) }u187(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[29],103[30],156[47,48]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u190(0){ d0(bb 13 insn 222) }u191(7){ d5(bb 0 insn -1) }u192(13){ d6(bb 0 insn -1) }u193(102){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 13 insn 222) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 33 to worklist
  Adding insn 132 to worklist
  Adding insn 125 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 87 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 160 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 201 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 214 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 223 to worklist
Finished finding needed instructions:
  Adding insn 222 to worklist
Processing use of (reg 156 [ <retval> ]) in insn 222:
  Adding insn 9 to worklist
  Adding insn 8 to worklist
Processing use of (reg 211) in insn 8:
  Adding insn 205 to worklist
Processing use of (reg 0 r0) in insn 223:
Processing use of (reg 157 [ hdma ]) in insn 206:
  Adding insn 2 to worklist
Processing use of (reg 211) in insn 206:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 157 [ hdma ]) in insn 210:
Processing use of (subreg (reg 212) 0) in insn 210:
  Adding insn 208 to worklist
Processing use of (reg 157 [ hdma ]) in insn 214:
Processing use of (subreg (reg 211) 0) in insn 214:
Processing use of (reg 157 [ hdma ]) in insn 195:
Processing use of (reg 208) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 157 [ hdma ]) in insn 198:
Processing use of (reg 208) in insn 198:
Processing use of (reg 157 [ hdma ]) in insn 201:
Processing use of (reg 208) in insn 201:
Processing use of (reg 150 [ _66 ]) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 157 [ hdma ]) in insn 171:
Processing use of (reg 200) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 134 [ _23 ]) in insn 169:
  Adding insn 150 to worklist
Processing use of (reg 201) in insn 169:
  Adding insn 168 to worklist
Processing use of (subreg (reg 133 [ _22 ]) 0) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 157 [ hdma ]) in insn 149:
Processing use of (reg 157 [ hdma ]) in insn 174:
Processing use of (reg 202) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 153 [ _69 ]) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 157 [ hdma ]) in insn 180:
Processing use of (reg 194) in insn 179:
  Adding insn 123 to worklist
Processing use of (reg 204) in insn 179:
  Adding insn 177 to worklist
Processing use of (reg 203) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 134 [ _23 ]) in insn 176:
Processing use of (reg 150 [ _66 ]) in insn 185:
Processing use of (reg 206) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 153 [ _69 ]) in insn 188:
Processing use of (reg 207) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 134 [ _23 ]) in insn 151:
Processing use of (reg 154 [ prephitmp_77 ]) in insn 151:
  Adding insn 264 to worklist
Processing use of (reg 185) in insn 151:
  Adding insn 109 to worklist
Processing use of (reg 117 [ _5 ]) in insn 109:
  Adding insn 41 to worklist
  Adding insn 53 to worklist
Processing use of (reg 166) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 167) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 164) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 168) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 113 [ _1 ]) in insn 49:
  Adding insn 27 to worklist
Processing use of (reg 165) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 157 [ hdma ]) in insn 27:
Processing use of (reg 161) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 162) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 159) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 163) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 113 [ _1 ]) in insn 37:
Processing use of (reg 160) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 100 cc) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 219) in insn 264:
  Adding insn 261 to worklist
Processing use of (reg 220) in insn 264:
  Adding insn 262 to worklist
Processing use of (reg 113 [ _1 ]) in insn 263:
Processing use of (reg 184) in insn 263:
  Adding insn 97 to worklist
Processing use of (reg 147 [ _63 ]) in insn 154:
  Adding insn 124 to worklist
Processing use of (reg 219) in insn 154:
Processing use of (reg 193) in insn 124:
  Adding insn 122 to worklist
Processing use of (reg 194) in insn 124:
Processing use of (reg 190 [ channel_number ]) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 191) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 189) in insn 120:
  Adding insn 118 to worklist
Processing use of (reg 192) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 188 [ _2 ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 117:
Processing use of (reg 100 cc) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 199) in insn 159:
  Adding insn 156 to worklist
Processing use of (reg 133 [ _22 ]) in insn 156:
Processing use of (reg 157 [ hdma ]) in insn 136:
Processing use of (reg 195) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 154 [ prephitmp_77 ]) in insn 139:
Processing use of (reg 185) in insn 139:
Processing use of (reg 195) in insn 139:
Processing use of (reg 147 [ _63 ]) in insn 142:
Processing use of (reg 219) in insn 142:
Processing use of (reg 155 [ cstore_85 ]) in insn 57:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 157 [ hdma ]) in insn 57:
Processing use of (reg 117 [ _5 ]) in insn 58:
Processing use of (reg 157 [ hdma ]) in insn 58:
Processing use of (reg 157 [ hdma ]) in insn 62:
Processing use of (subreg (reg 169) 0) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 113 [ _1 ]) in insn 64:
Processing use of (reg 113 [ _1 ]) in insn 87:
Processing use of (reg 138 [ tmp ]) in insn 87:
  Adding insn 84 to worklist
Processing use of (reg 137 [ tmp ]) in insn 84:
  Adding insn 68 to worklist
Processing use of (reg 182) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 180) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 183 [ hdma_30(D)->Init.Priority ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 157 [ hdma ]) in insn 82:
Processing use of (reg 178) in insn 81:
  Adding insn 79 to worklist
Processing use of (reg 181 [ hdma_30(D)->Init.Mode ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 157 [ hdma ]) in insn 80:
Processing use of (reg 176) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 179 [ hdma_30(D)->Init.MemDataAlignment ]) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 157 [ hdma ]) in insn 78:
Processing use of (reg 174) in insn 77:
  Adding insn 75 to worklist
Processing use of (reg 177 [ hdma_30(D)->Init.PeriphDataAlignment ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 157 [ hdma ]) in insn 76:
Processing use of (reg 172) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 175 [ hdma_30(D)->Init.MemInc ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 157 [ hdma ]) in insn 74:
Processing use of (reg 120 [ _9 ]) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 173 [ hdma_30(D)->Init.PeriphInc ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 157 [ hdma ]) in insn 72:
Processing use of (reg 157 [ hdma ]) in insn 71:
Processing use of (reg 136 [ tmp ]) in insn 68:
Processing use of (reg 171) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 145 [ _61 ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 157 [ hdma ]) in insn 112:
Processing use of (reg 154 [ prephitmp_77 ]) in insn 111:
Processing use of (reg 186) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 185) in insn 110:
Processing use of (reg 157 [ hdma ]) in insn 115:
Processing use of (reg 187) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 147 [ _63 ]) in insn 125:
Processing use of (reg 157 [ hdma ]) in insn 125:
Processing use of (reg 100 cc) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 120 [ _9 ]) in insn 131:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 113 [ _1 ]) in insn 32:
Processing use of (reg 158) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 157 [ hdma ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,8u,3e} r117={2d,2u} r120={1d,2u} r133={1d,2u} r134={1d,4u,1e} r136={1d,2u,1e} r137={1d,2u} r138={1d,2u} r145={1d,1u} r147={1d,3u} r150={1d,2u} r153={1d,2u} r154={1d,3u} r155={2d,1u} r156={2d,1u} r157={1d,28u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,3u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u,1e} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u,1e} r194={1d,2u} r195={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u,1e} r206={1d,1u} r207={1d,1u} r208={1d,3u} r211={1d,3u} r212={1d,1u} r219={1d,3u} r220={1d,1u} 
;;    total ref usage 294{100d,184u,10e} in 173{173 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 157 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":153:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":154:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 157 [ hdma ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 228)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 228)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":163:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":164:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":165:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":166:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":167:3 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":168:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":169:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":170:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":172:3 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:3 -1
     (nil))
(insn 27 26 31 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 157 [ hdma ]) [6 hdma_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 27 32 3 (set (reg:SI 158)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073873927 [0x40020407]))
            (nil))))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 45)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:5 -1
     (nil))
(insn 36 35 37 4 (set (reg:SI 160)
        (const_int -1073872904 [0xffffffffbffdfff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (reg:SI 159)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:53 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int -1073872904 [0xffffffffbffdfff8]))
            (nil))))
(insn 38 37 39 4 (set (reg:SI 163)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (parallel [
            (set (reg:SI 162)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 159))
                            (zero_extend:DI (reg:SI 163)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 159)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 159))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 40 39 41 4 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 162)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 41 40 42 4 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 161)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 42 41 4 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":179:5 -1
     (nil))
(insn 4 42 45 4 (set (reg/f:SI 155 [ cstore_85 ])
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":179:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 6
(code_label 45 4 46 5 3 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:5 -1
     (nil))
(insn 48 47 49 5 (set (reg:SI 165)
        (const_int -1073873928 [0xffffffffbffdfbf8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:SI 164)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:53 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int -1073873928 [0xffffffffbffdfbf8]))
            (nil))))
(insn 50 49 51 5 (set (reg:SI 168)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (parallel [
            (set (reg:SI 167)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (zero_extend:DI (reg:SI 168)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 164)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 52 51 53 5 (set (reg:SI 166)
        (lshiftrt:SI (reg:SI 167)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 53 52 54 5 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 166)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 54 53 5 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":185:5 -1
     (nil))
(insn 5 54 55 5 (set (reg/f:SI 155 [ cstore_85 ])
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":185:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 55 5 56 6 4 (nil) [0 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_30(D)->DmaBaseAddress+0 S4 A32])
        (reg/f:SI 155 [ cstore_85 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155 [ cstore_85 ])
        (nil)))
(insn 58 57 59 6 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_30(D)->ChannelIndex+0 S4 A32])
        (reg:SI 117 [ _5 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:3 -1
     (nil))
(insn 60 59 62 6 (set (reg:SI 169)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_30(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:3 -1
     (nil))
(insn 64 63 65 6 (set (reg/v:SI 136 [ tmp ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 65 64 66 6 (var_location:SI tmp (reg/v:SI 136 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:7 -1
     (nil))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:3 -1
     (nil))
(insn 67 66 68 6 (set (reg:SI 171)
        (const_int -32753 [0xffffffffffff800f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 6 (set (reg/v:SI 137 [ tmp ])
        (and:SI (reg/v:SI 136 [ tmp ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmp ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 136 [ tmp ])
                    (const_int -32753 [0xffffffffffff800f]))
                (nil)))))
(debug_insn 69 68 70 6 (var_location:SI tmp (reg/v:SI 137 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:3 -1
     (nil))
(insn 71 70 72 6 (set (reg:SI 120 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_30(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 12 [0xc])) [1 hdma_30(D)->Init.PeriphInc+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:SI 172)
        (ior:SI (reg:SI 120 [ _9 ])
            (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:39 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ])
        (nil)))
(insn 74 73 75 6 (set (reg:SI 175 [ hdma_30(D)->Init.MemInc ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 16 [0x10])) [1 hdma_30(D)->Init.MemInc+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 6 (set (reg:SI 174)
        (ior:SI (reg:SI 172)
            (reg:SI 175 [ hdma_30(D)->Init.MemInc ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ hdma_30(D)->Init.MemInc ])
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 76 75 77 6 (set (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 20 [0x14])) [1 hdma_30(D)->Init.PeriphDataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 176)
        (ior:SI (reg:SI 174)
            (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:72 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 78 77 79 6 (set (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 24 [0x18])) [1 hdma_30(D)->Init.MemDataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 6 (set (reg:SI 178)
        (ior:SI (reg:SI 176)
            (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ])
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
(insn 80 79 81 6 (set (reg:SI 181 [ hdma_30(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 28 [0x1c])) [1 hdma_30(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 180)
        (ior:SI (reg:SI 178)
            (reg:SI 181 [ hdma_30(D)->Init.Mode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:72 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ hdma_30(D)->Init.Mode ])
        (expr_list:REG_DEAD (reg:SI 178)
            (nil))))
(insn 82 81 83 6 (set (reg:SI 183 [ hdma_30(D)->Init.Priority ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 32 [0x20])) [1 hdma_30(D)->Init.Priority+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":203:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 6 (set (reg:SI 182)
        (ior:SI (reg:SI 180)
            (reg:SI 183 [ hdma_30(D)->Init.Priority ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":203:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ hdma_30(D)->Init.Priority ])
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
(insn 84 83 85 6 (set (reg/v:SI 138 [ tmp ])
        (ior:SI (reg:SI 182)
            (reg/v:SI 137 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
            (nil))))
(debug_insn 85 84 86 6 (var_location:SI tmp (reg/v:SI 138 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:7 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":206:3 -1
     (nil))
(insn 87 86 88 6 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg/v:SI 138 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":206:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmp ])
        (nil)))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 89 88 90 6 (var_location:SI hdma (reg/v/f:SI 157 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 93 92 94 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 94 93 97 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 97 94 261 6 (set (reg:SI 184)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 97 262 6 (set (reg:SI 219)
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 263 6 (set (reg:SI 220)
        (const_int 1073874976 [0x40020820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 262 264 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 184))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(insn 264 263 103 6 (set (reg:SI 154 [ prephitmp_77 ])
        (if_then_else:SI (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 219)
            (reg:SI 220))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_DEAD (reg:CC 100 cc)
            (nil))))
(debug_insn 103 264 104 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:3 -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:20 -1
     (nil))
(debug_insn 106 105 107 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:3 -1
     (nil))
(debug_insn 107 106 108 6 (var_location:SI channel_number (udiv:SI (plus:SI (and:SI (reg/f:SI 113 [ _1 ])
                (const_int 255 [0xff]))
            (const_int -8 [0xfffffffffffffff8]))
        (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 -1
     (nil))
(debug_insn 108 107 109 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:3 -1
     (nil))
(insn 109 108 110 6 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 117 [ _5 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:102 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 110 109 111 6 (set (reg:SI 186)
        (ashift:SI (reg:SI 185)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:109 147 {*arm_shiftsi3}
     (nil))
(insn 111 110 112 6 (set (reg/f:SI 145 [ _61 ])
        (plus:SI (reg:SI 186)
            (reg:SI 154 [ prephitmp_77 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:51 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(insn 112 111 113 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_30(D)->DMAmuxChannel+0 S4 A32])
        (reg/f:SI 145 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145 [ _61 ])
        (nil)))
(debug_insn 113 112 114 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:3 -1
     (nil))
(insn 114 113 115 6 (set (reg:SI 187)
        (const_int 1073875072 [0x40020880])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_30(D)->DMAmuxChannelStatus+0 S4 A32])
        (reg:SI 187)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 116 115 117 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:3 -1
     (nil))
(insn 117 116 118 6 (set (reg/f:SI 188 [ _2 ])
        (zero_extend:SI (subreg:QI (reg/f:SI 113 [ _1 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 118 117 119 6 (set (reg/f:SI 189)
        (plus:SI (reg/f:SI 188 [ _2 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:56 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 188 [ _2 ])
        (nil)))
(insn 119 118 120 6 (set (reg:SI 192)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 6 (parallel [
            (set (reg:SI 191)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 189))
                            (zero_extend:DI (reg:SI 192)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 189))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 121 120 122 6 (set (reg:SI 190 [ channel_number ])
        (lshiftrt:SI (reg:SI 191)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 122 121 123 6 (set (reg:SI 193)
        (and:SI (reg:SI 190 [ channel_number ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ channel_number ])
        (nil)))
(insn 123 122 124 6 (set (reg:SI 194)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 6 (set (reg:SI 147 [ _63 ])
        (ashift:SI (reg:SI 194)
            (reg:SI 193))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 193))
            (nil))))
(insn 125 124 126 6 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_30(D)->DMAmuxChannelStatusMask+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 126 125 127 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 127 126 128 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 128 127 129 6 (var_location:SI channel_number (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 130 129 131 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:3 -1
     (nil))
(insn 131 130 132 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(jump_insn 132 131 133 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 146)
(note 133 132 134 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:5 -1
     (nil))
(insn 135 134 136 7 (set (reg:SI 195)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 7 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_30(D)->Init.Request+0 S4 A32])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 137 136 139 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:3 -1
     (nil))
(insn 139 137 140 7 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg:SI 154 [ prephitmp_77 ])) [1 _61->CCR+0 S4 A32])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg:SI 185)
            (expr_list:REG_DEAD (reg:SI 154 [ prephitmp_77 ])
                (nil)))))
(debug_insn 140 139 142 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:3 -1
     (nil))
(insn 142 140 143 7 (set (mem/v:SI (plus:SI (reg:SI 219)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 147 [ _63 ])
            (nil))))
(debug_insn 143 142 146 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:3 -1
     (nil))
      ; pc falls through to BB 10
(code_label 146 143 147 8 6 (nil) [1 uses])
(note 147 146 148 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:3 -1
     (nil))
(insn 149 148 150 8 (set (reg:SI 133 [ _22 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_30(D)->Init.Request+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 8 (set (reg:SI 134 [ _23 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ _22 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:50 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 151 150 152 8 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg:SI 154 [ prephitmp_77 ])) [1 _61->CCR+0 S4 A32])
        (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg:SI 154 [ prephitmp_77 ])
            (nil))))
(debug_insn 152 151 154 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:3 -1
     (nil))
(insn 154 152 155 8 (set (mem/v:SI (plus:SI (reg:SI 219)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 147 [ _63 ])
            (nil))))
(debug_insn 155 154 156 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:3 -1
     (nil))
(insn 156 155 159 8 (set (reg:SI 199)
        (plus:SI (reg:SI 133 [ _22 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(insn 159 156 160 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 160 159 161 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 260301052 (nil)))
 -> 191)
(note 161 160 162 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 162 161 163 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 163 162 164 9 (var_location:SI hdma (reg/v/f:SI 157 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 164 163 165 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1082:13 -1
     (nil))
(debug_insn 165 164 166 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:3 -1
     (nil))
(debug_insn 166 165 167 9 (var_location:SI request (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:12 -1
     (nil))
(debug_insn 167 166 168 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:3 -1
     (nil))
(insn 168 167 169 9 (set (reg:SI 201)
        (const_int 268468799 [0x1000823f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 170 9 (set (reg:SI 200)
        (plus:SI (reg:SI 134 [ _23 ])
            (reg:SI 201))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 134 [ _23 ])
                (const_int 268468799 [0x1000823f]))
            (nil))))
(insn 170 169 171 9 (set (reg/f:SI 150 [ _66 ])
        (ashift:SI (reg:SI 200)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(insn 171 170 172 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_30(D)->DMAmuxRequestGen+0 S4 A32])
        (reg/f:SI 150 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 172 171 173 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:3 -1
     (nil))
(insn 173 172 174 9 (set (reg:SI 202)
        (const_int 1073875264 [0x40020940])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 173 175 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_30(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(debug_insn 175 174 176 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:3 -1
     (nil))
(insn 176 175 177 9 (set (reg:SI 203)
        (plus:SI (reg:SI 134 [ _23 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:55 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (nil)))
(insn 177 176 179 9 (set (reg:SI 204)
        (and:SI (reg:SI 203)
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 179 177 180 9 (set (reg:SI 153 [ _69 ])
        (ashift:SI (reg:SI 194)
            (reg:SI 204))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 194)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 204))
                (nil)))))
(insn 180 179 181 9 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_30(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 153 [ _69 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 181 180 182 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 182 181 183 9 (var_location:SI request (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 183 182 184 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:5 -1
     (nil))
(insn 184 183 185 9 (set (reg:SI 206)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 9 (set (mem/v:SI (reg/f:SI 150 [ _66 ]) [1 _66->RGCR+0 S4 A32])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg/f:SI 150 [ _66 ])
            (nil))))
(debug_insn 186 185 187 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:5 -1
     (nil))
(insn 187 186 188 9 (set (reg/f:SI 207)
        (const_int 1073875200 [0x40020900])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 187 191 9 (set (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 68 [0x44])) [1 MEM[(struct DMAMUX_RequestGenStatus_TypeDef *)1073875264B].RGCFR+0 S4 A32])
        (reg:SI 153 [ _69 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_DEAD (reg:SI 153 [ _69 ])
            (nil))))
      ; pc falls through to BB 11
(code_label 191 188 192 10 7 (nil) [1 uses])
(note 192 191 193 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 193 192 194 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:5 -1
     (nil))
(insn 194 193 195 10 (set (reg:SI 208)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_30(D)->DMAmuxRequestGen+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 196 195 198 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":241:5 -1
     (nil))
(insn 198 196 199 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_30(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":241:34 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 199 198 201 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":242:5 -1
     (nil))
(insn 201 199 202 10 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_30(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":242:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(code_label 202 201 203 11 8 (nil) [0 uses])
(note 203 202 204 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 204 203 205 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:3 -1
     (nil))
(insn 205 204 206 11 (set (reg:SI 211)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_30(D)->ErrorCode+0 S4 A32])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 207 206 208 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:3 -1
     (nil))
(insn 208 207 210 11 (set (reg:SI 212)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 208 211 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_30(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 212) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(debug_insn 211 210 214 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":252:3 -1
     (nil))
(insn 214 211 215 11 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_30(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 211) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":252:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
        (nil)))
(debug_insn 215 214 8 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":254:3 -1
     (nil))
(insn 8 215 228 11 (set (reg:SI 156 [ <retval> ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":254:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 13
(code_label 228 8 227 12 9 (nil) [1 uses])
(note 227 228 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 227 216 12 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":159:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 216 9 217 13 2 (nil) [0 uses])
(note 217 216 222 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 222 217 223 13 (set (reg/i:SI 0 r0)
        (reg:SI 156 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":255:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ <retval> ])
        (nil)))
(insn 223 222 0 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":255:1 -1
     (nil))

;; Function HAL_DMA_DeInit (HAL_DMA_DeInit, funcdef_no=330, decl_uid=7609, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


HAL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,9u,3e} r114={1d,1u} r115={1d,1u} r121={2d,5u} r122={1d,3u,1e} r123={1d,2u,1e} r124={2d,2u} r131={1d,1u} r133={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={2d,1u} r143={1d,23u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,1u,1e} r153={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u,1e} r163={1d,1u} r165={1d,2u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,2u} r175={1d,2u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r182={1d,11u} 
;;    total ref usage 242{82d,149u,11e} in 154{154 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,29] 114[30,30] 115[31,31] 121[32,33] 122[34,34] 123[35,35] 124[36,37] 131[38,38] 133[39,39] 136[40,40] 137[41,41] 139[42,42] 141[43,43] 142[44,45] 143[46,46] 144[47,47] 145[48,48] 146[49,49] 147[50,50] 148[51,51] 149[52,52] 150[53,53] 151[54,54] 152[55,55] 153[56,56] 155[57,57] 156[58,58] 157[59,59] 158[60,60] 159[61,61] 160[62,62] 161[63,63] 162[64,64] 163[65,65] 165[66,66] 166[67,67] 167[68,68] 168[69,69] 169[70,70] 170[71,71] 171[72,72] 172[73,73] 173[74,74] 174[75,75] 175[76,76] 176[77,77] 177[78,78] 178[79,79] 181[80,80] 182[81,81] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[27],103[28]
;; rd  gen 	(2) 100[26],143[46]
;; rd  kill	(4) 100[24,25,26],143[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[27],103[28],143[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d5(bb 0 insn -1) }u8(13){ d6(bb 0 insn -1) }u9(102){ d27(bb 0 insn -1) }u10(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 113 114 115 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 100 [cc] 113 114 115 144
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],143[46]
;; rd  gen 	(5) 100[24],113[29],114[30],115[31],144[47]
;; rd  kill	(7) 100[24,25,26],113[29],114[30],115[31],144[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; rd  out 	(6) 7[5],13[6],102[27],103[28],113[29],143[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d5(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(102){ d27(bb 0 insn -1) }u23(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 121 124 141 145 146 147 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 121 124 141 145 146 147 148 149 150 151 152 153
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],113[29],143[46]
;; rd  gen 	(12) 121[33],124[37],141[43],145[48],146[49],147[50],148[51],149[52],150[53],151[54],152[55],153[56]
;; rd  kill	(14) 121[32,33],124[36,37],141[43],145[48],146[49],147[50],148[51],149[52],150[53],151[54],152[55],153[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; rd  out 	(8) 7[5],13[6],102[27],103[28],113[29],121[33],124[37],143[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d27(bb 0 insn -1) }u48(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 121 124 139 155 156 157 158 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 121 124 139 155 156 157 158 159 160 161 162 163
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],113[29],143[46]
;; rd  gen 	(12) 121[32],124[36],139[42],155[57],156[58],157[59],158[60],159[61],160[62],161[63],162[64],163[65]
;; rd  kill	(14) 121[32,33],124[36,37],139[42],155[57],156[58],157[59],158[60],159[61],160[62],161[63],162[64],163[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; rd  out 	(8) 7[5],13[6],102[27],103[28],113[29],121[32],124[36],143[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d27(bb 0 insn -1) }u73(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; lr  def 	 100 [cc] 122 123 131 133 165 166 167 168 169 170 171 172 173 174 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  gen 	 100 [cc] 122 123 131 133 165 166 167 168 169 170 171 172 173 174 175 176
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[27],103[28],113[29],121[32,33],124[36,37],143[46]
;; rd  gen 	(17) 100[25],122[34],123[35],131[38],133[39],165[66],166[67],167[68],168[69],169[70],170[71],171[72],172[73],173[74],174[75],175[76],176[77]
;; rd  kill	(19) 100[24,25,26],122[34],123[35],131[38],133[39],165[66],166[67],167[68],168[69],169[70],170[71],171[72],172[73],173[74],174[75],175[76],176[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; rd  out 	(9) 7[5],13[6],102[27],103[28],122[34],123[35],143[46],174[75],175[76]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d27(bb 0 insn -1) }u107(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 174 175
;; lr  def 	 136 137 177 178 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; live  gen 	 136 137 177 178 181
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],122[34],123[35],143[46],174[75],175[76]
;; rd  gen 	(5) 136[40],137[41],177[78],178[79],181[80]
;; rd  kill	(5) 136[40],137[41],177[78],178[79],181[80]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[27],103[28],143[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u121(7){ d5(bb 0 insn -1) }u122(13){ d6(bb 0 insn -1) }u123(102){ d27(bb 0 insn -1) }u124(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 142 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 142 182
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[27],103[28],122[34],123[35],143[46],174[75],175[76]
;; rd  gen 	(2) 142[44],182[81]
;; rd  kill	(3) 142[44,45],182[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[27],103[28],142[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u146(7){ d5(bb 0 insn -1) }u147(13){ d6(bb 0 insn -1) }u148(102){ d27(bb 0 insn -1) }u149(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],143[46]
;; rd  gen 	(1) 142[45]
;; rd  kill	(2) 142[44,45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[27],103[28],142[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(7){ d5(bb 0 insn -1) }u151(13){ d6(bb 0 insn -1) }u152(102){ d27(bb 0 insn -1) }u153(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],142[44,45]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u156(0){ d0(bb 10 insn 194) }u157(7){ d5(bb 0 insn -1) }u158(13){ d6(bb 0 insn -1) }u159(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 194) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 78 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 128 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 111 to worklist
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 161 to worklist
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
  Adding insn 194 to worklist
Processing use of (reg 142 [ <retval> ]) in insn 194:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Processing use of (reg 182) in insn 6:
  Adding insn 154 to worklist
Processing use of (reg 0 r0) in insn 195:
Processing use of (reg 143 [ hdma ]) in insn 155:
  Adding insn 2 to worklist
Processing use of (reg 182) in insn 155:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 143 [ hdma ]) in insn 158:
Processing use of (reg 182) in insn 158:
Processing use of (reg 143 [ hdma ]) in insn 161:
Processing use of (reg 182) in insn 161:
Processing use of (reg 143 [ hdma ]) in insn 164:
Processing use of (reg 182) in insn 164:
Processing use of (reg 143 [ hdma ]) in insn 167:
Processing use of (reg 182) in insn 167:
Processing use of (reg 143 [ hdma ]) in insn 170:
Processing use of (reg 182) in insn 170:
Processing use of (reg 143 [ hdma ]) in insn 173:
Processing use of (reg 182) in insn 173:
Processing use of (reg 143 [ hdma ]) in insn 176:
Processing use of (reg 182) in insn 176:
Processing use of (reg 143 [ hdma ]) in insn 180:
Processing use of (subreg (reg 182) 0) in insn 180:
Processing use of (reg 143 [ hdma ]) in insn 185:
Processing use of (subreg (reg 182) 0) in insn 185:
Processing use of (reg 136 [ _58 ]) in insn 147:
  Adding insn 138 to worklist
Processing use of (reg 175) in insn 147:
  Adding insn 117 to worklist
Processing use of (reg 177) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 122 [ _15 ]) in insn 137:
  Adding insn 123 to worklist
Processing use of (reg 178) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 143 [ hdma ]) in insn 123:
Processing use of (reg 137 [ _61 ]) in insn 150:
  Adding insn 142 to worklist
Processing use of (reg 181) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 123 [ _16 ]) in insn 142:
  Adding insn 124 to worklist
Processing use of (reg 174) in insn 142:
  Adding insn 109 to worklist
Processing use of (reg 122 [ _15 ]) in insn 124:
Processing use of (reg 131 [ _52 ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 143 [ hdma ]) in insn 98:
Processing use of (reg 124 [ prephitmp_29 ]) in insn 97:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
Processing use of (reg 166) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 165) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 121 [ _10 ]) in insn 95:
  Adding insn 34 to worklist
  Adding insn 65 to worklist
Processing use of (reg 157) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 158) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 155) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 159) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 113 [ _1 ]) in insn 61:
  Adding insn 16 to worklist
Processing use of (reg 156) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 143 [ hdma ]) in insn 16:
Processing use of (reg 147) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 148) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 145) in insn 32:
  Adding insn 30 to worklist
Processing use of (reg 149) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 113 [ _1 ]) in insn 30:
Processing use of (reg 146) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 143 [ hdma ]) in insn 101:
Processing use of (reg 167) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 133 [ _54 ]) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 143 [ hdma ]) in insn 111:
Processing use of (reg 173) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 174) in insn 110:
Processing use of (reg 170 [ channel_number ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 171) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 169) in insn 106:
  Adding insn 104 to worklist
Processing use of (reg 172) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 168 [ _4 ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 103:
Processing use of (reg 124 [ prephitmp_29 ]) in insn 118:
Processing use of (reg 165) in insn 118:
Processing use of (reg 175) in insn 118:
Processing use of (reg 133 [ _54 ]) in insn 121:
Processing use of (reg 176) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 100 cc) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 123 [ _16 ]) in insn 127:
Processing use of (reg 121 [ _10 ]) in insn 66:
Processing use of (reg 143 [ hdma ]) in insn 66:
Processing use of (reg 143 [ hdma ]) in insn 69:
Processing use of (reg 160) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 113 [ _1 ]) in insn 72:
Processing use of (reg 161) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 139 [ _77 ]) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 160) in insn 78:
Processing use of (reg 162) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 163) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 121 [ _10 ]) in insn 74:
Processing use of (reg 121 [ _10 ]) in insn 35:
Processing use of (reg 143 [ hdma ]) in insn 35:
Processing use of (reg 143 [ hdma ]) in insn 38:
Processing use of (reg 150) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 113 [ _1 ]) in insn 41:
Processing use of (reg 151) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 141 [ _84 ]) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 150) in insn 47:
Processing use of (reg 152) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 153) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 121 [ _10 ]) in insn 43:
Processing use of (reg 113 [ _1 ]) in insn 17:
Processing use of (reg 113 [ _1 ]) in insn 19:
Processing use of (reg 115 [ _3 ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 114 [ _2 ]) in insn 18:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 113 [ _1 ]) in insn 25:
Processing use of (reg 144) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 143 [ hdma ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,9u,3e} r114={1d,1u} r115={1d,1u} r121={2d,5u} r122={1d,3u,1e} r123={1d,2u,1e} r124={2d,2u} r131={1d,1u} r133={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={2d,1u} r143={1d,23u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,1u,1e} r153={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u,1e} r163={1d,1u} r165={1d,2u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,2u} r175={1d,2u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r182={1d,11u} 
;;    total ref usage 242{82d,149u,11e} in 154{154 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 143 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":264:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 3 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 143 [ hdma ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 200)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 200)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":273:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 -1
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 143 [ hdma ]) [6 hdma_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 18 20 3 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:3 -1
     (nil))
(insn 24 20 25 3 (set (reg:SI 144)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073873927 [0x40020407]))
            (nil))))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 57)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:5 -1
     (nil))
(insn 29 28 30 4 (set (reg:SI 146)
        (const_int -1073872904 [0xffffffffbffdfff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 4 (set (reg:SI 145)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:53 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int -1073872904 [0xffffffffbffdfff8]))
            (nil))))
(insn 31 30 32 4 (set (reg:SI 149)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg:SI 148)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 145))
                            (zero_extend:DI (reg:SI 149)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 145)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 145))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 33 32 34 4 (set (reg:SI 147)
        (lshiftrt:SI (reg:SI 148)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 34 33 35 4 (set (reg:SI 121 [ _10 ])
        (ashift:SI (reg:SI 147)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 35 34 36 4 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_21(D)->ChannelIndex+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:5 -1
     (nil))
(insn 37 36 38 4 (set (reg:SI 150)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_21(D)->DmaBaseAddress+0 S4 A32])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:3 -1
     (nil))
(insn 40 39 41 4 (set (reg:SI 151)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:3 -1
     (nil))
(insn 43 42 44 4 (set (reg:SI 152)
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:69 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 45 4 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 141 [ _84 ])
        (ashift:SI (reg:SI 153)
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 152)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 152))
                (nil)))))
(insn 47 45 48 4 (set (mem/v:SI (plus:SI (reg:SI 150)
                (const_int 4 [0x4])) [1 MEM[(struct DMA_TypeDef *)1073872896B].IFCR+0 S4 A32])
        (reg:SI 141 [ _84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 141 [ _84 ])
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 53 52 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 54 53 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 5 54 57 4 (set (reg:SI 124 [ prephitmp_29 ])
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 6
(code_label 57 5 58 5 22 (nil) [1 uses])
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:5 -1
     (nil))
(insn 60 59 61 5 (set (reg:SI 156)
        (const_int -1073873928 [0xffffffffbffdfbf8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 5 (set (reg:SI 155)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:53 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int -1073873928 [0xffffffffbffdfbf8]))
            (nil))))
(insn 62 61 63 5 (set (reg:SI 159)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (parallel [
            (set (reg:SI 158)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 155))
                            (zero_extend:DI (reg:SI 159)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 155))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 64 63 65 5 (set (reg:SI 157)
        (lshiftrt:SI (reg:SI 158)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 65 64 66 5 (set (reg:SI 121 [ _10 ])
        (ashift:SI (reg:SI 157)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 66 65 67 5 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_21(D)->ChannelIndex+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:5 -1
     (nil))
(insn 68 67 69 5 (set (reg:SI 160)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_21(D)->DmaBaseAddress+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 71 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:3 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 161)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 5 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 73 72 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:3 -1
     (nil))
(insn 74 73 75 5 (set (reg:SI 162)
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:69 90 {*arm_andsi3_insn}
     (nil))
(insn 75 74 76 5 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 78 5 (set (reg:SI 139 [ _77 ])
        (ashift:SI (reg:SI 163)
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 162)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 162))
                (nil)))))
(insn 78 76 79 5 (set (mem/v:SI (plus:SI (reg:SI 160)
                (const_int 4 [0x4])) [1 MEM[(struct DMA_TypeDef *)1073873920B].IFCR+0 S4 A32])
        (reg:SI 139 [ _77 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 139 [ _77 ])
            (nil))))
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 80 79 81 5 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 81 80 82 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 82 81 83 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 83 82 84 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 84 83 85 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 85 84 4 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 4 85 86 5 (set (reg:SI 124 [ prephitmp_29 ])
        (const_int 1073874976 [0x40020820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 86 4 87 6 23 (nil) [0 uses])
(note 87 86 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 89 88 90 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:3 -1
     (nil))
(debug_insn 91 90 92 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:20 -1
     (nil))
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:3 -1
     (nil))
(debug_insn 93 92 94 6 (var_location:SI channel_number (udiv:SI (plus:SI (and:SI (reg/f:SI 113 [ _1 ])
                (const_int 255 [0xff]))
            (const_int -8 [0xfffffffffffffff8]))
        (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 -1
     (nil))
(debug_insn 94 93 95 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:3 -1
     (nil))
(insn 95 94 96 6 (set (reg:SI 165)
        (lshiftrt:SI (reg:SI 121 [ _10 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:102 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 96 95 97 6 (set (reg:SI 166)
        (ashift:SI (reg:SI 165)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:109 147 {*arm_shiftsi3}
     (nil))
(insn 97 96 98 6 (set (reg/f:SI 131 [ _52 ])
        (plus:SI (reg:SI 166)
            (reg:SI 124 [ prephitmp_29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:51 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 98 97 99 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_21(D)->DMAmuxChannel+0 S4 A32])
        (reg/f:SI 131 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ _52 ])
        (nil)))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 167)
        (const_int 1073875072 [0x40020880])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_21(D)->DMAmuxChannelStatus+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 102 101 103 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:3 -1
     (nil))
(insn 103 102 104 6 (set (reg/f:SI 168 [ _4 ])
        (zero_extend:SI (subreg:QI (reg/f:SI 113 [ _1 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 104 103 105 6 (set (reg/f:SI 169)
        (plus:SI (reg/f:SI 168 [ _4 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:56 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 168 [ _4 ])
        (nil)))
(insn 105 104 106 6 (set (reg:SI 172)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 6 (parallel [
            (set (reg:SI 171)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 169))
                            (zero_extend:DI (reg:SI 172)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/f:SI 169)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 169))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 107 106 108 6 (set (reg:SI 170 [ channel_number ])
        (lshiftrt:SI (reg:SI 171)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 108 107 109 6 (set (reg:SI 173)
        (and:SI (reg:SI 170 [ channel_number ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ channel_number ])
        (nil)))
(insn 109 108 110 6 (set (reg:SI 174)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 6 (set (reg:SI 133 [ _54 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 173))
            (nil))))
(insn 111 110 112 6 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_21(D)->DMAmuxChannelStatusMask+0 S4 A32])
        (reg:SI 133 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 112 111 113 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 113 112 114 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 114 113 115 6 (var_location:SI channel_number (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 115 114 116 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 116 115 117 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:3 -1
     (nil))
(insn 117 116 118 6 (set (reg:SI 175)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 6 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 165)
                    (const_int 4 [0x4]))
                (reg:SI 124 [ prephitmp_29 ])) [1 _52->CCR+0 S4 A32])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_29 ])
            (nil))))
(debug_insn 119 118 120 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:3 -1
     (nil))
(insn 120 119 121 6 (set (reg/f:SI 176)
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 122 6 (set (mem/v:SI (plus:SI (reg/f:SI 176)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 133 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 133 [ _54 ])
            (nil))))
(debug_insn 122 121 123 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:3 -1
     (nil))
(insn 123 122 124 6 (set (reg:SI 122 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_21(D)->Init.Request+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 127 6 (set (reg:SI 123 [ _16 ])
        (plus:SI (reg:SI 122 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:35 7 {*arm_addsi3}
     (nil))
(insn 127 124 128 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _16 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 128 127 129 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 151)
(note 129 128 130 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 131 130 132 7 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 132 131 133 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1082:13 -1
     (nil))
(debug_insn 133 132 134 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:3 -1
     (nil))
(debug_insn 134 133 135 7 (var_location:SI request (reg:SI 122 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:12 -1
     (nil))
(debug_insn 135 134 136 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:3 -1
     (nil))
(insn 136 135 137 7 (set (reg:SI 178)
        (const_int 268468799 [0x1000823f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 136 138 7 (set (reg:SI 177)
        (plus:SI (reg:SI 122 [ _15 ])
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
            (expr_list:REG_EQUAL (plus:SI (reg:SI 122 [ _15 ])
                    (const_int 268468799 [0x1000823f]))
                (nil)))))
(insn 138 137 139 7 (set (reg/f:SI 136 [ _58 ])
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 139 138 140 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:3 -1
     (nil))
(debug_insn 140 139 142 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:3 -1
     (nil))
(insn 142 140 143 7 (set (reg:SI 137 [ _61 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 123 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 123 [ _16 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 123 [ _16 ]))
                (nil)))))
(debug_insn 143 142 144 7 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 144 143 145 7 (var_location:SI request (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":318:5 -1
     (nil))
(insn 147 145 148 7 (set (mem/v:SI (reg/f:SI 136 [ _58 ]) [1 _58->RGCR+0 S4 A32])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":318:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 136 [ _58 ])
            (nil))))
(debug_insn 148 147 149 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:5 -1
     (nil))
(insn 149 148 150 7 (set (reg/f:SI 181)
        (const_int 1073875200 [0x40020900])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 7 (set (mem/v:SI (plus:SI (reg/f:SI 181)
                (const_int 68 [0x44])) [1 MEM[(struct DMAMUX_RequestGenStatus_TypeDef *)1073875264B].RGCFR+0 S4 A32])
        (reg:SI 137 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
            (nil))))
(code_label 151 150 152 8 24 (nil) [1 uses])
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:3 -1
     (nil))
(insn 154 153 155 8 (set (reg:SI 182)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 154 156 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_21(D)->DMAmuxRequestGen+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 156 155 158 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":325:3 -1
     (nil))
(insn 158 156 159 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_21(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":325:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 159 158 161 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":326:3 -1
     (nil))
(insn 161 159 162 8 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_21(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":326:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 162 161 164 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":329:3 -1
     (nil))
(insn 164 162 165 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_21(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":329:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 165 164 167 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":330:3 -1
     (nil))
(insn 167 165 168 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_21(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":330:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 168 167 170 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":331:3 -1
     (nil))
(insn 170 168 171 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_21(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 171 170 173 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":332:3 -1
     (nil))
(insn 173 171 174 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_21(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":332:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 174 173 176 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":335:3 -1
     (nil))
(insn 176 174 177 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":335:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 177 176 180 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":338:3 -1
     (nil))
(insn 180 177 181 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":338:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 181 180 182 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(debug_insn 182 181 185 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(insn 185 182 186 8 (set (mem:QI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_21(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hdma ])
        (nil)))
(debug_insn 186 185 187 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(debug_insn 187 186 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":343:3 -1
     (nil))
(insn 6 187 200 8 (set (reg:SI 142 [ <retval> ])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":343:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 200 6 199 9 25 (nil) [1 uses])
(note 199 200 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 199 188 9 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":269:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 188 7 189 10 21 (nil) [0 uses])
(note 189 188 194 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 194 189 195 10 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":344:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ <retval> ])
        (nil)))
(insn 195 194 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":344:1 -1
     (nil))

;; Function HAL_DMA_Start (HAL_DMA_Start, funcdef_no=331, decl_uid=7614, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_DMA_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r114={1d,1u} r115={1d,9u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={3d,1u} r131={1d,16u} r132={1d,3u} r133={1d,3u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 174{60d,113u,1e} in 92{92 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 114[30,30] 115[31,31] 116[32,32] 117[33,33] 118[34,34] 119[35,35] 120[36,36] 121[37,37] 123[38,38] 124[39,39] 127[40,40] 128[41,41] 130[42,44] 131[45,45] 132[46,46] 133[47,47] 134[48,48] 135[49,49] 136[50,50] 140[51,51] 141[52,52] 143[53,53] 144[54,54] 145[55,55] 146[56,56] 147[57,57] 148[58,58] 149[59,59] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134 135
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134 135
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[28],103[29]
;; rd  gen 	(6) 100[27],131[45],132[46],133[47],134[48],135[49]
;; rd  kill	(9) 100[24,25,26,27],131[45],132[46],133[47],134[48],135[49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; rd  out 	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d28(bb 0 insn -1) }u14(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 114 136 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  gen 	 100 [cc] 114 136 140
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;; rd  gen 	(4) 100[26],114[30],136[50],140[51]
;; rd  kill	(7) 100[24,25,26,27],114[30],136[50],140[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; rd  out 	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d28(bb 0 insn -1) }u24(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 115 116 117 120 121 141 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  gen 	 100 [cc] 115 116 117 120 121 141 143 144
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;; rd  gen 	(9) 100[25],115[31],116[32],117[33],120[36],121[37],141[52],143[53],144[54]
;; rd  kill	(12) 100[24,25,26,27],115[31],116[32],117[33],120[36],121[37],141[52],143[53],144[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; rd  out 	(9) 7[5],13[6],102[28],103[29],115[31],131[45],132[46],133[47],134[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d28(bb 0 insn -1) }u48(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  gen 	 123 124
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],115[31],131[45],132[46],133[47],134[48]
;; rd  gen 	(2) 123[38],124[39]
;; rd  kill	(2) 123[38],124[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; rd  out 	(9) 7[5],13[6],102[28],103[29],115[31],131[45],132[46],133[47],134[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d28(bb 0 insn -1) }u56(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 134
;; lr  def 	 100 [cc] 127 128 145 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  gen 	 100 [cc] 127 128 145 146 147 148
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],115[31],131[45],132[46],133[47],134[48]
;; rd  gen 	(7) 100[24],127[40],128[41],145[55],146[56],147[57],148[58]
;; rd  kill	(10) 100[24,25,26,27],127[40],128[41],145[55],146[56],147[57],148[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],115[31],132[46],133[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d28(bb 0 insn -1) }u73(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],115[31],132[46],133[47]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[5],13[6],102[28],103[29],115[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d28(bb 0 insn -1) }u81(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],115[31],132[46],133[47]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[5],13[6],102[28],103[29],115[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 8 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d28(bb 0 insn -1) }u89(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 118 119 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 118 119 130
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],115[31]
;; rd  gen 	(3) 118[34],119[35],130[44]
;; rd  kill	(5) 118[34],119[35],130[42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(7){ d5(bb 0 insn -1) }u95(13){ d6(bb 0 insn -1) }u96(102){ d28(bb 0 insn -1) }u97(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 130 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 130 149
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;; rd  gen 	(2) 130[43],149[59]
;; rd  kill	(4) 130[42,43,44],149[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u100(7){ d5(bb 0 insn -1) }u101(13){ d6(bb 0 insn -1) }u102(102){ d28(bb 0 insn -1) }u103(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],131[45],132[46],133[47],134[48]
;; rd  gen 	(1) 130[42]
;; rd  kill	(3) 130[42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 9 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d28(bb 0 insn -1) }u107(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],130[42,43,44]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u110(0){ d0(bb 12 insn 122) }u111(7){ d5(bb 0 insn -1) }u112(13){ d6(bb 0 insn -1) }u113(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 122) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 64 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 111 to worklist
  Adding insn 123 to worklist
Finished finding needed instructions:
  Adding insn 122 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 122:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
Processing use of (reg 0 r0) in insn 123:
Processing use of (reg 131 [ hdma ]) in insn 111:
  Adding insn 2 to worklist
Processing use of (subreg (reg 149) 0) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ _3 ]) in insn 100:
  Adding insn 42 to worklist
Processing use of (reg 131 [ hdma ]) in insn 42:
Processing use of (reg 115 [ _3 ]) in insn 102:
Processing use of (reg 119 [ _7 ]) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 118 [ _6 ]) in insn 101:
Processing use of (reg 115 [ _3 ]) in insn 90:
Processing use of (reg 132 [ SrcAddress ]) in insn 90:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 115 [ _3 ]) in insn 92:
Processing use of (reg 133 [ DstAddress ]) in insn 92:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 115 [ _3 ]) in insn 82:
Processing use of (reg 133 [ DstAddress ]) in insn 82:
Processing use of (reg 115 [ _3 ]) in insn 84:
Processing use of (reg 132 [ SrcAddress ]) in insn 84:
Processing use of (reg 127 [ _28 ]) in insn 73:
  Adding insn 68 to worklist
Processing use of (reg 128 [ _29 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 145) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 147) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 146 [ hdma_11(D)->ChannelIndex ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 131 [ hdma ]) in insn 69:
Processing use of (reg 131 [ hdma ]) in insn 68:
Processing use of (reg 115 [ _3 ]) in insn 75:
Processing use of (reg 134 [ DataLength ]) in insn 75:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 148 [ hdma_11(D)->Init.Direction ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 131 [ hdma ]) in insn 77:
Processing use of (reg 123 [ _24 ]) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 124 [ _25 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 131 [ hdma ]) in insn 63:
Processing use of (reg 131 [ hdma ]) in insn 62:
Processing use of (reg 131 [ hdma ]) in insn 37:
Processing use of (subreg (reg 141) 0) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 131 [ hdma ]) in insn 40:
Processing use of (reg 143) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 115 [ _3 ]) in insn 43:
Processing use of (reg 115 [ _3 ]) in insn 45:
Processing use of (reg 117 [ _5 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 116 [ _4 ]) in insn 44:
Processing use of (reg 120 [ _21 ]) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 121 [ _22 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 131 [ hdma ]) in insn 54:
Processing use of (reg 131 [ hdma ]) in insn 53:
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 144 [ hdma_11(D)->DMAmuxRequestGen ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 131 [ hdma ]) in insn 57:
Processing use of (reg 131 [ hdma ]) in insn 24:
Processing use of (subreg (reg 136) 0) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 131 [ hdma ]) in insn 28:
Processing use of (reg 100 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 114 [ _2 ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (subreg (reg 140 [ hdma_11(D)->State ]) 0) in insn 30:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 135 [ hdma_11(D)->Lock ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 131 [ hdma ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r114={1d,1u} r115={1d,9u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={3d,1u} r131={1d,16u} r132={1d,3u} r133={1d,3u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 174{60d,113u,1e} in 92{92 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 131 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 132 [ SrcAddress ])
        (reg:SI 1 r1 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ SrcAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ DstAddress ])
        (reg:SI 2 r2 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DstAddress ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 134 [ DataLength ])
        (reg:SI 3 r3 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ DataLength ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":383:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 135 [ hdma_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_11(D)->Lock ])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 128)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(insn 22 21 24 3 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:3 -1
     (nil))
(insn 28 26 30 3 (set (reg:SI 140 [ hdma_11(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 140 [ hdma_11(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:34 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ hdma_11(D)->State ])
        (nil)))
(insn 31 30 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548789452 (nil)))
 -> 105)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:5 -1
     (nil))
(insn 35 34 37 4 (set (reg:SI 141)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:5 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 143)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_11(D)->ErrorCode+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 -1
     (nil))
(insn 42 41 43 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 131 [ hdma ]) [6 hdma_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 45 44 46 4 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI hdma (reg/v/f:SI 131 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI SrcAddress (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI DstAddress (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI DataLength (reg/v:SI 134 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1002:13 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:3 -1
     (nil))
(insn 53 52 54 4 (set (reg/f:SI 120 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_11(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 4 (set (reg:SI 121 [ _22 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_11(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _21 ])
                (const_int 4 [0x4])) [1 _21->CFR+0 S4 A32])
        (reg:SI 121 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _22 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _21 ])
            (nil))))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:3 -1
     (nil))
(insn 57 56 58 4 (set (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_11(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
        (nil)))
(jump_insn 59 58 60 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 65)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:5 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 123 [ _24 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_11(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 124 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_11(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _24 ])
                (const_int 4 [0x4])) [1 _24->RGCFR+0 S4 A32])
        (reg:SI 124 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _25 ])
        (expr_list:REG_DEAD (reg/f:SI 123 [ _24 ])
            (nil))))
(code_label 65 64 66 6 36 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:3 -1
     (nil))
(insn 68 67 69 6 (set (reg/f:SI 127 [ _28 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_11(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 6 (set (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_11(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:SI 145)
        (and:SI (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
        (nil)))
(insn 71 70 72 6 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 128 [ _29 ])
        (ashift:SI (reg:SI 147)
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 145)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 145))
                (nil)))))
(insn 73 72 74 6 (set (mem/v:SI (plus:SI (reg/f:SI 127 [ _28 ])
                (const_int 4 [0x4])) [1 _28->IFCR+0 S4 A32])
        (reg:SI 128 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _29 ])
        (expr_list:REG_DEAD (reg/f:SI 127 [ _28 ])
            (nil))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:3 -1
     (nil))
(insn 75 74 76 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 4 [0x4])) [1 _3->CNDTR+0 S4 A32])
        (reg/v:SI 134 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ DataLength ])
        (nil)))
(debug_insn 76 75 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:3 -1
     (nil))
(insn 77 76 78 6 (set (reg:SI 148 [ hdma_11(D)->Init.Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_11(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ hdma ])
        (nil)))
(insn 78 77 79 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ hdma_11(D)->Init.Direction ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ hdma_11(D)->Init.Direction ])
        (nil)))
(jump_insn 79 78 80 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 87)
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:5 -1
     (nil))
(insn 82 81 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ DstAddress ])
        (nil)))
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:5 -1
     (nil))
(insn 84 83 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ SrcAddress ])
        (nil)))
      ; pc falls through to BB 9
(code_label 87 84 88 8 37 (nil) [1 uses])
(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:5 -1
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ SrcAddress ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:5 -1
     (nil))
(insn 92 91 93 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ DstAddress ])
        (nil)))
(code_label 93 92 94 9 38 (nil) [0 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 96 95 97 9 (var_location:SI SrcAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI DstAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI DataLength (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 -1
     (nil))
(insn 100 99 101 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 9 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 102 101 7 9 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 7 102 105 9 (set (reg:SI 130 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 105 7 106 10 35 (nil) [1 uses])
(note 106 105 107 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(insn 109 108 111 10 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 112 10 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ hdma ])
            (nil))))
(debug_insn 112 111 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(debug_insn 113 112 114 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:5 -1
     (nil))
(debug_insn 114 113 8 10 (var_location:QI status (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:12 -1
     (nil))
(insn 8 114 128 10 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 128 8 127 11 39 (nil) [1 uses])
(note 127 128 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 127 115 11 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 115 9 116 12 34 (nil) [0 uses])
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 122 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 122 117 123 12 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":410:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 123 122 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":410:1 -1
     (nil))

;; Function HAL_DMA_Start_IT (HAL_DMA_Start_IT, funcdef_no=332, decl_uid=7619, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 26 count 20 (    1)


HAL_DMA_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,19u} r103={1d,18u} r114={1d,1u} r115={1d,15u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={3d,1u} r145={1d,18u} r146={1d,3u} r147={1d,3u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 249{77d,171u,1e} in 125{125 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,30] 102[31,31] 103[32,32] 114[33,33] 115[34,34] 116[35,35] 117[36,36] 119[37,37] 120[38,38] 121[39,39] 122[40,40] 123[41,41] 124[42,42] 125[43,43] 126[44,44] 128[45,45] 129[46,46] 130[47,47] 131[48,48] 132[49,49] 133[50,50] 134[51,51] 135[52,52] 136[53,53] 137[54,54] 138[55,55] 141[56,56] 142[57,57] 144[58,60] 145[61,61] 146[62,62] 147[63,63] 148[64,64] 149[65,65] 150[66,66] 154[67,67] 155[68,68] 157[69,69] 158[70,70] 159[71,71] 160[72,72] 161[73,73] 162[74,74] 163[75,75] 164[76,76] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d31(bb 0 insn -1) }u3(103){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146 147 148 149
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 145 146 147 148 149
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[31],103[32]
;; rd  gen 	(6) 100[30],145[61],146[62],147[63],148[64],149[65]
;; rd  kill	(12) 100[24,25,26,27,28,29,30],145[61],146[62],147[63],148[64],149[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; rd  out 	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d31(bb 0 insn -1) }u14(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 114 150 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  gen 	 100 [cc] 114 150 154
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;; rd  gen 	(4) 100[29],114[33],150[66],154[67]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],114[33],150[66],154[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; rd  out 	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d31(bb 0 insn -1) }u24(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 115 116 117 134 135 136 155 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  gen 	 100 [cc] 115 116 117 134 135 136 155 157
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;; rd  gen 	(9) 100[28],115[34],116[35],117[36],134[51],135[52],136[53],155[68],157[69]
;; rd  kill	(15) 100[24,25,26,27,28,29,30],115[34],116[35],117[36],134[51],135[52],136[53],155[68],157[69]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; rd  out 	(10) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63],148[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d31(bb 0 insn -1) }u48(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  gen 	 137 138
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63],148[64]
;; rd  gen 	(2) 137[54],138[55]
;; rd  kill	(2) 137[54],138[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; rd  out 	(10) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63],148[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d31(bb 0 insn -1) }u56(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 148
;; lr  def 	 100 [cc] 141 142 158 159 160 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  gen 	 100 [cc] 141 142 158 159 160 161
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63],148[64]
;; rd  gen 	(7) 100[27],141[56],142[57],158[70],159[71],160[72],161[73]
;; rd  kill	(13) 100[24,25,26,27,28,29,30],141[56],142[57],158[70],159[71],160[72],161[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; rd  out 	(9) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d31(bb 0 insn -1) }u73(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146 147
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d31(bb 0 insn -1) }u81(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146 147
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[31],103[32],115[34],136[53],145[61],146[62],147[63]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 7 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d31(bb 0 insn -1) }u89(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 100 [cc] 162
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;; rd  gen 	(2) 100[26],162[74]
;; rd  kill	(8) 100[24,25,26,27,28,29,30],162[74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d31(bb 0 insn -1) }u96(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 119 120
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;; rd  gen 	(2) 119[37],120[38]
;; rd  kill	(2) 119[37],120[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d31(bb 0 insn -1) }u104(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 121 122 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 121 122 123 124
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;; rd  gen 	(4) 121[39],122[40],123[41],124[42]
;; rd  kill	(4) 121[39],122[40],123[41],124[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d31(bb 0 insn -1) }u116(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 125 126 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 100 [cc] 125 126 163
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],136[53],145[61]
;; rd  gen 	(4) 100[25],125[43],126[44],163[75]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],125[43],126[44],163[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; rd  out 	(7) 7[5],13[6],102[31],103[32],115[34],125[43],136[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u122(7){ d5(bb 0 insn -1) }u123(13){ d6(bb 0 insn -1) }u124(102){ d31(bb 0 insn -1) }u125(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; live  gen 	 128 129
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],125[43],136[53]
;; rd  gen 	(2) 128[45],129[46]
;; rd  kill	(2) 128[45],129[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; rd  out 	(6) 7[5],13[6],102[31],103[32],115[34],136[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 13 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u130(7){ d5(bb 0 insn -1) }u131(13){ d6(bb 0 insn -1) }u132(102){ d31(bb 0 insn -1) }u133(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],115[34],125[43],136[53]
;; rd  gen 	(1) 100[24]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; rd  out 	(6) 7[5],13[6],102[31],103[32],115[34],136[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u136(7){ d5(bb 0 insn -1) }u137(13){ d6(bb 0 insn -1) }u138(102){ d31(bb 0 insn -1) }u139(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  gen 	 130 131
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],115[34],136[53]
;; rd  gen 	(2) 130[47],131[48]
;; rd  kill	(2) 130[47],131[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[5],13[6],102[31],103[32],115[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 15 14 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ d5(bb 0 insn -1) }u145(13){ d6(bb 0 insn -1) }u146(102){ d31(bb 0 insn -1) }u147(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 132 133 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 132 133 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],115[34],136[53]
;; rd  gen 	(3) 132[49],133[50],144[60]
;; rd  kill	(5) 132[49],133[50],144[58,59,60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[31],103[32],144[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 3 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u152(7){ d5(bb 0 insn -1) }u153(13){ d6(bb 0 insn -1) }u154(102){ d31(bb 0 insn -1) }u155(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 164
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;; rd  gen 	(2) 144[59],164[76]
;; rd  kill	(4) 144[58,59,60],164[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[31],103[32],144[59]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 2 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u158(7){ d5(bb 0 insn -1) }u159(13){ d6(bb 0 insn -1) }u160(102){ d31(bb 0 insn -1) }u161(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[31],103[32],145[61],146[62],147[63],148[64]
;; rd  gen 	(1) 144[58]
;; rd  kill	(3) 144[58,59,60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[31],103[32],144[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 16 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ d5(bb 0 insn -1) }u163(13){ d6(bb 0 insn -1) }u164(102){ d31(bb 0 insn -1) }u165(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],144[58,59,60]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u168(0){ d0(bb 19 insn 168) }u169(7){ d5(bb 0 insn -1) }u170(13){ d6(bb 0 insn -1) }u171(102){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[31],103[32]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 19 insn 168) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 64 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 102 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
  Adding insn 137 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 157 to worklist
  Adding insn 169 to worklist
Finished finding needed instructions:
  Adding insn 168 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 168:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
Processing use of (reg 0 r0) in insn 169:
Processing use of (reg 145 [ hdma ]) in insn 157:
  Adding insn 2 to worklist
Processing use of (subreg (reg 164) 0) in insn 157:
  Adding insn 155 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ _3 ]) in insn 146:
  Adding insn 42 to worklist
Processing use of (reg 145 [ hdma ]) in insn 42:
Processing use of (reg 115 [ _3 ]) in insn 148:
Processing use of (reg 133 [ _21 ]) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 132 [ _20 ]) in insn 147:
Processing use of (reg 136 [ _45 ]) in insn 140:
  Adding insn 57 to worklist
Processing use of (reg 145 [ hdma ]) in insn 57:
Processing use of (reg 131 [ _19 ]) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 136 [ _45 ]) in insn 142:
Processing use of (reg 130 [ _18 ]) in insn 141:
Processing use of (reg 100 cc) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 136 [ _45 ]) in insn 136:
Processing use of (reg 125 [ _13 ]) in insn 130:
  Adding insn 123 to worklist
Processing use of (reg 145 [ hdma ]) in insn 123:
Processing use of (reg 125 [ _13 ]) in insn 132:
Processing use of (reg 129 [ _17 ]) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 128 [ _16 ]) in insn 131:
Processing use of (reg 125 [ _13 ]) in insn 124:
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 163) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 126 [ _14 ]) in insn 125:
Processing use of (reg 115 [ _3 ]) in insn 113:
Processing use of (reg 115 [ _3 ]) in insn 115:
Processing use of (reg 122 [ _10 ]) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 121 [ _9 ]) in insn 114:
Processing use of (reg 115 [ _3 ]) in insn 117:
Processing use of (reg 115 [ _3 ]) in insn 119:
Processing use of (reg 124 [ _12 ]) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 123 [ _11 ]) in insn 118:
Processing use of (reg 115 [ _3 ]) in insn 105:
Processing use of (reg 115 [ _3 ]) in insn 107:
Processing use of (reg 120 [ _8 ]) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 119 [ _7 ]) in insn 106:
Processing use of (reg 100 cc) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 162 [ hdma_28(D)->XferHalfCpltCallback ]) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 145 [ hdma ]) in insn 100:
Processing use of (reg 115 [ _3 ]) in insn 90:
Processing use of (reg 146 [ SrcAddress ]) in insn 90:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 115 [ _3 ]) in insn 92:
Processing use of (reg 147 [ DstAddress ]) in insn 92:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 115 [ _3 ]) in insn 82:
Processing use of (reg 147 [ DstAddress ]) in insn 82:
Processing use of (reg 115 [ _3 ]) in insn 84:
Processing use of (reg 146 [ SrcAddress ]) in insn 84:
Processing use of (reg 141 [ _50 ]) in insn 73:
  Adding insn 68 to worklist
Processing use of (reg 142 [ _51 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 158) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 160) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 159 [ hdma_28(D)->ChannelIndex ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 145 [ hdma ]) in insn 69:
Processing use of (reg 145 [ hdma ]) in insn 68:
Processing use of (reg 115 [ _3 ]) in insn 75:
Processing use of (reg 148 [ DataLength ]) in insn 75:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 161 [ hdma_28(D)->Init.Direction ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 145 [ hdma ]) in insn 77:
Processing use of (reg 137 [ _46 ]) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 138 [ _47 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 145 [ hdma ]) in insn 63:
Processing use of (reg 145 [ hdma ]) in insn 62:
Processing use of (reg 145 [ hdma ]) in insn 37:
Processing use of (subreg (reg 155) 0) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 145 [ hdma ]) in insn 40:
Processing use of (reg 157) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 115 [ _3 ]) in insn 43:
Processing use of (reg 115 [ _3 ]) in insn 45:
Processing use of (reg 117 [ _5 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 116 [ _4 ]) in insn 44:
Processing use of (reg 134 [ _43 ]) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 135 [ _44 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 145 [ hdma ]) in insn 54:
Processing use of (reg 145 [ hdma ]) in insn 53:
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 136 [ _45 ]) in insn 58:
Processing use of (reg 145 [ hdma ]) in insn 24:
Processing use of (subreg (reg 150) 0) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 145 [ hdma ]) in insn 28:
Processing use of (reg 100 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 114 [ _2 ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (subreg (reg 154 [ hdma_28(D)->State ]) 0) in insn 30:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 149 [ hdma_28(D)->Lock ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 145 [ hdma ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,19u} r103={1d,18u} r114={1d,1u} r115={1d,15u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={3d,1u} r145={1d,18u} r146={1d,3u} r147={1d,3u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 249{77d,171u,1e} in 125{125 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 145 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 146 [ SrcAddress ])
        (reg:SI 1 r1 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ SrcAddress ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 147 [ DstAddress ])
        (reg:SI 2 r2 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DstAddress ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 148 [ DataLength ])
        (reg:SI 3 r3 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ DataLength ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":427:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 149 [ hdma_28(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ hdma_28(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ hdma_28(D)->Lock ])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 174)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(insn 22 21 24 3 (set (reg:SI 150)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 3 (set (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:3 -1
     (nil))
(insn 28 26 30 3 (set (reg:SI 154 [ hdma_28(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ hdma_28(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:34 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_28(D)->State ])
        (nil)))
(insn 31 30 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548789452 (nil)))
 -> 151)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:5 -1
     (nil))
(insn 35 34 37 4 (set (reg:SI 155)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:5 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 157)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_28(D)->ErrorCode+0 S4 A32])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 -1
     (nil))
(insn 42 41 43 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 145 [ hdma ]) [6 hdma_28(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 45 44 46 4 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI hdma (reg/v/f:SI 145 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI SrcAddress (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI DstAddress (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI DataLength (reg/v:SI 148 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1002:13 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:3 -1
     (nil))
(insn 53 52 54 4 (set (reg/f:SI 134 [ _43 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_28(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 4 (set (reg:SI 135 [ _44 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_28(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (mem/v:SI (plus:SI (reg/f:SI 134 [ _43 ])
                (const_int 4 [0x4])) [1 _43->CFR+0 S4 A32])
        (reg:SI 135 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 134 [ _43 ])
            (nil))))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:3 -1
     (nil))
(insn 57 56 58 4 (set (reg/f:SI 136 [ _45 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_28(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _45 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 59 58 60 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 65)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:5 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 137 [ _46 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_28(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 138 [ _47 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_28(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (mem/v:SI (plus:SI (reg/f:SI 137 [ _46 ])
                (const_int 4 [0x4])) [1 _46->RGCFR+0 S4 A32])
        (reg:SI 138 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _47 ])
        (expr_list:REG_DEAD (reg/f:SI 137 [ _46 ])
            (nil))))
(code_label 65 64 66 6 48 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:3 -1
     (nil))
(insn 68 67 69 6 (set (reg/f:SI 141 [ _50 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_28(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 6 (set (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_28(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:SI 158)
        (and:SI (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
        (nil)))
(insn 71 70 72 6 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 142 [ _51 ])
        (ashift:SI (reg:SI 160)
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 158)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 158))
                (nil)))))
(insn 73 72 74 6 (set (mem/v:SI (plus:SI (reg/f:SI 141 [ _50 ])
                (const_int 4 [0x4])) [1 _50->IFCR+0 S4 A32])
        (reg:SI 142 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _51 ])
        (expr_list:REG_DEAD (reg/f:SI 141 [ _50 ])
            (nil))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:3 -1
     (nil))
(insn 75 74 76 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 4 [0x4])) [1 _3->CNDTR+0 S4 A32])
        (reg/v:SI 148 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ DataLength ])
        (nil)))
(debug_insn 76 75 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:3 -1
     (nil))
(insn 77 76 78 6 (set (reg:SI 161 [ hdma_28(D)->Init.Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_28(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 161 [ hdma_28(D)->Init.Direction ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_28(D)->Init.Direction ])
        (nil)))
(jump_insn 79 78 80 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 87)
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:5 -1
     (nil))
(insn 82 81 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ DstAddress ])
        (nil)))
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:5 -1
     (nil))
(insn 84 83 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ SrcAddress ])
        (nil)))
      ; pc falls through to BB 9
(code_label 87 84 88 8 49 (nil) [1 uses])
(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:5 -1
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ SrcAddress ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:5 -1
     (nil))
(insn 92 91 93 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ DstAddress ])
        (nil)))
(code_label 93 92 94 9 50 (nil) [0 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 96 95 97 9 (var_location:SI SrcAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI DstAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI DataLength (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:5 -1
     (nil))
(insn 100 99 101 9 (set (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_28(D)->XferHalfCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
        (nil)))
(jump_insn 102 101 103 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 103 102 104 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 -1
     (nil))
(insn 105 104 106 10 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 10 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 14 [0xe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 107 106 110 10 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
      ; pc falls through to BB 12
(code_label 110 107 111 11 51 (nil) [1 uses])
(note 111 110 112 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 -1
     (nil))
(insn 113 112 114 11 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 11 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 115 114 116 11 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 116 115 117 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 -1
     (nil))
(insn 117 116 118 11 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 11 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 119 118 120 11 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(code_label 120 119 121 12 52 (nil) [0 uses])
(note 121 120 122 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:5 -1
     (nil))
(insn 123 122 124 12 (set (reg/f:SI 125 [ _13 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_28(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ hdma ])
        (nil)))
(insn 124 123 125 12 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 12 (set (reg:SI 163)
        (and:SI (reg:SI 126 [ _14 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:35 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 126 125 127 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 127 126 128 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 133)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 133)
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:7 -1
     (nil))
(insn 130 129 131 13 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 13 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 132 131 133 13 (set (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
            (nil))))
(code_label 133 132 134 14 53 (nil) [1 uses])
(note 134 133 135 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":464:5 -1
     (nil))
(insn 136 135 137 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _45 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":464:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 137 136 138 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":464:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 143)
(note 138 137 139 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:7 -1
     (nil))
(insn 140 139 141 15 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 136 [ _45 ]) [1 _45->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 15 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 142 141 143 15 (set (mem/v:SI (reg/f:SI 136 [ _45 ]) [1 _45->RGCR+0 S4 A32])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136 [ _45 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
            (nil))))
(code_label 143 142 144 16 54 (nil) [1 uses])
(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 -1
     (nil))
(insn 146 145 147 16 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 16 (set (reg:SI 133 [ _21 ])
        (ior:SI (reg:SI 132 [ _20 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 148 147 7 16 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 7 148 151 16 (set (reg:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 151 7 152 17 47 (nil) [1 uses])
(note 152 151 153 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(debug_insn 154 153 155 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(insn 155 154 157 17 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 155 158 17 (set (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ hdma ])
            (nil))))
(debug_insn 158 157 159 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(debug_insn 159 158 160 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:5 -1
     (nil))
(debug_insn 160 159 8 17 (var_location:QI status (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:12 -1
     (nil))
(insn 8 160 174 17 (set (reg:SI 144 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 174 8 173 18 55 (nil) [1 uses])
(note 173 174 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 173 161 18 (set (reg:SI 144 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 161 9 162 19 46 (nil) [0 uses])
(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 168 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 168 163 169 19 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ <retval> ])
        (nil)))
(insn 169 168 0 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":483:1 -1
     (nil))

;; Function HAL_DMA_Abort (HAL_DMA_Abort, funcdef_no=333, decl_uid=7621, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_DMA_Abort

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={3d,2u} r134={1d,13u} r137={1d,1u} r138={1d,1u} r139={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} 
;;    total ref usage 137{57d,79u,1e} in 65{65 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,25] 102[26,26] 103[27,27] 113[28,28] 114[29,29] 115[30,30] 116[31,31] 117[32,32] 118[33,33] 119[34,34] 120[35,35] 121[36,36] 124[37,37] 125[38,38] 126[39,39] 127[40,40] 128[41,41] 129[42,42] 130[43,43] 131[44,44] 132[45,45] 133[46,48] 134[49,49] 137[50,50] 138[51,51] 139[52,52] 140[53,53] 141[54,54] 142[55,55] 144[56,56] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 134 137
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 134 137
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[26],103[27]
;; rd  gen 	(4) 100[25],113[28],134[49],137[50]
;; rd  kill	(5) 100[24,25],113[28],134[49],137[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[26],103[27],134[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d26(bb 0 insn -1) }u12(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 133 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 133 138
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[26],103[27],134[49]
;; rd  gen 	(2) 133[48],138[51]
;; rd  kill	(4) 133[46,47,48],138[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[26],103[27],133[48],134[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d26(bb 0 insn -1) }u18(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 139 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 139 140 141
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[26],103[27],134[49]
;; rd  gen 	(17) 100[24],114[29],115[30],116[31],117[32],118[33],119[34],120[35],121[36],124[37],125[38],126[39],127[40],128[41],139[52],140[53],141[54]
;; rd  kill	(18) 100[24,25],114[29],115[30],116[31],117[32],118[33],119[34],120[35],121[36],124[37],125[38],126[39],127[40],128[41],139[52],140[53],141[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; rd  out 	(6) 7[5],13[6],102[26],103[27],128[41],134[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(7){ d5(bb 0 insn -1) }u49(13){ d6(bb 0 insn -1) }u50(102){ d26(bb 0 insn -1) }u51(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  def 	 129 130 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  gen 	 129 130 131 132 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],128[41],134[49]
;; rd  gen 	(5) 129[42],130[43],131[44],132[45],133[47]
;; rd  kill	(7) 129[42],130[43],131[44],132[45],133[46,47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[26],103[27],133[47],134[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u60(7){ d5(bb 0 insn -1) }u61(13){ d6(bb 0 insn -1) }u62(102){ d26(bb 0 insn -1) }u63(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[26],103[27],128[41],134[49]
;; rd  gen 	(1) 133[46]
;; rd  kill	(3) 133[46,47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[26],103[27],133[46],134[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d26(bb 0 insn -1) }u68(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  def 	 0 [r0] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 0 [r0] 142 144
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[26],103[27],133[46,47,48],134[49]
;; rd  gen 	(3) 0[0],142[55],144[56]
;; rd  kill	(4) 0[0,1],142[55],144[56]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u76(0){ d0(bb 7 insn 84) }u77(7){ d5(bb 0 insn -1) }u78(13){ d6(bb 0 insn -1) }u79(102){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 84) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 21 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 85 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
  Adding insn 84 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 84:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 128 [ _16 ]) in insn 6:
  Adding insn 54 to worklist
Processing use of (reg 134 [ hdma ]) in insn 54:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 134 [ hdma ]) in insn 72:
Processing use of (subreg (reg 142) 0) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 134 [ hdma ]) in insn 77:
Processing use of (subreg (reg 144) 0) in insn 77:
  Adding insn 75 to worklist
Processing use of (reg 0 r0) in insn 85:
Processing use of (reg 128 [ _16 ]) in insn 59:
Processing use of (reg 128 [ _16 ]) in insn 61:
Processing use of (reg 130 [ _18 ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 129 [ _17 ]) in insn 60:
Processing use of (reg 131 [ _19 ]) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 132 [ _20 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 134 [ hdma ]) in insn 64:
Processing use of (reg 134 [ hdma ]) in insn 63:
Processing use of (reg 114 [ _2 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 134 [ hdma ]) in insn 29:
Processing use of (reg 114 [ _2 ]) in insn 32:
Processing use of (reg 116 [ _4 ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 115 [ _3 ]) in insn 31:
Processing use of (reg 117 [ _5 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 134 [ hdma ]) in insn 34:
Processing use of (reg 117 [ _5 ]) in insn 37:
Processing use of (reg 119 [ _7 ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 118 [ _6 ]) in insn 36:
Processing use of (reg 114 [ _2 ]) in insn 39:
Processing use of (reg 114 [ _2 ]) in insn 41:
Processing use of (reg 121 [ _9 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 120 [ _8 ]) in insn 40:
Processing use of (reg 124 [ _12 ]) in insn 48:
  Adding insn 43 to worklist
Processing use of (reg 125 [ _13 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 139) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 141) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 140 [ hdma_24(D)->ChannelIndex ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 134 [ hdma ]) in insn 44:
Processing use of (reg 134 [ hdma ]) in insn 43:
Processing use of (reg 126 [ _14 ]) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 127 [ _15 ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 134 [ hdma ]) in insn 51:
Processing use of (reg 134 [ hdma ]) in insn 50:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 128 [ _16 ]) in insn 55:
Processing use of (reg 134 [ hdma ]) in insn 21:
Processing use of (reg 138) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 134 [ hdma ]) in insn 13:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (subreg (reg 137 [ hdma_24(D)->State ]) 0) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Abort

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={3d,2u} r134={1d,13u} r137={1d,1u} r138={1d,1u} r139={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} 
;;    total ref usage 137{57d,79u,1e} in 65{65 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 134 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:3 -1
     (nil))
(insn 13 11 15 2 (set (reg:SI 137 [ hdma_24(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_24(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ hdma_24(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137 [ hdma_24(D)->State ])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 26)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 138)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:5 -1
     (nil))
(debug_insn 23 22 4 3 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:12 -1
     (nil))
(insn 4 23 26 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 26 4 27 4 68 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 -1
     (nil))
(insn 29 28 30 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 134 [ hdma ]) [6 hdma_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:6 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_24(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 37 36 38 4 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CCR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:6 -1
     (nil))
(insn 43 42 44 4 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_24(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 4 (set (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_24(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:SI 139)
        (and:SI (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:72 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
        (nil)))
(insn 46 45 47 4 (set (reg:SI 141)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 4 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 141)
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:49 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 139)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 139))
                (nil)))))
(insn 48 47 49 4 (set (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 4 [0x4])) [1 _12->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:6 -1
     (nil))
(insn 50 49 51 4 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_24(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 4 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_24(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 4 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 4 [0x4])) [1 _14->CFR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 53 52 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:6 -1
     (nil))
(insn 54 53 55 4 (set (reg/f:SI 128 [ _16 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_24(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ _16 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 57 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 90)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:8 -1
     (nil))
(insn 59 58 60 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 5 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 61 60 62 5 (set (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
            (nil))))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:8 -1
     (nil))
(insn 63 62 64 5 (set (reg/f:SI 131 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_24(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (reg:SI 132 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_24(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:50 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 5 5 (set (mem/v:SI (plus:SI (reg/f:SI 131 [ _19 ])
                (const_int 4 [0x4])) [1 _19->RGCFR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _19 ])
            (nil))))
(insn 5 65 90 5 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 7
(code_label 90 5 89 6 70 (nil) [1 uses])
(note 89 90 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 89 66 6 (set (reg/v:SI 133 [ <retval> ])
        (reg/f:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 66 6 67 7 69 (nil) [0 uses])
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:3 -1
     (nil))
(insn 70 69 72 7 (set (reg:SI 142)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 70 73 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_24(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 73 72 74 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(insn 75 74 77 7 (set (reg:SI 144)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 75 78 7 (set (mem:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_24(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ hdma ])
            (nil))))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(debug_insn 79 78 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":535:3 -1
     (nil))
(insn 84 79 85 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":536:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 85 84 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":536:1 -1
     (nil))

;; Function HAL_DMA_Abort_IT (HAL_DMA_Abort_IT, funcdef_no=334, decl_uid=7623, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


HAL_DMA_Abort_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,9u} r103={1d,8u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={3d,2u} r135={1d,17u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,2u} 
;;    total ref usage 244{143d,100u,1e} in 80{79 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 108, 109, 110
;;  reg->defs[] map:	0[0,3] 1[4,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,104] 101[105,105] 102[106,106] 103[107,107] 104[108,108] 105[109,109] 106[110,110] 113[111,111] 114[112,112] 115[113,113] 116[114,114] 117[115,115] 118[116,116] 119[117,117] 120[118,118] 121[119,119] 124[120,120] 125[121,121] 126[122,122] 127[123,123] 128[124,124] 129[125,125] 130[126,126] 131[127,127] 132[128,128] 133[129,129] 134[130,132] 135[133,133] 138[134,134] 139[135,135] 140[136,136] 142[137,137] 144[138,138] 145[139,139] 146[140,140] 147[141,141] 149[142,142] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[106],103[107]
;; rd  kill	(48) 0[0,1,2,3],1[4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[106],103[107]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[10],13[13],102[106],103[107]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d106(bb 0 insn -1) }u3(103){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 135 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 135 138
;; live  kill	
;; rd  in  	(5) 0[3],7[10],13[13],102[106],103[107]
;; rd  gen 	(4) 100[104],113[111],135[133],138[134]
;; rd  kill	(7) 100[101,102,103,104],113[111],135[133],138[134]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[10],13[13],102[106],103[107],135[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d10(bb 0 insn -1) }u10(13){ d13(bb 0 insn -1) }u11(102){ d106(bb 0 insn -1) }u12(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 134 139 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 134 139 140 142
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[106],103[107],135[133]
;; rd  gen 	(4) 134[132],139[135],140[136],142[137]
;; rd  kill	(6) 134[130,131,132],139[135],140[136],142[137]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[10],13[13],102[106],103[107],134[132]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d10(bb 0 insn -1) }u21(13){ d13(bb 0 insn -1) }u22(102){ d106(bb 0 insn -1) }u23(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 144 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 144 145 146
;; live  kill	
;; rd  in  	(5) 7[10],13[13],102[106],103[107],135[133]
;; rd  gen 	(17) 100[103],114[112],115[113],116[114],117[115],118[116],119[117],120[118],121[119],124[120],125[121],126[122],127[123],128[124],144[138],145[139],146[140]
;; rd  kill	(20) 100[101,102,103,104],114[112],115[113],116[114],117[115],118[116],119[117],120[118],121[119],124[120],125[121],126[122],127[123],128[124],144[138],145[139],146[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; rd  out 	(6) 7[10],13[13],102[106],103[107],128[124],135[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u53(7){ d10(bb 0 insn -1) }u54(13){ d13(bb 0 insn -1) }u55(102){ d106(bb 0 insn -1) }u56(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  def 	 129 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; live  gen 	 129 130 131 132
;; live  kill	
;; rd  in  	(6) 7[10],13[13],102[106],103[107],128[124],135[133]
;; rd  gen 	(4) 129[125],130[126],131[127],132[128]
;; rd  kill	(4) 129[125],130[126],131[127],132[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[10],13[13],102[106],103[107],135[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u65(7){ d10(bb 0 insn -1) }u66(13){ d13(bb 0 insn -1) }u67(102){ d106(bb 0 insn -1) }u68(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 133 147 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 100 [cc] 133 147 149
;; live  kill	
;; rd  in  	(6) 7[10],13[13],102[106],103[107],128[124],135[133]
;; rd  gen 	(4) 100[102],133[129],147[141],149[142]
;; rd  kill	(7) 100[101,102,103,104],133[129],147[141],149[142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; rd  out 	(7) 7[10],13[13],102[106],103[107],133[129],135[133],149[142]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u76(7){ d10(bb 0 insn -1) }u77(13){ d13(bb 0 insn -1) }u78(102){ d106(bb 0 insn -1) }u79(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; live  gen 	 0 [r0] 134
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[10],13[13],102[106],103[107],133[129],135[133],149[142]
;; rd  gen 	(1) 134[131]
;; rd  kill	(5) 14[14,15],134[130,131,132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[10],13[13],102[106],103[107],134[131]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u85(7){ d10(bb 0 insn -1) }u86(13){ d13(bb 0 insn -1) }u87(102){ d106(bb 0 insn -1) }u88(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 134
;; live  kill	
;; rd  in  	(7) 7[10],13[13],102[106],103[107],133[129],135[133],149[142]
;; rd  gen 	(1) 134[130]
;; rd  kill	(3) 134[130,131,132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[10],13[13],102[106],103[107],134[130]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 3 8 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(7){ d10(bb 0 insn -1) }u91(13){ d13(bb 0 insn -1) }u92(102){ d106(bb 0 insn -1) }u93(103){ d107(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[10],13[13],102[106],103[107],134[130,131,132]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[10],13[13],102[106],103[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }
;;   reg 103 { d107(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(0){ d0(bb 9 insn 104) }u98(7){ d10(bb 0 insn -1) }u99(13){ d13(bb 0 insn -1) }u100(102){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[10],13[13],102[106],103[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 9 insn 104) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d106(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 95 to worklist
  Adding insn 105 to worklist
Finished finding needed instructions:
  Adding insn 104 to worklist
Processing use of (reg 134 [ <retval> ]) in insn 104:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 133 [ _21 ]) in insn 6:
  Adding insn 89 to worklist
Processing use of (reg 135 [ hdma ]) in insn 89:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 149) in insn 5:
  Adding insn 84 to worklist
Processing use of (reg 140) in insn 4:
  Adding insn 23 to worklist
Processing use of (reg 0 r0) in insn 105:
Processing use of (reg 13 sp) in insn 95:
Processing use of (reg 0 r0) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 133 [ _21 ]) in insn 95:
Processing use of (reg 135 [ hdma ]) in insn 94:
Processing use of (reg 135 [ hdma ]) in insn 81:
Processing use of (subreg (reg 147) 0) in insn 81:
  Adding insn 79 to worklist
Processing use of (reg 135 [ hdma ]) in insn 86:
Processing use of (subreg (reg 149) 0) in insn 86:
Processing use of (reg 100 cc) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 133 [ _21 ]) in insn 90:
Processing use of (reg 128 [ _16 ]) in insn 69:
  Adding insn 64 to worklist
Processing use of (reg 135 [ hdma ]) in insn 64:
Processing use of (reg 128 [ _16 ]) in insn 71:
Processing use of (reg 130 [ _18 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 129 [ _17 ]) in insn 70:
Processing use of (reg 131 [ _19 ]) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 132 [ _20 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 135 [ hdma ]) in insn 74:
Processing use of (reg 135 [ hdma ]) in insn 73:
Processing use of (reg 114 [ _2 ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 135 [ hdma ]) in insn 39:
Processing use of (reg 114 [ _2 ]) in insn 42:
Processing use of (reg 116 [ _4 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 115 [ _3 ]) in insn 41:
Processing use of (reg 114 [ _2 ]) in insn 44:
Processing use of (reg 114 [ _2 ]) in insn 46:
Processing use of (reg 118 [ _6 ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 117 [ _5 ]) in insn 45:
Processing use of (reg 119 [ _7 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 135 [ hdma ]) in insn 48:
Processing use of (reg 119 [ _7 ]) in insn 51:
Processing use of (reg 121 [ _9 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 120 [ _8 ]) in insn 50:
Processing use of (reg 124 [ _12 ]) in insn 58:
  Adding insn 53 to worklist
Processing use of (reg 125 [ _13 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 144) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 146) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 145 [ hdma_26(D)->ChannelIndex ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 135 [ hdma ]) in insn 54:
Processing use of (reg 135 [ hdma ]) in insn 53:
Processing use of (reg 126 [ _14 ]) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 127 [ _15 ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 135 [ hdma ]) in insn 61:
Processing use of (reg 135 [ hdma ]) in insn 60:
Processing use of (reg 100 cc) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 128 [ _16 ]) in insn 65:
Processing use of (reg 135 [ hdma ]) in insn 21:
Processing use of (reg 139) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 135 [ hdma ]) in insn 25:
Processing use of (subreg (reg 140) 0) in insn 25:
Processing use of (reg 135 [ hdma ]) in insn 30:
Processing use of (subreg (reg 142) 0) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 135 [ hdma ]) in insn 13:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (subreg (reg 138 [ hdma_26(D)->State ]) 0) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Abort_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,9u} r103={1d,8u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={3d,2u} r135={1d,17u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,2u} 
;;    total ref usage 244{143d,100u,1e} in 80{79 regular + 1 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 135 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":545:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:3 -1
     (nil))
(insn 13 11 15 2 (set (reg:SI 138 [ hdma_26(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ hdma_26(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ hdma_26(D)->State ])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 36)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 139)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:5 -1
     (nil))
(insn 23 22 25 3 (set (reg:SI 140)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:17 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(insn 28 27 30 3 (set (reg:SI 142)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 28 31 3 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ hdma ])
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:5 -1
     (nil))
(debug_insn 33 32 4 3 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:12 -1
     (nil))
(insn 4 33 36 3 (set (reg/v:SI 134 [ <retval> ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
      ; pc falls through to BB 9
(code_label 36 4 37 4 75 (nil) [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ hdma ]) [6 hdma_26(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 46 45 47 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:5 -1
     (nil))
(insn 48 47 49 4 (set (reg/f:SI 119 [ _7 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_26(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 119 [ _7 ]) [1 _7->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 4 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (reg/f:SI 119 [ _7 ]) [1 _7->CCR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:5 -1
     (nil))
(insn 53 52 54 4 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_26(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 4 (set (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_26(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (reg:SI 144)
        (and:SI (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
        (nil)))
(insn 56 55 57 4 (set (reg:SI 146)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:48 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 4 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 146)
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 144)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 144))
                (nil)))))
(insn 58 57 59 4 (set (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 4 [0x4])) [1 _12->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
            (nil))))
(debug_insn 59 58 60 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:5 -1
     (nil))
(insn 60 59 61 4 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_26(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 4 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_26(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 4 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 4 [0x4])) [1 _14->CFR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:5 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 128 [ _16 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_26(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ _16 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 67 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:7 -1
     (nil))
(insn 69 68 70 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 5 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 71 70 72 5 (set (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
            (nil))))
(debug_insn 72 71 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:7 -1
     (nil))
(insn 73 72 74 5 (set (reg/f:SI 131 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_26(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 5 (set (reg:SI 132 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_26(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 131 [ _19 ])
                (const_int 4 [0x4])) [1 _19->RGCFR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _19 ])
            (nil))))
(code_label 76 75 77 6 77 (nil) [1 uses])
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:5 -1
     (nil))
(insn 79 78 81 6 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 79 82 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(insn 84 83 86 6 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 84 87 6 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 87 86 88 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:5 -1
     (nil))
(insn 89 88 90 6 (set (reg/f:SI 133 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_26(D)->XferAbortCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 133 [ _21 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 92 91 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 -1
     (nil))
(insn 94 93 95 7 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ hdma ])
        (nil)))
(call_insn 95 94 5 7 (parallel [
            (call (mem:SI (reg/f:SI 133 [ _21 ]) [0 *_21 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 5 95 110 7 (set (reg/v:SI 134 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 9
(code_label 110 5 109 8 78 (nil) [1 uses])
(note 109 110 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 96 8 (set (reg/v:SI 134 [ <retval> ])
        (reg/f:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 96 6 97 9 76 (nil) [0 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 9 (var_location:QI status (subreg:QI (reg/v:SI 134 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 99 98 104 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":600:3 -1
     (nil))
(insn 104 99 105 9 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":601:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ <retval> ])
        (nil)))
(insn 105 104 0 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":601:1 -1
     (nil))

;; Function HAL_DMA_PollForTransfer (HAL_DMA_PollForTransfer, funcdef_no=335, decl_uid=7627, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 30 n_edges 43 count 36 (  1.2)


HAL_DMA_PollForTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d} r7={1d,29u} r12={4d} r13={1d,31u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,29u} r103={1d,28u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,7u} r129={1d,1u} r131={1d,3u} r132={1d,2u} r133={1d,1u} r134={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={2d,5u} r154={1d,2u} r155={1d,5u,5e} r156={5d,1u} r157={1d,26u} r158={1d,2u} r159={1d,3u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u,1e} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,4u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,2u} r203={1d,1u} 
;;    total ref usage 532{270d,256u,6e} in 174{172 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 196, 197, 198, 199, 200, 201
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,191] 101[192,193] 102[194,194] 103[195,195] 104[196,197] 105[198,199] 106[200,201] 113[202,202] 114[203,203] 115[204,204] 121[205,205] 125[206,206] 126[207,207] 128[208,208] 129[209,209] 131[210,210] 132[211,211] 133[212,212] 134[213,213] 136[214,214] 137[215,215] 139[216,216] 140[217,217] 141[218,218] 142[219,219] 143[220,220] 145[221,221] 146[222,222] 147[223,223] 148[224,224] 149[225,225] 150[226,226] 152[227,227] 153[228,229] 154[230,230] 155[231,231] 156[232,236] 157[237,237] 158[238,238] 159[239,239] 162[240,240] 163[241,241] 164[242,242] 166[243,243] 167[244,244] 168[245,245] 169[246,246] 171[247,247] 172[248,248] 173[249,249] 174[250,250] 176[251,251] 177[252,252] 181[253,253] 183[254,254] 184[255,255] 185[256,256] 187[257,257] 189[258,258] 190[259,259] 191[260,260] 192[261,261] 193[262,262] 194[263,263] 195[264,264] 196[265,265] 197[266,266] 199[267,267] 200[268,268] 203[269,269] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d194(102){ }d195(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[194],103[195]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[194],103[195]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[3],1[6],2[9],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d194(bb 0 insn -1) }u3(103){ d195(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 157 158 159 162
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 157 158 159 162
;; live  kill	
;; rd  in  	(7) 0[3],1[6],2[9],7[13],13[18],102[194],103[195]
;; rd  gen 	(6) 100[191],113[202],157[237],158[238],159[239],162[240]
;; rd  kill	(21) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],113[202],157[237],158[238],159[239],162[240]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; rd  out 	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 2 )->[3]->( 29 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d13(bb 0 insn -1) }u12(13){ d18(bb 0 insn -1) }u13(102){ d194(bb 0 insn -1) }u14(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 163 164
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(3) 156[236],163[241],164[242]
;; rd  kill	(7) 156[232,233,234,235,236],163[241],164[242]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[13],13[18],102[194],103[195],156[236]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d13(bb 0 insn -1) }u20(13){ d18(bb 0 insn -1) }u21(102){ d194(bb 0 insn -1) }u22(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 114 115 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	 100 [cc] 114 115 166
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(4) 100[190],114[203],115[204],166[243]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],114[203],115[204],166[243]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; rd  out 	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 4 )->[5]->( 29 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d13(bb 0 insn -1) }u29(13){ d18(bb 0 insn -1) }u30(102){ d194(bb 0 insn -1) }u31(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 167
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(2) 156[235],167[244]
;; rd  kill	(6) 156[232,233,234,235,236],167[244]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[13],13[18],102[194],103[195],156[235]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d13(bb 0 insn -1) }u35(13){ d18(bb 0 insn -1) }u36(102){ d194(bb 0 insn -1) }u37(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(1) 100[189]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; rd  out 	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ d13(bb 0 insn -1) }u41(13){ d18(bb 0 insn -1) }u42(102){ d194(bb 0 insn -1) }u43(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  def 	 153 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	 153 168 169
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(3) 153[228],168[245],169[246]
;; rd  kill	(4) 153[228,229],168[245],169[246]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; rd  out 	(8) 7[13],13[18],102[194],103[195],153[228],157[237],158[238],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ d13(bb 0 insn -1) }u50(13){ d18(bb 0 insn -1) }u51(102){ d194(bb 0 insn -1) }u52(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 153 171 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 158 159
;; live  gen 	 153 171 172 173
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],113[202],157[237],158[238],159[239]
;; rd  gen 	(4) 153[229],171[247],172[248],173[249]
;; rd  kill	(5) 153[228,229],171[247],172[248],173[249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; rd  out 	(8) 7[13],13[18],102[194],103[195],153[229],157[237],158[238],159[239]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 7 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ d13(bb 0 insn -1) }u60(13){ d18(bb 0 insn -1) }u61(102){ d194(bb 0 insn -1) }u62(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  gen 	 0 [r0] 154 203
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[13],13[18],102[194],103[195],153[228,229],157[237],158[238],159[239]
;; rd  gen 	(3) 0[2],154[230],203[269]
;; rd  kill	(9) 0[0,1,2,3],14[19,20,21],154[230],203[269]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; rd  out 	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 19 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ d13(bb 0 insn -1) }u68(13){ d18(bb 0 insn -1) }u69(102){ d194(bb 0 insn -1) }u70(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 203
;; lr  def 	 100 [cc] 121 174 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  gen 	 100 [cc] 121 174 176
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;; rd  gen 	(4) 100[187],121[205],174[250],176[251]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],121[205],174[250],176[251]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; rd  out 	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 10 18 )->[11]->( 29 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u79(7){ d13(bb 0 insn -1) }u80(13){ d18(bb 0 insn -1) }u81(102){ d194(bb 0 insn -1) }u82(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  def 	 125 156 177 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 125 156 177 181
;; live  kill	
;; rd  in  	(14) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;; rd  gen 	(4) 125[206],156[234],177[252],181[253]
;; rd  kill	(8) 125[206],156[232,233,234,235,236],177[252],181[253]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[13],13[18],102[194],103[195],156[234]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 10 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u95(7){ d13(bb 0 insn -1) }u96(13){ d18(bb 0 insn -1) }u97(102){ d194(bb 0 insn -1) }u98(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 159
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	 0 [r0] 100 [cc] 126 183
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(17) 7[13],13[18],100[187],102[194],103[195],121[205],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],174[250],176[251],203[269]
;; rd  gen 	(4) 0[1],100[185],126[207],183[254]
;; rd  kill	(25) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],126[207],183[254]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; rd  out 	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ d13(bb 0 insn -1) }u107(13){ d18(bb 0 insn -1) }u108(102){ d194(bb 0 insn -1) }u109(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;; rd  gen 	(1) 100[184]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; rd  out 	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 12 13 )->[14]->( 29 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(7){ d13(bb 0 insn -1) }u113(13){ d18(bb 0 insn -1) }u114(102){ d194(bb 0 insn -1) }u115(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 184 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 184 185 187
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;; rd  gen 	(4) 156[233],184[255],185[256],187[257]
;; rd  kill	(8) 156[232,233,234,235,236],184[255],185[256],187[257]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[13],13[18],102[194],103[195],156[233]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 9 13 )->[15]->( 16 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(7){ d13(bb 0 insn -1) }u124(13){ d18(bb 0 insn -1) }u125(102){ d194(bb 0 insn -1) }u126(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 159
;; lr  def 	 100 [cc] 128 155 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	 100 [cc] 128 155 189
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],153[228,229],154[230],157[237],158[238],159[239],203[269]
;; rd  gen 	(4) 100[183],128[208],155[231],189[258]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],128[208],155[231],189[258]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; rd  out 	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(7){ d13(bb 0 insn -1) }u133(13){ d18(bb 0 insn -1) }u134(102){ d194(bb 0 insn -1) }u135(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 148 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 155 157 158
;; live  gen 	 148 190
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;; rd  gen 	(2) 148[224],190[259]
;; rd  kill	(2) 148[224],190[259]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; rd  out 	(11) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 16 18 )->[17]->( 18 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(7){ d13(bb 0 insn -1) }u140(13){ d18(bb 0 insn -1) }u141(102){ d194(bb 0 insn -1) }u142(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153
;; lr  def 	 100 [cc] 150 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  gen 	 100 [cc] 150 191
;; live  kill	
;; rd  in  	(14) 7[13],13[18],100[181],102[194],103[195],128[208],147[223],148[224],153[228,229],155[231],157[237],158[238],192[261]
;; rd  gen 	(3) 100[182],150[226],191[260]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],150[226],191[260]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; rd  out 	(11) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 17 )->[18]->( 11 17 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ d13(bb 0 insn -1) }u149(13){ d18(bb 0 insn -1) }u150(102){ d194(bb 0 insn -1) }u151(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148
;; lr  def 	 100 [cc] 147 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  gen 	 100 [cc] 147 192
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],155[231],157[237],158[238]
;; rd  gen 	(3) 100[181],147[223],192[261]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],147[223],192[261]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; rd  out 	(11) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 15 )->[19]->( 10 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u157(7){ d13(bb 0 insn -1) }u158(13){ d18(bb 0 insn -1) }u159(102){ d194(bb 0 insn -1) }u160(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153
;; lr  def 	 100 [cc] 129 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  gen 	 100 [cc] 129 193
;; live  kill	
;; rd  in  	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;; rd  gen 	(3) 100[180],129[209],193[262]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],129[209],193[262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; rd  out 	(13) 7[13],13[18],102[194],103[195],128[208],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 17 19 )->[20]->( 21 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u166(7){ d13(bb 0 insn -1) }u167(13){ d18(bb 0 insn -1) }u168(102){ d194(bb 0 insn -1) }u169(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	 100 [cc] 131
;; live  kill	
;; rd  in  	(14) 7[13],13[18],102[194],103[195],128[208],148[224],153[228,229],154[230],155[231],157[237],158[238],159[239],203[269]
;; rd  gen 	(2) 100[179],131[210]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],131[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; rd  out 	(9) 7[13],13[18],102[194],103[195],128[208],131[210],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u173(7){ d13(bb 0 insn -1) }u174(13){ d18(bb 0 insn -1) }u175(102){ d194(bb 0 insn -1) }u176(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 132 133 134 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; live  gen 	 100 [cc] 132 133 134 194
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],128[208],131[210],155[231],157[237],158[238]
;; rd  gen 	(5) 100[178],132[211],133[212],134[213],194[263]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],132[211],133[212],134[213],194[263]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; rd  out 	(11) 7[13],13[18],102[194],103[195],128[208],131[210],132[211],134[213],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u184(7){ d13(bb 0 insn -1) }u185(13){ d18(bb 0 insn -1) }u186(102){ d194(bb 0 insn -1) }u187(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 134 157
;; lr  def 	 136 137 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; live  gen 	 136 137 139 140
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],128[208],131[210],132[211],134[213],155[231],157[237],158[238]
;; rd  gen 	(4) 136[214],137[215],139[216],140[217]
;; rd  kill	(4) 136[214],137[215],139[216],140[217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; rd  out 	(8) 7[13],13[18],102[194],103[195],128[208],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 22 20 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u198(7){ d13(bb 0 insn -1) }u199(13){ d18(bb 0 insn -1) }u200(102){ d194(bb 0 insn -1) }u201(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 141 142 143 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	 100 [cc] 141 142 143 195
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],128[208],131[210],132[211],134[213],155[231],157[237],158[238]
;; rd  gen 	(5) 100[177],141[218],142[219],143[220],195[264]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],141[218],142[219],143[220],195[264]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; rd  out 	(10) 7[13],13[18],102[194],103[195],128[208],141[218],143[220],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u209(7){ d13(bb 0 insn -1) }u210(13){ d18(bb 0 insn -1) }u211(102){ d194(bb 0 insn -1) }u212(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 157
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; live  gen 	 145 146
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],128[208],141[218],143[220],155[231],157[237],158[238]
;; rd  gen 	(2) 145[221],146[222]
;; rd  kill	(2) 145[221],146[222]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; rd  out 	(8) 7[13],13[18],102[194],103[195],128[208],155[231],157[237],158[238]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 24 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u219(7){ d13(bb 0 insn -1) }u220(13){ d18(bb 0 insn -1) }u221(102){ d194(bb 0 insn -1) }u222(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],128[208],141[218],143[220],155[231],157[237],158[238]
;; rd  gen 	(1) 100[176]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; rd  out 	(7) 7[13],13[18],102[194],103[195],128[208],155[231],157[237]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 25 )->[26]->( 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u225(7){ d13(bb 0 insn -1) }u226(13){ d18(bb 0 insn -1) }u227(102){ d194(bb 0 insn -1) }u228(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  def 	 149 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 149 196 197
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[194],103[195],128[208],155[231],157[237]
;; rd  gen 	(3) 149[225],196[265],197[266]
;; rd  kill	(3) 149[225],196[265],197[266]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[13],13[18],102[194],103[195],157[237]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u236(7){ d13(bb 0 insn -1) }u237(13){ d18(bb 0 insn -1) }u238(102){ d194(bb 0 insn -1) }u239(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155
;; lr  def 	 152 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 152 199
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[194],103[195],128[208],155[231],157[237]
;; rd  gen 	(2) 152[227],199[267]
;; rd  kill	(2) 152[227],199[267]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[13],13[18],102[194],103[195],157[237]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 26 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u245(7){ d13(bb 0 insn -1) }u246(13){ d18(bb 0 insn -1) }u247(102){ d194(bb 0 insn -1) }u248(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 200
;; live  kill	
;; rd  in  	(5) 7[13],13[18],102[194],103[195],157[237]
;; rd  gen 	(2) 156[232],200[268]
;; rd  kill	(6) 156[232,233,234,235,236],200[268]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; rd  out 	(5) 7[13],13[18],102[194],103[195],156[232]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 3 5 11 14 28 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u252(7){ d13(bb 0 insn -1) }u253(13){ d18(bb 0 insn -1) }u254(102){ d194(bb 0 insn -1) }u255(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],156[232,233,234,235,236]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u258(0){ d0(bb 29 insn 254) }u259(7){ d13(bb 0 insn -1) }u260(13){ d18(bb 0 insn -1) }u261(102){ d194(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[194],103[195]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 29 insn 254) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 46 to worklist
  Adding insn 54 to worklist
  Adding insn 76 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 106 to worklist
  Adding insn 101 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 119 to worklist
  Adding insn 115 to worklist
  Adding insn 122 to worklist
  Adding insn 136 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 147 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 175 to worklist
  Adding insn 171 to worklist
  Adding insn 181 to worklist
  Adding insn 189 to worklist
  Adding insn 185 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 209 to worklist
  Adding insn 205 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 221 to worklist
  Adding insn 230 to worklist
  Adding insn 226 to worklist
  Adding insn 238 to worklist
  Adding insn 245 to worklist
  Adding insn 255 to worklist
Finished finding needed instructions:
  Adding insn 254 to worklist
Processing use of (reg 156 [ <retval> ]) in insn 254:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
Processing use of (reg 200) in insn 10:
  Adding insn 243 to worklist
Processing use of (reg 185) in insn 9:
  Adding insn 129 to worklist
Processing use of (reg 177) in insn 8:
  Adding insn 92 to worklist
Processing use of (reg 0 r0) in insn 255:
Processing use of (reg 157 [ hdma ]) in insn 245:
  Adding insn 2 to worklist
Processing use of (subreg (reg 200) 0) in insn 245:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 128 [ _17 ]) in insn 238:
  Adding insn 143 to worklist
Processing use of (reg 152 [ _44 ]) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 155 [ _93 ]) in insn 237:
  Adding insn 145 to worklist
Processing use of (reg 199) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 189 [ hdma_53(D)->ChannelIndex ]) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 157 [ hdma ]) in insn 144:
Processing use of (reg 157 [ hdma ]) in insn 143:
Processing use of (reg 128 [ _17 ]) in insn 226:
Processing use of (reg 149 [ _41 ]) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 155 [ _93 ]) in insn 225:
Processing use of (reg 196) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 157 [ hdma ]) in insn 230:
Processing use of (subreg (reg 197) 0) in insn 230:
  Adding insn 228 to worklist
Processing use of (reg 100 cc) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 158 [ CompleteLevel ]) in insn 220:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 141 [ _33 ]) in insn 212:
  Adding insn 204 to worklist
Processing use of (reg 143 [ _35 ]) in insn 212:
  Adding insn 206 to worklist
Processing use of (reg 157 [ hdma ]) in insn 206:
Processing use of (reg 157 [ hdma ]) in insn 204:
Processing use of (reg 157 [ hdma ]) in insn 214:
Processing use of (reg 146 [ _38 ]) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 157 [ hdma ]) in insn 216:
Processing use of (reg 145 [ _37 ]) in insn 215:
Processing use of (reg 141 [ _33 ]) in insn 205:
Processing use of (reg 100 cc) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 195) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 142 [ _34 ]) in insn 207:
Processing use of (reg 143 [ _35 ]) in insn 207:
Processing use of (reg 131 [ _20 ]) in insn 192:
  Adding insn 179 to worklist
Processing use of (reg 157 [ hdma ]) in insn 179:
Processing use of (reg 131 [ _20 ]) in insn 194:
Processing use of (reg 137 [ _28 ]) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 136 [ _26 ]) in insn 193:
Processing use of (reg 132 [ _21 ]) in insn 196:
  Adding insn 184 to worklist
Processing use of (reg 134 [ _23 ]) in insn 196:
  Adding insn 186 to worklist
Processing use of (reg 157 [ hdma ]) in insn 186:
Processing use of (reg 157 [ hdma ]) in insn 184:
Processing use of (reg 157 [ hdma ]) in insn 198:
Processing use of (reg 140 [ _32 ]) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 157 [ hdma ]) in insn 200:
Processing use of (reg 139 [ _31 ]) in insn 199:
Processing use of (reg 132 [ _21 ]) in insn 185:
Processing use of (reg 100 cc) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 194) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 133 [ _22 ]) in insn 187:
Processing use of (reg 134 [ _23 ]) in insn 187:
Processing use of (reg 100 cc) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 131 [ _20 ]) in insn 180:
Processing use of (reg 128 [ _17 ]) in insn 171:
Processing use of (reg 100 cc) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 193) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 129 [ _18 ]) in insn 173:
Processing use of (reg 153 [ temp ]) in insn 173:
  Adding insn 70 to worklist
  Adding insn 60 to worklist
Processing use of (reg 113 [ _1 ]) in insn 60:
  Adding insn 19 to worklist
Processing use of (reg 168) in insn 60:
  Adding insn 58 to worklist
Processing use of (reg 169 [ hdma_53(D)->ChannelIndex ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 157 [ hdma ]) in insn 57:
Processing use of (subreg (reg 162 [ hdma_53(D)->State ]) 0) in insn 19:
Processing use of (reg 171) in insn 70:
  Adding insn 68 to worklist
Processing use of (reg 173) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 172 [ hdma_53(D)->ChannelIndex ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 157 [ hdma ]) in insn 67:
Processing use of (reg 128 [ _17 ]) in insn 159:
Processing use of (reg 100 cc) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 192) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 147 [ _39 ]) in insn 161:
Processing use of (reg 148 [ _40 ]) in insn 161:
  Adding insn 150 to worklist
Processing use of (reg 155 [ _93 ]) in insn 150:
Processing use of (reg 190) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 128 [ _17 ]) in insn 153:
Processing use of (reg 100 cc) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 191) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 150 [ _42 ]) in insn 154:
Processing use of (reg 153 [ temp ]) in insn 154:
Processing use of (reg 100 cc) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 146:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 157 [ hdma ]) in insn 127:
Processing use of (reg 184) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 157 [ hdma ]) in insn 131:
Processing use of (subreg (reg 185) 0) in insn 131:
Processing use of (reg 157 [ hdma ]) in insn 136:
Processing use of (subreg (reg 187) 0) in insn 136:
  Adding insn 134 to worklist
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 121:
Processing use of (reg 13 sp) in insn 115:
Processing use of (reg 100 cc) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 159 [ Timeout ]) in insn 118:
Processing use of (reg 183) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 126 [ _15 ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 154 [ tickstart ]) in insn 117:
  Adding insn 77 to worklist
Processing use of (reg 0 r0) in insn 77:
Processing use of (reg 0 r0) in insn 116:
Processing use of (reg 125 [ _14 ]) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 128 [ _17 ]) in insn 94:
Processing use of (reg 155 [ _93 ]) in insn 93:
Processing use of (reg 177) in insn 93:
Processing use of (reg 157 [ hdma ]) in insn 97:
Processing use of (reg 177) in insn 97:
Processing use of (reg 157 [ hdma ]) in insn 101:
Processing use of (subreg (reg 177) 0) in insn 101:
Processing use of (reg 157 [ hdma ]) in insn 106:
Processing use of (subreg (reg 181) 0) in insn 106:
  Adding insn 104 to worklist
Processing use of (reg 128 [ _17 ]) in insn 84:
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 176) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 121 [ _9 ]) in insn 87:
Processing use of (reg 174) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 155 [ _93 ]) in insn 86:
Processing use of (reg 203) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 13 sp) in insn 76:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 158 [ CompleteLevel ]) in insn 53:
Processing use of (reg 157 [ hdma ]) in insn 46:
Processing use of (reg 167) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 114 [ _2 ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 157 [ hdma ]) in insn 38:
Processing use of (reg 100 cc) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 166) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 115 [ _3 ]) in insn 40:
Processing use of (reg 157 [ hdma ]) in insn 25:
Processing use of (reg 163) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 157 [ hdma ]) in insn 30:
Processing use of (subreg (reg 164) 0) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 157 [ hdma ]) in insn 17:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 113 [ _1 ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_PollForTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d} r7={1d,29u} r12={4d} r13={1d,31u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,29u} r103={1d,28u} r104={2d} r105={2d} r106={2d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r121={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,7u} r129={1d,1u} r131={1d,3u} r132={1d,2u} r133={1d,1u} r134={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={2d,5u} r154={1d,2u} r155={1d,5u,5e} r156={5d,1u} r157={1d,26u} r158={1d,2u} r159={1d,3u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u,1e} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,4u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,2u} r203={1d,1u} 
;;    total ref usage 532{270d,256u,6e} in 174{172 regular + 2 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 157 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 158 [ CompleteLevel ])
        (reg:SI 1 r1 [ CompleteLevel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CompleteLevel ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 159 [ Timeout ])
        (reg:SI 2 r2 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Timeout ])
        (nil)))
(note 5 4 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 5 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":614:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":615:3 -1
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:3 -1
     (nil))
(insn 17 15 19 2 (set (reg:SI 162 [ hdma_53(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 17 20 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 162 [ hdma_53(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 162 [ hdma_53(D)->State ])
        (nil)))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:5 -1
     (nil))
(insn 24 23 25 3 (set (reg:SI 163)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(insn 28 27 30 3 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 28 31 3 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(debug_insn 32 31 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":622:5 -1
     (nil))
(insn 6 32 35 3 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":622:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 35 6 36 4 84 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:3 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 157 [ hdma ]) [6 hdma_53(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
        (nil)))
(insn 40 39 41 4 (set (reg:SI 166)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 42 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 50)
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:5 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 167)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 47 46 7 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":629:5 -1
     (nil))
(insn 7 47 50 5 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":629:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 50 7 51 6 86 (nil) [1 uses])
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":633:3 -1
     (nil))
(insn 53 52 54 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ CompleteLevel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":633:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":633:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 64)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:5 -1
     (nil))
(insn 57 56 58 7 (set (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 7 (set (reg:SI 168)
        (and:SI (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 60 58 61 7 (set (reg/v:SI 153 [ temp ])
        (ashift:SI (reg:SI 113 [ _1 ])
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 61 60 64 7 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:10 -1
     (nil))
      ; pc falls through to BB 9
(code_label 64 61 65 8 87 (nil) [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:5 -1
     (nil))
(insn 67 66 68 8 (set (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 8 (set (reg:SI 171)
        (and:SI (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 69 68 70 8 (set (reg:SI 173)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg/v:SI 153 [ temp ])
        (ashift:SI (reg:SI 173)
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg:SI 171)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 171))
                (nil)))))
(debug_insn 71 70 72 8 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 -1
     (nil))
(code_label 72 71 73 9 88 (nil) [0 uses])
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 9 (var_location:SI temp (reg/v:SI 153 [ temp ])) -1
     (nil))
(debug_insn 75 74 76 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:3 -1
     (nil))
(call_insn 76 75 77 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 77 76 78 9 (set (reg/v:SI 154 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 78 77 79 9 (var_location:SI tickstart (reg/v:SI 154 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 -1
     (nil))
(debug_insn 79 78 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:3 -1
     (nil))
(insn 85 79 172 9 (set (reg:SI 203)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 15
(code_label 172 85 82 10 96 (nil) [1 uses])
(note 82 172 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:5 -1
     (nil))
(insn 84 83 86 10 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 84 87 10 (set (reg:SI 174)
        (ashift:SI (reg:SI 203)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
            (reg:SI 155 [ _93 ]))
        (nil)))
(insn 87 86 88 10 (set (reg:SI 176)
        (and:SI (reg:SI 174)
            (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 88 87 89 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 89 88 160 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1034442876 (nil)))
 -> 111)
(code_label 160 89 90 11 94 (nil) [1 uses])
(note 90 160 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:7 -1
     (nil))
(insn 92 91 93 11 (set (reg:SI 177)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:60 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 11 (set (reg:SI 125 [ _14 ])
        (ashift:SI (reg:SI 177)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:60 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 155 [ _93 ]))
            (nil))))
(insn 94 93 95 11 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (nil))))
(debug_insn 95 94 97 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":658:7 -1
     (nil))
(insn 97 95 98 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":658:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 97 101 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":661:7 -1
     (nil))
(insn 101 98 102 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 177) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":661:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 102 101 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(debug_insn 103 102 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(insn 104 103 106 11 (set (reg:SI 181)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 104 107 11 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 181) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(debug_insn 108 107 8 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":666:7 -1
     (nil))
(insn 8 108 111 11 (set (reg:SI 156 [ <retval> ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":666:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
      ; pc falls through to BB 29
(code_label 111 8 112 12 90 (nil) [1 uses])
(note 112 111 113 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":669:5 -1
     (nil))
(debug_insn 114 113 115 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:7 -1
     (nil))
(call_insn 115 114 116 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 116 115 117 12 (set (reg:SI 126 [ _15 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 117 116 118 12 (set (reg:SI 183)
        (minus:SI (reg:SI 126 [ _15 ])
            (reg/v:SI 154 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 118 117 119 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 183)
            (reg/v:SI 159 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(jump_insn 119 118 120 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 29527908 (nil)))
 -> 123)
(note 120 119 121 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 122 121 123 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1044213924 (nil)))
 -> 141)
(code_label 123 122 124 14 91 (nil) [1 uses])
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:9 -1
     (nil))
(insn 126 125 127 14 (set (reg:SI 184)
        (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 184)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 128 127 129 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:9 -1
     (nil))
(insn 129 128 131 14 (set (reg:SI 185)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 132 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 132 131 133 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(debug_insn 133 132 134 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(insn 134 133 136 14 (set (reg:SI 187)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 134 137 14 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 187) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 137 136 138 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(debug_insn 138 137 9 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":682:9 -1
     (nil))
(insn 9 138 141 14 (set (reg:SI 156 [ <retval> ])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":682:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
      ; pc falls through to BB 29
(code_label 141 9 142 15 89 (nil) [1 uses])
(note 142 141 143 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 15 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_53(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 15 (set (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:92 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 146 15 (set (reg:SI 155 [ _93 ])
        (and:SI (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:92 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 146 145 147 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 148 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 168)
(note 148 147 149 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 16 (set (reg:SI 190)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 164 16 (set (reg:SI 148 [ _40 ])
        (ashift:SI (reg:SI 190)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
                (reg:SI 155 [ _93 ]))
            (nil))))
(code_label 164 150 151 17 95 (nil) [0 uses])
(note 151 164 152 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 -1
     (nil))
(insn 153 152 154 17 (set (reg:SI 150 [ _42 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 17 (set (reg:SI 191)
        (and:SI (reg:SI 150 [ _42 ])
            (reg/v:SI 153 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _42 ])
        (nil)))
(insn 155 154 156 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(jump_insn 156 155 157 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 176)
(note 157 156 158 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 158 157 159 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:5 -1
     (nil))
(insn 159 158 161 18 (set (reg:SI 147 [ _39 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 159 162 18 (set (reg:SI 192)
        (and:SI (reg:SI 147 [ _39 ])
            (reg:SI 148 [ _40 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _39 ])
        (nil)))
(insn 162 161 163 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(jump_insn 163 162 168 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 160)
      ; pc falls through to BB 17
(code_label 168 163 169 19 92 (nil) [1 uses])
(note 169 168 170 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 170 169 171 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 -1
     (nil))
(insn 171 170 173 19 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 171 174 19 (set (reg:SI 193)
        (and:SI (reg:SI 129 [ _18 ])
            (reg/v:SI 153 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 174 173 175 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(jump_insn 175 174 176 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1034442876 (nil)))
 -> 172)
(code_label 176 175 177 20 93 (nil) [1 uses])
(note 177 176 178 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 178 177 179 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:3 -1
     (nil))
(insn 179 178 180 20 (set (reg/f:SI 131 [ _20 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_53(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 180 179 181 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 131 [ _20 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 181 180 182 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 201)
(note 182 181 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:5 -1
     (nil))
(insn 184 183 185 21 (set (reg/f:SI 132 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_53(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 21 (set (reg:SI 133 [ _22 ])
        (mem/v:SI (reg/f:SI 132 [ _21 ]) [1 _21->RGSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 187 21 (set (reg:SI 134 [ _23 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_53(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:51 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 21 (set (reg:SI 194)
        (and:SI (reg:SI 133 [ _22 ])
            (reg:SI 134 [ _23 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:45 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(insn 188 187 189 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(jump_insn 189 188 190 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 190 189 191 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:7 -1
     (nil))
(insn 192 191 193 22 (set (reg:SI 136 [ _26 ])
        (mem/v:SI (reg/f:SI 131 [ _20 ]) [1 _20->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 192 194 22 (set (reg:SI 137 [ _28 ])
        (ior:SI (reg:SI 136 [ _26 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _26 ])
        (nil)))
(insn 194 193 195 22 (set (mem/v:SI (reg/f:SI 131 [ _20 ]) [1 _20->RGCR+0 S4 A32])
        (reg:SI 137 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _20 ])
            (nil))))
(debug_insn 195 194 196 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":697:7 -1
     (nil))
(insn 196 195 197 22 (set (mem/v:SI (plus:SI (reg/f:SI 132 [ _21 ])
                (const_int 4 [0x4])) [1 _21->RGCFR+0 S4 A32])
        (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":697:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (expr_list:REG_DEAD (reg/f:SI 132 [ _21 ])
            (nil))))
(debug_insn 197 196 198 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:7 -1
     (nil))
(insn 198 197 199 22 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 22 (set (reg:SI 140 [ _32 ])
        (ior:SI (reg:SI 139 [ _31 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(insn 200 199 201 22 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 140 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _32 ])
        (nil)))
(code_label 201 200 202 23 97 (nil) [2 uses])
(note 202 201 203 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:3 -1
     (nil))
(insn 204 203 205 23 (set (reg/f:SI 141 [ _33 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_53(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 204 206 23 (set (reg:SI 142 [ _34 ])
        (mem/v:SI (reg/f:SI 141 [ _33 ]) [1 _33->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 23 (set (reg:SI 143 [ _35 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_53(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 208 23 (set (reg:SI 195)
        (and:SI (reg:SI 142 [ _34 ])
            (reg:SI 143 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _34 ])
        (nil)))
(insn 208 207 209 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 209 208 210 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 217)
(note 210 209 211 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 211 210 212 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":708:5 -1
     (nil))
(insn 212 211 213 24 (set (mem/v:SI (plus:SI (reg/f:SI 141 [ _33 ])
                (const_int 4 [0x4])) [1 _33->CFR+0 S4 A32])
        (reg:SI 143 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":708:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _35 ])
        (expr_list:REG_DEAD (reg/f:SI 141 [ _33 ])
            (nil))))
(debug_insn 213 212 214 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:5 -1
     (nil))
(insn 214 213 215 24 (set (reg:SI 145 [ _37 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 24 (set (reg:SI 146 [ _38 ])
        (ior:SI (reg:SI 145 [ _37 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _37 ])
        (nil)))
(insn 216 215 217 24 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 146 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _38 ])
        (nil)))
(code_label 217 216 218 25 98 (nil) [1 uses])
(note 218 217 219 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 220 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":714:3 -1
     (nil))
(insn 220 219 221 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ CompleteLevel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":714:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 158 [ CompleteLevel ])
        (nil)))
(jump_insn 221 220 222 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 233)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":714:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 233)
(note 222 221 223 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:5 -1
     (nil))
(insn 224 223 225 26 (set (reg:SI 196)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 225 224 226 26 (set (reg:SI 149 [ _41 ])
        (ashift:SI (reg:SI 196)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 155 [ _93 ]))
                (nil)))))
(insn 226 225 227 26 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 149 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _41 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
            (nil))))
(debug_insn 227 226 228 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:5 -1
     (nil))
(insn 228 227 230 26 (set (reg:SI 197)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 228 233 26 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 197) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
      ; pc falls through to BB 28
(code_label 233 230 234 27 99 (nil) [1 uses])
(note 234 233 235 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 235 234 236 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:5 -1
     (nil))
(insn 236 235 237 27 (set (reg:SI 199)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 27 (set (reg:SI 152 [ _44 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155 [ _93 ]))
                (nil)))))
(insn 238 237 239 27 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 152 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
            (nil))))
(code_label 239 238 240 28 100 (nil) [0 uses])
(note 240 239 241 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 242 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(debug_insn 242 241 243 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(insn 243 242 245 28 (set (reg:SI 200)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 245 243 246 28 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 200) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
        (nil)))
(debug_insn 246 245 247 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(debug_insn 247 246 10 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":732:3 -1
     (nil))
(insn 10 247 248 28 (set (reg:SI 156 [ <retval> ])
        (reg:SI 200)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":732:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 248 10 249 29 85 (nil) [0 uses])
(note 249 248 254 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 254 249 255 29 (set (reg/i:SI 0 r0)
        (reg:SI 156 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":733:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ <retval> ])
        (nil)))
(insn 255 254 0 29 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":733:1 -1
     (nil))

;; Function HAL_DMA_IRQHandler (HAL_DMA_IRQHandler, funcdef_no=336, decl_uid=7629, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 29 count 19 (    1)


HAL_DMA_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,4u} r1={4d} r2={4d} r3={4d} r7={1d,18u} r12={6d} r13={1d,21u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,18u} r103={1d,17u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r114={1d,9u} r116={1d,4u,4e} r117={1d,2u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,4u} r141={1d,4u} r142={1d,14u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,3u} r164={1d,1u} 
;;    total ref usage 489{319d,166u,4e} in 106{103 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277, 278, 279, 280, 281
;;  reg->defs[] map:	0[0,6] 1[7,10] 2[11,14] 3[15,18] 7[19,19] 12[20,25] 13[26,26] 14[27,30] 15[31,33] 16[34,37] 17[38,41] 18[42,45] 19[46,49] 20[50,53] 21[54,57] 22[58,61] 23[62,65] 24[66,69] 25[70,73] 26[74,77] 27[78,81] 28[82,85] 29[86,89] 30[90,93] 31[94,97] 48[98,100] 49[101,103] 50[104,106] 51[107,109] 52[110,112] 53[113,115] 54[116,118] 55[119,121] 56[122,124] 57[125,127] 58[128,130] 59[131,133] 60[134,136] 61[137,139] 62[140,142] 63[143,145] 64[146,148] 65[149,151] 66[152,154] 67[155,157] 68[158,160] 69[161,163] 70[164,166] 71[167,169] 72[170,172] 73[173,175] 74[176,178] 75[179,181] 76[182,184] 77[185,187] 78[188,190] 79[191,193] 80[194,196] 81[197,199] 82[200,202] 83[203,205] 84[206,208] 85[209,211] 86[212,214] 87[215,217] 88[218,220] 89[221,223] 90[224,226] 91[227,229] 92[230,232] 93[233,235] 94[236,238] 95[239,241] 96[242,244] 97[245,247] 98[248,250] 99[251,253] 100[254,267] 101[268,270] 102[271,271] 103[272,272] 104[273,275] 105[276,278] 106[279,281] 113[282,282] 114[283,283] 116[284,284] 117[285,285] 120[286,286] 122[287,287] 123[288,288] 124[289,289] 125[290,290] 128[291,291] 130[292,292] 131[293,293] 132[294,294] 136[295,295] 137[296,296] 138[297,297] 139[298,298] 140[299,299] 141[300,300] 142[301,301] 143[302,302] 144[303,303] 145[304,304] 146[305,305] 147[306,306] 148[307,307] 149[308,308] 150[309,309] 151[310,310] 152[311,311] 154[312,312] 156[313,313] 157[314,314] 158[315,315] 159[316,316] 160[317,317] 164[318,318] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d10(1){ }d14(2){ }d18(3){ }d19(7){ }d26(13){ }d30(14){ }d37(16){ }d41(17){ }d45(18){ }d49(19){ }d53(20){ }d57(21){ }d61(22){ }d65(23){ }d69(24){ }d73(25){ }d77(26){ }d81(27){ }d85(28){ }d89(29){ }d93(30){ }d97(31){ }d271(102){ }d272(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[6],1[10],2[14],3[18],7[19],13[26],14[30],16[37],17[41],18[45],19[49],20[53],21[57],22[61],23[65],24[69],25[73],26[77],27[81],28[85],29[89],30[93],31[97],102[271],103[272]
;; rd  kill	(91) 0[0,1,2,3,4,5,6],1[7,8,9,10],2[11,12,13,14],3[15,16,17,18],7[19],13[26],14[27,28,29,30],16[34,35,36,37],17[38,39,40,41],18[42,43,44,45],19[46,47,48,49],20[50,51,52,53],21[54,55,56,57],22[58,59,60,61],23[62,63,64,65],24[66,67,68,69],25[70,71,72,73],26[74,75,76,77],27[78,79,80,81],28[82,83,84,85],29[86,87,88,89],30[90,91,92,93],31[94,95,96,97],102[271],103[272]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[6],7[19],13[26],102[271],103[272]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d19(bb 0 insn -1) }u1(13){ d26(bb 0 insn -1) }u2(102){ d271(bb 0 insn -1) }u3(103){ d272(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 116 117 140 141 142 143 144 145
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 116 117 140 141 142 143 144 145
;; live  kill	
;; rd  in  	(5) 0[6],7[19],13[26],102[271],103[272]
;; rd  gen 	(11) 100[267],113[282],114[283],116[284],117[285],140[299],141[300],142[301],143[302],144[303],145[304]
;; rd  kill	(24) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],113[282],114[283],116[284],117[285],140[299],141[300],142[301],143[302],144[303],145[304]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; rd  out 	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],117[285],140[299],141[300],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ d19(bb 0 insn -1) }u21(13){ d26(bb 0 insn -1) }u22(102){ d271(bb 0 insn -1) }u23(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  gen 	 100 [cc] 146
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],117[285],140[299],141[300],142[301]
;; rd  gen 	(2) 100[266],146[305]
;; rd  kill	(15) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],146[305]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; rd  out 	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],117[285],140[299],141[300],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(7){ d19(bb 0 insn -1) }u28(13){ d26(bb 0 insn -1) }u29(102){ d271(bb 0 insn -1) }u30(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 120 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  gen 	 100 [cc] 120 147
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],117[285],140[299],141[300],142[301]
;; rd  gen 	(3) 100[265],120[286],147[306]
;; rd  kill	(16) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],120[286],147[306]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; rd  out 	(8) 7[19],13[26],102[271],103[272],113[282],114[283],117[285],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d19(bb 0 insn -1) }u36(13){ d26(bb 0 insn -1) }u37(102){ d271(bb 0 insn -1) }u38(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  gen 	 122 123
;; live  kill	
;; rd  in  	(8) 7[19],13[26],102[271],103[272],113[282],114[283],117[285],142[301]
;; rd  gen 	(2) 122[287],123[288]
;; rd  kill	(2) 122[287],123[288]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; rd  out 	(7) 7[19],13[26],102[271],103[272],113[282],117[285],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 5 4 )->[6]->( 7 18 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ d19(bb 0 insn -1) }u44(13){ d26(bb 0 insn -1) }u45(102){ d271(bb 0 insn -1) }u46(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; live  gen 	 100 [cc] 124
;; live  kill	
;; rd  in  	(8) 7[19],13[26],102[271],103[272],113[282],114[283],117[285],142[301]
;; rd  gen 	(2) 100[264],124[289]
;; rd  kill	(15) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],124[289]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; rd  out 	(6) 7[19],13[26],102[271],103[272],124[289],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(7){ d19(bb 0 insn -1) }u53(13){ d26(bb 0 insn -1) }u54(102){ d271(bb 0 insn -1) }u55(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(6) 7[19],13[26],102[271],103[272],124[289],142[301]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[19],13[26],102[271],103[272]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 2 3 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ d19(bb 0 insn -1) }u61(13){ d26(bb 0 insn -1) }u62(102){ d271(bb 0 insn -1) }u63(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140
;; lr  def 	 100 [cc] 125 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; live  gen 	 100 [cc] 125 148 149
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],117[285],140[299],141[300],142[301]
;; rd  gen 	(4) 100[262],125[290],148[307],149[308]
;; rd  kill	(17) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],125[290],148[307],149[308]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; rd  out 	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],125[290],140[299],141[300],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 8 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ d19(bb 0 insn -1) }u72(13){ d26(bb 0 insn -1) }u73(102){ d271(bb 0 insn -1) }u74(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  gen 	 100 [cc] 150
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],125[290],140[299],141[300],142[301]
;; rd  gen 	(2) 100[261],150[309]
;; rd  kill	(15) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],150[309]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; rd  out 	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],125[290],140[299],141[300],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(7){ d19(bb 0 insn -1) }u79(13){ d26(bb 0 insn -1) }u80(102){ d271(bb 0 insn -1) }u81(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 128 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  gen 	 100 [cc] 128 151
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],125[290],140[299],141[300],142[301]
;; rd  gen 	(3) 100[260],128[291],151[310]
;; rd  kill	(16) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],128[291],151[310]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; rd  out 	(8) 7[19],13[26],102[271],103[272],113[282],114[283],125[290],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(7){ d19(bb 0 insn -1) }u87(13){ d26(bb 0 insn -1) }u88(102){ d271(bb 0 insn -1) }u89(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 142
;; lr  def 	 130 131 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  gen 	 130 131 152
;; live  kill	
;; rd  in  	(8) 7[19],13[26],102[271],103[272],113[282],114[283],125[290],142[301]
;; rd  gen 	(3) 130[292],131[293],152[311]
;; rd  kill	(3) 130[292],131[293],152[311]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; rd  out 	(7) 7[19],13[26],102[271],103[272],113[282],125[290],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 11 10 )->[12]->( 13 18 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u96(7){ d19(bb 0 insn -1) }u97(13){ d26(bb 0 insn -1) }u98(102){ d271(bb 0 insn -1) }u99(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; lr  def 	 100 [cc] 132 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; live  gen 	 100 [cc] 132 154
;; live  kill	
;; rd  in  	(8) 7[19],13[26],102[271],103[272],113[282],114[283],125[290],142[301]
;; rd  gen 	(3) 100[259],132[294],154[312]
;; rd  kill	(16) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],132[294],154[312]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; rd  out 	(6) 7[19],13[26],102[271],103[272],132[294],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 12 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ d19(bb 0 insn -1) }u108(13){ d26(bb 0 insn -1) }u109(102){ d271(bb 0 insn -1) }u110(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(6) 7[19],13[26],102[271],103[272],132[294],142[301]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[19],13[26],102[271],103[272]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 8 9 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(7){ d19(bb 0 insn -1) }u116(13){ d26(bb 0 insn -1) }u117(102){ d271(bb 0 insn -1) }u118(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140
;; lr  def 	 100 [cc] 156 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; live  gen 	 100 [cc] 156 157 158
;; live  kill	
;; rd  in  	(11) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],125[290],140[299],141[300],142[301]
;; rd  gen 	(4) 100[257],156[313],157[314],158[315]
;; rd  kill	(17) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],156[313],157[314],158[315]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; rd  out 	(9) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],141[300],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 14 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ d19(bb 0 insn -1) }u127(13){ d26(bb 0 insn -1) }u128(102){ d271(bb 0 insn -1) }u129(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc] 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; live  gen 	 100 [cc] 159
;; live  kill	
;; rd  in  	(9) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],141[300],142[301]
;; rd  gen 	(2) 100[256],159[316]
;; rd  kill	(15) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],159[316]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; rd  out 	(8) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(7){ d19(bb 0 insn -1) }u134(13){ d26(bb 0 insn -1) }u135(102){ d271(bb 0 insn -1) }u136(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; lr  def 	 100 [cc] 136 137 138 139 160 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; live  gen 	 100 [cc] 136 137 138 139 160 164
;; live  kill	
;; rd  in  	(8) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],142[301]
;; rd  gen 	(7) 100[255],136[295],137[296],138[297],139[298],160[317],164[318]
;; rd  kill	(20) 100[254,255,256,257,258,259,260,261,262,263,264,265,266,267],136[295],137[296],138[297],139[298],160[317],164[318]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; rd  out 	(6) 7[19],13[26],102[271],103[272],139[298],142[301]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u155(7){ d19(bb 0 insn -1) }u156(13){ d26(bb 0 insn -1) }u157(102){ d271(bb 0 insn -1) }u158(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; rd  in  	(6) 7[19],13[26],102[271],103[272],139[298],142[301]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[19],13[26],102[271],103[272]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 16 6 12 14 15 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u163(7){ d19(bb 0 insn -1) }u164(13){ d26(bb 0 insn -1) }u165(102){ d271(bb 0 insn -1) }u166(103){ d272(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 7[19],13[26],102[271],103[272],113[282],114[283],116[284],124[289],132[294],139[298],141[300],142[301]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[19],13[26],102[271],103[272]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }
;;   reg 103 { d272(bb 0 insn -1) }

( 17 7 13 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u167(7){ d19(bb 0 insn -1) }u168(13){ d26(bb 0 insn -1) }u169(102){ d271(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[19],13[26],102[271],103[272]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 13 { d26(bb 0 insn -1) }
;;   reg 102 { d271(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 25 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 52 to worklist
  Adding insn 61 to worklist
  Adding insn 65 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 99 to worklist
  Adding insn 108 to worklist
  Adding insn 112 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 142 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 142:
Processing use of (reg 0 r0) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 139 [ _27 ]) in insn 142:
  Adding insn 136 to worklist
Processing use of (reg 142 [ hdma ]) in insn 136:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 142 [ hdma ]) in insn 141:
Processing use of (reg 114 [ _2 ]) in insn 115:
  Adding insn 11 to worklist
Processing use of (reg 142 [ hdma ]) in insn 11:
Processing use of (reg 114 [ _2 ]) in insn 117:
Processing use of (reg 137 [ _25 ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 136 [ _24 ]) in insn 116:
Processing use of (reg 113 [ _1 ]) in insn 121:
  Adding insn 7 to worklist
Processing use of (reg 138 [ _26 ]) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 116 [ _4 ]) in insn 120:
  Adding insn 16 to worklist
Processing use of (reg 160) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 143 [ hdma_32(D)->ChannelIndex ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 142 [ hdma ]) in insn 15:
Processing use of (reg 142 [ hdma ]) in insn 7:
Processing use of (reg 142 [ hdma ]) in insn 124:
Processing use of (reg 160) in insn 124:
Processing use of (reg 142 [ hdma ]) in insn 128:
Processing use of (subreg (reg 160) 0) in insn 128:
Processing use of (reg 142 [ hdma ]) in insn 133:
Processing use of (subreg (reg 164) 0) in insn 133:
  Adding insn 131 to worklist
Processing use of (reg 100 cc) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 139 [ _27 ]) in insn 137:
Processing use of (reg 100 cc) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 159) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 141 [ source_it ]) in insn 110:
Processing use of (reg 100 cc) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 158) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 140 [ flag_it ]) in insn 106:
Processing use of (reg 156) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 116 [ _4 ]) in insn 105:
Processing use of (reg 157) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 13 sp) in insn 99:
Processing use of (reg 0 r0) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 132 [ _20 ]) in insn 99:
  Adding insn 92 to worklist
Processing use of (reg 142 [ hdma ]) in insn 92:
Processing use of (reg 142 [ hdma ]) in insn 98:
Processing use of (reg 113 [ _1 ]) in insn 84:
Processing use of (reg 125 [ _13 ]) in insn 84:
  Adding insn 58 to worklist
Processing use of (reg 116 [ _4 ]) in insn 58:
Processing use of (reg 148) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 142 [ hdma ]) in insn 89:
Processing use of (subreg (reg 154) 0) in insn 89:
  Adding insn 87 to worklist
Processing use of (reg 100 cc) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 132 [ _20 ]) in insn 94:
Processing use of (reg 114 [ _2 ]) in insn 74:
Processing use of (reg 114 [ _2 ]) in insn 76:
Processing use of (reg 131 [ _19 ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 130 [ _18 ]) in insn 75:
Processing use of (reg 142 [ hdma ]) in insn 80:
Processing use of (subreg (reg 152) 0) in insn 80:
  Adding insn 78 to worklist
Processing use of (reg 114 [ _2 ]) in insn 68:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 151) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 128 [ _16 ]) in insn 69:
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 150) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 141 [ source_it ]) in insn 63:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 149) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 125 [ _13 ]) in insn 59:
Processing use of (reg 140 [ flag_it ]) in insn 59:
Processing use of (reg 13 sp) in insn 52:
Processing use of (reg 0 r0) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 124 [ _12 ]) in insn 52:
  Adding insn 42 to worklist
Processing use of (reg 142 [ hdma ]) in insn 42:
Processing use of (reg 142 [ hdma ]) in insn 51:
Processing use of (reg 113 [ _1 ]) in insn 40:
Processing use of (reg 117 [ _5 ]) in insn 40:
  Adding insn 18 to worklist
Processing use of (reg 116 [ _4 ]) in insn 18:
Processing use of (reg 144) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 124 [ _12 ]) in insn 43:
Processing use of (reg 114 [ _2 ]) in insn 34:
Processing use of (reg 114 [ _2 ]) in insn 36:
Processing use of (reg 123 [ _11 ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 122 [ _10 ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 28:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 147) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 120 [ _8 ]) in insn 29:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 146) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 141 [ source_it ]) in insn 23:
Processing use of (reg 113 [ _1 ]) in insn 8:
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 145) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 117 [ _5 ]) in insn 19:
Processing use of (reg 140 [ flag_it ]) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,4u} r1={4d} r2={4d} r3={4d} r7={1d,18u} r12={6d} r13={1d,21u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,18u} r103={1d,17u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r114={1d,9u} r116={1d,4u,4e} r117={1d,2u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,4u} r141={1d,4u} r142={1d,14u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,3u} r164={1d,1u} 
;;    total ref usage 489{319d,166u,4e} in 106{103 regular + 3 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 142 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":742:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_32(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 140 [ flag_it ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 10 2 (var_location:SI flag_it (reg/v:SI 140 [ flag_it ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:12 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:3 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 142 [ hdma ]) [6 hdma_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 141 [ source_it ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 14 2 (var_location:SI source_it (reg/v:SI 141 [ source_it ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:12 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_32(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:72 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 144)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 144)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:49 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 19 18 20 2 (set (reg:SI 145)
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 140 [ flag_it ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:23 90 {*arm_andsi3_insn}
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 54)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:SI 146)
        (and:SI (reg/v:SI 141 [ source_it ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:105 90 {*arm_andsi3_insn}
     (nil))
(insn 24 23 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:84 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:84 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 54)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:5 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 4 (set (reg:SI 147)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:30 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 30 29 31 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 5 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 36 35 37 5 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 37 36 38 6 117 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":756:5 -1
     (nil))
(insn 40 39 41 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":756:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 41 40 42 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:5 -1
     (nil))
(insn 42 41 43 6 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_32(D)->XferHalfCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 124 [ _12 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 44 43 48 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 48)
      ; pc falls through to BB 18
(code_label 48 44 49 7 118 (nil) [1 uses])
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 -1
     (nil))
(insn 51 50 52 7 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 52 51 54 7 (parallel [
            (call (mem:SI (reg/f:SI 124 [ _12 ]) [0 *_12 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 54 52 55 8 116 (nil) [2 uses])
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:8 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:54 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 148)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 59 58 60 8 (set (reg:SI 149)
        (and:SI (reg:SI 125 [ _13 ])
            (reg/v:SI 140 [ flag_it ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:28 90 {*arm_andsi3_insn}
     (nil))
(insn 60 59 61 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 61 60 62 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 101)
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 9 (set (reg:SI 150)
        (and:SI (reg/v:SI 141 [ source_it ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":769:33 90 {*arm_andsi3_insn}
     (nil))
(insn 64 63 65 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":769:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 65 64 66 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":769:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 101)
(note 66 65 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:5 -1
     (nil))
(insn 68 67 69 10 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 10 (set (reg:SI 151)
        (and:SI (reg:SI 128 [ _16 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:30 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 70 69 71 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 71 70 72 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 81)
(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 -1
     (nil))
(insn 74 73 75 11 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 11 (set (reg:SI 131 [ _19 ])
        (and:SI (reg:SI 130 [ _18 ])
            (const_int -11 [0xfffffffffffffff5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 76 75 77 11 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 77 76 78 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:7 -1
     (nil))
(insn 78 77 80 11 (set (reg:SI 152)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 81 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 81 80 82 12 121 (nil) [1 uses])
(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":780:5 -1
     (nil))
(insn 84 83 85 12 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":780:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 85 84 86 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(debug_insn 86 85 87 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(insn 87 86 89 12 (set (reg:SI 154)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 87 90 12 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 90 89 91 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(debug_insn 91 90 92 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:5 -1
     (nil))
(insn 92 91 94 12 (set (reg/f:SI 132 [ _20 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_32(D)->XferCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 132 [ _20 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 95 94 96 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 96 95 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 -1
     (nil))
(insn 98 97 99 13 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 99 98 101 13 (parallel [
            (call (mem:SI (reg/f:SI 132 [ _20 ]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 101 99 102 14 120 (nil) [2 uses])
(note 102 101 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:8 -1
     (nil))
(insn 104 103 105 14 (set (reg:SI 157)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:54 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 14 (set (reg:SI 156)
        (ashift:SI (reg:SI 157)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 106 105 107 14 (set (reg:SI 158)
        (and:SI (reg:SI 156)
            (reg/v:SI 140 [ flag_it ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 140 [ flag_it ])
            (nil))))
(insn 107 106 108 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 108 107 109 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 109 108 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 15 (set (reg:SI 159)
        (and:SI (reg/v:SI 141 [ source_it ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":793:33 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 141 [ source_it ])
        (nil)))
(insn 111 110 112 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 159)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":793:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":793:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 -1
     (nil))
(insn 115 114 116 16 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 16 (set (reg:SI 137 [ _25 ])
        (and:SI (reg:SI 136 [ _24 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 117 116 118 16 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 118 117 119 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:5 -1
     (nil))
(insn 119 118 120 16 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 16 (set (reg:SI 138 [ _26 ])
        (ashift:SI (reg:SI 160)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 121 120 122 16 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 122 121 124 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":804:5 -1
     (nil))
(insn 124 122 125 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_32(D)->ErrorCode+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":804:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 125 124 128 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":807:5 -1
     (nil))
(insn 128 125 129 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":807:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 129 128 130 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(debug_insn 130 129 131 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(insn 131 130 133 16 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 131 134 16 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 134 133 135 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(debug_insn 135 134 136 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:5 -1
     (nil))
(insn 136 135 137 16 (set (reg/f:SI 139 [ _27 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_32(D)->XferErrorCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 136 138 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 139 [ _27 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 139 138 140 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 139 141 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 -1
     (nil))
(insn 141 140 142 17 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 142 141 148 17 (parallel [
            (call (mem:SI (reg/f:SI 139 [ _27 ]) [0 *_27 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _27 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 148 142 149 18 115 (nil) [4 uses])
(note 149 148 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_DMA_RegisterCallback (HAL_DMA_RegisterCallback, funcdef_no=337, decl_uid=7634, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)


HAL_DMA_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,12u} r103={1d,11u} r114={7d,3u} r115={1d,7u} r116={1d,3u} r117={1d,4u} r118={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 116{42d,74u,0e} in 46{46 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 114[29,35] 115[36,36] 116[37,37] 117[38,38] 118[39,39] 121[40,40] 122[41,41] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 117 118
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116 117 118
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[27],103[28]
;; rd  gen 	(5) 100[26],115[36],116[37],117[38],118[39]
;; rd  kill	(7) 100[24,25,26],115[36],116[37],117[38],118[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; rd  out 	(7) 7[5],13[6],102[27],103[28],115[36],116[37],117[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d27(bb 0 insn -1) }u13(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  gen 	 100 [cc] 114 121
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],115[36],116[37],117[38]
;; rd  gen 	(3) 100[25],114[29],121[40]
;; rd  kill	(11) 100[24,25,26],114[29,30,31,32,33,34,35],121[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; rd  out 	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[4]->( 10 5 6 7 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d27(bb 0 insn -1) }u21(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  gen 	
;; live  kill	 100 [cc]
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(0) 
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; rd  out 	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[5]->( 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d27(bb 0 insn -1) }u27(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(1) 114[35]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[35],115[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d27(bb 0 insn -1) }u34(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(1) 114[34]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[34],115[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d5(bb 0 insn -1) }u38(13){ d6(bb 0 insn -1) }u39(102){ d27(bb 0 insn -1) }u40(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(1) 114[33]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[33],115[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d27(bb 0 insn -1) }u46(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(1) 114[32]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[32],115[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d27(bb 0 insn -1) }u52(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[29],115[36],116[37],117[38]
;; rd  gen 	(1) 114[31]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[31],115[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 7 5 9 4 8 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d27(bb 0 insn -1) }u56(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 122
;; live  kill	
;; rd  in  	(13) 7[5],13[6],102[27],103[28],114[29,31,32,33,34,35],115[36],116[37],117[38]
;; rd  gen 	(1) 122[41]
;; rd  kill	(1) 122[41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(10) 7[5],13[6],102[27],103[28],114[29,31,32,33,34,35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u60(7){ d5(bb 0 insn -1) }u61(13){ d6(bb 0 insn -1) }u62(102){ d27(bb 0 insn -1) }u63(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],115[36],116[37],117[38]
;; rd  gen 	(1) 114[30]
;; rd  kill	(7) 114[29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[5],13[6],102[27],103[28],114[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u64(7){ d5(bb 0 insn -1) }u65(13){ d6(bb 0 insn -1) }u66(102){ d27(bb 0 insn -1) }u67(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[27],103[28],114[29,30,31,32,33,34,35]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(0){ d0(bb 12 insn 79) }u71(7){ d5(bb 0 insn -1) }u72(13){ d6(bb 0 insn -1) }u73(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 79) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 33 to worklist
  Adding insn 40 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 61 to worklist
  Adding insn 70 to worklist
  Adding insn 80 to worklist
Finished finding needed instructions:
  Adding insn 79 to worklist
Processing use of (reg 114 [ <retval> ]) in insn 79:
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 11 to worklist
  Adding insn 28 to worklist
Processing use of (subreg (reg 121 [ hdma_8(D)->State ]) 0) in insn 28:
Processing use of (reg 116 [ CallbackID ]) in insn 8:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 80:
Processing use of (reg 115 [ hdma ]) in insn 70:
  Adding insn 2 to worklist
Processing use of (subreg (reg 122) 0) in insn 70:
  Adding insn 68 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ hdma ]) in insn 61:
Processing use of (reg 117 [ pCallback ]) in insn 61:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 115 [ hdma ]) in insn 54:
Processing use of (reg 117 [ pCallback ]) in insn 54:
Processing use of (reg 115 [ hdma ]) in insn 47:
Processing use of (reg 117 [ pCallback ]) in insn 47:
Processing use of (reg 115 [ hdma ]) in insn 40:
Processing use of (reg 117 [ pCallback ]) in insn 40:
Processing use of (reg 116 [ CallbackID ]) in insn 33:
Processing use of (reg 116 [ CallbackID ]) in insn 33:
Processing use of (reg 115 [ hdma ]) in insn 26:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 114 [ <retval> ]) in insn 29:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 118 [ hdma_8(D)->Lock ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 115 [ hdma ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,12u} r103={1d,11u} r114={7d,3u} r115={1d,7u} r116={1d,3u} r117={1d,4u} r118={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 116{42d,74u,0e} in 46{46 regular + 0 call} insns.
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 3 2 (set (reg/v/f:SI 115 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 116 [ CallbackID ])
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 117 [ pCallback ])
        (reg:SI 2 r2 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pCallback ])
        (nil)))
(note 5 4 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 5 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 118 [ hdma_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ hdma_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ hdma_8(D)->Lock ])
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 85)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:3 -1
     (nil))
(insn 26 24 28 3 (set (reg:SI 121 [ hdma_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hdma_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:34 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ hdma_8(D)->State ])
        (nil)))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 89)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 89)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":844:5 -1
     (nil))
(jump_insn 33 32 37 4 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 116 [ CallbackID ])
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 116 [ CallbackID ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 34)) [0  S4 A32])
                    (label_ref:SI 63)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 34))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":844:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 63 (nil)))
 -> 34)
(code_label 37 33 38 5 156 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":847:9 -1
     (nil))
(insn 40 39 41 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":847:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 41 40 8 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":848:9 -1
     (nil))
(insn 8 41 44 5 (set (reg/v:SI 114 [ <retval> ])
        (reg/v:SI 116 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ CallbackID ])
        (nil)))
      ; pc falls through to BB 10
(code_label 44 8 45 6 155 (nil) [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":851:9 -1
     (nil))
(insn 47 46 48 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":851:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 48 47 6 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":852:9 -1
     (nil))
(insn 6 48 51 6 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 51 6 52 7 154 (nil) [1 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":855:9 -1
     (nil))
(insn 54 53 55 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":855:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 55 54 7 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":856:9 -1
     (nil))
(insn 7 55 58 7 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 58 7 59 8 152 (nil) [1 uses])
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":859:9 -1
     (nil))
(insn 61 60 62 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":859:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 62 61 10 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":860:9 -1
     (nil))
(insn 10 62 89 8 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 89 10 88 9 158 (nil) [1 uses])
(note 88 89 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 88 63 9 (set (reg/v:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":869:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 9 64 10 151 (nil) [1 uses])
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 10 (var_location:QI status (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 66 65 67 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(debug_insn 67 66 68 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(insn 68 67 70 10 (set (reg:SI 122)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 68 71 10 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hdma ])
            (nil))))
(debug_insn 71 70 72 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(debug_insn 72 71 85 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":875:3 -1
     (nil))
      ; pc falls through to BB 12
(code_label 85 72 84 11 157 (nil) [1 uses])
(note 84 85 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 84 73 11 (set (reg/v:SI 114 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 73 11 74 12 150 (nil) [0 uses])
(note 74 73 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 79 74 80 12 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":876:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 80 79 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":876:1 -1
     (nil))

;; Function HAL_DMA_UnRegisterCallback (HAL_DMA_UnRegisterCallback, funcdef_no=338, decl_uid=7637, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 20 count 14 (    1)


HAL_DMA_UnRegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,13u} r103={1d,12u} r114={8d,3u} r115={1d,12u} r116={1d,3u} r117={1d,1u} r118={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,5u} r131={1d,1u} 
;;    total ref usage 140{48d,92u,0e} in 62{62 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 114[29,36] 115[37,37] 116[38,38] 117[39,39] 118[40,40] 122[41,41] 123[42,42] 124[43,43] 125[44,44] 126[45,45] 127[46,46] 131[47,47] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 117
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116 117
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;; rd  gen 	(4) 100[26],115[37],116[38],117[39]
;; rd  kill	(6) 100[24,25,26],115[37],116[38],117[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; rd  out 	(6) 7[5],13[6],102[27],103[28],115[37],116[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d27(bb 0 insn -1) }u12(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 118 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 100 [cc] 114 118 122
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],115[37],116[38]
;; rd  gen 	(4) 100[25],114[34],118[40],122[41]
;; rd  kill	(13) 100[24,25,26],114[29,30,31,32,33,34,35,36],118[40],122[41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 118
;; rd  out 	(8) 7[5],13[6],102[27],103[28],114[34],115[37],116[38],118[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[4]->( 11 5 6 7 8 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d27(bb 0 insn -1) }u22(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  gen 	
;; live  kill	 100 [cc]
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[34],115[37],116[38],118[40]
;; rd  gen 	(0) 
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; rd  out 	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d27(bb 0 insn -1) }u28(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	 114 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 114 123
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;; rd  gen 	(2) 114[36],123[42]
;; rd  kill	(9) 114[29,30,31,32,33,34,35,36],123[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[36],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d27(bb 0 insn -1) }u35(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 124
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;; rd  gen 	(2) 114[33],124[43]
;; rd  kill	(9) 114[29,30,31,32,33,34,35,36],124[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[33],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d27(bb 0 insn -1) }u42(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 125
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;; rd  gen 	(2) 114[32],125[44]
;; rd  kill	(9) 114[29,30,31,32,33,34,35,36],125[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[32],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d27(bb 0 insn -1) }u49(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 126
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;; rd  gen 	(2) 114[29],126[45]
;; rd  kill	(9) 114[29,30,31,32,33,34,35,36],126[45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[29],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d27(bb 0 insn -1) }u56(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 127
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[27],103[28],114[34],115[37],116[38]
;; rd  gen 	(2) 114[30],127[46]
;; rd  kill	(9) 114[29,30,31,32,33,34,35,36],127[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[30],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d27(bb 0 insn -1) }u69(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 114
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],114[34],115[37],116[38],118[40]
;; rd  gen 	(1) 114[31]
;; rd  kill	(8) 114[29,30,31,32,33,34,35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[31],115[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 7 5 10 4 8 9 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ d5(bb 0 insn -1) }u72(13){ d6(bb 0 insn -1) }u73(102){ d27(bb 0 insn -1) }u74(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 131
;; live  kill	
;; rd  in  	(13) 7[5],13[6],102[27],103[28],114[29,30,31,32,33,34,36],115[37],116[38]
;; rd  gen 	(1) 131[47]
;; rd  kill	(1) 131[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(11) 7[5],13[6],102[27],103[28],114[29,30,31,32,33,34,36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d27(bb 0 insn -1) }u81(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],115[37],116[38]
;; rd  gen 	(1) 114[35]
;; rd  kill	(8) 114[29,30,31,32,33,34,35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[5],13[6],102[27],103[28],114[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d27(bb 0 insn -1) }u85(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[27],103[28],114[29,30,31,32,33,34,35,36]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u88(0){ d0(bb 13 insn 103) }u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 13 insn 103) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 36 to worklist
  Adding insn 44 to worklist
  Adding insn 52 to worklist
  Adding insn 60 to worklist
  Adding insn 68 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 94 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
  Adding insn 103 to worklist
Processing use of (reg 114 [ <retval> ]) in insn 103:
  Adding insn 7 to worklist
  Adding insn 11 to worklist
  Adding insn 31 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
Processing use of (reg 126) in insn 10:
  Adding insn 67 to worklist
Processing use of (reg 127) in insn 9:
  Adding insn 75 to worklist
Processing use of (reg 118) in insn 8:
  Adding insn 23 to worklist
Processing use of (reg 125) in insn 6:
  Adding insn 59 to worklist
Processing use of (reg 124) in insn 5:
  Adding insn 51 to worklist
Processing use of (subreg (reg 122 [ hdma_8(D)->State ]) 0) in insn 31:
Processing use of (reg 116 [ CallbackID ]) in insn 7:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 104:
Processing use of (reg 115 [ hdma ]) in insn 94:
  Adding insn 2 to worklist
Processing use of (subreg (reg 131) 0) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ hdma ]) in insn 76:
Processing use of (reg 127) in insn 76:
Processing use of (reg 115 [ hdma ]) in insn 79:
Processing use of (reg 127) in insn 79:
Processing use of (reg 115 [ hdma ]) in insn 82:
Processing use of (reg 127) in insn 82:
Processing use of (reg 115 [ hdma ]) in insn 85:
Processing use of (reg 127) in insn 85:
Processing use of (reg 115 [ hdma ]) in insn 68:
Processing use of (reg 126) in insn 68:
Processing use of (reg 115 [ hdma ]) in insn 60:
Processing use of (reg 125) in insn 60:
Processing use of (reg 115 [ hdma ]) in insn 52:
Processing use of (reg 124) in insn 52:
Processing use of (reg 115 [ hdma ]) in insn 44:
Processing use of (reg 123) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 116 [ CallbackID ]) in insn 36:
Processing use of (reg 116 [ CallbackID ]) in insn 36:
Processing use of (reg 115 [ hdma ]) in insn 25:
Processing use of (subreg (reg 118) 0) in insn 25:
Processing use of (reg 115 [ hdma ]) in insn 29:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 114 [ <retval> ]) in insn 32:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 117 [ hdma_8(D)->Lock ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 115 [ hdma ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_UnRegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,13u} r103={1d,12u} r114={8d,3u} r115={1d,12u} r116={1d,3u} r117={1d,1u} r118={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,5u} r131={1d,1u} 
;;    total ref usage 140{48d,92u,0e} in 62{62 regular + 0 call} insns.
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 3 2 (set (reg/v/f:SI 115 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 116 [ CallbackID ])
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(note 4 3 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 4 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 117 [ hdma_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_8(D)->Lock ])
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 109)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(insn 23 22 25 3 (set (reg:SI 118)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(debug_insn 27 26 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:3 -1
     (nil))
(insn 29 27 31 3 (set (reg:SI 122 [ hdma_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 29 32 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 122 [ hdma_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:34 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ hdma_8(D)->State ])
        (nil)))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 113)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":895:5 -1
     (nil))
(jump_insn 36 35 40 4 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 116 [ CallbackID ])
                        (const_int 4 [0x4]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 116 [ CallbackID ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 37)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 37))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":895:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 87 (nil)))
 -> 37)
(code_label 40 36 41 5 168 (nil) [1 uses])
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:9 -1
     (nil))
(insn 43 42 44 5 (set (reg:SI 123)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 45 44 7 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":899:9 -1
     (nil))
(insn 7 45 48 5 (set (reg/v:SI 114 [ <retval> ])
        (reg/v:SI 116 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ CallbackID ])
        (nil)))
      ; pc falls through to BB 11
(code_label 48 7 49 6 167 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:9 -1
     (nil))
(insn 51 50 52 6 (set (reg:SI 124)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 5 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":903:9 -1
     (nil))
(insn 5 53 56 6 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 56 5 57 7 166 (nil) [1 uses])
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:9 -1
     (nil))
(insn 59 58 60 7 (set (reg:SI 125)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 6 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":907:9 -1
     (nil))
(insn 6 61 64 7 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 64 6 65 8 165 (nil) [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:9 -1
     (nil))
(insn 67 66 68 8 (set (reg:SI 126)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 10 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":911:9 -1
     (nil))
(insn 10 69 72 8 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 72 10 73 9 163 (nil) [1 uses])
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:9 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 77 76 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":915:9 -1
     (nil))
(insn 79 77 80 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":915:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 80 79 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":916:9 -1
     (nil))
(insn 82 80 83 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":916:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 83 82 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":917:9 -1
     (nil))
(insn 85 83 86 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":917:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 9 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":918:9 -1
     (nil))
(insn 9 86 113 9 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 113 9 112 10 170 (nil) [1 uses])
(note 112 113 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 112 87 10 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":927:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(code_label 87 8 88 11 162 (nil) [1 uses])
(note 88 87 89 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 11 (var_location:QI status (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 90 89 91 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(debug_insn 91 90 92 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(insn 92 91 94 11 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 11 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hdma ])
            (nil))))
(debug_insn 95 94 96 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(debug_insn 96 95 109 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":933:3 -1
     (nil))
      ; pc falls through to BB 13
(code_label 109 96 108 12 169 (nil) [1 uses])
(note 108 109 11 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 11 108 97 12 (set (reg/v:SI 114 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 97 11 98 13 161 (nil) [0 uses])
(note 98 97 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 98 104 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 104 103 0 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":934:1 -1
     (nil))

;; Function HAL_DMA_GetState (HAL_DMA_GetState, funcdef_no=339, decl_uid=7639, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_DMA_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(4) 0[0],113[26],114[27],117[28]
;; rd  kill	(5) 0[0,1],113[26],114[27],117[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(0){ d0(bb 2 insn 15) }u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 15) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 15 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 15:
  Adding insn 10 to worklist
Processing use of (subreg (reg 117 [ hdma_2(D)->State ]) 0) in insn 10:
Processing use of (reg 114 [ hdma ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":965:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":967:3 -1
     (nil))
(insn 8 6 10 2 (set (reg:SI 117 [ hdma_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":967:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(insn 10 8 15 2 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ hdma_2(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":967:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_2(D)->State ])
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":968:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":968:1 -1
     (nil))

;; Function HAL_DMA_GetError (HAL_DMA_GetError, funcdef_no=340, decl_uid=7641, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_DMA_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 40{28d,12u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(3) 0[0],113[26],114[27]
;; rd  kill	(4) 0[0,1],113[26],114[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(0){ d0(bb 2 insn 11) }u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 11) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 11 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 11:
Processing use of (reg 114 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 40{28d,12u,0e} in 5{5 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":977:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":978:3 -1
     (nil))
(insn 7 6 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_2(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":978:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":979:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":979:1 -1
     (nil))
