{"vcs1":{"timestamp_begin":1732513219.944260200, "rt":2.20, "ut":0.46, "st":0.28}}
{"vcselab":{"timestamp_begin":1732513222.231365682, "rt":1.01, "ut":0.33, "st":0.18}}
{"link":{"timestamp_begin":1732513223.323932923, "rt":0.35, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732513219.230944672}
{"VCS_COMP_START_TIME": 1732513219.230944672}
{"VCS_COMP_END_TIME": 1732513225.011749924}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334588}}
{"stitch_vcselab": {"peak_mem": 231512}}
