git clone --depth 1 --no-tags https://github.com/DiegoSalazarSibajaTEC/BootSiRPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99825426
git clone --depth 1 --no-tags https://github.com/PilarPinto/PetFeederProyect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100157431
git clone --depth 1 --no-tags https://github.com/Nalaka1693/register_file_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100363320
git clone --depth 1 --no-tags https://github.com/jamesmeijers/CycloneIV_RAM_Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100052181
git clone --depth 1 --no-tags https://github.com/zuvizudar/td4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100772363
git clone --depth 1 --no-tags https://github.com/brian-chim/b58_tron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95977657
git clone --depth 1 --no-tags https://github.com/cpsxhao/CPU_course_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95998568
git clone --depth 1 --no-tags https://github.com/chengsonghust/ICLAB-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98332568
git clone --depth 1 --no-tags https://github.com/jogama/verilog-tutorial-answers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98542560
git clone --depth 1 --no-tags https://github.com/derek-nguyen123/SimonOOOOH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98584002
git clone --depth 1 --no-tags https://github.com/yuliya2017/netfpga-camp2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98629297
git clone --depth 1 --no-tags https://github.com/ChangjinHe/verilogProject_theGladiator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98941579
git clone --depth 1 --no-tags https://github.com/garykillyou/Ticket_Shop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96918430
git clone --depth 1 --no-tags https://github.com/remenyi/Webdriver-Torso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96926111
git clone --depth 1 --no-tags https://github.com/Thatianne/ProcessadorMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96939092
git clone --depth 1 --no-tags https://github.com/Sudhanshu5harma/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96409403
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Qflow-exemplos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96585637
git clone --depth 1 --no-tags https://github.com/camacazio/icestick_JSTK2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94633850
git clone --depth 1 --no-tags https://github.com/hikboy/training-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100090079
git clone --depth 1 --no-tags https://github.com/elvishuges/SDMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94785816
git clone --depth 1 --no-tags https://github.com/musico964/Fpga_3_Fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95649587
git clone --depth 1 --no-tags https://github.com/01FC/Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95501549
git clone --depth 1 --no-tags https://github.com/sh-chris/Fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95844593
git clone --depth 1 --no-tags https://github.com/TejasviSankhe/Collision-Dectection-for-3D-printers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96901740
git clone --depth 1 --no-tags https://github.com/ChrisGeorgakidis/Matrix-Vector-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96986254
git clone --depth 1 --no-tags https://github.com/yuikosakuma/8puzzle_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96270101
git clone --depth 1 --no-tags https://github.com/XIAZY/FPGA-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97052269
git clone --depth 1 --no-tags https://github.com/Veirlog/MyFirstPrj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98767051
git clone --depth 1 --no-tags https://github.com/jthan13/SubtractSquare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98767729
git clone --depth 1 --no-tags https://github.com/guoners/ANN_plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97605464
git clone --depth 1 --no-tags https://github.com/yossy3459/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98017607
git clone --depth 1 --no-tags https://github.com/dharm1k987/CSCB58_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98700987
git clone --depth 1 --no-tags https://github.com/kanaaami/5puzzle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97087533
git clone --depth 1 --no-tags https://github.com/debbywan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97294215
git clone --depth 1 --no-tags https://github.com/SarathyL/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95687751
git clone --depth 1 --no-tags https://github.com/rattboi/ice-rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95030282
git clone --depth 1 --no-tags https://github.com/SarahYuHanCheng/comporg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94686634
git clone --depth 1 --no-tags https://github.com/Algamus/FPGAchip-SimpleCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94632516
git clone --depth 1 --no-tags https://github.com/yyu226/MasterModeMultiFrame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94811205
git clone --depth 1 --no-tags https://github.com/kqwyf/ElectricPasswordLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94614938
git clone --depth 1 --no-tags https://github.com/jaybkim/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94488090
git clone --depth 1 --no-tags https://github.com/josephvcaustin/FiveStageProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100648091
git clone --depth 1 --no-tags https://github.com/skylinker/td4_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100325494
git clone --depth 1 --no-tags https://github.com/vanhogen/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95327100
git clone --depth 1 --no-tags https://github.com/spacemonkeydelivers/wb_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98538880
git clone --depth 1 --no-tags https://github.com/matheusmstos/Cache-LAOC2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100058406
git clone --depth 1 --no-tags https://github.com/EX-S/simonsays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99458988
git clone --depth 1 --no-tags https://github.com/qiangxu1996/FPGA-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99334690
git clone --depth 1 --no-tags https://github.com/pavelpilip/Beshape_FPGA_FW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94932449
git clone --depth 1 --no-tags https://github.com/hizolaw/PSEFM_MACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96127655
git clone --depth 1 --no-tags https://github.com/gognambiar/InternetOfThings-3D-Printing-Validator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96153214
git clone --depth 1 --no-tags https://github.com/csilva25/Time_Electronic_Safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96053327
git clone --depth 1 --no-tags https://github.com/josehfortes/processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95912318
git clone --depth 1 --no-tags https://github.com/1091714493/PowerStar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98642634
git clone --depth 1 --no-tags https://github.com/valentinantonescu/Valentin_Antonescu_Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98739435
git clone --depth 1 --no-tags https://github.com/AshwiniChilukuri/Tranceiver-I2C-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99264861
git clone --depth 1 --no-tags https://github.com/bookj/3HA06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100003001
git clone --depth 1 --no-tags https://github.com/hare1039/CA-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94521834
git clone --depth 1 --no-tags https://github.com/Shaalan31/ViterbiDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94693118
git clone --depth 1 --no-tags https://github.com/saimanishrao/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100285199
git clone --depth 1 --no-tags https://github.com/deepaknairrpf/VLSI_lab_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100982510
git clone --depth 1 --no-tags https://github.com/Kavindi183/RISC-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100565388
git clone --depth 1 --no-tags https://github.com/emilio93/digitales-ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100331186
git clone --depth 1 --no-tags https://github.com/othonceu/Sistema-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100640825
git clone --depth 1 --no-tags https://github.com/karlingbruno/sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100638288
git clone --depth 1 --no-tags https://github.com/NoahMattV/Craps-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95505927
git clone --depth 1 --no-tags https://github.com/higuoxing/frequency-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97840946
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Minicurso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96886194
git clone --depth 1 --no-tags https://github.com/vakstrayed/Calculadora_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96964479
git clone --depth 1 --no-tags https://github.com/jerrylin1121/verilog_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94461105
git clone --depth 1 --no-tags https://github.com/iebopi/led_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94501260
git clone --depth 1 --no-tags https://github.com/ShreyKumar/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97157118
git clone --depth 1 --no-tags https://github.com/alexene95/qwerty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086826
git clone --depth 1 --no-tags https://github.com/nickopupiales/ROYECTO1_Velasquez_Pupiales_Arbelaez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100819466
git clone --depth 1 --no-tags https://github.com/aalind45/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98413839
git clone --depth 1 --no-tags https://github.com/wangjdb3/BCD_to_Bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97444399
git clone --depth 1 --no-tags https://github.com/micdoug/decimal_counter_de2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95040153
git clone --depth 1 --no-tags https://github.com/Jonnyboy123/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98689724
git clone --depth 1 --no-tags https://github.com/Hibari-K/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98721137
git clone --depth 1 --no-tags https://github.com/walnutgallery/CS350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98847604
git clone --depth 1 --no-tags https://github.com/ErmanIZTECH/IZTECH-EE-342-Verilog-VHDL-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98792037
git clone --depth 1 --no-tags https://github.com/HarshaKosala/16-bit-pipelined-RISC-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99011900
git clone --depth 1 --no-tags https://github.com/winterfell1610/MiniMips_div_20cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97935507
git clone --depth 1 --no-tags https://github.com/austin-lolli/clean_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94379585
git clone --depth 1 --no-tags https://github.com/yuikosakuma/8-puzzle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94518443
git clone --depth 1 --no-tags https://github.com/avargaz/TicTacToe-VGA-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94388515
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94495277
git clone --depth 1 --no-tags https://github.com/waywayfox/nthu-archi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95120916
git clone --depth 1 --no-tags https://github.com/georgantas/fpga-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96475252
git clone --depth 1 --no-tags https://github.com/Angel-Avila/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95597373
git clone --depth 1 --no-tags https://github.com/Dchunn/8-bit-calcualtor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95920439
git clone --depth 1 --no-tags https://github.com/valearias182/com.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95846315
git clone --depth 1 --no-tags https://github.com/vedant8/COMET-COTTRI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96835501
git clone --depth 1 --no-tags https://github.com/RSTZZZ/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96793324
git clone --depth 1 --no-tags https://github.com/nhuongmh/uart_with_features.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94886212
git clone --depth 1 --no-tags https://github.com/MayurHadole/full-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100727123
git clone --depth 1 --no-tags https://github.com/avagordon01/de0-nano-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95653130
git clone --depth 1 --no-tags https://github.com/ForceTower/MIPS32Processor_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100975158
