
#ifndef __MX6ULL_IOMUX_H__
#define __MX6ULL_IOMUX_H__

#include "../mx6x/iomux_def.h"
#include "../mx6x/iomux_setting.h"


/*=========== QSPI pin mux and pad settings ===========*/
/*======= QSPI pad settings =======*/
#define QSPI_PAD_CTRL	(PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_PUE \
						 | PAD_CTL_PKE | PAD_CTL_SPEED_MED \
						 | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST )


/*======= QSPI1 =======*/
#define MX6ULL_PAD_QSPI1A_DAT0   IOMUX_PAD_CFG(0x0434, QSPI_PAD_CTRL, 0x01a8, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_DAT1   IOMUX_PAD_CFG(0x0438, QSPI_PAD_CTRL, 0x01ac, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_DAT2   IOMUX_PAD_CFG(0x043c, QSPI_PAD_CTRL, 0x01b0, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_DAT3   IOMUX_PAD_CFG(0x0440, QSPI_PAD_CTRL, 0x01b4, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_DQS    IOMUX_PAD_CFG(0x042c, QSPI_PAD_CTRL, 0x01a0, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_CLK    IOMUX_PAD_CFG(0x0430, QSPI_PAD_CTRL, 0x01a4, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_CS0    IOMUX_PAD_CFG(0x0444, QSPI_PAD_CTRL, 0x01b8, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1A_CS1    IOMUX_PAD_CFG(0x0428, QSPI_PAD_CTRL, 0x019c, 2, 0x0000, 0)

#define MX6ULL_PAD_QSPI1B_DAT0   IOMUX_PAD_CFG(0x0414, QSPI_PAD_CTRL, 0x0188, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_DAT1   IOMUX_PAD_CFG(0x0418, QSPI_PAD_CTRL, 0x018c, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_DAT2   IOMUX_PAD_CFG(0x041c, QSPI_PAD_CTRL, 0x0190, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_DAT3   IOMUX_PAD_CFG(0x0420, QSPI_PAD_CTRL, 0x0194, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_DQS    IOMUX_PAD_CFG(0x0410, QSPI_PAD_CTRL, 0x0184, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_CLK    IOMUX_PAD_CFG(0x0404, QSPI_PAD_CTRL, 0x0178, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_CS0    IOMUX_PAD_CFG(0x0408, QSPI_PAD_CTRL, 0x017c, 2, 0x0000, 0)
#define MX6ULL_PAD_QSPI1B_CS1    IOMUX_PAD_CFG(0x040c, QSPI_PAD_CTRL, 0x0180, 2, 0x0000, 0)

/*======= NAND =======*/
#define NAND_PAD_CTRL	(PAD_CTL_HYS | PAD_CTL_SPEED_MED | PAD_CTL_DSE_60ohm | PAD_CTL_SRE_FAST )

//#define MX6ULL_PAD_CE0_B 		IOMUX_PAD_CFG(0x048c, NAND_PAD_CTRL, 0x0144, 0, 0x0000, 0)
//#define MX6ULL_PAD_CE1_B 		IOMUX_PAD_CFG(0x0490, NAND_PAD_CTRL, 0x0148, 0, 0x0000, 0)

#define MX6ULL_PAD_RE_B_ADDR        IOMUX_PAD_CFG(0x0404, NAND_PAD_CTRL, 0x0178, 0, 0x0000, 0)
#define MX6ULL_PAD_WE_B_ADDR        IOMUX_PAD_CFG(0x0408, NAND_PAD_CTRL, 0x017c, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA00_ADDR      IOMUX_PAD_CFG(0x040c, NAND_PAD_CTRL, 0x0180, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA01_ADDR      IOMUX_PAD_CFG(0x0410, NAND_PAD_CTRL, 0x0184, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA02_ADDR      IOMUX_PAD_CFG(0x0414, NAND_PAD_CTRL, 0x0188, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA03_ADDR      IOMUX_PAD_CFG(0x0418, NAND_PAD_CTRL, 0x018c, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA04_ADDR      IOMUX_PAD_CFG(0x041c, NAND_PAD_CTRL, 0x0190, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA05_ADDR      IOMUX_PAD_CFG(0x0420, NAND_PAD_CTRL, 0x0194, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA06_ADDR      IOMUX_PAD_CFG(0x0424, NAND_PAD_CTRL, 0x0198, 0, 0x0000, 0)
#define MX6ULL_PAD_DATA07_ADDR      IOMUX_PAD_CFG(0x0428, NAND_PAD_CTRL, 0x019c, 0, 0x0000, 0)
#define MX6ULL_PAD_ALE_ADDR         IOMUX_PAD_CFG(0x042c, NAND_PAD_CTRL, 0x01a0, 0, 0x0000, 0)
#define MX6ULL_PAD_WP_B_ADDR        IOMUX_PAD_CFG(0x0430, NAND_PAD_CTRL, 0x01a4, 0, 0x0000, 0)
#define MX6ULL_PAD_READY_B_ADDR     IOMUX_PAD_CFG(0x0434, NAND_PAD_CTRL, 0x01a8, 0, 0x0000, 0)
#define MX6ULL_PAD_CE0_B_ADDR       IOMUX_PAD_CFG(0x0438, NAND_PAD_CTRL, 0x01ac, 0, 0x0000, 0)
#define MX6ULL_PAD_CE1_B_ADDR       IOMUX_PAD_CFG(0x043c, NAND_PAD_CTRL, 0x01b0, 0, 0x0000, 0)
#define MX6ULL_PAD_CLE_ADDR         IOMUX_PAD_CFG(0x0440, NAND_PAD_CTRL, 0x01b4, 0, 0x0000, 0)
#define MX6ULL_PAD_DQS_ADDR         IOMUX_PAD_CFG(0x0444, NAND_PAD_CTRL, 0x01b8, 0, 0x0000, 0)
#endif

