Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 18 19:29:28 2025
| Host         : linuxvdi-f25-28.ece.iastate.edu running 64-bit unknown
| Command      : report_drc -file conv_accelerator_bd_wrapper_drc_routed.rpt -pb conv_accelerator_bd_wrapper_drc_routed.pb -rpx conv_accelerator_bd_wrapper_drc_routed.rpx
| Design       : conv_accelerator_bd_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| RTSTAT-10 | Warning  | No routable loads                                                 | 1          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 4          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
95 net(s) have no routable loads. The problem bus(es) and/or net(s) are conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[0],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[11],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[12],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[13],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[14],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[15],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[16],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[17],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[18],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[11],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[12],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[13],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[14],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[15],
conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[16] (the first 15 of 55 listed).
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac0/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac1/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac3/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


