Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Apr 19 17:31:45 2023
| Host         : Desktop-L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pc_timing_summary_routed.rpt -pb pc_timing_summary_routed.pb -rpx pc_timing_summary_routed.rpx -warn_on_violation
| Design       : pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
1000000000.000           0.000                      0                    4           0.510           0.000                      0                    4   500000000.000           0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)                     Period(ns)      Frequency(MHz)
-----  ------------                     ----------      --------------
clk    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
clk           1000000000.000           0.000                      0                    4           0.510           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk rise@1000000000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.580ns (32.658%)  route 1.196ns (67.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 f  out_reg[0]/Q
                         net (fo=5, routed)           1.196     7.278    out_OBUF[0]
    SLICE_X65Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.402 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.402    p_0_in[0]
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    1000000000.000 1000000000.000 r  
    A16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020 1000000000.000    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100 1000000000.000 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425 1000000000.000    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.694 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.029 1000000000.000    out_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk rise@1000000000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.574ns (32.429%)  route 1.196ns (67.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 r  out_reg[0]/Q
                         net (fo=5, routed)           1.196     7.278    out_OBUF[0]
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.118     7.396 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.396    p_0_in[1]
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    1000000000.000 1000000000.000 r  
    A16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020 1000000000.000    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100 1000000000.000 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425 1000000000.000    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.694 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.075 1000000000.000    out_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk rise@1000000000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.580ns (33.758%)  route 1.138ns (66.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 r  out_reg[0]/Q
                         net (fo=5, routed)           1.138     7.220    out_OBUF[0]
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.124     7.344 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.344    p_0_in[2]
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    1000000000.000 1000000000.000 r  
    A16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020 1000000000.000    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100 1000000000.000 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425 1000000000.000    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.694 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.031 1000000000.000    out_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk rise@1000000000.000ns - clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.608ns (34.820%)  route 1.138ns (65.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 r  out_reg[0]/Q
                         net (fo=5, routed)           1.138     7.220    out_OBUF[0]
    SLICE_X65Y80         LUT4 (Prop_lut4_I1_O)        0.152     7.372 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.372    p_0_in[3]
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    1000000000.000 1000000000.000 r  
    A16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020 1000000000.000    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100 1000000000.000 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425 1000000000.000    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.694 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.075 1000000000.000    out_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.231ns (37.435%)  route 0.386ns (62.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  out_reg[1]/Q
                         net (fo=4, routed)           0.386     2.511    out_OBUF[1]
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.103     2.614 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.614    p_0_in[3]
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C
                         clock pessimism             -0.470     1.997    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.107     2.104    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.227ns (37.026%)  route 0.386ns (62.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  out_reg[1]/Q
                         net (fo=4, routed)           0.386     2.511    out_OBUF[1]
    SLICE_X65Y80         LUT3 (Prop_lut3_I1_O)        0.099     2.610 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.610    p_0_in[2]
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C
                         clock pessimism             -0.470     1.997    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.092     2.089    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.228ns (34.230%)  route 0.438ns (65.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  out_reg[1]/Q
                         net (fo=4, routed)           0.438     2.563    out_OBUF[1]
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.100     2.663 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.663    p_0_in[1]
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.470     1.997    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.107     2.104    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.833%)  route 0.563ns (75.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     2.138 f  out_reg[0]/Q
                         net (fo=5, routed)           0.563     2.701    out_OBUF[0]
    SLICE_X65Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.746 r  out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.746    p_0_in[0]
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.470     1.997    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.091     2.088    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.658    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X65Y80  out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X65Y80  out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X65Y80  out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X65Y80  out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X65Y80  out_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 4.106ns (62.117%)  route 2.504ns (37.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.419     6.045 r  out_reg[3]/Q
                         net (fo=2, routed)           2.504     8.549    out_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         3.687    12.236 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.236    out[3]
    P1                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.104ns (64.067%)  route 2.302ns (35.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.419     6.045 r  out_reg[1]/Q
                         net (fo=4, routed)           2.302     8.346    out_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.685    12.031 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.031    out[1]
    N1                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.967ns (67.916%)  route 1.874ns (32.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 r  out_reg[0]/Q
                         net (fo=5, routed)           1.874     7.956    out_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.467 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.467    out[0]
    M2                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.965ns (69.984%)  route 1.701ns (30.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.661    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.124     2.785 r  out[3]_i_2/O
                         net (fo=4, routed)           2.841     5.626    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.456     6.082 r  out_reg[2]/Q
                         net (fo=3, routed)           1.701     7.782    out_OBUF[2]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.291 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.291    out[2]
    N2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.351ns (79.492%)  route 0.349ns (20.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  out_reg[2]/Q
                         net (fo=3, routed)           0.349     2.486    out_OBUF[2]
    N2                   OBUF (Prop_obuf_I_O)         1.210     3.697 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.697    out[2]
    N2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.353ns (75.498%)  route 0.439ns (24.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  out_reg[0]/Q
                         net (fo=5, routed)           0.439     2.577    out_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.789 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.789    out[0]
    M2                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.393ns (66.948%)  route 0.688ns (33.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  out_reg[1]/Q
                         net (fo=4, routed)           0.688     2.812    out_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         1.265     4.077 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.077    out[1]
    N1                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.397ns (66.839%)  route 0.693ns (33.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.678    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.723 r  out[3]_i_2/O
                         net (fo=4, routed)           1.274     1.997    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.128     2.125 r  out_reg[3]/Q
                         net (fo=2, routed)           0.693     2.818    out_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         1.269     4.088 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.088    out[3]
    P1                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.448ns (24.283%)  route 4.516ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.964    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020     2.407    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100     2.507 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425     4.931    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.448ns (24.283%)  route 4.516ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.964    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020     2.407    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100     2.507 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425     4.931    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.448ns (24.283%)  route 4.516ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.964    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020     2.407    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100     2.507 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425     4.931    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.448ns (24.283%)  route 4.516ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.964    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.020     2.407    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.100     2.507 r  out[3]_i_2/O
                         net (fo=4, routed)           2.425     4.931    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.216ns (9.751%)  route 2.003ns (90.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.003     2.219    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.216ns (9.751%)  route 2.003ns (90.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.003     2.219    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.216ns (9.751%)  route 2.003ns (90.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.003     2.219    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.216ns (9.751%)  route 2.003ns (90.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.003     2.219    rst_IBUF
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    A16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.948    clk_IBUF
    SLICE_X0Y126         LUT2 (Prop_lut2_I0_O)        0.056     1.004 r  out[3]_i_2/O
                         net (fo=4, routed)           1.463     2.466    out[3]_i_2_n_0
    SLICE_X65Y80         FDRE                                         r  out_reg[3]/C





