Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct  6 23:41:30 2024
| Host         : Leor-PC-5530 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simon_cipher_top_encrypt_decrypt_timing_summary_routed.rpt -pb simon_cipher_top_encrypt_decrypt_timing_summary_routed.pb -rpx simon_cipher_top_encrypt_decrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : simon_cipher_top_encrypt_decrypt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.665        0.000                      0                 7908        0.011        0.000                      0                 7908        4.500        0.000                       0                  7538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.665        0.000                      0                 7908        0.011        0.000                      0                 7908        4.500        0.000                       0                  7538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[2]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[3]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[4]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 encrypt/current_plaintext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.981ns (41.595%)  route 2.782ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.552     5.073    encrypt/CLK
    SLICE_X34Y19         FDRE                                         r  encrypt/current_plaintext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  encrypt/current_plaintext_reg[5]/Q
                         net (fo=7, routed)           1.047     6.598    encrypt/current_plaintext_reg[5]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.298     6.896 r  encrypt/counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.896    encrypt/counter[7]_i_31_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.446 r  encrypt/counter_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.446    encrypt/counter_reg[7]_i_19_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  encrypt/counter_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.560    encrypt/counter_reg[7]_i_10_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.788 r  encrypt/counter_reg[7]_i_5/CO[2]
                         net (fo=1, routed)           0.982     8.770    encrypt/decrypt/neqOp0_in
    SLICE_X46Y25         LUT4 (Prop_lut4_I2_O)        0.313     9.083 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.753     9.836    decrypt/SR[0]
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.436    14.777    decrypt/CLK
    SLICE_X48Y26         FDRE                                         r  decrypt/counter_reg[5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.501    decrypt/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 decrypt/new_key_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 2.055ns (43.590%)  route 2.659ns (56.410%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.557     5.078    decrypt/CLK
    SLICE_X48Y20         FDRE                                         r  decrypt/new_key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  decrypt/new_key_reg[6]/Q
                         net (fo=4, routed)           1.374     6.871    decrypt/new_key_0[6]
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.296     7.167 r  decrypt/counter[6]_i_44/O
                         net (fo=1, routed)           0.000     7.167    decrypt/counter[6]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.565 r  decrypt/counter_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.565    encrypt/CO[0]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  encrypt/counter_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.679    encrypt/counter_reg[6]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  encrypt/counter_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.793    encrypt/counter_reg[6]_i_24_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  encrypt/counter_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.907    encrypt/counter_reg[6]_i_14_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  encrypt/counter_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.030    encrypt/counter_reg[6]_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.187 r  encrypt/counter_reg[6]_i_4/CO[1]
                         net (fo=1, routed)           0.554     8.741    encrypt/counter_reg[6]_i_4_n_2
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.329     9.070 r  encrypt/counter[6]_i_1/O
                         net (fo=7, routed)           0.722     9.793    encrypt/counter[6]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.433    14.774    encrypt/CLK
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    14.475    encrypt/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 decrypt/new_key_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 2.055ns (43.590%)  route 2.659ns (56.410%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.557     5.078    decrypt/CLK
    SLICE_X48Y20         FDRE                                         r  decrypt/new_key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  decrypt/new_key_reg[6]/Q
                         net (fo=4, routed)           1.374     6.871    decrypt/new_key_0[6]
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.296     7.167 r  decrypt/counter[6]_i_44/O
                         net (fo=1, routed)           0.000     7.167    decrypt/counter[6]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.565 r  decrypt/counter_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.565    encrypt/CO[0]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  encrypt/counter_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.679    encrypt/counter_reg[6]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  encrypt/counter_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.793    encrypt/counter_reg[6]_i_24_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  encrypt/counter_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.907    encrypt/counter_reg[6]_i_14_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  encrypt/counter_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.030    encrypt/counter_reg[6]_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.187 r  encrypt/counter_reg[6]_i_4/CO[1]
                         net (fo=1, routed)           0.554     8.741    encrypt/counter_reg[6]_i_4_n_2
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.329     9.070 r  encrypt/counter[6]_i_1/O
                         net (fo=7, routed)           0.722     9.793    encrypt/counter[6]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.433    14.774    encrypt/CLK
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    14.475    encrypt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 decrypt/new_key_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 2.055ns (43.590%)  route 2.659ns (56.410%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.557     5.078    decrypt/CLK
    SLICE_X48Y20         FDRE                                         r  decrypt/new_key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  decrypt/new_key_reg[6]/Q
                         net (fo=4, routed)           1.374     6.871    decrypt/new_key_0[6]
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.296     7.167 r  decrypt/counter[6]_i_44/O
                         net (fo=1, routed)           0.000     7.167    decrypt/counter[6]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.565 r  decrypt/counter_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.565    encrypt/CO[0]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  encrypt/counter_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.679    encrypt/counter_reg[6]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  encrypt/counter_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.793    encrypt/counter_reg[6]_i_24_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  encrypt/counter_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.907    encrypt/counter_reg[6]_i_14_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  encrypt/counter_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.030    encrypt/counter_reg[6]_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.187 r  encrypt/counter_reg[6]_i_4/CO[1]
                         net (fo=1, routed)           0.554     8.741    encrypt/counter_reg[6]_i_4_n_2
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.329     9.070 r  encrypt/counter[6]_i_1/O
                         net (fo=7, routed)           0.722     9.793    encrypt/counter[6]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.433    14.774    encrypt/CLK
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    14.475    encrypt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 decrypt/new_key_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 2.055ns (43.590%)  route 2.659ns (56.410%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.557     5.078    decrypt/CLK
    SLICE_X48Y20         FDRE                                         r  decrypt/new_key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  decrypt/new_key_reg[6]/Q
                         net (fo=4, routed)           1.374     6.871    decrypt/new_key_0[6]
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.296     7.167 r  decrypt/counter[6]_i_44/O
                         net (fo=1, routed)           0.000     7.167    decrypt/counter[6]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.565 r  decrypt/counter_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.565    encrypt/CO[0]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  encrypt/counter_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.679    encrypt/counter_reg[6]_i_33_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  encrypt/counter_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.793    encrypt/counter_reg[6]_i_24_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  encrypt/counter_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.907    encrypt/counter_reg[6]_i_14_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  encrypt/counter_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.030    encrypt/counter_reg[6]_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.187 r  encrypt/counter_reg[6]_i_4/CO[1]
                         net (fo=1, routed)           0.554     8.741    encrypt/counter_reg[6]_i_4_n_2
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.329     9.070 r  encrypt/counter[6]_i_1/O
                         net (fo=7, routed)           0.722     9.793    encrypt/counter[6]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.433    14.774    encrypt/CLK
    SLICE_X46Y26         FDRE                                         r  encrypt/counter_reg[5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    14.475    encrypt/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 full_rxd_do/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/new_plaintext_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.993%)  route 0.156ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.553     1.436    full_rxd_do/CLK
    SLICE_X37Y21         FDRE                                         r  full_rxd_do/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  full_rxd_do/data_reg[7]/Q
                         net (fo=1, routed)           0.156     1.721    encrypt/Q[7]
    SLICE_X34Y20         FDRE                                         r  encrypt/new_plaintext_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.820     1.947    encrypt/CLK
    SLICE_X34Y20         FDRE                                         r  encrypt/new_plaintext_reg[7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.011     1.709    encrypt/new_plaintext_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 decrypt/lower_plaintext_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/round_5/U_CPHRTXT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.226ns (59.474%)  route 0.154ns (40.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.559     1.442    decrypt/CLK
    SLICE_X36Y15         FDRE                                         r  decrypt/lower_plaintext_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  decrypt/lower_plaintext_reg[3][10]/Q
                         net (fo=1, routed)           0.154     1.724    decrypt/round_5/U_CPHRTXT_reg[15]_0[10]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.098     1.822 r  decrypt/round_5/U_CPHRTXT[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    decrypt/round_5/U_CPHRTXT[10]_i_1__0_n_0
    SLICE_X35Y15         FDRE                                         r  decrypt/round_5/U_CPHRTXT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.825     1.952    decrypt/round_5/CLK
    SLICE_X35Y15         FDRE                                         r  decrypt/round_5/U_CPHRTXT_reg[10]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091     1.794    decrypt/round_5/U_CPHRTXT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 decrypt/round_4/U_CPHRTXT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/upper_plaintext_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.940%)  route 0.221ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.559     1.442    decrypt/round_4/CLK
    SLICE_X40Y14         FDRE                                         r  decrypt/round_4/U_CPHRTXT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  decrypt/round_4/U_CPHRTXT_reg[9]/Q
                         net (fo=1, routed)           0.221     1.804    decrypt/upper_ciphertext[3]_7[9]
    SLICE_X35Y14         FDRE                                         r  decrypt/upper_plaintext_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.826     1.953    decrypt/CLK
    SLICE_X35Y14         FDRE                                         r  decrypt/upper_plaintext_reg[3][9]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.070     1.774    decrypt/upper_plaintext_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 encrypt/lower_plaintext_reg[14][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/round_16/U_CPHRTXT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.729%)  route 0.180ns (46.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.563     1.446    encrypt/CLK
    SLICE_X34Y47         FDRE                                         r  encrypt/lower_plaintext_reg[14][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  encrypt/lower_plaintext_reg[14][9]/Q
                         net (fo=1, routed)           0.180     1.790    encrypt/round_16/U_CPHRTXT_reg[15]_0[9]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  encrypt/round_16/U_CPHRTXT[9]_i_1/O
                         net (fo=1, routed)           0.000     1.835    encrypt/round_16/U_CPHRTXT[9]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  encrypt/round_16/U_CPHRTXT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.832     1.959    encrypt/round_16/CLK
    SLICE_X37Y45         FDRE                                         r  encrypt/round_16/U_CPHRTXT_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.092     1.802    encrypt/round_16/U_CPHRTXT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 encrypt/key_schedule_create/sub_key_generator_14/SR3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.012%)  route 0.210ns (52.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.560     1.443    encrypt/key_schedule_create/sub_key_generator_14/CLK
    SLICE_X35Y38         FDRE                                         r  encrypt/key_schedule_create/sub_key_generator_14/SR3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  encrypt/key_schedule_create/sub_key_generator_14/SR3_reg[0]/Q
                         net (fo=2, routed)           0.210     1.794    encrypt/key_schedule_create/sub_key_generator_14/SR3[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.839    encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i[0]_i_1__10_n_0
    SLICE_X36Y37         FDRE                                         r  encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.828     1.955    encrypt/key_schedule_create/sub_key_generator_14/CLK
    SLICE_X36Y37         FDRE                                         r  encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092     1.798    encrypt/key_schedule_create/sub_key_generator_14/SUB_KEY_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 encrypt/key_schedule_create/c_key_schedule_in_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/key_schedule_create/sub_key_generator_15/SR3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (56.982%)  route 0.171ns (43.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.560     1.443    encrypt/key_schedule_create/CLK
    SLICE_X35Y38         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  encrypt/key_schedule_create/c_key_schedule_in_reg[14][14]/Q
                         net (fo=4, routed)           0.171     1.742    encrypt/key_schedule_create/sub_key_generator_15/SR3_reg[12]_0[14]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.099     1.841 r  encrypt/key_schedule_create/sub_key_generator_15/SR3[11]_i_1/O
                         net (fo=1, routed)           0.000     1.841    encrypt/key_schedule_create/sub_key_generator_15/SR3[11]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  encrypt/key_schedule_create/sub_key_generator_15/SR3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.830     1.957    encrypt/key_schedule_create/sub_key_generator_15/CLK
    SLICE_X39Y39         FDRE                                         r  encrypt/key_schedule_create/sub_key_generator_15/SR3_reg[11]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     1.799    encrypt/key_schedule_create/sub_key_generator_15/SR3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 decrypt/upper_plaintext_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/round_15/U_CPHRTXT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.526%)  route 0.174ns (43.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.563     1.446    decrypt/CLK
    SLICE_X35Y1          FDRE                                         r  decrypt/upper_plaintext_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  decrypt/upper_plaintext_reg[13][5]/Q
                         net (fo=4, routed)           0.174     1.748    decrypt/round_15/L_CPHRTXT_reg[15]_1[5]
    SLICE_X39Y1          LUT5 (Prop_lut5_I1_O)        0.098     1.846 r  decrypt/round_15/U_CPHRTXT[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    decrypt/round_15/U_CPHRTXT[7]_i_1__0_n_0
    SLICE_X39Y1          FDRE                                         r  decrypt/round_15/U_CPHRTXT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.833     1.960    decrypt/round_15/CLK
    SLICE_X39Y1          FDRE                                         r  decrypt/round_15/U_CPHRTXT_reg[7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.092     1.803    decrypt/round_15/U_CPHRTXT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 encrypt/upper_plaintext_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/round_7/U_CPHRTXT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.179%)  route 0.169ns (42.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.555     1.438    encrypt/CLK
    SLICE_X36Y30         FDRE                                         r  encrypt/upper_plaintext_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  encrypt/upper_plaintext_reg[5][14]/Q
                         net (fo=4, routed)           0.169     1.735    encrypt/round_7/L_CPHRTXT_reg[15]_1[14]
    SLICE_X35Y30         LUT5 (Prop_lut5_I1_O)        0.098     1.833 r  encrypt/round_7/U_CPHRTXT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    encrypt/round_7/U_CPHRTXT[0]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  encrypt/round_7/U_CPHRTXT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.821     1.948    encrypt/round_7/CLK
    SLICE_X35Y30         FDRE                                         r  encrypt/round_7/U_CPHRTXT_reg[0]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091     1.790    encrypt/round_7/U_CPHRTXT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 encrypt/upper_plaintext_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/round_7/U_CPHRTXT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.034%)  route 0.170ns (42.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.555     1.438    encrypt/CLK
    SLICE_X36Y30         FDRE                                         r  encrypt/upper_plaintext_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  encrypt/upper_plaintext_reg[5][14]/Q
                         net (fo=4, routed)           0.170     1.736    encrypt/round_7/L_CPHRTXT_reg[15]_1[14]
    SLICE_X35Y30         LUT5 (Prop_lut5_I3_O)        0.098     1.834 r  encrypt/round_7/U_CPHRTXT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    encrypt/round_7/U_CPHRTXT[6]_i_1_n_0
    SLICE_X35Y30         FDRE                                         r  encrypt/round_7/U_CPHRTXT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.821     1.948    encrypt/round_7/CLK
    SLICE_X35Y30         FDRE                                         r  encrypt/round_7/U_CPHRTXT_reg[6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092     1.791    encrypt/round_7/U_CPHRTXT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 full_rxd_do/data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/new_plaintext_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.136%)  route 0.219ns (60.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.553     1.436    full_rxd_do/CLK
    SLICE_X39Y21         FDRE                                         r  full_rxd_do/data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  full_rxd_do/data_reg[27]/Q
                         net (fo=1, routed)           0.219     1.796    encrypt/Q[27]
    SLICE_X34Y20         FDRE                                         r  encrypt/new_plaintext_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.820     1.947    encrypt/CLK
    SLICE_X34Y20         FDRE                                         r  encrypt/new_plaintext_reg[27]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.053     1.751    encrypt/new_plaintext_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   ciphertext_done_current_decrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y25   ciphertext_done_current_encrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   ciphertext_done_current_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   ciphertext_done_prev_decrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   ciphertext_done_prev_encrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   final_ciphertext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   final_ciphertext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   final_ciphertext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   final_ciphertext_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_decrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_decrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   ciphertext_done_current_encrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   ciphertext_done_current_encrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_decrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_decrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_encrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_encrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_decrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_decrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   ciphertext_done_current_encrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   ciphertext_done_current_encrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_current_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_decrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_decrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_encrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   ciphertext_done_prev_encrypt_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 full_txd_do/txd_do/txd_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_data_out_highest
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 3.974ns (42.536%)  route 5.368ns (57.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.553     5.074    full_txd_do/txd_do/CLK
    SLICE_X57Y23         FDRE                                         r  full_txd_do/txd_do/txd_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  full_txd_do/txd_do/txd_data_out_reg/Q
                         net (fo=1, routed)           5.368    10.899    txd_data_out_highest_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.416 r  txd_data_out_highest_OBUF_inst/O
                         net (fo=0)                   0.000    14.416    txd_data_out_highest
    A18                                                               r  txd_data_out_highest (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.987ns (65.157%)  route 2.132ns (34.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[0]/Q
                         net (fo=1, routed)           2.132     7.728    seven_segment_top_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.259 r  seven_segment_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.259    seven_segment_top[0]
    U7                                                                r  seven_segment_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 4.097ns (68.004%)  route 1.928ns (31.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  seven_seg_output/seven_segment_data_reg[7]/Q
                         net (fo=1, routed)           1.928     7.486    seven_segment_top_OBUF[7]
    U2                   OBUF (Prop_obuf_I_O)         3.678    11.164 r  seven_segment_top_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.164    seven_segment_top[7]
    U2                                                                r  seven_segment_top[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.093ns (68.703%)  route 1.865ns (31.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  seven_seg_output/seven_segment_data_reg[8]/Q
                         net (fo=1, routed)           1.865     7.423    seven_segment_top_OBUF[8]
    U4                   OBUF (Prop_obuf_I_O)         3.674    11.097 r  seven_segment_top_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.097    seven_segment_top[8]
    U4                                                                r  seven_segment_top[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 4.114ns (69.439%)  route 1.811ns (30.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  seven_seg_output/seven_segment_data_reg[9]/Q
                         net (fo=1, routed)           1.811     7.369    seven_segment_top_OBUF[9]
    V4                   OBUF (Prop_obuf_I_O)         3.695    11.064 r  seven_segment_top_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.064    seven_segment_top[9]
    V4                                                                r  seven_segment_top[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.960ns (67.546%)  route 1.903ns (32.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.903     7.498    lopt
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.002 r  seven_segment_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.002    seven_segment_top[1]
    V5                                                                r  seven_segment_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.992ns (68.306%)  route 1.852ns (31.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[3]/Q
                         net (fo=1, routed)           1.852     7.447    seven_segment_top_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.983 r  seven_segment_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.983    seven_segment_top[3]
    V8                                                                r  seven_segment_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.991ns (68.872%)  route 1.804ns (31.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[4]/Q
                         net (fo=1, routed)           1.804     7.399    seven_segment_top_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.934 r  seven_segment_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.934    seven_segment_top[4]
    U8                                                                r  seven_segment_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.967ns (70.085%)  route 1.693ns (29.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[6]/Q
                         net (fo=1, routed)           1.693     7.288    seven_segment_top_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.799 r  seven_segment_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.799    seven_segment_top[6]
    W7                                                                r  seven_segment_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.985ns (70.420%)  route 1.674ns (29.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.618     5.139    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  seven_seg_output/seven_segment_data_reg[5]/Q
                         net (fo=1, routed)           1.674     7.269    seven_segment_top_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.798 r  seven_segment_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.798    seven_segment_top[5]
    W6                                                                r  seven_segment_top[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.352ns (79.942%)  route 0.339ns (20.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[10]/Q
                         net (fo=1, routed)           0.339     1.945    seven_segment_top_OBUF[10]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.157 r  seven_segment_top_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.157    seven_segment_top[10]
    W4                                                                r  seven_segment_top[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.353ns (79.860%)  route 0.341ns (20.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[6]/Q
                         net (fo=1, routed)           0.341     1.947    seven_segment_top_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.159 r  seven_segment_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.159    seven_segment_top[6]
    W7                                                                r  seven_segment_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.371ns (80.885%)  route 0.324ns (19.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[5]/Q
                         net (fo=1, routed)           0.324     1.930    seven_segment_top_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.160 r  seven_segment_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.160    seven_segment_top[5]
    W6                                                                r  seven_segment_top[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.377ns (78.067%)  route 0.387ns (21.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[4]/Q
                         net (fo=1, routed)           0.387     1.993    seven_segment_top_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.229 r  seven_segment_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.229    seven_segment_top[4]
    U8                                                                r  seven_segment_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.347ns (75.675%)  route 0.433ns (24.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.433     2.039    lopt
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.244 r  seven_segment_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.244    seven_segment_top[1]
    V5                                                                r  seven_segment_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.405ns (78.814%)  route 0.378ns (21.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seven_seg_output/seven_segment_data_reg[9]/Q
                         net (fo=1, routed)           0.378     1.971    seven_segment_top_OBUF[9]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.248 r  seven_segment_top_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.248    seven_segment_top[9]
    V4                                                                r  seven_segment_top[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.382ns (77.444%)  route 0.403ns (22.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seven_seg_output/seven_segment_data_reg[8]/Q
                         net (fo=1, routed)           0.403     1.996    seven_segment_top_OBUF[8]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.250 r  seven_segment_top_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.250    seven_segment_top[8]
    U4                                                                r  seven_segment_top[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.377ns (77.145%)  route 0.408ns (22.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X62Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[3]/Q
                         net (fo=1, routed)           0.408     2.014    seven_segment_top_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.251 r  seven_segment_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.251    seven_segment_top[3]
    V8                                                                r  seven_segment_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.386ns (75.016%)  route 0.462ns (24.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seven_seg_output/seven_segment_data_reg[7]/Q
                         net (fo=1, routed)           0.462     2.055    seven_segment_top_OBUF[7]
    U2                   OBUF (Prop_obuf_I_O)         1.258     3.313 r  seven_segment_top_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.313    seven_segment_top[7]
    U2                                                                r  seven_segment_top[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.373ns (71.614%)  route 0.544ns (28.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.582     1.465    seven_seg_output/CLK
    SLICE_X63Y25         FDRE                                         r  seven_seg_output/seven_segment_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_output/seven_segment_data_reg[0]/Q
                         net (fo=1, routed)           0.544     2.150    seven_segment_top_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.383 r  seven_segment_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.383    seven_segment_top[0]
    U7                                                                r  seven_segment_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          7452 Endpoints
Min Delay          7452 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[21][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/round_22/L_CPHRTXT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/round_22/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/round_22/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/round_22/L_CPHRTXT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/round_22/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/round_22/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/round_22/U_CPHRTXT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/round_22/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/U_CPHRTXT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/round_22/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/U_CPHRTXT_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/round_22/U_CPHRTXT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/round_22/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/U_CPHRTXT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/round_22/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/round_22/U_CPHRTXT_reg[15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/upper_plaintext_reg[21][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.281ns  (logic 1.441ns (9.432%)  route 13.840ns (90.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.840    15.281    encrypt/Rst_IBUF
    SLICE_X58Y40         FDRE                                         r  encrypt/upper_plaintext_reg[21][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/CLK
    SLICE_X58Y40         FDRE                                         r  encrypt/upper_plaintext_reg[21][15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[20][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.277ns  (logic 1.441ns (9.434%)  route 13.836ns (90.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.836    15.277    encrypt/Rst_IBUF
    SLICE_X59Y40         FDRE                                         r  encrypt/lower_plaintext_reg[20][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/CLK
    SLICE_X59Y40         FDRE                                         r  encrypt/lower_plaintext_reg[20][15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[21][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.277ns  (logic 1.441ns (9.434%)  route 13.836ns (90.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.836    15.277    encrypt/Rst_IBUF
    SLICE_X59Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/CLK
    SLICE_X59Y40         FDRE                                         r  encrypt/lower_plaintext_reg[21][13]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            encrypt/round_22/L_CPHRTXT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.277ns  (logic 1.441ns (9.434%)  route 13.836ns (90.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)       13.836    15.277    encrypt/round_22/Rst_IBUF
    SLICE_X59Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        1.516     4.857    encrypt/round_22/CLK
    SLICE_X59Y40         FDRE                                         r  encrypt/round_22/L_CPHRTXT_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/Rst_IBUF
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/CLK
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][12]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[5][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/Rst_IBUF
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/CLK
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/Rst_IBUF
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/CLK
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[5][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/Rst_IBUF
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/CLK
    SLICE_X14Y13         FDRE                                         r  decrypt/lower_plaintext_reg[5][9]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/round_6/L_CPHRTXT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/round_6/Rst_IBUF
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/round_6/CLK
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[12]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/round_6/L_CPHRTXT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/round_6/Rst_IBUF
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/round_6/CLK
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/round_6/L_CPHRTXT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/round_6/Rst_IBUF
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/round_6/CLK
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/round_6/L_CPHRTXT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.105%)  route 0.660ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.660     0.869    decrypt/round_6/Rst_IBUF
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/round_6/CLK
    SLICE_X15Y13         FDRE                                         r  decrypt/round_6/L_CPHRTXT_reg[9]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/upper_plaintext_reg[5][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.210ns (22.881%)  route 0.706ns (77.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.706     0.916    decrypt/Rst_IBUF
    SLICE_X15Y12         FDRE                                         r  decrypt/upper_plaintext_reg[5][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.832     1.959    decrypt/CLK
    SLICE_X15Y12         FDRE                                         r  decrypt/upper_plaintext_reg[5][10]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.210ns (22.292%)  route 0.730ns (77.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Rst_IBUF_inst/O
                         net (fo=7315, routed)        0.730     0.940    decrypt/Rst_IBUF
    SLICE_X14Y14         FDRE                                         r  decrypt/lower_plaintext_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=7537, routed)        0.831     1.958    decrypt/CLK
    SLICE_X14Y14         FDRE                                         r  decrypt/lower_plaintext_reg[4][13]/C





