# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../risc-v.srcs/sources_1/new" \
"../../../../risc-v.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../risc-v.srcs/sources_1/new/Pc.v" \
"../../../../risc-v.srcs/sources_1/new/Pc_Adder.v" \
"../../../../risc-v.srcs/sim_1/new/tb_pc_pcadder_imem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
