Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 22:34:08 2024
| Host         : adina running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             549 |          236 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             333 |          127 |
| Yes          | No                    | Yes                    |              31 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------+------------------+------------------+----------------+
|             Clock Signal            |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                      | mpgComponent/eqOp   |                  |                1 |              1 |
|  clk_IBUF_BUFG                      | mpgComponent/en     | btn_IBUF[1]      |                9 |             31 |
|  mpgComponent/WA_MEM_WB_reg[2]_0[0] |                     |                  |               13 |             32 |
|  mpgComponent/WA_MEM_WB_reg[1][0]   |                     |                  |               12 |             32 |
|  mpgComponent/WA_MEM_WB_reg[2][0]   |                     |                  |               11 |             32 |
|  mpgComponent/WA_MEM_WB_reg[0][0]   |                     |                  |               14 |             32 |
|  mpgComponent/E[0]                  |                     |                  |               14 |             32 |
|  clk_IBUF_BUFG                      | mpgComponent/p_0_in |                  |                8 |             32 |
|  n_10_800_BUFG                      |                     |                  |               16 |             32 |
|  n_5_791_BUFG                       |                     |                  |               13 |             32 |
|  n_1_793_BUFG                       |                     |                  |               15 |             32 |
|  n_6_798_BUFG                       |                     |                  |               11 |             32 |
|  n_8_799_BUFG                       |                     |                  |               16 |             32 |
|  n_3_792_BUFG                       |                     |                  |               16 |             32 |
|  n_2_796_BUFG                       |                     |                  |               15 |             32 |
|  n_7_790_BUFG                       |                     |                  |               15 |             32 |
|  n_0_795_BUFG                       |                     |                  |               15 |             32 |
|  n_9_789_BUFG                       |                     |                  |               13 |             32 |
|  n_4_797_BUFG                       |                     |                  |               16 |             32 |
|  clk_IBUF_BUFG                      |                     |                  |               11 |             37 |
|  clk_IBUF_BUFG                      | mpgComponent/en     |                  |              126 |            334 |
+-------------------------------------+---------------------+------------------+------------------+----------------+


