// Seed: 3798380491
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 void id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    output tri0 id_16,
    input supply0 id_17,
    output wand id_18,
    output wire id_19,
    input uwire id_20,
    output tri1 id_21,
    input supply0 id_22,
    output supply1 id_23,
    input wire id_24,
    input supply1 id_25,
    input supply0 id_26,
    input wor id_27,
    input tri1 id_28
    , id_41,
    input supply0 id_29,
    input wand id_30,
    output wand id_31,
    input wor id_32,
    input tri0 id_33,
    output uwire id_34,
    input wor id_35,
    output uwire id_36,
    output uwire id_37,
    input wor id_38,
    input supply1 id_39
);
  assign id_18 = 1'd0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output tri id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input wand id_17,
    output tri id_18,
    inout supply0 id_19,
    input supply1 id_20,
    inout tri id_21,
    input uwire id_22,
    input tri1 id_23,
    output wor id_24,
    input supply1 id_25,
    input uwire id_26,
    input wor id_27,
    output supply1 id_28,
    output tri id_29,
    input wor id_30,
    input tri id_31,
    output tri1 id_32,
    output tri1 id_33,
    input wor id_34,
    output supply1 id_35,
    output wor id_36,
    input tri1 id_37,
    output wor id_38,
    output supply0 id_39,
    input supply0 id_40,
    input wire id_41,
    input tri id_42,
    input wire id_43,
    input wire id_44,
    input supply1 id_45,
    input supply1 id_46,
    output supply1 id_47,
    output wire id_48
    , id_65,
    input wor id_49,
    input tri1 id_50,
    output tri1 id_51,
    input uwire id_52,
    output tri1 id_53,
    input tri id_54,
    input uwire id_55,
    output supply0 id_56,
    input tri id_57,
    inout tri id_58,
    input tri0 id_59,
    input supply1 id_60,
    input wor id_61,
    output tri id_62,
    output supply1 id_63
);
  wire id_66, id_67, id_68, id_69, id_70;
  module_0(
      id_43,
      id_20,
      id_58,
      id_30,
      id_25,
      id_25,
      id_60,
      id_62,
      id_22,
      id_59,
      id_12,
      id_19,
      id_38,
      id_26,
      id_31,
      id_40,
      id_63,
      id_49,
      id_10,
      id_63,
      id_61,
      id_53,
      id_34,
      id_48,
      id_2,
      id_22,
      id_41,
      id_2,
      id_7,
      id_19,
      id_21,
      id_21,
      id_34,
      id_1,
      id_63,
      id_44,
      id_5,
      id_58,
      id_54,
      id_20
  );
endmodule
