Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 28 15:24:24 2025
| Host         : spain running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             217 |          113 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |             127 |           71 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             158 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |          Enable Signal          |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500 |                                 | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                 | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG              |                                 |                                          |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                 |                                          |                5 |              9 |         1.80 |
|  clk_50_BUFG                | CPU/ex_mem_inst_reg[memRead2]_0 | CPU/Memory/ioIn_buffer[15]_i_1_n_0       |                7 |             16 |         2.29 |
|  clk_50_BUFG                | CPU/E[0]                        |                                          |                6 |             16 |         2.67 |
|  clk_50_BUFG                | CPU/ex_mem_aluRes_reg[5]_0[0]   |                                          |               12 |             16 |         1.33 |
|  CLK_IBUF_BUFG              |                                 | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  clk_50_BUFG                | ram_reg_1_i_262_n_0             |                                          |               31 |             32 |         1.03 |
|  clk_50_BUFG                | CPU/Memory/E[0]                 | BTNC_IBUF                                |               15 |             32 |         2.13 |
|  clk_50_BUFG                | CPU/Memory/E[0]                 |                                          |               22 |             63 |         2.86 |
|  clk_50_BUFG                | CPU/Memory/E[0]                 | CPU/Memory/flushed_reg_0                 |               55 |            110 |         2.00 |
|  clk_50_BUFG                |                                 |                                          |              106 |            206 |         1.94 |
+-----------------------------+---------------------------------+------------------------------------------+------------------+----------------+--------------+


