#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5617ca118240 .scope module, "testbenchCPU" "testbenchCPU" 2 8;
 .timescale 0 0;
v0x5617ca13d8e0_0 .var "ADDRESS", 7 0;
v0x5617ca13d9f0_0 .net "BUSY_WAIT", 0 0, v0x5617ca13c270_0;  1 drivers
v0x5617ca13dac0_0 .var "CLK", 0 0;
v0x5617ca13db90_0 .net "READ_DATA", 7 0, v0x5617ca13cca0_0;  1 drivers
v0x5617ca13dc30_0 .var "RESET", 0 0;
v0x5617ca13dd70_0 .var "WRITE_DATA", 7 0;
v0x5617ca13de10_0 .var "memReadEn", 0 0;
v0x5617ca13deb0_0 .var "memWriteEn", 0 0;
S_0x5617ca118480 .scope module, "myCacheMemory" "cache_memory" 2 23, 3 3 0, S_0x5617ca118240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
P_0x5617ca0bf0b0 .param/l "IDLE" 0 3 31, C4<00>;
P_0x5617ca0bf0f0 .param/l "MEM_READ" 0 3 31, C4<01>;
P_0x5617ca0bf130 .param/l "MEM_WRITE" 0 3 31, C4<10>;
v0x5617ca13ba10_0 .var "CURRENT_DATA", 31 0;
v0x5617ca13bb10_0 .var "CURRENT_DIRTY", 0 0;
v0x5617ca13bbd0_0 .var "CURRENT_TAG", 2 0;
v0x5617ca13bc90_0 .var "CURRENT_VALID", 0 0;
v0x5617ca13bd50_0 .var "MAIN_MEM_ADDRESS", 5 0;
v0x5617ca13be10_0 .net "MAIN_MEM_BUSY_WAIT", 0 0, v0x5617ca13b070_0;  1 drivers
v0x5617ca13beb0_0 .var "MAIN_MEM_READ", 0 0;
v0x5617ca13bf50_0 .net "MAIN_MEM_READ_DATA", 31 0, v0x5617ca13b510_0;  1 drivers
v0x5617ca13bff0_0 .var "MAIN_MEM_WRITE", 0 0;
v0x5617ca13c090_0 .var "MAIN_MEM_WRITE_DATA", 31 0;
v0x5617ca13c130_0 .var "TAG_MATCH", 0 0;
v0x5617ca13c1d0_0 .net "address", 7 0, v0x5617ca13d8e0_0;  1 drivers
v0x5617ca13c270_0 .var "busywait", 0 0;
v0x5617ca13c310_0 .net "clock", 0 0, v0x5617ca13dac0_0;  1 drivers
v0x5617ca13c3b0 .array "data_array", 0 8, 31 0;
v0x5617ca13c570 .array "dirtyBit_array", 0 8, 1 0;
v0x5617ca13c7a0_0 .var/i "i", 31 0;
v0x5617ca13c880_0 .net "index", 2 0, L_0x5617ca13e0a0;  1 drivers
v0x5617ca13c960_0 .var "next_state", 1 0;
v0x5617ca13ca40_0 .net "offset", 1 0, L_0x5617ca13e140;  1 drivers
v0x5617ca13cb20_0 .net "read", 0 0, v0x5617ca13de10_0;  1 drivers
v0x5617ca13cbe0_0 .var "readaccess", 0 0;
v0x5617ca13cca0_0 .var "readdata", 7 0;
v0x5617ca13cd80_0 .net "reset", 0 0, v0x5617ca13dc30_0;  1 drivers
v0x5617ca13ce50_0 .var "state", 1 0;
v0x5617ca13cf10_0 .net "tag", 2 0, L_0x5617ca13df80;  1 drivers
v0x5617ca13cff0 .array "tag_array", 0 8, 2 0;
v0x5617ca13d220_0 .var "tempory_data", 7 0;
v0x5617ca13d300 .array "validBit_array", 0 8, 1 0;
v0x5617ca13d530_0 .net "write", 0 0, v0x5617ca13deb0_0;  1 drivers
v0x5617ca13d5f0_0 .var "writeaccess", 0 0;
v0x5617ca13d6b0_0 .net "writedata", 7 0, v0x5617ca13dd70_0;  1 drivers
E_0x5617ca0ff070/0 .event edge, v0x5617ca13b5f0_0;
E_0x5617ca0ff070/1 .event posedge, v0x5617ca13b130_0;
E_0x5617ca0ff070 .event/or E_0x5617ca0ff070/0, E_0x5617ca0ff070/1;
v0x5617ca13d300_0 .array/port v0x5617ca13d300, 0;
v0x5617ca13d300_1 .array/port v0x5617ca13d300, 1;
E_0x5617ca0fd650/0 .event edge, v0x5617ca13ce50_0, v0x5617ca13c880_0, v0x5617ca13d300_0, v0x5617ca13d300_1;
v0x5617ca13d300_2 .array/port v0x5617ca13d300, 2;
v0x5617ca13d300_3 .array/port v0x5617ca13d300, 3;
v0x5617ca13d300_4 .array/port v0x5617ca13d300, 4;
v0x5617ca13d300_5 .array/port v0x5617ca13d300, 5;
E_0x5617ca0fd650/1 .event edge, v0x5617ca13d300_2, v0x5617ca13d300_3, v0x5617ca13d300_4, v0x5617ca13d300_5;
v0x5617ca13d300_6 .array/port v0x5617ca13d300, 6;
v0x5617ca13d300_7 .array/port v0x5617ca13d300, 7;
v0x5617ca13d300_8 .array/port v0x5617ca13d300, 8;
v0x5617ca13c570_0 .array/port v0x5617ca13c570, 0;
E_0x5617ca0fd650/2 .event edge, v0x5617ca13d300_6, v0x5617ca13d300_7, v0x5617ca13d300_8, v0x5617ca13c570_0;
v0x5617ca13c570_1 .array/port v0x5617ca13c570, 1;
v0x5617ca13c570_2 .array/port v0x5617ca13c570, 2;
v0x5617ca13c570_3 .array/port v0x5617ca13c570, 3;
v0x5617ca13c570_4 .array/port v0x5617ca13c570, 4;
E_0x5617ca0fd650/3 .event edge, v0x5617ca13c570_1, v0x5617ca13c570_2, v0x5617ca13c570_3, v0x5617ca13c570_4;
v0x5617ca13c570_5 .array/port v0x5617ca13c570, 5;
v0x5617ca13c570_6 .array/port v0x5617ca13c570, 6;
v0x5617ca13c570_7 .array/port v0x5617ca13c570, 7;
v0x5617ca13c570_8 .array/port v0x5617ca13c570, 8;
E_0x5617ca0fd650/4 .event edge, v0x5617ca13c570_5, v0x5617ca13c570_6, v0x5617ca13c570_7, v0x5617ca13c570_8;
v0x5617ca13c3b0_0 .array/port v0x5617ca13c3b0, 0;
v0x5617ca13c3b0_1 .array/port v0x5617ca13c3b0, 1;
v0x5617ca13c3b0_2 .array/port v0x5617ca13c3b0, 2;
v0x5617ca13c3b0_3 .array/port v0x5617ca13c3b0, 3;
E_0x5617ca0fd650/5 .event edge, v0x5617ca13c3b0_0, v0x5617ca13c3b0_1, v0x5617ca13c3b0_2, v0x5617ca13c3b0_3;
v0x5617ca13c3b0_4 .array/port v0x5617ca13c3b0, 4;
v0x5617ca13c3b0_5 .array/port v0x5617ca13c3b0, 5;
v0x5617ca13c3b0_6 .array/port v0x5617ca13c3b0, 6;
v0x5617ca13c3b0_7 .array/port v0x5617ca13c3b0, 7;
E_0x5617ca0fd650/6 .event edge, v0x5617ca13c3b0_4, v0x5617ca13c3b0_5, v0x5617ca13c3b0_6, v0x5617ca13c3b0_7;
v0x5617ca13c3b0_8 .array/port v0x5617ca13c3b0, 8;
v0x5617ca13cff0_0 .array/port v0x5617ca13cff0, 0;
v0x5617ca13cff0_1 .array/port v0x5617ca13cff0, 1;
v0x5617ca13cff0_2 .array/port v0x5617ca13cff0, 2;
E_0x5617ca0fd650/7 .event edge, v0x5617ca13c3b0_8, v0x5617ca13cff0_0, v0x5617ca13cff0_1, v0x5617ca13cff0_2;
v0x5617ca13cff0_3 .array/port v0x5617ca13cff0, 3;
v0x5617ca13cff0_4 .array/port v0x5617ca13cff0, 4;
v0x5617ca13cff0_5 .array/port v0x5617ca13cff0, 5;
v0x5617ca13cff0_6 .array/port v0x5617ca13cff0, 6;
E_0x5617ca0fd650/8 .event edge, v0x5617ca13cff0_3, v0x5617ca13cff0_4, v0x5617ca13cff0_5, v0x5617ca13cff0_6;
v0x5617ca13cff0_7 .array/port v0x5617ca13cff0, 7;
v0x5617ca13cff0_8 .array/port v0x5617ca13cff0, 8;
E_0x5617ca0fd650/9 .event edge, v0x5617ca13cff0_7, v0x5617ca13cff0_8, v0x5617ca13bbd0_0, v0x5617ca13cf10_0;
E_0x5617ca0fd650/10 .event edge, v0x5617ca13cbe0_0, v0x5617ca13ca40_0, v0x5617ca13c130_0, v0x5617ca13bc90_0;
E_0x5617ca0fd650/11 .event edge, v0x5617ca13d220_0, v0x5617ca13d5f0_0, v0x5617ca13d6b0_0;
E_0x5617ca0fd650 .event/or E_0x5617ca0fd650/0, E_0x5617ca0fd650/1, E_0x5617ca0fd650/2, E_0x5617ca0fd650/3, E_0x5617ca0fd650/4, E_0x5617ca0fd650/5, E_0x5617ca0fd650/6, E_0x5617ca0fd650/7, E_0x5617ca0fd650/8, E_0x5617ca0fd650/9, E_0x5617ca0fd650/10, E_0x5617ca0fd650/11;
E_0x5617ca102bb0/0 .event edge, v0x5617ca13ce50_0, v0x5617ca13bc90_0, v0x5617ca13cbe0_0, v0x5617ca13d5f0_0;
E_0x5617ca102bb0/1 .event edge, v0x5617ca13c130_0, v0x5617ca13bb10_0, v0x5617ca13b070_0, v0x5617ca13b510_0;
E_0x5617ca102bb0/2 .event edge, v0x5617ca13c880_0, v0x5617ca13cf10_0;
E_0x5617ca102bb0 .event/or E_0x5617ca102bb0/0, E_0x5617ca102bb0/1, E_0x5617ca102bb0/2;
E_0x5617ca0fdb50 .event edge, v0x5617ca13d530_0, v0x5617ca13cb20_0;
L_0x5617ca13df80 .part v0x5617ca13d8e0_0, 5, 3;
L_0x5617ca13e0a0 .part v0x5617ca13d8e0_0, 2, 3;
L_0x5617ca13e140 .part v0x5617ca13d8e0_0, 0, 2;
S_0x5617ca110b60 .scope module, "myDataMem" "data_memory" 3 50, 4 12 0, S_0x5617ca118480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x5617ca110e70_0 .var *"_s10", 7 0; Local signal
v0x5617ca13a940_0 .var *"_s3", 7 0; Local signal
v0x5617ca13aa20_0 .var *"_s4", 7 0; Local signal
v0x5617ca13aae0_0 .var *"_s5", 7 0; Local signal
v0x5617ca13abc0_0 .var *"_s6", 7 0; Local signal
v0x5617ca13acf0_0 .var *"_s7", 7 0; Local signal
v0x5617ca13add0_0 .var *"_s8", 7 0; Local signal
v0x5617ca13aeb0_0 .var *"_s9", 7 0; Local signal
v0x5617ca13af90_0 .net "address", 5 0, v0x5617ca13bd50_0;  1 drivers
v0x5617ca13b070_0 .var "busywait", 0 0;
v0x5617ca13b130_0 .net "clock", 0 0, v0x5617ca13dac0_0;  alias, 1 drivers
v0x5617ca13b1f0_0 .var/i "i", 31 0;
v0x5617ca13b2d0 .array "memory_array", 0 255, 7 0;
v0x5617ca13b390_0 .net "read", 0 0, v0x5617ca13beb0_0;  1 drivers
v0x5617ca13b450_0 .var "readaccess", 0 0;
v0x5617ca13b510_0 .var "readdata", 31 0;
v0x5617ca13b5f0_0 .net "reset", 0 0, v0x5617ca13dc30_0;  alias, 1 drivers
v0x5617ca13b6b0_0 .net "write", 0 0, v0x5617ca13bff0_0;  1 drivers
v0x5617ca13b770_0 .var "writeaccess", 0 0;
v0x5617ca13b830_0 .net "writedata", 31 0, v0x5617ca13c090_0;  1 drivers
E_0x5617ca11b150 .event posedge, v0x5617ca13b5f0_0;
E_0x5617ca11b3f0 .event posedge, v0x5617ca13b130_0;
E_0x5617ca0d0f40 .event edge, v0x5617ca13b6b0_0, v0x5617ca13b390_0;
    .scope S_0x5617ca110b60;
T_0 ;
    %wait E_0x5617ca0d0f40;
    %load/vec4 v0x5617ca13b390_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5617ca13b6b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_0.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 9;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 9;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0x5617ca13b070_0, 0, 1;
    %load/vec4 v0x5617ca13b390_0;
    %load/vec4 v0x5617ca13b6b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %store/vec4 v0x5617ca13b450_0, 0, 1;
    %load/vec4 v0x5617ca13b390_0;
    %nor/r;
    %load/vec4 v0x5617ca13b6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %store/vec4 v0x5617ca13b770_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5617ca110b60;
T_1 ;
    %wait E_0x5617ca11b3f0;
    %load/vec4 v0x5617ca13b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13b2d0, 4;
    %store/vec4 v0x5617ca13a940_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13a940_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5617ca13b510_0, 4, 8;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13b2d0, 4;
    %store/vec4 v0x5617ca13aa20_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13aa20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5617ca13b510_0, 4, 8;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13b2d0, 4;
    %store/vec4 v0x5617ca13aae0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13aae0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5617ca13b510_0, 4, 8;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13b2d0, 4;
    %store/vec4 v0x5617ca13abc0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13abc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5617ca13b510_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b450_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x5617ca13b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5617ca13b830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5617ca13acf0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13acf0_0;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
    %load/vec4 v0x5617ca13b830_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5617ca13add0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13add0_0;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
    %load/vec4 v0x5617ca13b830_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5617ca13aeb0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca13aeb0_0;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
    %load/vec4 v0x5617ca13b830_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5617ca110e70_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5617ca110e70_0;
    %load/vec4 v0x5617ca13af90_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b770_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5617ca110b60;
T_2 ;
    %wait E_0x5617ca11b150;
    %load/vec4 v0x5617ca13b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617ca13b1f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5617ca13b1f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5617ca13b1f0_0;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
    %load/vec4 v0x5617ca13b1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5617ca13b1f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13b770_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617ca13b2d0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5617ca118480;
T_3 ;
    %wait E_0x5617ca0fdb50;
    %load/vec4 v0x5617ca13cb20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5617ca13d530_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 9;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 9;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %store/vec4 v0x5617ca13c270_0, 0, 1;
    %load/vec4 v0x5617ca13cb20_0;
    %load/vec4 v0x5617ca13d530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 1;
    %store/vec4 v0x5617ca13cbe0_0, 0, 1;
    %load/vec4 v0x5617ca13cb20_0;
    %nor/r;
    %load/vec4 v0x5617ca13d530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %pad/s 1;
    %store/vec4 v0x5617ca13d5f0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5617ca118480;
T_4 ;
    %wait E_0x5617ca102bb0;
    %load/vec4 v0x5617ca13ce50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5617ca13bc90_0;
    %nor/r;
    %load/vec4 v0x5617ca13cbe0_0;
    %load/vec4 v0x5617ca13d5f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5617ca13bc90_0;
    %load/vec4 v0x5617ca13c130_0;
    %and;
    %load/vec4 v0x5617ca13cbe0_0;
    %load/vec4 v0x5617ca13d5f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5617ca13bc90_0;
    %load/vec4 v0x5617ca13bb10_0;
    %nor/r;
    %and;
    %load/vec4 v0x5617ca13c130_0;
    %nor/r;
    %and;
    %load/vec4 v0x5617ca13cbe0_0;
    %load/vec4 v0x5617ca13d5f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5617ca13bc90_0;
    %load/vec4 v0x5617ca13bb10_0;
    %and;
    %load/vec4 v0x5617ca13c130_0;
    %nor/r;
    %and;
    %load/vec4 v0x5617ca13cbe0_0;
    %load/vec4 v0x5617ca13d5f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
T_4.10 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5617ca13be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %load/vec4 v0x5617ca13bf50_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13c3b0, 4, 0;
    %load/vec4 v0x5617ca13cf10_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13cff0, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13d300, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13c570, 4, 0;
T_4.13 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5617ca13be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13d300, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13c570, 4, 0;
T_4.15 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5617ca118480;
T_5 ;
    %wait E_0x5617ca0fd650;
    %load/vec4 v0x5617ca13ce50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13bff0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13d300, 4;
    %pad/u 1;
    %store/vec4 v0x5617ca13bc90_0, 0, 1;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c570, 4;
    %pad/u 1;
    %store/vec4 v0x5617ca13bb10_0, 0, 1;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %store/vec4 v0x5617ca13ba10_0, 0, 32;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13cff0, 4;
    %store/vec4 v0x5617ca13bbd0_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v0x5617ca13bbd0_0;
    %load/vec4 v0x5617ca13cf10_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13c130_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13c130_0, 0, 1;
T_5.5 ;
    %load/vec4 v0x5617ca13cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5617ca13ca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5617ca13d220_0, 0, 8;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5617ca13d220_0, 0, 8;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5617ca13d220_0, 0, 8;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5617ca13d220_0, 0, 8;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5617ca13c130_0;
    %load/vec4 v0x5617ca13bc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13c270_0, 0, 1;
    %load/vec4 v0x5617ca13d220_0;
    %store/vec4 v0x5617ca13cca0_0, 0, 8;
T_5.13 ;
T_5.6 ;
    %load/vec4 v0x5617ca13d5f0_0;
    %load/vec4 v0x5617ca13c130_0;
    %and;
    %load/vec4 v0x5617ca13bc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %delay 1, 0;
    %load/vec4 v0x5617ca13ca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %jmp T_5.21;
T_5.17 ;
    %load/vec4 v0x5617ca13d6b0_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5617ca13c3b0, 4, 5;
    %jmp T_5.21;
T_5.18 ;
    %load/vec4 v0x5617ca13d6b0_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5617ca13c3b0, 4, 5;
    %jmp T_5.21;
T_5.19 ;
    %load/vec4 v0x5617ca13d6b0_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5617ca13c3b0, 4, 5;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x5617ca13d6b0_0;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5617ca13c3b0, 4, 5;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5617ca13c570, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13c270_0, 0, 1;
T_5.15 ;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13bff0_0, 0, 1;
    %load/vec4 v0x5617ca13cf10_0;
    %load/vec4 v0x5617ca13c880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5617ca13bd50_0, 0, 6;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13bff0_0, 0, 1;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13cff0, 4;
    %pad/u 6;
    %store/vec4 v0x5617ca13bd50_0, 0, 6;
    %load/vec4 v0x5617ca13c880_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5617ca13c3b0, 4;
    %store/vec4 v0x5617ca13c090_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5617ca118480;
T_6 ;
    %wait E_0x5617ca0ff070;
    %load/vec4 v0x5617ca13cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617ca13ce50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5617ca13c960_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617ca13c7a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5617ca13c7a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5617ca13c7a0_0;
    %store/vec4a v0x5617ca13c3b0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5617ca13c7a0_0;
    %store/vec4a v0x5617ca13d300, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5617ca13c7a0_0;
    %store/vec4a v0x5617ca13c570, 4, 0;
    %load/vec4 v0x5617ca13c7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5617ca13c7a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5617ca13c960_0;
    %store/vec4 v0x5617ca13ce50_0, 0, 2;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5617ca118240;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "cache_wavedata.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5617ca118240 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5617ca118240;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13dac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13dc30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13dc30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5617ca13d8e0_0, 0, 8;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v0x5617ca13dd70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13deb0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5617ca13d8e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13deb0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x5617ca13d8e0_0, 0, 8;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v0x5617ca13dd70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617ca13de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617ca13deb0_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5617ca118240;
T_9 ;
    %delay 4, 0;
    %load/vec4 v0x5617ca13dac0_0;
    %inv;
    %store/vec4 v0x5617ca13dac0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchCPU.v";
    "./cache_memory.v";
    "./data_memory.v";
