{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 17:14:25 2020 " "Info: Processing started: Wed Mar 18 17:14:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSWafn -c SSWafn --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSWafn -c SSWafn --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk25MHZ " "Info: Assuming node \"clk25MHZ\" is an undefined clock" {  } { { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_amh.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_amh.tdf" 161 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk25MHZ register memory cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\] rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1 180.05 MHz Internal " "Info: Clock \"clk25MHZ\" Internal fmax is restricted to 180.05 MHz between source register \"cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\]\" and destination memory \"rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.462 ns + Longest register memory " "Info: + Longest register to memory delay is 1.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\] 1 REG LCFF_X26_Y18_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N15; Fanout = 4; REG Node = 'cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_70j.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_70j.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.176 ns) 1.462 ns rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X27_Y18 3 " "Info: 2: + IC(1.286 ns) + CELL(0.176 ns) = 1.462 ns; Loc. = M4K_X27_Y18; Fanout = 3; MEM Node = 'rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_pu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_pu61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 12.04 % ) " "Info: Total cell delay = 0.176 ns ( 12.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 87.96 % ) " "Info: Total interconnect delay = 1.286 ns ( 87.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] {} rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 1.286ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.534 ns - Smallest " "Info: - Smallest clock skew is -3.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25MHZ destination 2.907 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk25MHZ\" to destination memory is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk25MHZ 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk25MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHZ } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk25MHZ~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk25MHZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk25MHZ clk25MHZ~clkctrl } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.835 ns) 2.907 ns rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X27_Y18 3 " "Info: 3: + IC(0.853 ns) + CELL(0.835 ns) = 2.907 ns; Loc. = M4K_X27_Y18; Fanout = 3; MEM Node = 'rom_p1:inst\|altsyncram:altsyncram_component\|altsyncram_pu61:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clk25MHZ~clkctrl rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_pu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_pu61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 65.88 % ) " "Info: Total cell delay = 1.915 ns ( 65.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.12 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { clk25MHZ clk25MHZ~clkctrl rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { clk25MHZ {} clk25MHZ~combout {} clk25MHZ~clkctrl {} rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25MHZ source 6.441 ns - Longest register " "Info: - Longest clock path from clock \"clk25MHZ\" to source register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk25MHZ 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk25MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHZ } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.970 ns) 3.358 ns del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\] 2 REG LCFF_X7_Y9_N23 2 " "Info: 2: + IC(1.308 ns) + CELL(0.970 ns) = 3.358 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 2; REG Node = 'del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { clk25MHZ del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 4.853 ns del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.495 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'del:inst3\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 6.441 ns cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\] 4 REG LCFF_X26_Y18_N15 4 " "Info: 4: + IC(0.922 ns) + CELL(0.666 ns) = 6.441 ns; Loc. = LCFF_X26_Y18_N15; Fanout = 4; REG Node = 'cunt:inst2\|lpm_counter:lpm_counter_component\|cntr_70j:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_70j.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_70j.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 42.17 % ) " "Info: Total cell delay = 2.716 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.725 ns ( 57.83 % ) " "Info: Total interconnect delay = 3.725 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { clk25MHZ del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { clk25MHZ {} clk25MHZ~combout {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.308ns 1.495ns 0.922ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { clk25MHZ clk25MHZ~clkctrl rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { clk25MHZ {} clk25MHZ~combout {} clk25MHZ~clkctrl {} rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { clk25MHZ del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { clk25MHZ {} clk25MHZ~combout {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.308ns 1.495ns 0.922ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_70j.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/cntr_70j.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_pu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_pu61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.462 ns" { cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] {} rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 1.286ns } { 0.000ns 0.176ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { clk25MHZ clk25MHZ~clkctrl rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { clk25MHZ {} clk25MHZ~combout {} clk25MHZ~clkctrl {} rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { clk25MHZ del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { clk25MHZ {} clk25MHZ~combout {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.308ns 1.495ns 0.922ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 {} } {  } {  } "" } } { "db/altsyncram_pu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_pu61.tdf" 34 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk25MHZ led\[1\] rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\] 9.997 ns memory " "Info: tco from clock \"clk25MHZ\" to destination pin \"led\[1\]\" through memory \"rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\]\" is 9.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25MHZ source 2.884 ns + Longest memory " "Info: + Longest clock path from clock \"clk25MHZ\" to source memory is 2.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk25MHZ 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk25MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHZ } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk25MHZ~clkctrl 2 COMB CLKCTRL_G2 40 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 40; COMB Node = 'clk25MHZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk25MHZ clk25MHZ~clkctrl } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 232 192 360 248 "clk25MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.815 ns) 2.884 ns rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\] 3 MEM M4K_X11_Y15 1 " "Info: 3: + IC(0.850 ns) + CELL(0.815 ns) = 2.884 ns; Loc. = M4K_X11_Y15; Fanout = 1; MEM Node = 'rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { clk25MHZ~clkctrl rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_vu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_vu61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 65.71 % ) " "Info: Total cell delay = 1.895 ns ( 65.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 34.29 % ) " "Info: Total interconnect delay = 0.989 ns ( 34.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk25MHZ clk25MHZ~clkctrl rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk25MHZ {} clk25MHZ~combout {} clk25MHZ~clkctrl {} rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.139ns 0.850ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_vu61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.853 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\] 1 MEM M4K_X11_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y15; Fanout = 1; MEM Node = 'rom_2:inst1\|altsyncram:altsyncram_component\|altsyncram_vu61:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_vu61.tdf" "" { Text "G:/Практика/УП 02/Znachok/db/altsyncram_vu61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.538 ns) + CELL(3.206 ns) 6.853 ns led\[1\] 2 PIN PIN_T10 0 " "Info: 2: + IC(3.538 ns) + CELL(3.206 ns) = 6.853 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'led\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] led[1] } "NODE_NAME" } } { "La_uftwafla.bdf" "" { Schematic "G:/Практика/УП 02/Znachok/La_uftwafla.bdf" { { 152 992 1168 168 "led\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 48.37 % ) " "Info: Total cell delay = 3.315 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.538 ns ( 51.63 % ) " "Info: Total interconnect delay = 3.538 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] led[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] {} led[1] {} } { 0.000ns 3.538ns } { 0.109ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk25MHZ clk25MHZ~clkctrl rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.884 ns" { clk25MHZ {} clk25MHZ~combout {} clk25MHZ~clkctrl {} rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.139ns 0.850ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] led[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] {} led[1] {} } { 0.000ns 3.538ns } { 0.109ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 17:14:26 2020 " "Info: Processing ended: Wed Mar 18 17:14:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
