vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/register.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/mux_2_1.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/multiplication_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/encoder_32_5.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/bus.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/booth_multiplier.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ram.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ld_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ram.mem
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_4_16.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/select_and_encode.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ldi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/con_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_2_4.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ff_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/db/cpu_phase2.cbx.xml
design_name = datapath
instance = comp, \clock~input , clock~input, datapath, 1
instance = comp, \clear~input , clear~input, datapath, 1
instance = comp, \RZinLo~input , RZinLo~input, datapath, 1
instance = comp, \RZoutLo~input , RZoutLo~input, datapath, 1
instance = comp, \RZinHi~input , RZinHi~input, datapath, 1
instance = comp, \RZoutHi~input , RZoutHi~input, datapath, 1
instance = comp, \IRin~input , IRin~input, datapath, 1
instance = comp, \IRout~input , IRout~input, datapath, 1
instance = comp, \RYin~input , RYin~input, datapath, 1
instance = comp, \RYout~input , RYout~input, datapath, 1
instance = comp, \HIin~input , HIin~input, datapath, 1
instance = comp, \LOin~input , LOin~input, datapath, 1
instance = comp, \R2in~input , R2in~input, datapath, 1
instance = comp, \R1in~input , R1in~input, datapath, 1
instance = comp, \PCout~input , PCout~input, datapath, 1
instance = comp, \PCin~input , PCin~input, datapath, 1
instance = comp, \IncPC~input , IncPC~input, datapath, 1
instance = comp, \MDRin~input , MDRin~input, datapath, 1
instance = comp, \MDRout~input , MDRout~input, datapath, 1
instance = comp, \MDRread~input , MDRread~input, datapath, 1
instance = comp, \MARin~input , MARin~input, datapath, 1
instance = comp, \MARout~input , MARout~input, datapath, 1
instance = comp, \RAMwrite~input , RAMwrite~input, datapath, 1
instance = comp, \Gra~input , Gra~input, datapath, 1
instance = comp, \Grb~input , Grb~input, datapath, 1
instance = comp, \Grc~input , Grc~input, datapath, 1
instance = comp, \BAout~input , BAout~input, datapath, 1
instance = comp, \Rin~input , Rin~input, datapath, 1
instance = comp, \Rout~input , Rout~input, datapath, 1
instance = comp, \RCout~input , RCout~input, datapath, 1
instance = comp, \CONin~input , CONin~input, datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, datapath, 1
