
Test Output:

Identification 0
[caption="Address: "]
.0x0000 - ID0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID0 | Byte 0 of ID
|===

Identification 1
[caption="Address: "]
.0x0001 - ID1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID1 | Byte 1 of ID
|===

Identification 2
[caption="Address: "]
.0x0002 - ID2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID2 | Byte 2 of ID
|===

Identification 3
[caption="Address: "]
.0x0003 - ID3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | r | ID3 | Byte 3 of ID
|===

Checksum Scratchpad part 0
[caption="Address: "]
.0x0004 - CHECKSUM_SCRATCHPAD0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[31..24]
|===

Checksum Scratchpad part 1
[caption="Address: "]
.0x0005 - CHECKSUM_SCRATCHPAD1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[23..16]
|===

Checksum Scratchpad part 2
[caption="Address: "]
.0x0006 - CHECKSUM_SCRATCHPAD2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[15..8]
|===

Checksum Scratchpad part 3
[caption="Address: "]
.0x0007 - CHECKSUM_SCRATCHPAD3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | checksum[7..0]
|===

 General Scratchpad
[caption="Address: "]
.0x0008 - SCRATCHPAD Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | SCRATCHPAD | Scribble Register for read-write use
|===

QSFP FPGA ID
[caption="Address: "]
.0x0009 - FPGA_ID Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | r | ID | 0 for FPGA0, 1 for FPGA1
|===

LED Controller (PCA9956B) Control Bits
[caption="Address: "]
.0x000a - LED_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | OE | Control of OE_L (inverted at pin)
|[0] | rw | RESET | Control of RESET_L (inverted at pin)
|===

QSFP Board Version
[caption="Address: "]
.0x000b - FPGA_BOARD_VER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | r | VERSION | 0x0 = Ver A, 0x1 = Ver B or C
|===

Status bits related to VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0100 - VSC8562_PHY_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PG_TIMED_OUT | Either the V1P0 or V2P5 rail has failed to come up. V1P0 is first in the sequence, its PG is the EN for V2P5.
|[6] | r | READY | The VSC8562 has been brought out of reset and is ready for software control
|[5] | r | RESET | Value of FPGA1_TO_PHY_RESET_L
|[4] | r | REFCLK_EN | Value of FPGA1_TO_PHY_REFCLK_EN
|[3] | r | COMA_MODE | Value of FPGA1_TO_PHY_COMA_MODE
|[2] | r | PG_V2P5 | Power Good of V2P5_PHY_A2
|[1] | r | PG_V1P0 | Power Good of  V1P0_PHY_A2
|[0] | r | EN_V1P0 | Enable for 1.0V PHY VR
|===

Control bits related to VSC8562  (valid on FPGA1 only)
[caption="Address: "]
.0x0101 - VSC8562_PHY_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | rw | RESET | Software control for the FPGA1_TO_PHY_RESET_L net. Only effective after PHY initialization.
|[3] | rw | REFCLK_EN | Software control for the FPGA1_TO_PHY_REFCLK_EN net. Only effective after PHY initialization.
|[2] | rw | CLEAR_POWER_FAULT | Setting this bit to 1 will clear the timed out state of the V1P0 and V2P5 rail controllers, allowing PHY power sequencing to be attempted again.
|[1] | rw | COMA_MODE | Software control for the FPGA1_TO_PHY_COMA_MODE net. Only effective after PHY initialization.
|[0] | rw | EN | Enable for the VSC8562 power up state machine
|===

State bits indicating the PHY oscillator is operating nominal
[caption="Address: "]
.0x0102 - VSC8562_PHY_OSC Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | GOOD | Bit indicating whether or not the oscillator is operating nominal
|[0] | rw | VALID | Bit indicating whether or not the GOOD bit is valid
|===

Status bits for the SMI interface to the VSC8562 (valid on FPGA1 only)
[caption="Address: "]
.0x0103 - VSC8562_PHY_SMI_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | r | MDINT | 1 for active interrupt (inversion of miim_phy_to_fpga_mdint_l pin)
|[0] | r | BUSY | 1 if a transaction is in progress
|===

SMI Read Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0104 - VSC8562_PHY_SMI_RDATA0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of read data
|===

SMI Read Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0105 - VSC8562_PHY_SMI_RDATA1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of read data
|===

SMI Write Data [7:0] (valid on FPGA1 only)
[caption="Address: "]
.0x0106 - VSC8562_PHY_SMI_WDATA0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Lower byte of write data
|===

SMI Write Data [15:8] (valid on FPGA1 only)
[caption="Address: "]
.0x0107 - VSC8562_PHY_SMI_WDATA1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | DATA | Upper byte of write data
|===

PHY Address (valid on FPGA1 only)
[caption="Address: "]
.0x0108 - VSC8562_PHY_SMI_PHY_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for which PHY to configure
|===

Register Address (valid on FPGA1 only)
[caption="Address: "]
.0x0109 - VSC8562_PHY_SMI_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4:0] | rw | ADDR | Address for a register
|===

SMI control bits, these are one-shot registers and intended to be written in the same transaction. (valid on FPGA1 only)
[caption="Address: "]
.0x010a - VSC8562_PHY_SMI_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:2] |  | - | Reserved
|[1] | rw | START | Write a 1 here to begin a transaction
|[0] | rw | RW | Read = 0, Write = 1
|===

PHY PowerRail state (internal to FPGA)
[caption="Address: "]
.0x010b - VSC8562_PHY_RAIL_STATES Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6:4] | r | V2P5_STATE | 0x0 = Disabled, 0x1 = RampingUp, 0x2 = TimedOut, 0x3 = Aborted, 0x4 = Enabled
|[3] |  | - | Reserved
|[2:0] | r | V1P0_STATE | 0x0 = Disabled, 0x1 = RampingUp, 0x2 = TimedOut, 0x3 = Aborted, 0x4 = Enabled
|===

QSFP module I2C address
[caption="Address: "]
.0x1000 - QSFP_I2C_BUS_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] |  | - | Reserved
|[6:0] | rw | ADDR | I2C Address of QSFP module (reset: 7'b1010000)
|===

QSFP module register address
[caption="Address: "]
.0x1001 - QSFP_I2C_REG_ADDR Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | ADDR | QSFP module register address
|===

I2C_NUM_BYTES
[caption="Address: "]
.0x1002 - QSFP_I2C_NUM_BYTES Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:0] | rw | COUNT | Number of bytes to read/write in the I2C transaction. up to 128 bytes.
|===

Ports 0 -> 7 Broadcast Control
[caption="Address: "]
.0x1003 - QSFP_I2C_BCAST0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Ports 8 -> 15 Broadcast Control
[caption="Address: "]
.0x1004 - QSFP_I2C_BCAST1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Control bits for I2C communication.
[caption="Address: "]
.0x1005 - QSFP_I2C_CTRL Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:3] |  | - | Reserved
|[2:1] | rw | OP | 2'b00 to read, 2'b01 to write, 2'b10 to random-read.
|[0] | rw | START | '1' to start next transaction.
|===

Ports 0 -> 7 I2C core status. '1' is busy.
[caption="Address: "]
.0x1006 - QSFP_I2C_BUSY0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 I2C core status. '1' is busy.
[caption="Address: "]
.0x1007 - QSFP_I2C_BUSY1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

STATUS_PORT0
[caption="Address: "]
.0x1008 - QSFP_STATUS_PORT0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT1
[caption="Address: "]
.0x1009 - QSFP_STATUS_PORT1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT2
[caption="Address: "]
.0x100a - QSFP_STATUS_PORT2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT3
[caption="Address: "]
.0x100b - QSFP_STATUS_PORT3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT4
[caption="Address: "]
.0x100c - QSFP_STATUS_PORT4 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT5
[caption="Address: "]
.0x100d - QSFP_STATUS_PORT5 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT6
[caption="Address: "]
.0x100e - QSFP_STATUS_PORT6 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT7
[caption="Address: "]
.0x100f - QSFP_STATUS_PORT7 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT8
[caption="Address: "]
.0x1010 - QSFP_STATUS_PORT8 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT9
[caption="Address: "]
.0x1011 - QSFP_STATUS_PORT9 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT10
[caption="Address: "]
.0x1012 - QSFP_STATUS_PORT10 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT11
[caption="Address: "]
.0x1013 - QSFP_STATUS_PORT11 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT12
[caption="Address: "]
.0x1014 - QSFP_STATUS_PORT12 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT13
[caption="Address: "]
.0x1015 - QSFP_STATUS_PORT13 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT14
[caption="Address: "]
.0x1016 - QSFP_STATUS_PORT14 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

STATUS_PORT15
[caption="Address: "]
.0x1017 - QSFP_STATUS_PORT15 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

CONTROL_PORT0
[caption="Address: "]
.0x1018 - QSFP_CONTROL_PORT0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT1
[caption="Address: "]
.0x1019 - QSFP_CONTROL_PORT1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT2
[caption="Address: "]
.0x101a - QSFP_CONTROL_PORT2 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT3
[caption="Address: "]
.0x101b - QSFP_CONTROL_PORT3 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT4
[caption="Address: "]
.0x101c - QSFP_CONTROL_PORT4 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT5
[caption="Address: "]
.0x101d - QSFP_CONTROL_PORT5 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT6
[caption="Address: "]
.0x101e - QSFP_CONTROL_PORT6 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT7
[caption="Address: "]
.0x101f - QSFP_CONTROL_PORT7 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT8
[caption="Address: "]
.0x1020 - QSFP_CONTROL_PORT8 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT9
[caption="Address: "]
.0x1021 - QSFP_CONTROL_PORT9 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT10
[caption="Address: "]
.0x1022 - QSFP_CONTROL_PORT10 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT11
[caption="Address: "]
.0x1023 - QSFP_CONTROL_PORT11 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT12
[caption="Address: "]
.0x1024 - QSFP_CONTROL_PORT12 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT13
[caption="Address: "]
.0x1025 - QSFP_CONTROL_PORT13 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT14
[caption="Address: "]
.0x1026 - QSFP_CONTROL_PORT14 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

CONTROL_PORT15
[caption="Address: "]
.0x1027 - QSFP_CONTROL_PORT15 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:1] |  | - | Reserved
|[0] | rw | CLEAR_FAULT | Setting this bit will clear a fault state. Note that if the power supply is not Aborted or TimedOut, nothing will happen. This bit auto-clears.
|===

SW control of eFuse enable for ports 0 -> 7
[caption="Address: "]
.0x1028 - QSFP_POWER_EN_CTRL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

SW control of eFuse enable for ports 8 -> 15
[caption="Address: "]
.0x1029 - QSFP_POWER_EN_CTRL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

SW control of ResetL for ports 0 -> 7
[caption="Address: "]
.0x102a - QSFP_MOD_RESETL_CTRL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

SW control of ResetL for ports 8 -> 15
[caption="Address: "]
.0x102b - QSFP_MOD_RESETL_CTRL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

SW control of LPMode/TxDis for ports 0 -> 7
[caption="Address: "]
.0x102c - QSFP_MOD_LPMODE_CTRL0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

SW control of LPMode/TxDis for ports 8 -> 15
[caption="Address: "]
.0x102d - QSFP_MOD_LPMODE_CTRL1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Physical eFuse enable pins of ports 0 -> 7
[caption="Address: "]
.0x102e - QSFP_POWER_EN_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Physical eFuse enable pins of ports 8 -> 15
[caption="Address: "]
.0x102f - QSFP_POWER_EN_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Physical eFuse power good pins of ports 0 -> 7
[caption="Address: "]
.0x1030 - QSFP_POWER_GOOD_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Physical eFuse power good pins of ports 8 -> 15
[caption="Address: "]
.0x1031 - QSFP_POWER_GOOD_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 eFuse power good not asserted within period after enabled
[caption="Address: "]
.0x1032 - QSFP_POWER_GOOD_TIMEOUT0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 eFuse power good not asserted within period after enabled
[caption="Address: "]
.0x1033 - QSFP_POWER_GOOD_TIMEOUT1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Ports 0 -> 7 eFuse power good lost after successful enable
[caption="Address: "]
.0x1034 - QSFP_POWER_GOOD_LOST0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Ports 8 -> 15 eFuse power good lost after successful enable
[caption="Address: "]
.0x1035 - QSFP_POWER_GOOD_LOST1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Physical module ResetL pins of ports 0 -> 7
[caption="Address: "]
.0x1036 - QSFP_MOD_RESETL_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Physical module ResetL pins of ports 8 -> 15
[caption="Address: "]
.0x1037 - QSFP_MOD_RESETL_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Physical module LPMode/TxDis pins of ports 0 -> 7
[caption="Address: "]
.0x1038 - QSFP_MOD_LPMODE_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT7 | None
|[6] | rw | PORT6 | None
|[5] | rw | PORT5 | None
|[4] | rw | PORT4 | None
|[3] | rw | PORT3 | None
|[2] | rw | PORT2 | None
|[1] | rw | PORT1 | None
|[0] | rw | PORT0 | None
|===

Physical module LPMode/TxDis pins of ports 8 -> 15
[caption="Address: "]
.0x1039 - QSFP_MOD_LPMODE_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | rw | PORT15 | None
|[6] | rw | PORT14 | None
|[5] | rw | PORT13 | None
|[4] | rw | PORT12 | None
|[3] | rw | PORT11 | None
|[2] | rw | PORT10 | None
|[1] | rw | PORT9 | None
|[0] | rw | PORT8 | None
|===

Physical module ModPrsL pins of ports 0 -> 7
[caption="Address: "]
.0x103a - QSFP_MOD_MODPRSL_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Physical module ModPrsL pins of ports 8 -> 15
[caption="Address: "]
.0x103b - QSFP_MOD_MODPRSL_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

Physical module IntL/RxLOS pins of ports 0 -> 7
[caption="Address: "]
.0x103c - QSFP_MOD_INTL_PINS0 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT7 | None
|[6] | r | PORT6 | None
|[5] | r | PORT5 | None
|[4] | r | PORT4 | None
|[3] | r | PORT3 | None
|[2] | r | PORT2 | None
|[1] | r | PORT1 | None
|[0] | r | PORT0 | None
|===

Physical module IntL/RxLOS pins of ports 8 -> 15
[caption="Address: "]
.0x103d - QSFP_MOD_INTL_PINS1 Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7] | r | PORT15 | None
|[6] | r | PORT14 | None
|[5] | r | PORT13 | None
|[4] | r | PORT12 | None
|[3] | r | PORT11 | None
|[2] | r | PORT10 | None
|[1] | r | PORT9 | None
|[0] | r | PORT8 | None
|===

PORT0_STATUS
[caption="Address: "]
.0x107f - QSFP_PORT0_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT0_READ_BUFFER
[caption="Address: "]
.0x1080 - QSFP_PORT0_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT1_STATUS
[caption="Address: "]
.0x117f - QSFP_PORT1_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT1_READ_BUFFER
[caption="Address: "]
.0x1180 - QSFP_PORT1_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT2_STATUS
[caption="Address: "]
.0x127f - QSFP_PORT2_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT2_READ_BUFFER
[caption="Address: "]
.0x1280 - QSFP_PORT2_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT3_STATUS
[caption="Address: "]
.0x137f - QSFP_PORT3_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT3_READ_BUFFER
[caption="Address: "]
.0x1380 - QSFP_PORT3_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT4_STATUS
[caption="Address: "]
.0x147f - QSFP_PORT4_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT4_READ_BUFFER
[caption="Address: "]
.0x1480 - QSFP_PORT4_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT5_STATUS
[caption="Address: "]
.0x157f - QSFP_PORT5_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT5_READ_BUFFER
[caption="Address: "]
.0x1580 - QSFP_PORT5_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT6_STATUS
[caption="Address: "]
.0x167f - QSFP_PORT6_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT6_READ_BUFFER
[caption="Address: "]
.0x1680 - QSFP_PORT6_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT7_STATUS
[caption="Address: "]
.0x177f - QSFP_PORT7_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT7_READ_BUFFER
[caption="Address: "]
.0x1780 - QSFP_PORT7_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT8_STATUS
[caption="Address: "]
.0x187f - QSFP_PORT8_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT8_READ_BUFFER
[caption="Address: "]
.0x1880 - QSFP_PORT8_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT9_STATUS
[caption="Address: "]
.0x197f - QSFP_PORT9_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT9_READ_BUFFER
[caption="Address: "]
.0x1980 - QSFP_PORT9_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT10_STATUS
[caption="Address: "]
.0x1a7f - QSFP_PORT10_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT10_READ_BUFFER
[caption="Address: "]
.0x1a80 - QSFP_PORT10_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT11_STATUS
[caption="Address: "]
.0x1b7f - QSFP_PORT11_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT11_READ_BUFFER
[caption="Address: "]
.0x1b80 - QSFP_PORT11_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT12_STATUS
[caption="Address: "]
.0x1c7f - QSFP_PORT12_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT12_READ_BUFFER
[caption="Address: "]
.0x1c80 - QSFP_PORT12_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT13_STATUS
[caption="Address: "]
.0x1d7f - QSFP_PORT13_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT13_READ_BUFFER
[caption="Address: "]
.0x1d80 - QSFP_PORT13_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT14_STATUS
[caption="Address: "]
.0x1e7f - QSFP_PORT14_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT14_READ_BUFFER
[caption="Address: "]
.0x1e80 - QSFP_PORT14_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

PORT15_STATUS
[caption="Address: "]
.0x1f7f - QSFP_PORT15_STATUS Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|[7:5] |  | - | Reserved
|[4] | r | BUSY | '1' if the bus is busy.
|[3:0] | r | ERROR | Port I2C error status
|===

PORT15_READ_BUFFER
[caption="Address: "]
.0x1f80 - QSFP_PORT15_READ_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===

WRITE_BUFFER
[caption="Address: "]
.0x2000 - QSFP_WRITE_BUFFER Register
[cols=4,options="header"]
|===
| Bits | SW Access | Name | Function
|===




