// Seed: 911683717
module module_0 (
    output supply1 id_0
    , id_7,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5
);
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input tri void id_5,
    input wor id_6,
    input uwire id_7,
    output logic id_8,
    output supply0 id_9,
    output tri id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    output wire id_14,
    input tri1 id_15,
    output wand id_16,
    input wire id_17,
    input wor id_18,
    output supply0 id_19,
    output supply1 id_20,
    input wand id_21
);
  always id_8 <= 1'b0;
  supply1 id_23;
  supply0 id_24, id_25 = 1, id_26 = id_7 - id_5 == id_23;
  always @(posedge 1'b0 or posedge id_25 == (1));
  always id_23 = id_3;
  assign id_24 = id_5;
  module_0(
      id_23, id_2, id_5, id_5, id_1, id_18
  );
  assign id_23 = id_3;
endmodule
