Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 15 11:36:52 2022
| Host         : LAPTOP-I2H2NKMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3595)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1405)
---------------------------
 There are 1401 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3595)
---------------------------------------------------
 There are 3595 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.852        0.000                      0                    1        0.663        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.852        0.000                      0                    1        0.663        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.642ns (29.318%)  route 1.548ns (70.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.235    CLK_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  clk_div_reg/Q
                         net (fo=2, routed)           1.548     7.301    clk_div
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.425 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.425    p_0_in__0
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.511    14.934    CLK_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.077    15.276    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.699%)  route 0.574ns (73.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.484    CLK_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  clk_div_reg/Q
                         net (fo=2, routed)           0.574     2.222    clk_div
    SLICE_X50Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.267    p_0_in__0
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.000    CLK_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.604    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.663    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3626 Endpoints
Min Delay          3626 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.563ns  (logic 9.271ns (30.334%)  route 21.292ns (69.666%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.848 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.980    21.827    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y114        LUT6 (Prop_lut6_I2_O)        0.303    22.130 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.469    22.599    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.124    22.723 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.670    23.394    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.518 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           0.724    24.242    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.366 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.591    24.957    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I0_O)        0.124    25.081 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.808    25.889    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124    26.013 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.456    26.469    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.593 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.769    27.362    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.124    27.486 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.791    29.277    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    29.401 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=2, routed)           0.659    30.060    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    30.184 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.379    30.563    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X53Y93         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.186ns  (logic 9.271ns (30.713%)  route 20.915ns (69.287%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.848 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.980    21.827    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y114        LUT6 (Prop_lut6_I2_O)        0.303    22.130 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.469    22.599    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.124    22.723 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.670    23.394    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.518 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           0.724    24.242    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.366 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.591    24.957    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I0_O)        0.124    25.081 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.808    25.889    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124    26.013 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.456    26.469    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.593 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.769    27.362    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.124    27.486 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.791    29.277    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    29.401 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=2, routed)           0.661    30.062    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124    30.186 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    30.186    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X53Y93         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.772ns  (logic 9.271ns (31.140%)  route 20.501ns (68.860%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.848 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.980    21.827    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y114        LUT6 (Prop_lut6_I2_O)        0.303    22.130 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.469    22.599    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.124    22.723 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.670    23.394    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.518 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           0.724    24.242    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.366 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.591    24.957    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I0_O)        0.124    25.081 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.808    25.889    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124    26.013 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.456    26.469    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.593 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.769    27.362    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.124    27.486 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.373    28.859    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.124    28.983 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.665    29.648    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.124    29.772 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    29.772    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X51Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/B8uax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.125ns  (logic 8.767ns (31.172%)  route 19.358ns (68.828%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.204    28.125    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X56Y119        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/B8uax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.993ns  (logic 8.767ns (31.319%)  route 19.226ns (68.681%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.072    27.993    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X57Y120        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.993ns  (logic 8.767ns (31.319%)  route 19.226ns (68.681%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.072    27.993    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X56Y120        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.975ns  (logic 8.767ns (31.338%)  route 19.208ns (68.662%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.054    27.975    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X57Y119        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.952ns  (logic 9.147ns (32.724%)  route 18.805ns (67.276%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.848 f  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.980    21.827    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y114        LUT6 (Prop_lut6_I2_O)        0.303    22.130 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.469    22.599    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.124    22.723 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.670    23.394    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.518 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           0.724    24.242    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.366 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.591    24.957    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I0_O)        0.124    25.081 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.808    25.889    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124    26.013 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.456    26.469    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    26.593 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.313    26.906    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X45Y107        LUT4 (Prop_lut4_I3_O)        0.124    27.030 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.798    27.828    u_CORTEXM0INTEGRATION/u_logic_n_109
    SLICE_X44Y107        LUT5 (Prop_lut5_I2_O)        0.124    27.952 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    27.952    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X44Y107        FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.728ns  (logic 8.767ns (31.618%)  route 18.961ns (68.382%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          1.807    27.728    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X54Y121        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.694ns  (logic 8.767ns (31.657%)  route 18.927ns (68.344%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=175, routed)         6.767     7.285    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X58Y111        LUT4 (Prop_lut4_I0_O)        0.124     7.409 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108/O
                         net (fo=16, routed)          2.805    10.214    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_108_n_0
    SLICE_X49Y121        LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46/O
                         net (fo=1, routed)           0.873    11.211    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_46_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23/O
                         net (fo=6, routed)           0.830    12.165    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_23_n_0
    SLICE_X56Y114        LUT2 (Prop_lut2_I0_O)        0.117    12.282 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_4/O
                         net (fo=1, routed)           0.585    12.866    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[15]
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.243    17.109 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.111    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.629 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.134    19.764    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.124    19.888 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8/O
                         net (fo=1, routed)           0.000    19.888    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_8_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.286    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.400    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.514 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.514    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.827 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.895    21.721    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y115        LUT6 (Prop_lut6_I2_O)        0.306    22.027 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.806    22.833    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X45Y114        LUT3 (Prop_lut3_I2_O)        0.152    22.985 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.812    23.797    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X45Y112        LUT6 (Prop_lut6_I1_O)        0.326    24.123 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.646    25.769    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.152    25.921 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          1.773    27.694    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X56Y121        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X4Y119         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[0]/C
    SLICE_X45Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     0.241    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA0
    SLICE_X42Y90         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[1]/C
    SLICE_X45Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[1]/Q
                         net (fo=2, routed)           0.111     0.252    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA1
    SLICE_X42Y90         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[25]/C
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[25]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg[30]_0[15]
    SLICE_X44Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[25]_i_1/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[25]_i_1_n_0
    SLICE_X44Y94         FDCE                                         r  uAHBTIMER/value_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[28]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[28]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg[30]_0[18]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[28]_i_1/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[28]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  uAHBTIMER/value_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.321%)  route 0.132ns (50.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=6, routed)           0.132     0.260    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X4Y114         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.651%)  route 0.122ns (46.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.122     0.263    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X7Y119         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[7]/C
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[7]/Q
                         net (fo=3, routed)           0.122     0.263    uAHBUART/uUART_RX/Q[7]
    SLICE_X41Y91         FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    reset_sync_reg_reg_n_0_[0]
    SLICE_X12Y106        FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.533%)  route 0.094ns (33.467%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/C
    SLICE_X37Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/Q
                         net (fo=4, routed)           0.094     0.235    u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg_n_0
    SLICE_X36Y111        LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_i_1/O
                         net (fo=1, routed)           0.000     0.280    u_CORTEXM0INTEGRATION/u_logic/Ohqhu6
    SLICE_X36Y111        FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_reg/D
  -------------------------------------------------------------------    -------------------





