
VibeCheck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d440  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f90  0801d710  0801d710  0001e710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e6a0  0801e6a0  0001f6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e6a8  0801e6a8  0001f6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e6ac  0801e6ac  0001f6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  0801e6b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000150ec  240002cc  0801e97c  000202cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  240153b8  0801e97c  000203b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003a955  00000000  00000000  000202fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000074ee  00000000  00000000  0005ac4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002928  00000000  00000000  00062140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001fe2  00000000  00000000  00064a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e66f  00000000  00000000  00066a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c322  00000000  00000000  000a50b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00172f14  00000000  00000000  000e13db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002542ef  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c530  00000000  00000000  00254334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000000a6  00000000  00000000  00260864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000067  00000000  00000000  0026090a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002cc 	.word	0x240002cc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801d6f8 	.word	0x0801d6f8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002d0 	.word	0x240002d0
 800030c:	0801d6f8 	.word	0x0801d6f8

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a2 	b.w	8000ab4 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	460c      	mov	r4, r1
 8000800:	2b00      	cmp	r3, #0
 8000802:	d14e      	bne.n	80008a2 <__udivmoddi4+0xaa>
 8000804:	4694      	mov	ip, r2
 8000806:	458c      	cmp	ip, r1
 8000808:	4686      	mov	lr, r0
 800080a:	fab2 f282 	clz	r2, r2
 800080e:	d962      	bls.n	80008d6 <__udivmoddi4+0xde>
 8000810:	b14a      	cbz	r2, 8000826 <__udivmoddi4+0x2e>
 8000812:	f1c2 0320 	rsb	r3, r2, #32
 8000816:	4091      	lsls	r1, r2
 8000818:	fa20 f303 	lsr.w	r3, r0, r3
 800081c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000820:	4319      	orrs	r1, r3
 8000822:	fa00 fe02 	lsl.w	lr, r0, r2
 8000826:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800082a:	fa1f f68c 	uxth.w	r6, ip
 800082e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000832:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000836:	fb07 1114 	mls	r1, r7, r4, r1
 800083a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800083e:	fb04 f106 	mul.w	r1, r4, r6
 8000842:	4299      	cmp	r1, r3
 8000844:	d90a      	bls.n	800085c <__udivmoddi4+0x64>
 8000846:	eb1c 0303 	adds.w	r3, ip, r3
 800084a:	f104 30ff 	add.w	r0, r4, #4294967295
 800084e:	f080 8112 	bcs.w	8000a76 <__udivmoddi4+0x27e>
 8000852:	4299      	cmp	r1, r3
 8000854:	f240 810f 	bls.w	8000a76 <__udivmoddi4+0x27e>
 8000858:	3c02      	subs	r4, #2
 800085a:	4463      	add	r3, ip
 800085c:	1a59      	subs	r1, r3, r1
 800085e:	fa1f f38e 	uxth.w	r3, lr
 8000862:	fbb1 f0f7 	udiv	r0, r1, r7
 8000866:	fb07 1110 	mls	r1, r7, r0, r1
 800086a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086e:	fb00 f606 	mul.w	r6, r0, r6
 8000872:	429e      	cmp	r6, r3
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x94>
 8000876:	eb1c 0303 	adds.w	r3, ip, r3
 800087a:	f100 31ff 	add.w	r1, r0, #4294967295
 800087e:	f080 80fc 	bcs.w	8000a7a <__udivmoddi4+0x282>
 8000882:	429e      	cmp	r6, r3
 8000884:	f240 80f9 	bls.w	8000a7a <__udivmoddi4+0x282>
 8000888:	4463      	add	r3, ip
 800088a:	3802      	subs	r0, #2
 800088c:	1b9b      	subs	r3, r3, r6
 800088e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000892:	2100      	movs	r1, #0
 8000894:	b11d      	cbz	r5, 800089e <__udivmoddi4+0xa6>
 8000896:	40d3      	lsrs	r3, r2
 8000898:	2200      	movs	r2, #0
 800089a:	e9c5 3200 	strd	r3, r2, [r5]
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d905      	bls.n	80008b2 <__udivmoddi4+0xba>
 80008a6:	b10d      	cbz	r5, 80008ac <__udivmoddi4+0xb4>
 80008a8:	e9c5 0100 	strd	r0, r1, [r5]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4608      	mov	r0, r1
 80008b0:	e7f5      	b.n	800089e <__udivmoddi4+0xa6>
 80008b2:	fab3 f183 	clz	r1, r3
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d146      	bne.n	8000948 <__udivmoddi4+0x150>
 80008ba:	42a3      	cmp	r3, r4
 80008bc:	d302      	bcc.n	80008c4 <__udivmoddi4+0xcc>
 80008be:	4290      	cmp	r0, r2
 80008c0:	f0c0 80f0 	bcc.w	8000aa4 <__udivmoddi4+0x2ac>
 80008c4:	1a86      	subs	r6, r0, r2
 80008c6:	eb64 0303 	sbc.w	r3, r4, r3
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d0e6      	beq.n	800089e <__udivmoddi4+0xa6>
 80008d0:	e9c5 6300 	strd	r6, r3, [r5]
 80008d4:	e7e3      	b.n	800089e <__udivmoddi4+0xa6>
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	f040 8090 	bne.w	80009fc <__udivmoddi4+0x204>
 80008dc:	eba1 040c 	sub.w	r4, r1, ip
 80008e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e4:	fa1f f78c 	uxth.w	r7, ip
 80008e8:	2101      	movs	r1, #1
 80008ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008f2:	fb08 4416 	mls	r4, r8, r6, r4
 80008f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fa:	fb07 f006 	mul.w	r0, r7, r6
 80008fe:	4298      	cmp	r0, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x11c>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 34ff 	add.w	r4, r6, #4294967295
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x11a>
 800090c:	4298      	cmp	r0, r3
 800090e:	f200 80cd 	bhi.w	8000aac <__udivmoddi4+0x2b4>
 8000912:	4626      	mov	r6, r4
 8000914:	1a1c      	subs	r4, r3, r0
 8000916:	fa1f f38e 	uxth.w	r3, lr
 800091a:	fbb4 f0f8 	udiv	r0, r4, r8
 800091e:	fb08 4410 	mls	r4, r8, r0, r4
 8000922:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000926:	fb00 f707 	mul.w	r7, r0, r7
 800092a:	429f      	cmp	r7, r3
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x148>
 800092e:	eb1c 0303 	adds.w	r3, ip, r3
 8000932:	f100 34ff 	add.w	r4, r0, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x146>
 8000938:	429f      	cmp	r7, r3
 800093a:	f200 80b0 	bhi.w	8000a9e <__udivmoddi4+0x2a6>
 800093e:	4620      	mov	r0, r4
 8000940:	1bdb      	subs	r3, r3, r7
 8000942:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000946:	e7a5      	b.n	8000894 <__udivmoddi4+0x9c>
 8000948:	f1c1 0620 	rsb	r6, r1, #32
 800094c:	408b      	lsls	r3, r1
 800094e:	fa22 f706 	lsr.w	r7, r2, r6
 8000952:	431f      	orrs	r7, r3
 8000954:	fa20 fc06 	lsr.w	ip, r0, r6
 8000958:	fa04 f301 	lsl.w	r3, r4, r1
 800095c:	ea43 030c 	orr.w	r3, r3, ip
 8000960:	40f4      	lsrs	r4, r6
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	0c38      	lsrs	r0, r7, #16
 8000968:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800096c:	fbb4 fef0 	udiv	lr, r4, r0
 8000970:	fa1f fc87 	uxth.w	ip, r7
 8000974:	fb00 441e 	mls	r4, r0, lr, r4
 8000978:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800097c:	fb0e f90c 	mul.w	r9, lr, ip
 8000980:	45a1      	cmp	r9, r4
 8000982:	fa02 f201 	lsl.w	r2, r2, r1
 8000986:	d90a      	bls.n	800099e <__udivmoddi4+0x1a6>
 8000988:	193c      	adds	r4, r7, r4
 800098a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800098e:	f080 8084 	bcs.w	8000a9a <__udivmoddi4+0x2a2>
 8000992:	45a1      	cmp	r9, r4
 8000994:	f240 8081 	bls.w	8000a9a <__udivmoddi4+0x2a2>
 8000998:	f1ae 0e02 	sub.w	lr, lr, #2
 800099c:	443c      	add	r4, r7
 800099e:	eba4 0409 	sub.w	r4, r4, r9
 80009a2:	fa1f f983 	uxth.w	r9, r3
 80009a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80009aa:	fb00 4413 	mls	r4, r0, r3, r4
 80009ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b6:	45a4      	cmp	ip, r4
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x1d2>
 80009ba:	193c      	adds	r4, r7, r4
 80009bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80009c0:	d267      	bcs.n	8000a92 <__udivmoddi4+0x29a>
 80009c2:	45a4      	cmp	ip, r4
 80009c4:	d965      	bls.n	8000a92 <__udivmoddi4+0x29a>
 80009c6:	3b02      	subs	r3, #2
 80009c8:	443c      	add	r4, r7
 80009ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ce:	fba0 9302 	umull	r9, r3, r0, r2
 80009d2:	eba4 040c 	sub.w	r4, r4, ip
 80009d6:	429c      	cmp	r4, r3
 80009d8:	46ce      	mov	lr, r9
 80009da:	469c      	mov	ip, r3
 80009dc:	d351      	bcc.n	8000a82 <__udivmoddi4+0x28a>
 80009de:	d04e      	beq.n	8000a7e <__udivmoddi4+0x286>
 80009e0:	b155      	cbz	r5, 80009f8 <__udivmoddi4+0x200>
 80009e2:	ebb8 030e 	subs.w	r3, r8, lr
 80009e6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ea:	fa04 f606 	lsl.w	r6, r4, r6
 80009ee:	40cb      	lsrs	r3, r1
 80009f0:	431e      	orrs	r6, r3
 80009f2:	40cc      	lsrs	r4, r1
 80009f4:	e9c5 6400 	strd	r6, r4, [r5]
 80009f8:	2100      	movs	r1, #0
 80009fa:	e750      	b.n	800089e <__udivmoddi4+0xa6>
 80009fc:	f1c2 0320 	rsb	r3, r2, #32
 8000a00:	fa20 f103 	lsr.w	r1, r0, r3
 8000a04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a08:	fa24 f303 	lsr.w	r3, r4, r3
 8000a0c:	4094      	lsls	r4, r2
 8000a0e:	430c      	orrs	r4, r1
 8000a10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a18:	fa1f f78c 	uxth.w	r7, ip
 8000a1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a20:	fb08 3110 	mls	r1, r8, r0, r3
 8000a24:	0c23      	lsrs	r3, r4, #16
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb00 f107 	mul.w	r1, r0, r7
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d908      	bls.n	8000a44 <__udivmoddi4+0x24c>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a3a:	d22c      	bcs.n	8000a96 <__udivmoddi4+0x29e>
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	d92a      	bls.n	8000a96 <__udivmoddi4+0x29e>
 8000a40:	3802      	subs	r0, #2
 8000a42:	4463      	add	r3, ip
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb01 f307 	mul.w	r3, r1, r7
 8000a58:	42a3      	cmp	r3, r4
 8000a5a:	d908      	bls.n	8000a6e <__udivmoddi4+0x276>
 8000a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a64:	d213      	bcs.n	8000a8e <__udivmoddi4+0x296>
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	d911      	bls.n	8000a8e <__udivmoddi4+0x296>
 8000a6a:	3902      	subs	r1, #2
 8000a6c:	4464      	add	r4, ip
 8000a6e:	1ae4      	subs	r4, r4, r3
 8000a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a74:	e739      	b.n	80008ea <__udivmoddi4+0xf2>
 8000a76:	4604      	mov	r4, r0
 8000a78:	e6f0      	b.n	800085c <__udivmoddi4+0x64>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e706      	b.n	800088c <__udivmoddi4+0x94>
 8000a7e:	45c8      	cmp	r8, r9
 8000a80:	d2ae      	bcs.n	80009e0 <__udivmoddi4+0x1e8>
 8000a82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	e7a8      	b.n	80009e0 <__udivmoddi4+0x1e8>
 8000a8e:	4631      	mov	r1, r6
 8000a90:	e7ed      	b.n	8000a6e <__udivmoddi4+0x276>
 8000a92:	4603      	mov	r3, r0
 8000a94:	e799      	b.n	80009ca <__udivmoddi4+0x1d2>
 8000a96:	4630      	mov	r0, r6
 8000a98:	e7d4      	b.n	8000a44 <__udivmoddi4+0x24c>
 8000a9a:	46d6      	mov	lr, sl
 8000a9c:	e77f      	b.n	800099e <__udivmoddi4+0x1a6>
 8000a9e:	4463      	add	r3, ip
 8000aa0:	3802      	subs	r0, #2
 8000aa2:	e74d      	b.n	8000940 <__udivmoddi4+0x148>
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e70f      	b.n	80008cc <__udivmoddi4+0xd4>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	e730      	b.n	8000914 <__udivmoddi4+0x11c>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <LSM6DS3_Init>:

void LSM6DS3_Init(LSM6DS3* sensor, LSM6DS3_Config* config, SPI_HandleTypeDef* spi,  /* set the configuration parameters that need to be set once */
		GPIO_TypeDef* cs_port, uint16_t cs_pin,
		GPIO_TypeDef* int1_port, uint16_t int1_pin,
		GPIO_TypeDef* int2_port, uint16_t int2_pin)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	603b      	str	r3, [r7, #0]
	sensor->config = config;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	68ba      	ldr	r2, [r7, #8]
 8000aca:	61da      	str	r2, [r3, #28]
	sensor->spi = spi;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
	sensor->cs_port = cs_port;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
	sensor->cs_pin = cs_pin;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8b3a      	ldrh	r2, [r7, #24]
 8000adc:	811a      	strh	r2, [r3, #8]
	sensor->int1_port = int1_port;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	60da      	str	r2, [r3, #12]
	sensor->int1_pin = int1_pin;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	8c3a      	ldrh	r2, [r7, #32]
 8000ae8:	821a      	strh	r2, [r3, #16]
	sensor->int2_port = int2_port;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aee:	615a      	str	r2, [r3, #20]
	sensor->int2_pin = int2_pin;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000af4:	831a      	strh	r2, [r3, #24]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000af6:	8b3b      	ldrh	r3, [r7, #24]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	6838      	ldr	r0, [r7, #0]
 8000afe:	f00a fed3 	bl	800b8a8 <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop

08000b0c <LSM6DS3_TestCommunication>:


uint32_t LSM6DS3_TestCommunication(LSM6DS3* sensor)  /* check that the sensor is connected by querying its device ID */
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	uint8_t reg_data;
	HAL_StatusTypeDef status = LSM6DS3_ReadRegister(sensor, LSM6DS3_REG_WHO_AM_I, &reg_data);
 8000b14:	f107 030e 	add.w	r3, r7, #14
 8000b18:	461a      	mov	r2, r3
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 fb25 	bl	800116c <LSM6DS3_ReadRegister>
 8000b22:	4603      	mov	r3, r0
 8000b24:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK && reg_data == LSM6DS3_DEVICE_ID)
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d104      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	2b6a      	cmp	r3, #106	@ 0x6a
 8000b30:	d101      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
		return 1;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e000      	b.n	8000b38 <LSM6DS3_TestCommunication+0x2c>
	return 0;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <LSM6DS3_Configure>:

/* configure the sensor */
/* this should be called each time we change a sensor setting so the chip can be updated */
void LSM6DS3_Configure(LSM6DS3* sensor)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	LSM6DS3_StopAccel(sensor);  /* disable the sensor before messing with the parameters */
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 f9d7 	bl	8000efc <LSM6DS3_StopAccel>
	LSM6DS3_StopGyro(sensor);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 f9e2 	bl	8000f18 <LSM6DS3_StopGyro>

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_DRDY_PULSE_CFG_G, 0b10000000);  /* pulse the data ready pins instead of latching them */
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	210b      	movs	r1, #11
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f000 fb3b 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT1_CTRL, 0x01);  /* INT1 set when accel data ready (p. 59) */
 8000b5e:	2201      	movs	r2, #1
 8000b60:	210d      	movs	r1, #13
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fb36 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT2_CTRL, 0x02);  /* INT2 set when gyro data ready (p. 60) */
 8000b68:	2202      	movs	r2, #2
 8000b6a:	210e      	movs	r1, #14
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 fb31 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL4_C, 0b00000100);  /* disable the I2C interface, also disables the gyro LPF1 (p. 64) */
 8000b72:	2204      	movs	r2, #4
 8000b74:	2113      	movs	r1, #19
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 fb2c 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL6_C, 0b00000000);  /* sets the user offset weights to 2^(-10) g/LSB and the gyro LPF bandwidth (p. 66) */
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2115      	movs	r1, #21
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 fb27 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL7_G, 0b00000000);  /* disables the gyro HPF (p. 67) */
 8000b86:	2200      	movs	r2, #0
 8000b88:	2116      	movs	r1, #22
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f000 fb22 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL8_XL, 0b00000000);  /* acceleration filters, configured to keep us on the LPF1 path (p. 67) */
 8000b90:	2200      	movs	r2, #0
 8000b92:	2117      	movs	r1, #23
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f000 fb1d 	bl	80011d4 <LSM6DS3_WriteRegister>

	float x, y, z;
	LSM6DS3_ReadAccel(sensor, &x, &y, &z);  /* just to make sure no status flags get stuck high, read out the data registers (this will reset the data status flags) */
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	f107 0210 	add.w	r2, r7, #16
 8000ba2:	f107 0114 	add.w	r1, r7, #20
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f000 f9c4 	bl	8000f34 <LSM6DS3_ReadAccel>
	LSM6DS3_ReadGyro(sensor, &x, &y, &z);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	f107 0210 	add.w	r2, r7, #16
 8000bb4:	f107 0114 	add.w	r1, r7, #20
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f000 fa49 	bl	8001050 <LSM6DS3_ReadGyro>
	sensor->accel_x = 0;  /* then reset the local data storage since the values read will likely be garbage */
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
	sensor->accel_y = 0;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
	sensor->accel_z = 0;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
	sensor->gyro_x = 0;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
	sensor->gyro_y = 0;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	631a      	str	r2, [r3, #48]	@ 0x30
	sensor->gyro_z = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	f04f 0200 	mov.w	r2, #0
 8000bec:	635a      	str	r2, [r3, #52]	@ 0x34

	LSM6DS3_WriteOffsets(sensor);
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 f804 	bl	8000bfc <LSM6DS3_WriteOffsets>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <LSM6DS3_WriteOffsets>:


void LSM6DS3_WriteOffsets(LSM6DS3* sensor)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	/* x, y, z are the DC offsets of the sensor in g */
	/* this function will write to the user offset registers of the accelerometer chip to correct the offset */
	/* we assume the weight of the user offsets is 2^(-10) g/LSB */

	int8_t x_b = (int8_t)(sensor->config->usr_offset_x / 0.0009765625f);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69db      	ldr	r3, [r3, #28]
 8000c08:	ed93 7a00 	vldr	s14, [r3]
 8000c0c:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c18:	edc7 7a00 	vstr	s15, [r7]
 8000c1c:	783b      	ldrb	r3, [r7, #0]
 8000c1e:	73fb      	strb	r3, [r7, #15]
	int8_t y_b = (int8_t)(sensor->config->usr_offset_y / 0.0009765625f);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	69db      	ldr	r3, [r3, #28]
 8000c24:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c28:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c34:	edc7 7a00 	vstr	s15, [r7]
 8000c38:	783b      	ldrb	r3, [r7, #0]
 8000c3a:	73bb      	strb	r3, [r7, #14]
	int8_t z_b = (int8_t)(sensor->config->usr_offset_z / 0.0009765625f);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c44:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c50:	edc7 7a00 	vstr	s15, [r7]
 8000c54:	783b      	ldrb	r3, [r7, #0]
 8000c56:	737b      	strb	r3, [r7, #13]

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_X_OFS_USR, x_b);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2173      	movs	r1, #115	@ 0x73
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f000 fab8 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Y_OFS_USR, y_b);
 8000c64:	7bbb      	ldrb	r3, [r7, #14]
 8000c66:	461a      	mov	r2, r3
 8000c68:	2174      	movs	r1, #116	@ 0x74
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fab2 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Z_OFS_USR, z_b);
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	461a      	mov	r2, r3
 8000c74:	2175      	movs	r1, #117	@ 0x75
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f000 faac 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000c7c:	bf00      	nop
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	3a800000 	.word	0x3a800000

08000c88 <LSM6DS3_StartAccel>:


void LSM6DS3_StartAccel(LSM6DS3* sensor)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->accel_odr_hz)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	69db      	ldr	r3, [r3, #28]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d04d      	beq.n	8000d3a <LSM6DS3_StartAccel+0xb2>
 8000c9e:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d84c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ca6:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d042      	beq.n	8000d34 <LSM6DS3_StartAccel+0xac>
 8000cae:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d844      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cb6:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d037      	beq.n	8000d2e <LSM6DS3_StartAccel+0xa6>
 8000cbe:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d83c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cc6:	f240 3241 	movw	r2, #833	@ 0x341
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d02c      	beq.n	8000d28 <LSM6DS3_StartAccel+0xa0>
 8000cce:	f240 3241 	movw	r2, #833	@ 0x341
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d834      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cd6:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000cda:	d022      	beq.n	8000d22 <LSM6DS3_StartAccel+0x9a>
 8000cdc:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000ce0:	d82e      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ce2:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce4:	d01a      	beq.n	8000d1c <LSM6DS3_StartAccel+0x94>
 8000ce6:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce8:	d82a      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cea:	2b68      	cmp	r3, #104	@ 0x68
 8000cec:	d013      	beq.n	8000d16 <LSM6DS3_StartAccel+0x8e>
 8000cee:	2b68      	cmp	r3, #104	@ 0x68
 8000cf0:	d826      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cf2:	2b34      	cmp	r3, #52	@ 0x34
 8000cf4:	d00c      	beq.n	8000d10 <LSM6DS3_StartAccel+0x88>
 8000cf6:	2b34      	cmp	r3, #52	@ 0x34
 8000cf8:	d822      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cfa:	2b0d      	cmp	r3, #13
 8000cfc:	d002      	beq.n	8000d04 <LSM6DS3_StartAccel+0x7c>
 8000cfe:	2b1a      	cmp	r3, #26
 8000d00:	d003      	beq.n	8000d0a <LSM6DS3_StartAccel+0x82>
 8000d02:	e01d      	b.n	8000d40 <LSM6DS3_StartAccel+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_ACCEL_ODR_13HZ;
 8000d04:	2310      	movs	r3, #16
 8000d06:	73fb      	strb	r3, [r7, #15]
		break;
 8000d08:	e01d      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 26:
		odr_data = LSM6DS3_ACCEL_ODR_26HZ;
 8000d0a:	2320      	movs	r3, #32
 8000d0c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d0e:	e01a      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 52:
		odr_data = LSM6DS3_ACCEL_ODR_52HZ;
 8000d10:	2330      	movs	r3, #48	@ 0x30
 8000d12:	73fb      	strb	r3, [r7, #15]
		break;
 8000d14:	e017      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 104:
		odr_data = LSM6DS3_ACCEL_ODR_104HZ;
 8000d16:	2340      	movs	r3, #64	@ 0x40
 8000d18:	73fb      	strb	r3, [r7, #15]
		break;
 8000d1a:	e014      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 208:
		odr_data = LSM6DS3_ACCEL_ODR_208HZ;
 8000d1c:	2350      	movs	r3, #80	@ 0x50
 8000d1e:	73fb      	strb	r3, [r7, #15]
		break;
 8000d20:	e011      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 416:
		odr_data = LSM6DS3_ACCEL_ODR_416HZ;
 8000d22:	2360      	movs	r3, #96	@ 0x60
 8000d24:	73fb      	strb	r3, [r7, #15]
		break;
 8000d26:	e00e      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 833:
		odr_data = LSM6DS3_ACCEL_ODR_833HZ;
 8000d28:	2370      	movs	r3, #112	@ 0x70
 8000d2a:	73fb      	strb	r3, [r7, #15]
		break;
 8000d2c:	e00b      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 1660:
		odr_data = LSM6DS3_ACCEL_ODR_1660HZ;
 8000d2e:	2380      	movs	r3, #128	@ 0x80
 8000d30:	73fb      	strb	r3, [r7, #15]
		break;
 8000d32:	e008      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 3330:
		odr_data = LSM6DS3_ACCEL_ODR_3330HZ;
 8000d34:	2390      	movs	r3, #144	@ 0x90
 8000d36:	73fb      	strb	r3, [r7, #15]
		break;
 8000d38:	e005      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 6660:
		odr_data = LSM6DS3_ACCEL_ODR_6660HZ;
 8000d3a:	23a0      	movs	r3, #160	@ 0xa0
 8000d3c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d3e:	e002      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	default:
		odr_data = LSM6DS3_ACCEL_ODR_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]
		break;
 8000d44:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->g_range)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	3b02      	subs	r3, #2
 8000d4e:	2b0e      	cmp	r3, #14
 8000d50:	d82c      	bhi.n	8000dac <LSM6DS3_StartAccel+0x124>
 8000d52:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <LSM6DS3_StartAccel+0xd0>)
 8000d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d58:	08000d95 	.word	0x08000d95
 8000d5c:	08000dad 	.word	0x08000dad
 8000d60:	08000d9b 	.word	0x08000d9b
 8000d64:	08000dad 	.word	0x08000dad
 8000d68:	08000dad 	.word	0x08000dad
 8000d6c:	08000dad 	.word	0x08000dad
 8000d70:	08000da1 	.word	0x08000da1
 8000d74:	08000dad 	.word	0x08000dad
 8000d78:	08000dad 	.word	0x08000dad
 8000d7c:	08000dad 	.word	0x08000dad
 8000d80:	08000dad 	.word	0x08000dad
 8000d84:	08000dad 	.word	0x08000dad
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000dad 	.word	0x08000dad
 8000d90:	08000da7 	.word	0x08000da7
	{
	case 2:
		range_data = LSM6DS3_G_RANGE_2;
 8000d94:	2300      	movs	r3, #0
 8000d96:	73bb      	strb	r3, [r7, #14]
		break;
 8000d98:	e00b      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 4:
		range_data = LSM6DS3_G_RANGE_4;
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	73bb      	strb	r3, [r7, #14]
		break;
 8000d9e:	e008      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 8:
		range_data = LSM6DS3_G_RANGE_8;
 8000da0:	230c      	movs	r3, #12
 8000da2:	73bb      	strb	r3, [r7, #14]
		break;
 8000da4:	e005      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 16:
		range_data = LSM6DS3_G_RANGE_16;
 8000da6:	2304      	movs	r3, #4
 8000da8:	73bb      	strb	r3, [r7, #14]
		break;
 8000daa:	e002      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	default:
		range_data = LSM6DS3_G_RANGE_2;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73bb      	strb	r3, [r7, #14]
		break;
 8000db0:	bf00      	nop
	}

	/* this register also contains LPF1_BW_SEL, here we will set BW to ODR/2 */
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, (odr_data | range_data));
 8000db2:	7bfa      	ldrb	r2, [r7, #15]
 8000db4:	7bbb      	ldrb	r3, [r7, #14]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	461a      	mov	r2, r3
 8000dbc:	2110      	movs	r1, #16
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 fa08 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <LSM6DS3_StartGyro>:


void LSM6DS3_StartGyro(LSM6DS3* sensor)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->gyro_odr_hz)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d04d      	beq.n	8000e7e <LSM6DS3_StartGyro+0xb2>
 8000de2:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d84c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dea:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d042      	beq.n	8000e78 <LSM6DS3_StartGyro+0xac>
 8000df2:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d844      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dfa:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d037      	beq.n	8000e72 <LSM6DS3_StartGyro+0xa6>
 8000e02:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d83c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e0a:	f240 3241 	movw	r2, #833	@ 0x341
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d02c      	beq.n	8000e6c <LSM6DS3_StartGyro+0xa0>
 8000e12:	f240 3241 	movw	r2, #833	@ 0x341
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d834      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e1a:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e1e:	d022      	beq.n	8000e66 <LSM6DS3_StartGyro+0x9a>
 8000e20:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e24:	d82e      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e26:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e28:	d01a      	beq.n	8000e60 <LSM6DS3_StartGyro+0x94>
 8000e2a:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e2c:	d82a      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e2e:	2b68      	cmp	r3, #104	@ 0x68
 8000e30:	d013      	beq.n	8000e5a <LSM6DS3_StartGyro+0x8e>
 8000e32:	2b68      	cmp	r3, #104	@ 0x68
 8000e34:	d826      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e36:	2b34      	cmp	r3, #52	@ 0x34
 8000e38:	d00c      	beq.n	8000e54 <LSM6DS3_StartGyro+0x88>
 8000e3a:	2b34      	cmp	r3, #52	@ 0x34
 8000e3c:	d822      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e3e:	2b0d      	cmp	r3, #13
 8000e40:	d002      	beq.n	8000e48 <LSM6DS3_StartGyro+0x7c>
 8000e42:	2b1a      	cmp	r3, #26
 8000e44:	d003      	beq.n	8000e4e <LSM6DS3_StartGyro+0x82>
 8000e46:	e01d      	b.n	8000e84 <LSM6DS3_StartGyro+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_GYRO_ODR_13HZ;
 8000e48:	2310      	movs	r3, #16
 8000e4a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e4c:	e01d      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 26:
		odr_data = LSM6DS3_GYRO_ODR_26HZ;
 8000e4e:	2320      	movs	r3, #32
 8000e50:	73fb      	strb	r3, [r7, #15]
		break;
 8000e52:	e01a      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 52:
		odr_data = LSM6DS3_GYRO_ODR_52HZ;
 8000e54:	2330      	movs	r3, #48	@ 0x30
 8000e56:	73fb      	strb	r3, [r7, #15]
		break;
 8000e58:	e017      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 104:
		odr_data = LSM6DS3_GYRO_ODR_104HZ;
 8000e5a:	2340      	movs	r3, #64	@ 0x40
 8000e5c:	73fb      	strb	r3, [r7, #15]
		break;
 8000e5e:	e014      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 208:
		odr_data = LSM6DS3_GYRO_ODR_208HZ;
 8000e60:	2350      	movs	r3, #80	@ 0x50
 8000e62:	73fb      	strb	r3, [r7, #15]
		break;
 8000e64:	e011      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 416:
		odr_data = LSM6DS3_GYRO_ODR_416HZ;
 8000e66:	2360      	movs	r3, #96	@ 0x60
 8000e68:	73fb      	strb	r3, [r7, #15]
		break;
 8000e6a:	e00e      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 833:
		odr_data = LSM6DS3_GYRO_ODR_833HZ;
 8000e6c:	2370      	movs	r3, #112	@ 0x70
 8000e6e:	73fb      	strb	r3, [r7, #15]
		break;
 8000e70:	e00b      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 1660:
		odr_data = LSM6DS3_GYRO_ODR_1660HZ;
 8000e72:	2380      	movs	r3, #128	@ 0x80
 8000e74:	73fb      	strb	r3, [r7, #15]
		break;
 8000e76:	e008      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 3330:
		odr_data = LSM6DS3_GYRO_ODR_3330HZ;
 8000e78:	2390      	movs	r3, #144	@ 0x90
 8000e7a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e7c:	e005      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 6660:
		odr_data = LSM6DS3_GYRO_ODR_6660HZ;
 8000e7e:	23a0      	movs	r3, #160	@ 0xa0
 8000e80:	73fb      	strb	r3, [r7, #15]
		break;
 8000e82:	e002      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	default:
		odr_data = LSM6DS3_GYRO_ODR_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	73fb      	strb	r3, [r7, #15]
		break;
 8000e88:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->dps_range)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e94:	d01f      	beq.n	8000ed6 <LSM6DS3_StartGyro+0x10a>
 8000e96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e9a:	d81f      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000e9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea0:	d016      	beq.n	8000ed0 <LSM6DS3_StartGyro+0x104>
 8000ea2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea6:	d819      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000ea8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eac:	d00d      	beq.n	8000eca <LSM6DS3_StartGyro+0xfe>
 8000eae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eb2:	d813      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000eb4:	2b7d      	cmp	r3, #125	@ 0x7d
 8000eb6:	d002      	beq.n	8000ebe <LSM6DS3_StartGyro+0xf2>
 8000eb8:	2bf5      	cmp	r3, #245	@ 0xf5
 8000eba:	d003      	beq.n	8000ec4 <LSM6DS3_StartGyro+0xf8>
 8000ebc:	e00e      	b.n	8000edc <LSM6DS3_StartGyro+0x110>
	{
	case 125:
		range_data = LSM6DS3_DPS_RANGE_125;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec2:	e00e      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 245:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec8:	e00b      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 500:
		range_data = LSM6DS3_DPS_RANGE_500;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	73bb      	strb	r3, [r7, #14]
		break;
 8000ece:	e008      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 1000:
		range_data = LSM6DS3_DPS_RANGE_1000;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	73bb      	strb	r3, [r7, #14]
		break;
 8000ed4:	e005      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 2000:
		range_data = LSM6DS3_DPS_RANGE_2000;
 8000ed6:	230c      	movs	r3, #12
 8000ed8:	73bb      	strb	r3, [r7, #14]
		break;
 8000eda:	e002      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	default:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000edc:	2300      	movs	r3, #0
 8000ede:	73bb      	strb	r3, [r7, #14]
		break;
 8000ee0:	bf00      	nop
	}

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, (odr_data | range_data));
 8000ee2:	7bfa      	ldrb	r2, [r7, #15]
 8000ee4:	7bbb      	ldrb	r3, [r7, #14]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	2111      	movs	r1, #17
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f000 f970 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <LSM6DS3_StopAccel>:


void LSM6DS3_StopAccel(LSM6DS3* sensor)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, LSM6DS3_ACCEL_ODR_DISABLE);  /* power down accel. (p. 61) */
 8000f04:	2200      	movs	r2, #0
 8000f06:	2110      	movs	r1, #16
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f963 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop

08000f18 <LSM6DS3_StopGyro>:


void LSM6DS3_StopGyro(LSM6DS3* sensor)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, LSM6DS3_GYRO_ODR_DISABLE);  /* power down gyro. (p. 62) */
 8000f20:	2200      	movs	r2, #0
 8000f22:	2111      	movs	r1, #17
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f955 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop

08000f34 <LSM6DS3_ReadAccel>:


void LSM6DS3_ReadAccel(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b08d      	sub	sp, #52	@ 0x34
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	603b      	str	r3, [r7, #0]
	/* get the acceleration in g */

	/* read multiple bytes corresponding to the raw accelerometer data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_XL | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000f42:	4a41      	ldr	r2, [pc, #260]	@ (8001048 <LSM6DS3_ReadAccel+0x114>)
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f4c:	6018      	str	r0, [r3, #0]
 8000f4e:	3304      	adds	r3, #4
 8000f50:	8019      	strh	r1, [r3, #0]
 8000f52:	3302      	adds	r3, #2
 8000f54:	0c0a      	lsrs	r2, r1, #16
 8000f56:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681c      	ldr	r4, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	8912      	ldrh	r2, [r2, #8]
 8000f66:	f107 0110 	add.w	r1, r7, #16
 8000f6a:	f107 0018 	add.w	r0, r7, #24
 8000f6e:	9201      	str	r2, [sp, #4]
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	4623      	mov	r3, r4
 8000f74:	2207      	movs	r2, #7
 8000f76:	f000 f959 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8000f7a:	7c7b      	ldrb	r3, [r7, #17]
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	7cbb      	ldrb	r3, [r7, #18]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 8000f88:	7cfb      	ldrb	r3, [r7, #19]
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	7d3b      	ldrb	r3, [r7, #20]
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 8000f96:	7d7b      	ldrb	r3, [r7, #21]
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	7dbb      	ldrb	r3, [r7, #22]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->accel_x = sensor->config->g_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc2:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	edc3 7a08 	vstr	s15, [r3, #32]
	sensor->accel_y = sensor->config->g_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fee:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	sensor->accel_z = sensor->config->g_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800100a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800101a:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 800101e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	*x = sensor->accel_x;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6a1a      	ldr	r2, [r3, #32]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	601a      	str	r2, [r3, #0]
	*y = sensor->accel_y;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	601a      	str	r2, [r3, #0]
	*z = sensor->accel_z;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	601a      	str	r2, [r3, #0]

}
 8001040:	bf00      	nop
 8001042:	372c      	adds	r7, #44	@ 0x2c
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	0801d710 	.word	0x0801d710
 800104c:	47000000 	.word	0x47000000

08001050 <LSM6DS3_ReadGyro>:


void LSM6DS3_ReadGyro(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b08d      	sub	sp, #52	@ 0x34
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
	/* get the rotation rate in degrees per second */

	/* read multiple bytes corresponding to the raw gyroscope data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_G | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800105e:	4a41      	ldr	r2, [pc, #260]	@ (8001164 <LSM6DS3_ReadGyro+0x114>)
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001068:	6018      	str	r0, [r3, #0]
 800106a:	3304      	adds	r3, #4
 800106c:	8019      	strh	r1, [r3, #0]
 800106e:	3302      	adds	r3, #2
 8001070:	0c0a      	lsrs	r2, r1, #16
 8001072:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681c      	ldr	r4, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	8912      	ldrh	r2, [r2, #8]
 8001082:	f107 0110 	add.w	r1, r7, #16
 8001086:	f107 0018 	add.w	r0, r7, #24
 800108a:	9201      	str	r2, [sp, #4]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4623      	mov	r3, r4
 8001090:	2207      	movs	r2, #7
 8001092:	f000 f8cb 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8001096:	7c7b      	ldrb	r3, [r7, #17]
 8001098:	b21a      	sxth	r2, r3
 800109a:	7cbb      	ldrb	r3, [r7, #18]
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 80010a4:	7cfb      	ldrb	r3, [r7, #19]
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	7d3b      	ldrb	r3, [r7, #20]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 80010b2:	7d7b      	ldrb	r3, [r7, #21]
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->gyro_x = sensor->config->dps_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010de:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	sensor->gyro_y = sensor->config->dps_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800110e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	sensor->gyro_z = sensor->config->dps_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	69db      	ldr	r3, [r3, #28]
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001126:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001132:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001136:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800113a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	*x = sensor->gyro_x;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	601a      	str	r2, [r3, #0]
	*y = sensor->gyro_y;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
	*z = sensor->gyro_z;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	601a      	str	r2, [r3, #0]
}
 800115c:	bf00      	nop
 800115e:	372c      	adds	r7, #44	@ 0x2c
 8001160:	46bd      	mov	sp, r7
 8001162:	bd90      	pop	{r4, r7, pc}
 8001164:	0801d718 	.word	0x0801d718
 8001168:	47000000 	.word	0x47000000

0800116c <LSM6DS3_ReadRegister>:



HAL_StatusTypeDef LSM6DS3_ReadRegister(LSM6DS3* sensor, uint8_t reg, uint8_t* data)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af02      	add	r7, sp, #8
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	460b      	mov	r3, r1
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	72fb      	strb	r3, [r7, #11]
	uint8_t tx_buf[2] = {(reg | 0x80), 0x00};  // set the first bit to indicate a read communication
 800117a:	7afb      	ldrb	r3, [r7, #11]
 800117c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001180:	b2db      	uxtb	r3, r3
 8001182:	753b      	strb	r3, [r7, #20]
 8001184:	2300      	movs	r3, #0
 8001186:	757b      	strb	r3, [r7, #21]
	uint8_t rx_buf[2];

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	891b      	ldrh	r3, [r3, #8]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f00a fb88 	bl	800b8a8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx_buf, rx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	2301      	movs	r3, #1
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2302      	movs	r3, #2
 80011aa:	f00f fe2b 	bl	8010e04 <HAL_SPI_TransmitReceive>
 80011ae:	4603      	mov	r3, r0
 80011b0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6858      	ldr	r0, [r3, #4]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	891b      	ldrh	r3, [r3, #8]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	f00a fb73 	bl	800b8a8 <HAL_GPIO_WritePin>

	*data = rx_buf[1];
 80011c2:	7c7a      	ldrb	r2, [r7, #17]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	701a      	strb	r2, [r3, #0]

	return status;
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop

080011d4 <LSM6DS3_WriteRegister>:


HAL_StatusTypeDef LSM6DS3_WriteRegister(LSM6DS3* sensor, uint8_t reg, uint8_t data)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	70fb      	strb	r3, [r7, #3]
 80011e0:	4613      	mov	r3, r2
 80011e2:	70bb      	strb	r3, [r7, #2]
	uint8_t tx_buf[2] = {reg, data};
 80011e4:	78fb      	ldrb	r3, [r7, #3]
 80011e6:	733b      	strb	r3, [r7, #12]
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6858      	ldr	r0, [r3, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	891b      	ldrh	r3, [r3, #8]
 80011f4:	2200      	movs	r2, #0
 80011f6:	4619      	mov	r1, r3
 80011f8:	f00a fb56 	bl	800b8a8 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_Transmit(sensor->spi, tx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	f107 010c 	add.w	r1, r7, #12
 8001204:	2301      	movs	r3, #1
 8001206:	2202      	movs	r2, #2
 8001208:	f00f fc0e 	bl	8010a28 <HAL_SPI_Transmit>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6858      	ldr	r0, [r3, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	891b      	ldrh	r3, [r3, #8]
 8001218:	2201      	movs	r2, #1
 800121a:	4619      	mov	r1, r3
 800121c:	f00a fb44 	bl	800b8a8 <HAL_GPIO_WritePin>

	return status;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop

0800122c <SPI_TxRx_Fast>:
/* this uses the SPI FIFO on the H7, so it only works for transactions 16 bytes or less */
/* (the FIFO size depends on the specific SPI channel too, so check the RM) */
/* On the H723, SPI1, 2, 3 have 16 byte FIFO and SPI4, 5, 6 have 8 bytes FIFO */
/* the peripheral is configured using Cube to have 8 bit data frames and 1 data frame FIFO threshold */
__attribute__((optimize("-Ofast"))) inline void SPI_TxRx_Fast(uint8_t* tx, uint8_t* rx, uint8_t len, SPI_TypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 800122c:	b470      	push	{r4, r5, r6}
 800122e:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 8001232:	4684      	mov	ip, r0
 8001234:	9c03      	ldr	r4, [sp, #12]
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 8001236:	042e      	lsls	r6, r5, #16


	/* If using both the HAL SPI functions and our own, we need the next 2 lines to put SPI in a known state */
	/* If only using our function, I think these could be omitted */
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 8001238:	4816      	ldr	r0, [pc, #88]	@ (8001294 <SPI_TxRx_Fast+0x68>)
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 800123a:	61a6      	str	r6, [r4, #24]
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 800123c:	685e      	ldr	r6, [r3, #4]
 800123e:	4030      	ands	r0, r6
 8001240:	6058      	str	r0, [r3, #4]
	spi->CFG2 &= ~SPI_CFG2_COMM;  /* this puts the SPI in full-duplex mode (for some reason the HAL takes it out of this mode sometimes, even when it is configured in Cube as full-duplex) */
 8001242:	68d8      	ldr	r0, [r3, #12]
 8001244:	f420 20c0 	bic.w	r0, r0, #393216	@ 0x60000
 8001248:	60d8      	str	r0, [r3, #12]


	spi->CR1 |= SPI_CR1_SPE;  /* enable SPI */
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f040 0001 	orr.w	r0, r0, #1
 8001250:	6018      	str	r0, [r3, #0]
	spi->CR1 |= SPI_CR1_CSTART;  /* start transmission */
 8001252:	6818      	ldr	r0, [r3, #0]
 8001254:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8001258:	6018      	str	r0, [r3, #0]

	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 800125a:	b1a2      	cbz	r2, 8001286 <SPI_TxRx_Fast+0x5a>
 800125c:	eb0c 0602 	add.w	r6, ip, r2
	{
		if(((spi->SR) & SPI_SR_TXP) == SPI_SR_TXP)  /* wait until TX FIFO has enough space for a data packet */
 8001260:	6958      	ldr	r0, [r3, #20]
 8001262:	0780      	lsls	r0, r0, #30
 8001264:	d5fc      	bpl.n	8001260 <SPI_TxRx_Fast+0x34>
		   *(__IO uint8_t*)&(spi->TXDR) = tx[i++];  /* put data in TXDR */
 8001266:	f81c 0b01 	ldrb.w	r0, [ip], #1
 800126a:	45b4      	cmp	ip, r6
 800126c:	f883 0020 	strb.w	r0, [r3, #32]
 8001270:	d1f6      	bne.n	8001260 <SPI_TxRx_Fast+0x34>
	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 8001272:	440a      	add	r2, r1
	}

	for (uint8_t i = 0; i < len; )  /* read out everything from the RX buffer */
	{
		if(((spi->SR) & SPI_SR_RXP) == SPI_SR_RXP)  /* wait until RX FIFO contains a data packet */
 8001274:	6958      	ldr	r0, [r3, #20]
 8001276:	07c0      	lsls	r0, r0, #31
 8001278:	d5fc      	bpl.n	8001274 <SPI_TxRx_Fast+0x48>
			rx[i++] = *(__IO uint8_t*)&(spi->RXDR);  /* read the data from RXDR */
 800127a:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 800127e:	f801 0b01 	strb.w	r0, [r1], #1
 8001282:	4291      	cmp	r1, r2
 8001284:	d1f6      	bne.n	8001274 <SPI_TxRx_Fast+0x48>
	}

	spi->CR1 &= ~SPI_CR1_SPE;  /* disable SPI */
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	f022 0201 	bic.w	r2, r2, #1
 800128c:	601a      	str	r2, [r3, #0]
	cs_port->BSRR = cs_pin;  /* CS high */
 800128e:	61a5      	str	r5, [r4, #24]
}
 8001290:	bc70      	pop	{r4, r5, r6}
 8001292:	4770      	bx	lr
 8001294:	ffff0000 	.word	0xffff0000

08001298 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	VibeCheckStrobe_PeriodElapsedUpdate(&vc.strobe);
 80012a0:	4803      	ldr	r0, [pc, #12]	@ (80012b0 <HAL_TIM_PeriodElapsedCallback+0x18>)
 80012a2:	f004 fecc 	bl	800603e <VibeCheckStrobe_PeriodElapsedUpdate>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	24011dac 	.word	0x24011dac

080012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMAHalfCpltCallback(&vc.wavegen);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
 80012be:	f005 fcdd 	bl	8006c7c <VibeCheckWaveGen_DMAHalfCpltCallback>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	24011dcc 	.word	0x24011dcc

080012d0 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMACpltCallback(&vc.wavegen);
 80012d8:	4803      	ldr	r0, [pc, #12]	@ (80012e8 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
 80012da:	f005 fceb 	bl	8006cb4 <VibeCheckWaveGen_DMACpltCallback>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	24011dcc 	.word	0x24011dcc

080012ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	80fb      	strh	r3, [r7, #6]
	VibeCheckSensor_EXTICallback(&vc.sensor, GPIO_Pin);
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4619      	mov	r1, r3
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <HAL_GPIO_EXTI_Callback+0x1c>)
 80012fc:	f003 fc0a 	bl	8004b14 <VibeCheckSensor_EXTICallback>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	24013398 	.word	0x24013398

0800130c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001312:	f000 ff23 	bl	800215c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f005 ffc9 	bl	80072ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 f84d 	bl	80013b8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800131e:	f000 f8bb 	bl	8001498 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001322:	f000 fdbf 	bl	8001ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001326:	f000 fd8d 	bl	8001e44 <MX_DMA_Init>
  MX_DAC1_Init();
 800132a:	f000 f9cb 	bl	80016c4 <MX_DAC1_Init>
  MX_I2C2_Init();
 800132e:	f000 fa05 	bl	800173c <MX_I2C2_Init>
  MX_SPI2_Init();
 8001332:	f000 fa43 	bl	80017bc <MX_SPI2_Init>
  MX_SPI3_Init();
 8001336:	f000 fa97 	bl	8001868 <MX_SPI3_Init>
  MX_SPI4_Init();
 800133a:	f000 faeb 	bl	8001914 <MX_SPI4_Init>
  MX_TIM4_Init();
 800133e:	f000 fc6f 	bl	8001c20 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001342:	f000 fbdf 	bl	8001b04 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001346:	f000 fd31 	bl	8001dac <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800134a:	f000 fb39 	bl	80019c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800134e:	f000 fb8b 	bl	8001a68 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001352:	f000 f8d1 	bl	80014f8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001356:	f000 f94b 	bl	80015f0 <MX_ADC2_Init>
  MX_UART7_Init();
 800135a:	f000 fcd9 	bl	8001d10 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 800135e:	f016 fd6f 	bl	8017e40 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim2);  /* start the timer for sensor data time stamps */
 8001362:	480b      	ldr	r0, [pc, #44]	@ (8001390 <main+0x84>)
 8001364:	f010 f9c8 	bl	80116f8 <HAL_TIM_Base_Start>
  VibeCheck_Init(&vc, &htim3, &htim1, &hdac1, &htim4, &(TIM2->CNT), &hspi2, &hspi3, &hspi4);
 8001368:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <main+0x88>)
 800136a:	9304      	str	r3, [sp, #16]
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <main+0x8c>)
 800136e:	9303      	str	r3, [sp, #12]
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <main+0x90>)
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <main+0x94>)
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <main+0x98>)
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <main+0x9c>)
 800137e:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <main+0xa0>)
 8001380:	490b      	ldr	r1, [pc, #44]	@ (80013b0 <main+0xa4>)
 8001382:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <main+0xa8>)
 8001384:	f001 fe84 	bl	8003090 <VibeCheck_Init>

  while (1)
  {

	  VibeCheck_Loop(&vc);
 8001388:	480a      	ldr	r0, [pc, #40]	@ (80013b4 <main+0xa8>)
 800138a:	f002 f859 	bl	8003440 <VibeCheck_Loop>
 800138e:	e7fb      	b.n	8001388 <main+0x7c>
 8001390:	24000704 	.word	0x24000704
 8001394:	24000630 	.word	0x24000630
 8001398:	240005a8 	.word	0x240005a8
 800139c:	24000520 	.word	0x24000520
 80013a0:	40000024 	.word	0x40000024
 80013a4:	2400079c 	.word	0x2400079c
 80013a8:	240003c8 	.word	0x240003c8
 80013ac:	240006b8 	.word	0x240006b8
 80013b0:	24000750 	.word	0x24000750
 80013b4:	24000988 	.word	0x24000988

080013b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b09c      	sub	sp, #112	@ 0x70
 80013bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c2:	224c      	movs	r2, #76	@ 0x4c
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f018 fdfb 	bl	8019fc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2220      	movs	r2, #32
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f018 fdf5 	bl	8019fc2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013d8:	2002      	movs	r0, #2
 80013da:	f00b fe6b 	bl	800d0b4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
 80013e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013ec:	6193      	str	r3, [r2, #24]
 80013ee:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <SystemClock_Config+0xdc>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80013fa:	bf00      	nop
 80013fc:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <SystemClock_Config+0xdc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001408:	d1f8      	bne.n	80013fc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800140a:	2321      	movs	r3, #33	@ 0x21
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800140e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001412:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001414:	2301      	movs	r3, #1
 8001416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800141c:	2302      	movs	r3, #2
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001424:	2328      	movs	r3, #40	@ 0x28
 8001426:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001428:	2301      	movs	r3, #1
 800142a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800142c:	2302      	movs	r3, #2
 800142e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001430:	2302      	movs	r3, #2
 8001432:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001434:	230c      	movs	r3, #12
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001438:	2300      	movs	r3, #0
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	4618      	mov	r0, r3
 8001446:	f00b fe7f 	bl	800d148 <HAL_RCC_OscConfig>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001450:	f000 feb0 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001454:	233f      	movs	r3, #63	@ 0x3f
 8001456:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001458:	2303      	movs	r3, #3
 800145a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001460:	2308      	movs	r3, #8
 8001462:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001464:	2340      	movs	r3, #64	@ 0x40
 8001466:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001468:	2340      	movs	r3, #64	@ 0x40
 800146a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800146c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001470:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001472:	2340      	movs	r3, #64	@ 0x40
 8001474:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2103      	movs	r1, #3
 800147a:	4618      	mov	r0, r3
 800147c:	f00c fa3e 	bl	800d8fc <HAL_RCC_ClockConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001486:	f000 fe95 	bl	80021b4 <Error_Handler>
  }
}
 800148a:	bf00      	nop
 800148c:	3770      	adds	r7, #112	@ 0x70
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	58024800 	.word	0x58024800

08001498 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b0ae      	sub	sp, #184	@ 0xb8
 800149c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	22b8      	movs	r2, #184	@ 0xb8
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f018 fd8c 	bl	8019fc2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80014ba:	2310      	movs	r3, #16
 80014bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80014c2:	2302      	movs	r3, #2
 80014c4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80014ca:	23c0      	movs	r3, #192	@ 0xc0
 80014cc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014dc:	463b      	mov	r3, r7
 80014de:	4618      	mov	r0, r3
 80014e0:	f00c fd98 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80014ea:	f000 fe63 	bl	80021b4 <Error_Handler>
  }
}
 80014ee:	bf00      	nop
 80014f0:	37b8      	adds	r7, #184	@ 0xb8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08c      	sub	sp, #48	@ 0x30
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800150a:	463b      	mov	r3, r7
 800150c:	2224      	movs	r2, #36	@ 0x24
 800150e:	2100      	movs	r1, #0
 8001510:	4618      	mov	r0, r3
 8001512:	f018 fd56 	bl	8019fc2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001518:	4a32      	ldr	r2, [pc, #200]	@ (80015e4 <MX_ADC1_Init+0xec>)
 800151a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800151c:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800151e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001522:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001524:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800152a:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001530:	4b2b      	ldr	r3, [pc, #172]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001532:	2204      	movs	r2, #4
 8001534:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001536:	4b2a      	ldr	r3, [pc, #168]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001538:	2200      	movs	r2, #0
 800153a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800153c:	4b28      	ldr	r3, [pc, #160]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800153e:	2200      	movs	r2, #0
 8001540:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001544:	2201      	movs	r2, #1
 8001546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001552:	2200      	movs	r2, #0
 8001554:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001556:	4b22      	ldr	r3, [pc, #136]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001558:	2200      	movs	r2, #0
 800155a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800155c:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800155e:	2200      	movs	r2, #0
 8001560:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001562:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001564:	2200      	movs	r2, #0
 8001566:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800156a:	2200      	movs	r2, #0
 800156c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8001576:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001578:	2201      	movs	r2, #1
 800157a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157c:	4818      	ldr	r0, [pc, #96]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800157e:	f006 f991 	bl	80078a4 <HAL_ADC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001588:	f000 fe14 	bl	80021b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001590:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001594:	4619      	mov	r1, r3
 8001596:	4812      	ldr	r0, [pc, #72]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001598:	f007 f9d0 	bl	800893c <HAL_ADCEx_MultiModeConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80015a2:	f000 fe07 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_ADC1_Init+0xf0>)
 80015a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015aa:	2306      	movs	r3, #6
 80015ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <MX_ADC1_Init+0xf4>)
 80015b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b6:	2304      	movs	r3, #4
 80015b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 80015ca:	f006 fb73 	bl	8007cb4 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80015d4:	f000 fdee 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3730      	adds	r7, #48	@ 0x30
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	240002e8 	.word	0x240002e8
 80015e4:	40022000 	.word	0x40022000
 80015e8:	10c00010 	.word	0x10c00010
 80015ec:	47ff0000 	.word	0x47ff0000

080015f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	@ 0x28
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2224      	movs	r2, #36	@ 0x24
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f018 fce0 	bl	8019fc2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001602:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001604:	4a2c      	ldr	r2, [pc, #176]	@ (80016b8 <MX_ADC2_Init+0xc8>)
 8001606:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001608:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800160a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800160e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001616:	4b27      	ldr	r3, [pc, #156]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800161c:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800161e:	2204      	movs	r2, #4
 8001620:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001622:	4b24      	ldr	r3, [pc, #144]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001624:	2200      	movs	r2, #0
 8001626:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800162a:	2200      	movs	r2, #0
 800162c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001630:	2201      	movs	r2, #1
 8001632:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800163c:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001642:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001644:	2200      	movs	r2, #0
 8001646:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800164a:	2200      	movs	r2, #0
 800164c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001650:	2200      	movs	r2, #0
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001656:	2200      	movs	r2, #0
 8001658:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 800165a:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001664:	2201      	movs	r2, #1
 8001666:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001668:	4812      	ldr	r0, [pc, #72]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800166a:	f006 f91b 	bl	80078a4 <HAL_ADC_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001674:	f000 fd9e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <MX_ADC2_Init+0xcc>)
 800167a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800167c:	2306      	movs	r3, #6
 800167e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_ADC2_Init+0xd0>)
 8001686:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001688:	2304      	movs	r3, #4
 800168a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800169c:	f006 fb0a 	bl	8007cb4 <HAL_ADC_ConfigChannel>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80016a6:	f000 fd85 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	3728      	adds	r7, #40	@ 0x28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	24000358 	.word	0x24000358
 80016b8:	40022100 	.word	0x40022100
 80016bc:	0c900008 	.word	0x0c900008
 80016c0:	47ff0000 	.word	0x47ff0000

080016c4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2224      	movs	r2, #36	@ 0x24
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fc76 	bl	8019fc2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016d8:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <MX_DAC1_Init+0x74>)
 80016da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016dc:	4815      	ldr	r0, [pc, #84]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016de:	f007 fb97 	bl	8008e10 <HAL_DAC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80016e8:	f000 fd64 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 80016f0:	2306      	movs	r3, #6
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80016f4:	2302      	movs	r3, #2
 80016f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80016f8:	2301      	movs	r3, #1
 80016fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	4619      	mov	r1, r3
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <MX_DAC1_Init+0x70>)
 8001708:	f007 fc6e 	bl	8008fe8 <HAL_DAC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001712:	f000 fd4f 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	2210      	movs	r2, #16
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_DAC1_Init+0x70>)
 800171e:	f007 fc63 	bl	8008fe8 <HAL_DAC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8001728:	f000 fd44 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3728      	adds	r7, #40	@ 0x28
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	240003c8 	.word	0x240003c8
 8001738:	40007400 	.word	0x40007400

0800173c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001742:	4a1c      	ldr	r2, [pc, #112]	@ (80017b4 <MX_I2C2_Init+0x78>)
 8001744:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001746:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001748:	4a1b      	ldr	r2, [pc, #108]	@ (80017b8 <MX_I2C2_Init+0x7c>)
 800174a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001752:	4b17      	ldr	r3, [pc, #92]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001754:	2201      	movs	r2, #1
 8001756:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800175e:	4b14      	ldr	r3, [pc, #80]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001764:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176a:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001770:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001776:	480e      	ldr	r0, [pc, #56]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001778:	f00a f8ca 	bl	800b910 <HAL_I2C_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001782:	f000 fd17 	bl	80021b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001786:	2100      	movs	r1, #0
 8001788:	4809      	ldr	r0, [pc, #36]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800178a:	f00a f95d 	bl	800ba48 <HAL_I2CEx_ConfigAnalogFilter>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001794:	f000 fd0e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001798:	2100      	movs	r1, #0
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800179c:	f00a f99f 	bl	800bade <HAL_I2CEx_ConfigDigitalFilter>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80017a6:	f000 fd05 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	240004cc 	.word	0x240004cc
 80017b4:	40005800 	.word	0x40005800
 80017b8:	307075b1 	.word	0x307075b1

080017bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017c0:	4b27      	ldr	r3, [pc, #156]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c2:	4a28      	ldr	r2, [pc, #160]	@ (8001864 <MX_SPI2_Init+0xa8>)
 80017c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017c6:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017ce:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d4:	4b22      	ldr	r3, [pc, #136]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d6:	2207      	movs	r2, #7
 80017d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017da:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800180a:	2200      	movs	r2, #0
 800180c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001810:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800181c:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800181e:	2200      	movs	r2, #0
 8001820:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001824:	2200      	movs	r2, #0
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001828:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800182a:	2200      	movs	r2, #0
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800182e:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001830:	2200      	movs	r2, #0
 8001832:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001836:	2200      	movs	r2, #0
 8001838:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800183c:	2200      	movs	r2, #0
 800183e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001842:	2200      	movs	r2, #0
 8001844:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001848:	2200      	movs	r2, #0
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800184e:	f00e ffc7 	bl	80107e0 <HAL_SPI_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001858:	f000 fcac 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	24000520 	.word	0x24000520
 8001864:	40003800 	.word	0x40003800

08001868 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <MX_SPI3_Init+0xa4>)
 800186e:	4a28      	ldr	r2, [pc, #160]	@ (8001910 <MX_SPI3_Init+0xa8>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001874:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001878:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b24      	ldr	r3, [pc, #144]	@ (800190c <MX_SPI3_Init+0xa4>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001882:	2207      	movs	r2, #7
 8001884:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188c:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <MX_SPI3_Init+0xa4>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001894:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001898:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800189a:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <MX_SPI3_Init+0xa4>)
 800189c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a2:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a8:	4b18      	ldr	r3, [pc, #96]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018c2:	4b12      	ldr	r3, [pc, #72]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018c8:	4b10      	ldr	r3, [pc, #64]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018ce:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018d4:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018fa:	f00e ff71 	bl	80107e0 <HAL_SPI_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001904:	f000 fc56 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	240005a8 	.word	0x240005a8
 8001910:	40003c00 	.word	0x40003c00

08001914 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001918:	4b27      	ldr	r3, [pc, #156]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800191a:	4a28      	ldr	r2, [pc, #160]	@ (80019bc <MX_SPI4_Init+0xa8>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001920:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001924:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b24      	ldr	r3, [pc, #144]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800192e:	2207      	movs	r2, #7
 8001930:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001938:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800193e:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001940:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001944:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001948:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800194c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001954:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195a:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001960:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001962:	2200      	movs	r2, #0
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001966:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001968:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800196c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001970:	2200      	movs	r2, #0
 8001972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001976:	2200      	movs	r2, #0
 8001978:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800197c:	2200      	movs	r2, #0
 800197e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001982:	2200      	movs	r2, #0
 8001984:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001988:	2200      	movs	r2, #0
 800198a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800198c:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001998:	4b07      	ldr	r3, [pc, #28]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800199a:	2200      	movs	r2, #0
 800199c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a6:	f00e ff1b 	bl	80107e0 <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 80019b0:	f000 fc00 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	24000630 	.word	0x24000630
 80019bc:	40013400 	.word	0x40013400

080019c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e0:	4a20      	ldr	r2, [pc, #128]	@ (8001a64 <MX_TIM1_Init+0xa4>)
 80019e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019fe:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a0a:	4815      	ldr	r0, [pc, #84]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a0c:	f00f fe1d 	bl	801164a <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001a16:	f000 fbcd 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	480e      	ldr	r0, [pc, #56]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a28:	f010 fdce 	bl	80125c8 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a32:	f000 fbbf 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a36:	2320      	movs	r3, #32
 8001a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4806      	ldr	r0, [pc, #24]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a48:	f011 fc10 	bl	801326c <HAL_TIMEx_MasterConfigSynchronization>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a52:	f000 fbaf 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	240006b8 	.word	0x240006b8
 8001a64:	40010000 	.word	0x40010000

08001a68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a90:	22ef      	movs	r2, #239	@ 0xef
 8001a92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ab0:	f00f fdcb 	bl	801164a <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aba:	f000 fb7b 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001acc:	f010 fd7c 	bl	80125c8 <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ad6:	f000 fb6d 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ae8:	f011 fbc0 	bl	801326c <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001af2:	f000 fb5f 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	24000704 	.word	0x24000704

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	@ 0x38
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b24:	463b      	mov	r3, r7
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]
 8001b34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b36:	4b38      	ldr	r3, [pc, #224]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b38:	4a38      	ldr	r2, [pc, #224]	@ (8001c1c <MX_TIM3_Init+0x118>)
 8001b3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b3c:	4b36      	ldr	r3, [pc, #216]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b42:	4b35      	ldr	r3, [pc, #212]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b48:	4b33      	ldr	r3, [pc, #204]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b50:	4b31      	ldr	r3, [pc, #196]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b56:	4b30      	ldr	r3, [pc, #192]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b5c:	482e      	ldr	r0, [pc, #184]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b5e:	f00f fd74 	bl	801164a <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b68:	f000 fb24 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b76:	4619      	mov	r1, r3
 8001b78:	4827      	ldr	r0, [pc, #156]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b7a:	f010 fd25 	bl	80125c8 <HAL_TIM_ConfigClockSource>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b84:	f000 fb16 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b88:	4823      	ldr	r0, [pc, #140]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b8a:	f00f feb9 	bl	8011900 <HAL_TIM_PWM_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b94:	f000 fb0e 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	481c      	ldr	r0, [pc, #112]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001ba8:	f011 fb60 	bl	801326c <HAL_TIMEx_MasterConfigSynchronization>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bb2:	f000 faff 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb6:	2360      	movs	r3, #96	@ 0x60
 8001bb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	2200      	movs	r2, #0
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4812      	ldr	r0, [pc, #72]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bce:	f010 fbe7 	bl	80123a0 <HAL_TIM_PWM_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bd8:	f000 faec 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bdc:	463b      	mov	r3, r7
 8001bde:	2204      	movs	r2, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	480d      	ldr	r0, [pc, #52]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001be4:	f010 fbdc 	bl	80123a0 <HAL_TIM_PWM_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bee:	f000 fae1 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2208      	movs	r2, #8
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4807      	ldr	r0, [pc, #28]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bfa:	f010 fbd1 	bl	80123a0 <HAL_TIM_PWM_ConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001c04:	f000 fad6 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c08:	4803      	ldr	r0, [pc, #12]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001c0a:	f000 fee3 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001c0e:	bf00      	nop
 8001c10:	3738      	adds	r7, #56	@ 0x38
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	24000750 	.word	0x24000750
 8001c1c:	40000400 	.word	0x40000400

08001c20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08e      	sub	sp, #56	@ 0x38
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c40:	463b      	mov	r3, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	611a      	str	r2, [r3, #16]
 8001c4e:	615a      	str	r2, [r3, #20]
 8001c50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c52:	4b2d      	ldr	r3, [pc, #180]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c54:	4a2d      	ldr	r2, [pc, #180]	@ (8001d0c <MX_TIM4_Init+0xec>)
 8001c56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c58:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c64:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c78:	4823      	ldr	r0, [pc, #140]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c7a:	f00f fce6 	bl	801164a <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c84:	f000 fa96 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c92:	4619      	mov	r1, r3
 8001c94:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c96:	f010 fc97 	bl	80125c8 <HAL_TIM_ConfigClockSource>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001ca0:	f000 fa88 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ca4:	4818      	ldr	r0, [pc, #96]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001ca6:	f00f fe2b 	bl	8011900 <HAL_TIM_PWM_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001cb0:	f000 fa80 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4811      	ldr	r0, [pc, #68]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cc4:	f011 fad2 	bl	801326c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001cce:	f000 fa71 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd2:	2360      	movs	r3, #96	@ 0x60
 8001cd4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cea:	f010 fb59 	bl	80123a0 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001cf4:	f000 fa5e 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cfa:	f000 fe6b 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001cfe:	bf00      	nop
 8001d00:	3738      	adds	r7, #56	@ 0x38
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2400079c 	.word	0x2400079c
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001d14:	4b23      	ldr	r3, [pc, #140]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d16:	4a24      	ldr	r2, [pc, #144]	@ (8001da8 <MX_UART7_Init+0x98>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001d1a:	4b22      	ldr	r3, [pc, #136]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b20      	ldr	r3, [pc, #128]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d3c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001d40:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d54:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001d5a:	4812      	ldr	r0, [pc, #72]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d5c:	f011 fb40 	bl	80133e0 <HAL_UART_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 8001d66:	f000 fa25 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d6e:	f012 fc4c 	bl	801460a <HAL_UARTEx_SetTxFifoThreshold>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8001d78:	f000 fa1c 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d80:	f012 fc81 	bl	8014686 <HAL_UARTEx_SetRxFifoThreshold>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 8001d8a:	f000 fa13 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8001d8e:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d90:	f012 fc02 	bl	8014598 <HAL_UARTEx_DisableFifoMode>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 8001d9a:	f000 fa0b 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	24000860 	.word	0x24000860
 8001da8:	40007800 	.word	0x40007800

08001dac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db0:	4b22      	ldr	r3, [pc, #136]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db2:	4a23      	ldr	r2, [pc, #140]	@ (8001e40 <MX_USART1_UART_Init+0x94>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001db6:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de2:	4b16      	ldr	r3, [pc, #88]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001de8:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dee:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001df4:	4811      	ldr	r0, [pc, #68]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df6:	f011 faf3 	bl	80133e0 <HAL_UART_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001e00:	f000 f9d8 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e04:	2100      	movs	r1, #0
 8001e06:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e08:	f012 fbff 	bl	801460a <HAL_UARTEx_SetTxFifoThreshold>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e12:	f000 f9cf 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e16:	2100      	movs	r1, #0
 8001e18:	4808      	ldr	r0, [pc, #32]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e1a:	f012 fc34 	bl	8014686 <HAL_UARTEx_SetRxFifoThreshold>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e24:	f000 f9c6 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e28:	4804      	ldr	r0, [pc, #16]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e2a:	f012 fbb5 	bl	8014598 <HAL_UARTEx_DisableFifoMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e34:	f000 f9be 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	240008f4 	.word	0x240008f4
 8001e40:	40011000 	.word	0x40011000

08001e44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e50:	4a13      	ldr	r2, [pc, #76]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	200b      	movs	r0, #11
 8001e6e:	f006 ff22 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e72:	200b      	movs	r0, #11
 8001e74:	f006 ff39 	bl	8008cea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	200c      	movs	r0, #12
 8001e7e:	f006 ff1a 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e82:	200c      	movs	r0, #12
 8001e84:	f006 ff31 	bl	8008cea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001e88:	2200      	movs	r2, #0
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	200d      	movs	r0, #13
 8001e8e:	f006 ff12 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e92:	200d      	movs	r0, #13
 8001e94:	f006 ff29 	bl	8008cea <HAL_NVIC_EnableIRQ>

}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	58024400 	.word	0x58024400

08001ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	@ 0x30
 8001ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eba:	4ba2      	ldr	r3, [pc, #648]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec0:	4aa0      	ldr	r2, [pc, #640]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ec2:	f043 0310 	orr.w	r3, r3, #16
 8001ec6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eca:	4b9e      	ldr	r3, [pc, #632]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed8:	4b9a      	ldr	r3, [pc, #616]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ede:	4a99      	ldr	r2, [pc, #612]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee8:	4b96      	ldr	r3, [pc, #600]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ef6:	4b93      	ldr	r3, [pc, #588]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efc:	4a91      	ldr	r2, [pc, #580]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001efe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f06:	4b8f      	ldr	r3, [pc, #572]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	4b8b      	ldr	r3, [pc, #556]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1a:	4a8a      	ldr	r2, [pc, #552]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f24:	4b87      	ldr	r3, [pc, #540]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b84      	ldr	r3, [pc, #528]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f38:	4a82      	ldr	r2, [pc, #520]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f42:	4b80      	ldr	r3, [pc, #512]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f50:	4b7c      	ldr	r3, [pc, #496]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f56:	4a7b      	ldr	r2, [pc, #492]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f60:	4b78      	ldr	r3, [pc, #480]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS3_GPIO_Port, ACCEL_NCS3_Pin, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2110      	movs	r1, #16
 8001f72:	4875      	ldr	r0, [pc, #468]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001f74:	f009 fc98 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	4873      	ldr	r0, [pc, #460]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8001f7e:	f009 fc93 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING1_GPIO_Port, GPIO_TIMING1_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2101      	movs	r1, #1
 8001f86:	4872      	ldr	r0, [pc, #456]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f88:	f009 fc8e 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	210a      	movs	r1, #10
 8001f90:	486f      	ldr	r0, [pc, #444]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f92:	f009 fc89 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS1_GPIO_Port, ACCEL_NCS1_Pin, GPIO_PIN_SET);
 8001f96:	2201      	movs	r2, #1
 8001f98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f9c:	486d      	ldr	r0, [pc, #436]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001f9e:	f009 fc83 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS2_GPIO_Port, ACCEL_NCS2_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	486c      	ldr	r0, [pc, #432]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8001fa8:	f009 fc7e 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RECORD_INDICATOR_GPIO_Port, RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 8001fac:	2200      	movs	r2, #0
 8001fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fb2:	4868      	ldr	r0, [pc, #416]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001fb4:	f009 fc78 	bl	800b8a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACCEL_INTA3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA3_Pin;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fbc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTA3_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	485e      	ldr	r0, [pc, #376]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fce:	f009 faab 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS3_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS3_Pin;
 8001fd2:	2310      	movs	r3, #16
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS3_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 031c 	add.w	r3, r7, #28
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4857      	ldr	r0, [pc, #348]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fea:	f009 fa9d 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_INTB3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTB3_Pin;
 8001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ff4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTB3_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	4851      	ldr	r0, [pc, #324]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002006:	f009 fa8f 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 800200a:	2304      	movs	r3, #4
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200e:	2301      	movs	r3, #1
 8002010:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	484a      	ldr	r0, [pc, #296]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002022:	f009 fa81 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8002026:	230b      	movs	r3, #11
 8002028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	4844      	ldr	r0, [pc, #272]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 800203e:	f009 fa73 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 8002042:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	483e      	ldr	r0, [pc, #248]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8002058:	f009 fa66 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS1_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin;
 800205c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS1_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4837      	ldr	r0, [pc, #220]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8002076:	f009 fa57 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin ACCEL_INTA2_Pin ACCEL_INTB2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|ACCEL_INTA2_Pin|ACCEL_INTB2_Pin;
 800207a:	f240 3306 	movw	r3, #774	@ 0x306
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208a:	f107 031c 	add.w	r3, r7, #28
 800208e:	4619      	mov	r1, r3
 8002090:	4831      	ldr	r0, [pc, #196]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8002092:	f009 fa49 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_EXT_Pin */
  GPIO_InitStruct.Pin = DAC_EXT_Pin;
 8002096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800209a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209c:	2300      	movs	r3, #0
 800209e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DAC_EXT_GPIO_Port, &GPIO_InitStruct);
 80020a4:	f107 031c 	add.w	r3, r7, #28
 80020a8:	4619      	mov	r1, r3
 80020aa:	4828      	ldr	r0, [pc, #160]	@ (800214c <MX_GPIO_Init+0x2a8>)
 80020ac:	f009 fa3c 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS2_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS2_Pin;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b4:	2301      	movs	r3, #1
 80020b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS2_GPIO_Port, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	4824      	ldr	r0, [pc, #144]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 80020c8:	f009 fa2e 	bl	800b528 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = RECORD_INDICATOR_Pin;
 80020cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RECORD_INDICATOR_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 031c 	add.w	r3, r7, #28
 80020e2:	4619      	mov	r1, r3
 80020e4:	481b      	ldr	r0, [pc, #108]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 80020e6:	f009 fa1f 	bl	800b528 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	2007      	movs	r0, #7
 80020f0:	f006 fde1 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020f4:	2007      	movs	r0, #7
 80020f6:	f006 fdf8 	bl	8008cea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2100      	movs	r1, #0
 80020fe:	2008      	movs	r0, #8
 8002100:	f006 fdd9 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002104:	2008      	movs	r0, #8
 8002106:	f006 fdf0 	bl	8008cea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	2009      	movs	r0, #9
 8002110:	f006 fdd1 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002114:	2009      	movs	r0, #9
 8002116:	f006 fde8 	bl	8008cea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	2017      	movs	r0, #23
 8002120:	f006 fdc9 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002124:	2017      	movs	r0, #23
 8002126:	f006 fde0 	bl	8008cea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800212a:	2200      	movs	r2, #0
 800212c:	2100      	movs	r1, #0
 800212e:	2028      	movs	r0, #40	@ 0x28
 8002130:	f006 fdc1 	bl	8008cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002134:	2028      	movs	r0, #40	@ 0x28
 8002136:	f006 fdd8 	bl	8008cea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800213a:	bf00      	nop
 800213c:	3730      	adds	r7, #48	@ 0x30
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	58024400 	.word	0x58024400
 8002148:	58021000 	.word	0x58021000
 800214c:	58020800 	.word	0x58020800
 8002150:	58020000 	.word	0x58020000
 8002154:	58020400 	.word	0x58020400
 8002158:	58020c00 	.word	0x58020c00

0800215c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002162:	463b      	mov	r3, r7
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800216e:	f006 fdd7 	bl	8008d20 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002172:	2301      	movs	r3, #1
 8002174:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002176:	2300      	movs	r3, #0
 8002178:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800217e:	231f      	movs	r3, #31
 8002180:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002182:	2387      	movs	r3, #135	@ 0x87
 8002184:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002186:	2300      	movs	r3, #0
 8002188:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800218a:	2300      	movs	r3, #0
 800218c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800218e:	2301      	movs	r3, #1
 8002190:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002192:	2301      	movs	r3, #1
 8002194:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800219e:	463b      	mov	r3, r7
 80021a0:	4618      	mov	r0, r3
 80021a2:	f006 fdf5 	bl	8008d90 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80021a6:	2004      	movs	r0, #4
 80021a8:	f006 fdd2 	bl	8008d50 <HAL_MPU_Enable>

}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <Error_Handler+0x8>

080021c0 <Sequencer_Init>:
 */

#include "sequencer.h"

void Sequencer_Init(Sequencer* sequencer)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	sequencer->sequence_time_array = NULL;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = 0;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
	sequencer->sequence_index = 0;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
	sequencer->time = 0;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]

	sequencer->is_running = 0;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	741a      	strb	r2, [r3, #16]
	sequencer->is_looping = 0;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	745a      	strb	r2, [r3, #17]
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <Sequencer_SetSequence>:

void Sequencer_SetSequence(Sequencer* sequencer, const uint32_t* sequence_time_array, const uint32_t sequence_len, uint8_t is_looping)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	70fb      	strb	r3, [r7, #3]
	sequencer->sequence_time_array = sequence_time_array;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = sequence_len;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	605a      	str	r2, [r3, #4]
	sequencer->is_looping = is_looping;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	745a      	strb	r2, [r3, #17]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <Sequencer_Update>:

uint32_t Sequencer_Update(Sequencer* sequencer, uint32_t time, uint32_t* index)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
	/*
	 * each element in the time array says how long to hold that step for
	 */

	if (sequencer->is_running && sequencer->sequence_time_array != NULL)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	7c1b      	ldrb	r3, [r3, #16]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d030      	beq.n	800229a <Sequencer_Update+0x76>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d02c      	beq.n	800229a <Sequencer_Update+0x76>
	{
		if (time > sequencer->time)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	429a      	cmp	r2, r3
 8002248:	d927      	bls.n	800229a <Sequencer_Update+0x76>
		{
			*index = sequencer->sequence_index;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	601a      	str	r2, [r3, #0]
			sequencer->time += sequencer->sequence_time_array[sequencer->sequence_index];
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6819      	ldr	r1, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	441a      	add	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	60da      	str	r2, [r3, #12]
			sequencer->sequence_index++;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	609a      	str	r2, [r3, #8]

			if (sequencer->sequence_index == sequencer->sequence_len)  /* reached the end of the sequence */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	d10a      	bne.n	8002296 <Sequencer_Update+0x72>
			{
				if (sequencer->is_looping)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	7c5b      	ldrb	r3, [r3, #17]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <Sequencer_Update+0x6c>
					sequencer->sequence_index = 0;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	e002      	b.n	8002296 <Sequencer_Update+0x72>
				else
					sequencer->is_running = 0;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	741a      	strb	r2, [r3, #16]
			}

			return 1;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <Sequencer_Update+0x78>
		}
	}

	return 0;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <Sequencer_Start>:

void Sequencer_Start(Sequencer* sequencer, uint32_t time)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
	sequencer->time = time;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	60da      	str	r2, [r3, #12]
	sequencer->sequence_index = 0;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
	sequencer->is_running = 1;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	741a      	strb	r2, [r3, #16]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <Sequencer_Stop>:

void Sequencer_Stop(Sequencer* sequencer)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
	sequencer->is_running = 0;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	741a      	strb	r2, [r3, #16]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <Sequencer_IsRunning>:

uint32_t Sequencer_IsRunning(Sequencer* sequencer)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
	return sequencer->is_running;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7c1b      	ldrb	r3, [r3, #16]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_MspInit+0x34>)
 800230c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002310:	4a09      	ldr	r2, [pc, #36]	@ (8002338 <HAL_MspInit+0x34>)
 8002312:	f043 0302 	orr.w	r3, r3, #2
 8002316:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800231a:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <HAL_MspInit+0x34>)
 800231c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002328:	2005      	movs	r0, #5
 800232a:	f006 fcb9 	bl	8008ca0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	58024400 	.word	0x58024400

0800233c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a39      	ldr	r2, [pc, #228]	@ (8002440 <HAL_ADC_MspInit+0x104>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d133      	bne.n	80023c6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800235e:	4b39      	ldr	r3, [pc, #228]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	4a37      	ldr	r2, [pc, #220]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002366:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002368:	4b36      	ldr	r3, [pc, #216]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d10e      	bne.n	800238e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002370:	4b35      	ldr	r3, [pc, #212]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002372:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002376:	4a34      	ldr	r2, [pc, #208]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002378:	f043 0320 	orr.w	r3, r3, #32
 800237c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002380:	4b31      	ldr	r3, [pc, #196]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002382:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002386:	f003 0320 	and.w	r3, r3, #32
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002394:	4a2c      	ldr	r2, [pc, #176]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800239e:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80023ac:	2330      	movs	r3, #48	@ 0x30
 80023ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023b0:	2303      	movs	r3, #3
 80023b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4619      	mov	r1, r3
 80023be:	4823      	ldr	r0, [pc, #140]	@ (800244c <HAL_ADC_MspInit+0x110>)
 80023c0:	f009 f8b2 	bl	800b528 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80023c4:	e037      	b.n	8002436 <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a21      	ldr	r2, [pc, #132]	@ (8002450 <HAL_ADC_MspInit+0x114>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d132      	bne.n	8002436 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80023da:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10e      	bne.n	8002400 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023e8:	4a17      	ldr	r2, [pc, #92]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023ea:	f043 0320 	orr.w	r3, r3, #32
 80023ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023f8:	f003 0320 	and.w	r3, r3, #32
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002406:	4a10      	ldr	r2, [pc, #64]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002410:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800241e:	23c0      	movs	r3, #192	@ 0xc0
 8002420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002422:	2303      	movs	r3, #3
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242a:	f107 031c 	add.w	r3, r7, #28
 800242e:	4619      	mov	r1, r3
 8002430:	4808      	ldr	r0, [pc, #32]	@ (8002454 <HAL_ADC_MspInit+0x118>)
 8002432:	f009 f879 	bl	800b528 <HAL_GPIO_Init>
}
 8002436:	bf00      	nop
 8002438:	3730      	adds	r7, #48	@ 0x30
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40022000 	.word	0x40022000
 8002444:	24013678 	.word	0x24013678
 8002448:	58024400 	.word	0x58024400
 800244c:	58020800 	.word	0x58020800
 8002450:	40022100 	.word	0x40022100
 8002454:	58020000 	.word	0x58020000

08002458 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	@ 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a48      	ldr	r2, [pc, #288]	@ (8002598 <HAL_DAC_MspInit+0x140>)
 8002476:	4293      	cmp	r3, r2
 8002478:	f040 808a 	bne.w	8002590 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800247c:	4b47      	ldr	r3, [pc, #284]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800247e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002482:	4a46      	ldr	r2, [pc, #280]	@ (800259c <HAL_DAC_MspInit+0x144>)
 8002484:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002488:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800248c:	4b43      	ldr	r3, [pc, #268]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800248e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002492:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	4b40      	ldr	r3, [pc, #256]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	4a3e      	ldr	r2, [pc, #248]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024aa:	4b3c      	ldr	r3, [pc, #240]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024b8:	2330      	movs	r3, #48	@ 0x30
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024bc:	2303      	movs	r3, #3
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4835      	ldr	r0, [pc, #212]	@ (80025a0 <HAL_DAC_MspInit+0x148>)
 80024cc:	f009 f82c 	bl	800b528 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 80024d0:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d2:	4a35      	ldr	r2, [pc, #212]	@ (80025a8 <HAL_DAC_MspInit+0x150>)
 80024d4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80024d6:	4b33      	ldr	r3, [pc, #204]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d8:	2243      	movs	r2, #67	@ 0x43
 80024da:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024dc:	4b31      	ldr	r3, [pc, #196]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024de:	2240      	movs	r2, #64	@ 0x40
 80024e0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e2:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80024e8:	4b2e      	ldr	r3, [pc, #184]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ee:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024f6:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024f8:	4b2a      	ldr	r3, [pc, #168]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024fe:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002502:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002506:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002508:	4b26      	ldr	r3, [pc, #152]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800250a:	2200      	movs	r2, #0
 800250c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800250e:	4b25      	ldr	r3, [pc, #148]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002514:	4823      	ldr	r0, [pc, #140]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002516:	f006 ff33 	bl	8009380 <HAL_DMA_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 8002520:	f7ff fe48 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a1f      	ldr	r2, [pc, #124]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	4a1e      	ldr	r2, [pc, #120]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 8002530:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_DAC_MspInit+0x158>)
 8002534:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 8002536:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002538:	2244      	movs	r2, #68	@ 0x44
 800253a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800253e:	2240      	movs	r2, #64	@ 0x40
 8002540:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002544:	2200      	movs	r2, #0
 8002546:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002548:	4b18      	ldr	r3, [pc, #96]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800254a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800254e:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002552:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002556:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002558:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800255a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800255e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8002560:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002566:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002568:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800256a:	2200      	movs	r2, #0
 800256c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800256e:	4b0f      	ldr	r3, [pc, #60]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002570:	2200      	movs	r2, #0
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8002574:	480d      	ldr	r0, [pc, #52]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002576:	f006 ff03 	bl	8009380 <HAL_DMA_Init>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8002580:	f7ff fe18 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	4a08      	ldr	r2, [pc, #32]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002590:	bf00      	nop
 8002592:	3728      	adds	r7, #40	@ 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40007400 	.word	0x40007400
 800259c:	58024400 	.word	0x58024400
 80025a0:	58020000 	.word	0x58020000
 80025a4:	240003dc 	.word	0x240003dc
 80025a8:	40020010 	.word	0x40020010
 80025ac:	24000454 	.word	0x24000454
 80025b0:	40020028 	.word	0x40020028

080025b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b0b8      	sub	sp, #224	@ 0xe0
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	22b8      	movs	r2, #184	@ 0xb8
 80025d2:	2100      	movs	r1, #0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f017 fcf4 	bl	8019fc2 <memset>
  if(hi2c->Instance==I2C2)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a27      	ldr	r2, [pc, #156]	@ (800267c <HAL_I2C_MspInit+0xc8>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d146      	bne.n	8002672 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80025e4:	f04f 0208 	mov.w	r2, #8
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025f6:	f107 0310 	add.w	r3, r7, #16
 80025fa:	4618      	mov	r0, r3
 80025fc:	f00b fd0a 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002606:	f7ff fdd5 	bl	80021b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800260c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002610:	4a1b      	ldr	r2, [pc, #108]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800261a:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002628:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800262c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002630:	2312      	movs	r3, #18
 8002632:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002642:	2304      	movs	r3, #4
 8002644:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800264c:	4619      	mov	r1, r3
 800264e:	480d      	ldr	r0, [pc, #52]	@ (8002684 <HAL_I2C_MspInit+0xd0>)
 8002650:	f008 ff6a 	bl	800b528 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800265a:	4a09      	ldr	r2, [pc, #36]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800265c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002664:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002666:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800266a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002672:	bf00      	nop
 8002674:	37e0      	adds	r7, #224	@ 0xe0
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40005800 	.word	0x40005800
 8002680:	58024400 	.word	0x58024400
 8002684:	58020400 	.word	0x58020400

08002688 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0bc      	sub	sp, #240	@ 0xf0
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	22b8      	movs	r2, #184	@ 0xb8
 80026a6:	2100      	movs	r1, #0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f017 fc8a 	bl	8019fc2 <memset>
  if(hspi->Instance==SPI2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a72      	ldr	r2, [pc, #456]	@ (800287c <HAL_SPI_MspInit+0x1f4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d146      	bne.n	8002746 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80026b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026c8:	f107 0320 	add.w	r3, r7, #32
 80026cc:	4618      	mov	r0, r3
 80026ce:	f00b fca1 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80026d8:	f7ff fd6c 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026dc:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026e2:	4a67      	ldr	r2, [pc, #412]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80026ec:	4b64      	ldr	r3, [pc, #400]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	4b61      	ldr	r3, [pc, #388]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002700:	4a5f      	ldr	r2, [pc, #380]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002702:	f043 0302 	orr.w	r3, r3, #2
 8002706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800270a:	4b5d      	ldr	r3, [pc, #372]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800270c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 8002718:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800271c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002726:	2300      	movs	r3, #0
 8002728:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002732:	2305      	movs	r3, #5
 8002734:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800273c:	4619      	mov	r1, r3
 800273e:	4851      	ldr	r0, [pc, #324]	@ (8002884 <HAL_SPI_MspInit+0x1fc>)
 8002740:	f008 fef2 	bl	800b528 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002744:	e096      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a4f      	ldr	r2, [pc, #316]	@ (8002888 <HAL_SPI_MspInit+0x200>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d146      	bne.n	80027de <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002750:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800275c:	2300      	movs	r3, #0
 800275e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002760:	f107 0320 	add.w	r3, r7, #32
 8002764:	4618      	mov	r0, r3
 8002766:	f00b fc55 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8002770:	f7ff fd20 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002774:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800277a:	4a41      	ldr	r2, [pc, #260]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800277c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002780:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002784:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800278a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002792:	4b3b      	ldr	r3, [pc, #236]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002798:	4a39      	ldr	r2, [pc, #228]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027a2:	4b37      	ldr	r3, [pc, #220]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80027a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ACCEL_SCK2_Pin|ACCEL_MISO2_Pin|ACCEL_MOSI2_Pin;
 80027b0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027ca:	2306      	movs	r3, #6
 80027cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80027d4:	4619      	mov	r1, r3
 80027d6:	482d      	ldr	r0, [pc, #180]	@ (800288c <HAL_SPI_MspInit+0x204>)
 80027d8:	f008 fea6 	bl	800b528 <HAL_GPIO_Init>
}
 80027dc:	e04a      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002890 <HAL_SPI_MspInit+0x208>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d145      	bne.n	8002874 <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80027e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027fa:	f107 0320 	add.w	r3, r7, #32
 80027fe:	4618      	mov	r0, r3
 8002800:	f00b fc08 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_SPI_MspInit+0x186>
      Error_Handler();
 800280a:	f7ff fcd3 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800280e:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002814:	4a1a      	ldr	r2, [pc, #104]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002816:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800281a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800281e:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002824:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800282e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002832:	4a13      	ldr	r2, [pc, #76]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002834:	f043 0310 	orr.w	r3, r3, #16
 8002838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800283c:	4b10      	ldr	r3, [pc, #64]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800283e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACCEL_SCK3_Pin|ACCEL_MISO3_Pin|ACCEL_MOSI3_Pin;
 800284a:	2364      	movs	r3, #100	@ 0x64
 800284c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285c:	2300      	movs	r3, #0
 800285e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002862:	2305      	movs	r3, #5
 8002864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002868:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800286c:	4619      	mov	r1, r3
 800286e:	4809      	ldr	r0, [pc, #36]	@ (8002894 <HAL_SPI_MspInit+0x20c>)
 8002870:	f008 fe5a 	bl	800b528 <HAL_GPIO_Init>
}
 8002874:	bf00      	nop
 8002876:	37f0      	adds	r7, #240	@ 0xf0
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40003800 	.word	0x40003800
 8002880:	58024400 	.word	0x58024400
 8002884:	58020400 	.word	0x58020400
 8002888:	40003c00 	.word	0x40003c00
 800288c:	58020800 	.word	0x58020800
 8002890:	40013400 	.word	0x40013400
 8002894:	58021000 	.word	0x58021000

08002898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a45      	ldr	r2, [pc, #276]	@ (80029bc <HAL_TIM_Base_MspInit+0x124>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10f      	bne.n	80028ca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028aa:	4b45      	ldr	r3, [pc, #276]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028b0:	4a43      	ldr	r2, [pc, #268]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028ba:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80028c8:	e074      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM2)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028d2:	d10f      	bne.n	80028f4 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028d4:	4b3a      	ldr	r3, [pc, #232]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028da:	4a39      	ldr	r2, [pc, #228]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028e4:	4b36      	ldr	r3, [pc, #216]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	693b      	ldr	r3, [r7, #16]
}
 80028f2:	e05f      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a32      	ldr	r2, [pc, #200]	@ (80029c4 <HAL_TIM_Base_MspInit+0x12c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d117      	bne.n	800292e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028fe:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002904:	4a2e      	ldr	r2, [pc, #184]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002906:	f043 0302 	orr.w	r3, r3, #2
 800290a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800290e:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002910:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800291c:	2200      	movs	r2, #0
 800291e:	2100      	movs	r1, #0
 8002920:	201d      	movs	r0, #29
 8002922:	f006 f9c8 	bl	8008cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002926:	201d      	movs	r0, #29
 8002928:	f006 f9df 	bl	8008cea <HAL_NVIC_EnableIRQ>
}
 800292c:	e042      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a25      	ldr	r2, [pc, #148]	@ (80029c8 <HAL_TIM_Base_MspInit+0x130>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d13d      	bne.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002938:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800293a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800293e:	4a20      	ldr	r2, [pc, #128]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002948:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800294a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch1.Instance = DMA1_Stream2;
 8002956:	4b1d      	ldr	r3, [pc, #116]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002958:	4a1d      	ldr	r2, [pc, #116]	@ (80029d0 <HAL_TIM_Base_MspInit+0x138>)
 800295a:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_TIM4_CH1;
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800295e:	221d      	movs	r2, #29
 8002960:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002962:	4b1a      	ldr	r3, [pc, #104]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002964:	2240      	movs	r2, #64	@ 0x40
 8002966:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002968:	4b18      	ldr	r3, [pc, #96]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800296a:	2200      	movs	r2, #0
 800296c:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800296e:	4b17      	ldr	r3, [pc, #92]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002970:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002974:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002978:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800297c:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002984:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8002986:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002994:	2200      	movs	r2, #0
 8002996:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002998:	480c      	ldr	r0, [pc, #48]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800299a:	f006 fcf1 	bl	8009380 <HAL_DMA_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_TIM_Base_MspInit+0x110>
      Error_Handler();
 80029a4:	f7ff fc06 	bl	80021b4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a08      	ldr	r2, [pc, #32]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80029ae:	4a07      	ldr	r2, [pc, #28]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80029b4:	bf00      	nop
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40010000 	.word	0x40010000
 80029c0:	58024400 	.word	0x58024400
 80029c4:	40000400 	.word	0x40000400
 80029c8:	40000800 	.word	0x40000800
 80029cc:	240007e8 	.word	0x240007e8
 80029d0:	40020040 	.word	0x40020040

080029d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <HAL_TIM_MspPostInit+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d120      	bne.n	8002a38 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f6:	4b26      	ldr	r3, [pc, #152]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fc:	4a24      	ldr	r2, [pc, #144]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029fe:	f043 0304 	orr.w	r3, r3, #4
 8002a02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a06:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 8002a14:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a26:	2302      	movs	r3, #2
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4818      	ldr	r0, [pc, #96]	@ (8002a94 <HAL_TIM_MspPostInit+0xc0>)
 8002a32:	f008 fd79 	bl	800b528 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002a36:	e024      	b.n	8002a82 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a16      	ldr	r2, [pc, #88]	@ (8002a98 <HAL_TIM_MspPostInit+0xc4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d11f      	bne.n	8002a82 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a42:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a48:	4a11      	ldr	r2, [pc, #68]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a4a:	f043 0308 	orr.w	r3, r3, #8
 8002a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a52:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8002a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a66:	2302      	movs	r3, #2
 8002a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a72:	2302      	movs	r3, #2
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8002a76:	f107 0314 	add.w	r3, r7, #20
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4807      	ldr	r0, [pc, #28]	@ (8002a9c <HAL_TIM_MspPostInit+0xc8>)
 8002a7e:	f008 fd53 	bl	800b528 <HAL_GPIO_Init>
}
 8002a82:	bf00      	nop
 8002a84:	3728      	adds	r7, #40	@ 0x28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	58024400 	.word	0x58024400
 8002a94:	58020800 	.word	0x58020800
 8002a98:	40000800 	.word	0x40000800
 8002a9c:	58020c00 	.word	0x58020c00

08002aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b0ba      	sub	sp, #232	@ 0xe8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ab8:	f107 0318 	add.w	r3, r7, #24
 8002abc:	22b8      	movs	r2, #184	@ 0xb8
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f017 fa7e 	bl	8019fc2 <memset>
  if(huart->Instance==UART7)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <HAL_UART_MspInit+0x160>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d147      	bne.n	8002b60 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002ad0:	f04f 0202 	mov.w	r2, #2
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ae2:	f107 0318 	add.w	r3, r7, #24
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f00b fa94 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002af2:	f7ff fb5f 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002af6:	4b43      	ldr	r3, [pc, #268]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002af8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002afc:	4a41      	ldr	r2, [pc, #260]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002afe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b06:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b1a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b24:	4b37      	ldr	r3, [pc, #220]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002b32:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002b36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002b4c:	2307      	movs	r3, #7
 8002b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002b56:	4619      	mov	r1, r3
 8002b58:	482b      	ldr	r0, [pc, #172]	@ (8002c08 <HAL_UART_MspInit+0x168>)
 8002b5a:	f008 fce5 	bl	800b528 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b5e:	e04a      	b.n	8002bf6 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a29      	ldr	r2, [pc, #164]	@ (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d145      	bne.n	8002bf6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b6a:	f04f 0201 	mov.w	r2, #1
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b7c:	f107 0318 	add.w	r3, r7, #24
 8002b80:	4618      	mov	r0, r3
 8002b82:	f00b fa47 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002b8c:	f7ff fb12 	bl	80021b4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b90:	4b1c      	ldr	r3, [pc, #112]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b96:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b98:	f043 0310 	orr.w	r3, r3, #16
 8002b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ba0:	4b18      	ldr	r3, [pc, #96]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bbe:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002bcc:	23c0      	movs	r3, #192	@ 0xc0
 8002bce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002be4:	2307      	movs	r3, #7
 8002be6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4807      	ldr	r0, [pc, #28]	@ (8002c10 <HAL_UART_MspInit+0x170>)
 8002bf2:	f008 fc99 	bl	800b528 <HAL_GPIO_Init>
}
 8002bf6:	bf00      	nop
 8002bf8:	37e8      	adds	r7, #232	@ 0xe8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40007800 	.word	0x40007800
 8002c04:	58024400 	.word	0x58024400
 8002c08:	58021000 	.word	0x58021000
 8002c0c:	40011000 	.word	0x40011000
 8002c10:	58020400 	.word	0x58020400

08002c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <NMI_Handler+0x4>

08002c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <HardFault_Handler+0x4>

08002c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <MemManage_Handler+0x4>

08002c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c6a:	f004 fb91 	bl	8007390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA2_Pin);
 8002c76:	2002      	movs	r0, #2
 8002c78:	f008 fe2f 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB2_Pin);
 8002c84:	2004      	movs	r0, #4
 8002c86:	f008 fe28 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA3_Pin);
 8002c92:	2008      	movs	r0, #8
 8002c94:	f008 fe21 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002ca0:	4802      	ldr	r0, [pc, #8]	@ (8002cac <DMA1_Stream0_IRQHandler+0x10>)
 8002ca2:	f007 f92f 	bl	8009f04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	240003dc 	.word	0x240003dc

08002cb0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002cb4:	4802      	ldr	r0, [pc, #8]	@ (8002cc0 <DMA1_Stream1_IRQHandler+0x10>)
 8002cb6:	f007 f925 	bl	8009f04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	24000454 	.word	0x24000454

08002cc4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002cc8:	4802      	ldr	r0, [pc, #8]	@ (8002cd4 <DMA1_Stream2_IRQHandler+0x10>)
 8002cca:	f007 f91b 	bl	8009f04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	240007e8 	.word	0x240007e8

08002cd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA1_Pin);
 8002cdc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002ce0:	f008 fdfb 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB1_Pin);
 8002ce4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ce8:	f008 fdf7 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <TIM3_IRQHandler+0x10>)
 8002cf6:	f00f fa4b 	bl	8012190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	24000750 	.word	0x24000750

08002d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB3_Pin);
 8002d08:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002d0c:	f008 fde5 	bl	800b8da <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002d18:	4802      	ldr	r0, [pc, #8]	@ (8002d24 <OTG_HS_IRQHandler+0x10>)
 8002d1a:	f009 f86d 	bl	800bdf8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	24014b68 	.word	0x24014b68

08002d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return 1;
 8002d2c:	2301      	movs	r3, #1
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <_kill>:

int _kill(int pid, int sig)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d42:	f017 f9af 	bl	801a0a4 <__errno>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2216      	movs	r2, #22
 8002d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_exit>:

void _exit (int status)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d60:	f04f 31ff 	mov.w	r1, #4294967295
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f7ff ffe7 	bl	8002d38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d6a:	bf00      	nop
 8002d6c:	e7fd      	b.n	8002d6a <_exit+0x12>

08002d6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	e00a      	b.n	8002d96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d80:	f3af 8000 	nop.w
 8002d84:	4601      	mov	r1, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	60ba      	str	r2, [r7, #8]
 8002d8c:	b2ca      	uxtb	r2, r1
 8002d8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	3301      	adds	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	dbf0      	blt.n	8002d80 <_read+0x12>
  }

  return len;
 8002d9e:	687b      	ldr	r3, [r7, #4]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	e009      	b.n	8002dce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	60ba      	str	r2, [r7, #8]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	617b      	str	r3, [r7, #20]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	dbf1      	blt.n	8002dba <_write+0x12>
  }
  return len;
 8002dd6:	687b      	ldr	r3, [r7, #4]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <_close>:

int _close(int file)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e08:	605a      	str	r2, [r3, #4]
  return 0;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <_isatty>:

int _isatty(int file)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b085      	sub	sp, #20
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e50:	4a14      	ldr	r2, [pc, #80]	@ (8002ea4 <_sbrk+0x5c>)
 8002e52:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <_sbrk+0x60>)
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e5c:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <_sbrk+0x64>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <_sbrk+0x64>)
 8002e66:	4a12      	ldr	r2, [pc, #72]	@ (8002eb0 <_sbrk+0x68>)
 8002e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e6a:	4b10      	ldr	r3, [pc, #64]	@ (8002eac <_sbrk+0x64>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d207      	bcs.n	8002e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e78:	f017 f914 	bl	801a0a4 <__errno>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	220c      	movs	r2, #12
 8002e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e009      	b.n	8002e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e88:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <_sbrk+0x64>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e8e:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	4a05      	ldr	r2, [pc, #20]	@ (8002eac <_sbrk+0x64>)
 8002e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	24050000 	.word	0x24050000
 8002ea8:	00000800 	.word	0x00000800
 8002eac:	2401367c 	.word	0x2401367c
 8002eb0:	240153b8 	.word	0x240153b8

08002eb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002eb8:	4b32      	ldr	r3, [pc, #200]	@ (8002f84 <SystemInit+0xd0>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	4a31      	ldr	r2, [pc, #196]	@ (8002f84 <SystemInit+0xd0>)
 8002ec0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ec4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8002f88 <SystemInit+0xd4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	2b06      	cmp	r3, #6
 8002ed2:	d807      	bhi.n	8002ee4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f88 <SystemInit+0xd4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 030f 	bic.w	r3, r3, #15
 8002edc:	4a2a      	ldr	r2, [pc, #168]	@ (8002f88 <SystemInit+0xd4>)
 8002ede:	f043 0307 	orr.w	r3, r3, #7
 8002ee2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ee4:	4b29      	ldr	r3, [pc, #164]	@ (8002f8c <SystemInit+0xd8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a28      	ldr	r2, [pc, #160]	@ (8002f8c <SystemInit+0xd8>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ef0:	4b26      	ldr	r3, [pc, #152]	@ (8002f8c <SystemInit+0xd8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002ef6:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <SystemInit+0xd8>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4924      	ldr	r1, [pc, #144]	@ (8002f8c <SystemInit+0xd8>)
 8002efc:	4b24      	ldr	r3, [pc, #144]	@ (8002f90 <SystemInit+0xdc>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002f02:	4b21      	ldr	r3, [pc, #132]	@ (8002f88 <SystemInit+0xd4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d007      	beq.n	8002f1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <SystemInit+0xd4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 030f 	bic.w	r3, r3, #15
 8002f16:	4a1c      	ldr	r2, [pc, #112]	@ (8002f88 <SystemInit+0xd4>)
 8002f18:	f043 0307 	orr.w	r3, r3, #7
 8002f1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <SystemInit+0xd8>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002f24:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <SystemInit+0xd8>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <SystemInit+0xd8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <SystemInit+0xd8>)
 8002f32:	4a18      	ldr	r2, [pc, #96]	@ (8002f94 <SystemInit+0xe0>)
 8002f34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <SystemInit+0xd8>)
 8002f38:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <SystemInit+0xe4>)
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002f3c:	4b13      	ldr	r3, [pc, #76]	@ (8002f8c <SystemInit+0xd8>)
 8002f3e:	4a17      	ldr	r2, [pc, #92]	@ (8002f9c <SystemInit+0xe8>)
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <SystemInit+0xd8>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002f48:	4b10      	ldr	r3, [pc, #64]	@ (8002f8c <SystemInit+0xd8>)
 8002f4a:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <SystemInit+0xe8>)
 8002f4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <SystemInit+0xd8>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002f54:	4b0d      	ldr	r3, [pc, #52]	@ (8002f8c <SystemInit+0xd8>)
 8002f56:	4a11      	ldr	r2, [pc, #68]	@ (8002f9c <SystemInit+0xe8>)
 8002f58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <SystemInit+0xd8>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f60:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <SystemInit+0xd8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <SystemInit+0xd8>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f6c:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <SystemInit+0xd8>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f72:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <SystemInit+0xec>)
 8002f74:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f78:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00
 8002f88:	52002000 	.word	0x52002000
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f94:	02020200 	.word	0x02020200
 8002f98:	01ff0000 	.word	0x01ff0000
 8002f9c:	01010280 	.word	0x01010280
 8002fa0:	52004000 	.word	0x52004000

08002fa4 <FindClosest>:
 */

#include "util.h"

uint32_t FindClosest(const uint32_t* arr, uint32_t len, uint32_t target)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b089      	sub	sp, #36	@ 0x24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
	uint32_t min_diff = 0xFFFFFFFF;
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb4:	61fb      	str	r3, [r7, #28]
	uint32_t closest_value = arr[0];
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < len; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	e019      	b.n	8002ff6 <FindClosest+0x52>
	{
		uint32_t diff = abs(arr[i] - target);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bfb8      	it	lt
 8002fd4:	425b      	neglt	r3, r3
 8002fd6:	613b      	str	r3, [r7, #16]

		if (diff < min_diff)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d207      	bcs.n	8002ff0 <FindClosest+0x4c>
		{
			min_diff = diff;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	61fb      	str	r3, [r7, #28]
			closest_value = arr[i];
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < len; i++)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d3e1      	bcc.n	8002fc2 <FindClosest+0x1e>
		}
	}

	return closest_value;
 8002ffe:	69bb      	ldr	r3, [r7, #24]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3724      	adds	r7, #36	@ 0x24
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003016:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800301a:	2b00      	cmp	r3, #0
 800301c:	db0b      	blt.n	8003036 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800301e:	88fb      	ldrh	r3, [r7, #6]
 8003020:	f003 021f 	and.w	r2, r3, #31
 8003024:	4907      	ldr	r1, [pc, #28]	@ (8003044 <__NVIC_EnableIRQ+0x38>)
 8003026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	2001      	movs	r0, #1
 800302e:	fa00 f202 	lsl.w	r2, r0, r2
 8003032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	e000e100 	.word	0xe000e100

08003048 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db12      	blt.n	8003080 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	490a      	ldr	r1, [pc, #40]	@ (800308c <__NVIC_DisableIRQ+0x44>)
 8003062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	3320      	adds	r3, #32
 8003070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003074:	f3bf 8f4f 	dsb	sy
}
 8003078:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800307a:	f3bf 8f6f 	isb	sy
}
 800307e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	e000e100 	.word	0xe000e100

08003090 <VibeCheck_Init>:
		TIM_HandleTypeDef* htim_rgb,
		volatile uint32_t* time_micros,
		SPI_HandleTypeDef* hspi_accel0,
		SPI_HandleTypeDef* hspi_accel1,
		SPI_HandleTypeDef* hspi_accel2)
{
 8003090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003092:	b0e5      	sub	sp, #404	@ 0x194
 8003094:	af10      	add	r7, sp, #64	@ 0x40
 8003096:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 800309a:	f5a4 749e 	sub.w	r4, r4, #316	@ 0x13c
 800309e:	6020      	str	r0, [r4, #0]
 80030a0:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 80030a4:	f5a0 70a0 	sub.w	r0, r0, #320	@ 0x140
 80030a8:	6001      	str	r1, [r0, #0]
 80030aa:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80030ae:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 80030b2:	600a      	str	r2, [r1, #0]
 80030b4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80030b8:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 80030bc:	6013      	str	r3, [r2, #0]

	HAL_Delay(10);  /* wait for steady power so the RGB LEDs don't get into a weird state */
 80030be:	200a      	movs	r0, #10
 80030c0:	f004 f986 	bl	80073d0 <HAL_Delay>

	VibeCheckShell_Init(&vc->shell);  /* the shell is linked to the USB middle-ware in usbd_cdc_if.c */
 80030c4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030c8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f002 f9de 	bl	8005490 <VibeCheckShell_Init>

	VibeCheckShell_InputHandler strobe_cmd = {
 80030d4:	4ac6      	ldr	r2, [pc, #792]	@ (80033f0 <VibeCheck_Init+0x360>)
 80030d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80030da:	6810      	ldr	r0, [r2, #0]
 80030dc:	6018      	str	r0, [r3, #0]
 80030de:	8891      	ldrh	r1, [r2, #4]
 80030e0:	7992      	ldrb	r2, [r2, #6]
 80030e2:	8099      	strh	r1, [r3, #4]
 80030e4:	719a      	strb	r2, [r3, #6]
 80030e6:	f207 130f 	addw	r3, r7, #271	@ 0x10f
 80030ea:	2239      	movs	r2, #57	@ 0x39
 80030ec:	2100      	movs	r1, #0
 80030ee:	4618      	mov	r0, r3
 80030f0:	f016 ff67 	bl	8019fc2 <memset>
 80030f4:	4bbf      	ldr	r3, [pc, #764]	@ (80033f4 <VibeCheck_Init+0x364>)
 80030f6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			.name = "strobe",
			.execute = VibeCheckStrobeCMD_Execute,
			.obj = &vc->strobe
 80030fa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030fe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4bbc      	ldr	r3, [pc, #752]	@ (80033f8 <VibeCheck_Init+0x368>)
 8003106:	4413      	add	r3, r2
	VibeCheckShell_InputHandler strobe_cmd = {
 8003108:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	};

	VibeCheckShell_InputHandler wavegen_cmd = {
 800310c:	4abb      	ldr	r2, [pc, #748]	@ (80033fc <VibeCheck_Init+0x36c>)
 800310e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8003112:	6810      	ldr	r0, [r2, #0]
 8003114:	6851      	ldr	r1, [r2, #4]
 8003116:	c303      	stmia	r3!, {r0, r1}
 8003118:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800311c:	2238      	movs	r2, #56	@ 0x38
 800311e:	2100      	movs	r1, #0
 8003120:	4618      	mov	r0, r3
 8003122:	f016 ff4e 	bl	8019fc2 <memset>
 8003126:	4bb6      	ldr	r3, [pc, #728]	@ (8003400 <VibeCheck_Init+0x370>)
 8003128:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			.name = "wavegen",
			.execute = VibeCheckWaveGenCMD_Execute,
			.obj = &vc->wavegen
 800312c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003130:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4bb3      	ldr	r3, [pc, #716]	@ (8003404 <VibeCheck_Init+0x374>)
 8003138:	4413      	add	r3, r2
	VibeCheckShell_InputHandler wavegen_cmd = {
 800313a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	};

	VibeCheckShell_InputHandler rgb_cmd = {
 800313e:	4bb2      	ldr	r3, [pc, #712]	@ (8003408 <VibeCheck_Init+0x378>)
 8003140:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003142:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003146:	223c      	movs	r2, #60	@ 0x3c
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f016 ff39 	bl	8019fc2 <memset>
 8003150:	4bae      	ldr	r3, [pc, #696]	@ (800340c <VibeCheck_Init+0x37c>)
 8003152:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			.name = "rgb",
			.execute = VibeCheckRGBCMD_Execute,
			.obj = &vc->rgb
 8003156:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800315a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	4bab      	ldr	r3, [pc, #684]	@ (8003410 <VibeCheck_Init+0x380>)
 8003162:	4413      	add	r3, r2
	VibeCheckShell_InputHandler rgb_cmd = {
 8003164:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	};

	VibeCheckShell_InputHandler sensor_cmd = {
 8003168:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800316c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003170:	4aa8      	ldr	r2, [pc, #672]	@ (8003414 <VibeCheck_Init+0x384>)
 8003172:	460b      	mov	r3, r1
 8003174:	6810      	ldr	r0, [r2, #0]
 8003176:	6018      	str	r0, [r3, #0]
 8003178:	8890      	ldrh	r0, [r2, #4]
 800317a:	7992      	ldrb	r2, [r2, #6]
 800317c:	8098      	strh	r0, [r3, #4]
 800317e:	719a      	strb	r2, [r3, #6]
 8003180:	1dcb      	adds	r3, r1, #7
 8003182:	2239      	movs	r2, #57	@ 0x39
 8003184:	2100      	movs	r1, #0
 8003186:	4618      	mov	r0, r3
 8003188:	f016 ff1b 	bl	8019fc2 <memset>
 800318c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003190:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003194:	4aa0      	ldr	r2, [pc, #640]	@ (8003418 <VibeCheck_Init+0x388>)
 8003196:	641a      	str	r2, [r3, #64]	@ 0x40
			.name = "sensor",
			.execute = VibeCheckSensorCMD_Execute,
			.obj = &vc->sensor
 8003198:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800319c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4b9e      	ldr	r3, [pc, #632]	@ (800341c <VibeCheck_Init+0x38c>)
 80031a4:	4413      	add	r3, r2
	VibeCheckShell_InputHandler sensor_cmd = {
 80031a6:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80031aa:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80031ae:	6453      	str	r3, [r2, #68]	@ 0x44
	};

	VibeCheckShell_RegisterInputHandler(&vc->shell, strobe_cmd);
 80031b0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031b4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031b8:	681e      	ldr	r6, [r3, #0]
 80031ba:	466d      	mov	r5, sp
 80031bc:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 80031c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031cc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80031d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031da:	4630      	mov	r0, r6
 80031dc:	f002 faa2 	bl	8005724 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, wavegen_cmd);
 80031e0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031e8:	681e      	ldr	r6, [r3, #0]
 80031ea:	466d      	mov	r5, sp
 80031ec:	f107 04cc 	add.w	r4, r7, #204	@ 0xcc
 80031f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031fc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003200:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003204:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8003208:	cb0e      	ldmia	r3, {r1, r2, r3}
 800320a:	4630      	mov	r0, r6
 800320c:	f002 fa8a 	bl	8005724 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, rgb_cmd);
 8003210:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003214:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003218:	681e      	ldr	r6, [r3, #0]
 800321a:	466d      	mov	r5, sp
 800321c:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 8003220:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003222:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003224:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003226:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003228:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800322a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800322c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003230:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003234:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8003238:	cb0e      	ldmia	r3, {r1, r2, r3}
 800323a:	4630      	mov	r0, r6
 800323c:	f002 fa72 	bl	8005724 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, sensor_cmd);
 8003240:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003244:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	607b      	str	r3, [r7, #4]
 800324c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003250:	f5a3 7690 	sub.w	r6, r3, #288	@ 0x120
 8003254:	466d      	mov	r5, sp
 8003256:	f106 040c 	add.w	r4, r6, #12
 800325a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800325c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800325e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003260:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003266:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800326a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800326e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f002 fa56 	bl	8005724 <VibeCheckShell_RegisterInputHandler>

	VibeCheckShell_OutputHandler wavegen_sender = {
 8003278:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800327c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003280:	4a67      	ldr	r2, [pc, #412]	@ (8003420 <VibeCheck_Init+0x390>)
 8003282:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckWaveGenSender_Execute,
			.obj = &vc->wavegen
 8003284:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003288:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	4b5d      	ldr	r3, [pc, #372]	@ (8003404 <VibeCheck_Init+0x374>)
 8003290:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler wavegen_sender = {
 8003292:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003296:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800329a:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_data_sender = {
 800329c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032a0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032a4:	4a5f      	ldr	r2, [pc, #380]	@ (8003424 <VibeCheck_Init+0x394>)
 80032a6:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Data_Execute,
			.obj = &vc->sensor
 80032a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	4b5a      	ldr	r3, [pc, #360]	@ (800341c <VibeCheck_Init+0x38c>)
 80032b4:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_data_sender = {
 80032b6:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032ba:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80032be:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_status_sender = {
 80032c0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032c4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032c8:	4a57      	ldr	r2, [pc, #348]	@ (8003428 <VibeCheck_Init+0x398>)
 80032ca:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Status_Execute,
			.obj = &vc->sensor
 80032cc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	4b51      	ldr	r3, [pc, #324]	@ (800341c <VibeCheck_Init+0x38c>)
 80032d8:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_status_sender = {
 80032da:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032de:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80032e2:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_RegisterOutputHandler(&vc->shell, wavegen_sender);
 80032e4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032e8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032ec:	6818      	ldr	r0, [r3, #0]
 80032ee:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80032f6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80032fa:	f002 fa47 	bl	800578c <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_data_sender);
 80032fe:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003302:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003306:	6818      	ldr	r0, [r3, #0]
 8003308:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800330c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003310:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003314:	f002 fa3a 	bl	800578c <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_status_sender);
 8003318:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800331c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003326:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800332a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800332e:	f002 fa2d 	bl	800578c <VibeCheckShell_RegisterOutputHandler>

	VibeCheckStrobe_Init(&vc->strobe, htim_strobe);
 8003332:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003336:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	4b2e      	ldr	r3, [pc, #184]	@ (80033f8 <VibeCheck_Init+0x368>)
 800333e:	4413      	add	r3, r2
 8003340:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003344:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8003348:	6811      	ldr	r1, [r2, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f002 fcca 	bl	8005ce4 <VibeCheckStrobe_Init>
	VibeCheckWaveGen_Init(&vc->wavegen, hdac_wavegen, htim_wavegen);
 8003350:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003354:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4b2a      	ldr	r3, [pc, #168]	@ (8003404 <VibeCheck_Init+0x374>)
 800335c:	4413      	add	r3, r2
 800335e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003362:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 8003366:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800336a:	f5a1 71a4 	sub.w	r1, r1, #328	@ 0x148
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	6809      	ldr	r1, [r1, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f003 fa06 	bl	8006784 <VibeCheckWaveGen_Init>
	VibeCheckRGB_Init(&vc->rgb, htim_rgb);
 8003378:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800337c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	4b23      	ldr	r3, [pc, #140]	@ (8003410 <VibeCheck_Init+0x380>)
 8003384:	4413      	add	r3, r2
 8003386:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 800338a:	4618      	mov	r0, r3
 800338c:	f000 fa8c 	bl	80038a8 <VibeCheckRGB_Init>
	VibeCheckRGB_SetBaseSequence(&vc->rgb, base_sequence_times, base_sequence_colors, base_sequence_len);
 8003390:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003394:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	481d      	ldr	r0, [pc, #116]	@ (8003410 <VibeCheck_Init+0x380>)
 800339c:	4418      	add	r0, r3
 800339e:	2310      	movs	r3, #16
 80033a0:	4a22      	ldr	r2, [pc, #136]	@ (800342c <VibeCheck_Init+0x39c>)
 80033a2:	4923      	ldr	r1, [pc, #140]	@ (8003430 <VibeCheck_Init+0x3a0>)
 80033a4:	f000 fb33 	bl	8003a0e <VibeCheckRGB_SetBaseSequence>
	VibeCheckRGB_SetTopSequence(&vc->rgb, top_sequence_times, top_sequence_colors, top_sequence_len);
 80033a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4817      	ldr	r0, [pc, #92]	@ (8003410 <VibeCheck_Init+0x380>)
 80033b4:	4418      	add	r0, r3
 80033b6:	2304      	movs	r3, #4
 80033b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003434 <VibeCheck_Init+0x3a4>)
 80033ba:	491f      	ldr	r1, [pc, #124]	@ (8003438 <VibeCheck_Init+0x3a8>)
 80033bc:	f000 fb5e 	bl	8003a7c <VibeCheckRGB_SetTopSequence>
	VibeCheckSensor_Init(&vc->sensor, time_micros, hspi_accel0, hspi_accel1, hspi_accel2);
 80033c0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033c4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4814      	ldr	r0, [pc, #80]	@ (800341c <VibeCheck_Init+0x38c>)
 80033cc:	4418      	add	r0, r3
 80033ce:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80033d8:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 80033dc:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80033e0:	f000 fd62 	bl	8003ea8 <VibeCheckSensor_Init>
}
 80033e4:	bf00      	nop
 80033e6:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ee:	bf00      	nop
 80033f0:	0801d720 	.word	0x0801d720
 80033f4:	08006285 	.word	0x08006285
 80033f8:	00011424 	.word	0x00011424
 80033fc:	0801d728 	.word	0x0801d728
 8003400:	08007085 	.word	0x08007085
 8003404:	00011444 	.word	0x00011444
 8003408:	00626772 	.word	0x00626772
 800340c:	08003ce1 	.word	0x08003ce1
 8003410:	00012490 	.word	0x00012490
 8003414:	0801d730 	.word	0x0801d730
 8003418:	080050e5 	.word	0x080050e5
 800341c:	00012a10 	.word	0x00012a10
 8003420:	080071e1 	.word	0x080071e1
 8003424:	08005335 	.word	0x08005335
 8003428:	08005405 	.word	0x08005405
 800342c:	0801da04 	.word	0x0801da04
 8003430:	0801d9c4 	.word	0x0801d9c4
 8003434:	0801d958 	.word	0x0801d958
 8003438:	0801d948 	.word	0x0801d948
 800343c:	00000000 	.word	0x00000000

08003440 <VibeCheck_Loop>:

void VibeCheck_Loop(VibeCheck* vc)
{
 8003440:	b590      	push	{r4, r7, lr}
 8003442:	b08b      	sub	sp, #44	@ 0x2c
 8003444:	af02      	add	r7, sp, #8
 8003446:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 8003448:	f003 ffb6 	bl	80073b8 <HAL_GetTick>
 800344c:	61b8      	str	r0, [r7, #24]

	/* FIXME: sometimes the accelerometers disconnected unexpectedly */


	/* call object update functions */
	VibeCheckWaveGen_Update(&vc->wavegen);
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	4b9d      	ldr	r3, [pc, #628]	@ (80036c8 <VibeCheck_Loop+0x288>)
 8003452:	4413      	add	r3, r2
 8003454:	4618      	mov	r0, r3
 8003456:	f003 fa35 	bl	80068c4 <VibeCheckWaveGen_Update>
	VibeCheckRGB_Update(&vc->rgb);
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	4b9b      	ldr	r3, [pc, #620]	@ (80036cc <VibeCheck_Loop+0x28c>)
 800345e:	4413      	add	r3, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fa57 	bl	8003914 <VibeCheckRGB_Update>
	VibeCheckSensor_Update(&vc->sensor);
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	4b99      	ldr	r3, [pc, #612]	@ (80036d0 <VibeCheck_Loop+0x290>)
 800346a:	4413      	add	r3, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f000 fe2d 	bl	80040cc <VibeCheckSensor_Update>


	/* update the shell */
	VibeCheckShell_Status shell_status = VibeCheckShell_Update(&vc->shell);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4618      	mov	r0, r3
 8003476:	f002 f84d 	bl	8005514 <VibeCheckShell_Update>
 800347a:	4603      	mov	r3, r0
 800347c:	617b      	str	r3, [r7, #20]

	/* blink indicator LEDs based on shell status */
	if (shell_status.ihandl_status == VC_SHELL_INPUT_PROCESSED)
 800347e:	7d3b      	ldrb	r3, [r7, #20]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d10e      	bne.n	80034a2 <VibeCheck_Loop+0x62>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_success_times, led_shell_success_colors, led_shell_success_len);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4891      	ldr	r0, [pc, #580]	@ (80036cc <VibeCheck_Loop+0x28c>)
 8003488:	4418      	add	r0, r3
 800348a:	2304      	movs	r3, #4
 800348c:	4a91      	ldr	r2, [pc, #580]	@ (80036d4 <VibeCheck_Loop+0x294>)
 800348e:	4992      	ldr	r1, [pc, #584]	@ (80036d8 <VibeCheck_Loop+0x298>)
 8003490:	f000 faf4 	bl	8003a7c <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	4b8d      	ldr	r3, [pc, #564]	@ (80036cc <VibeCheck_Loop+0x28c>)
 8003498:	4413      	add	r3, r2
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fb05 	bl	8003aaa <VibeCheckRGB_StartTopSequence>
 80034a0:	e013      	b.n	80034ca <VibeCheck_Loop+0x8a>
	}
	else if (shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_NO_HANDLER || shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_EXECUTING)
 80034a2:	7d3b      	ldrb	r3, [r7, #20]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d002      	beq.n	80034ae <VibeCheck_Loop+0x6e>
 80034a8:	7d3b      	ldrb	r3, [r7, #20]
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d10d      	bne.n	80034ca <VibeCheck_Loop+0x8a>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_failure_times, led_shell_failure_colors, led_shell_failure_len);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4886      	ldr	r0, [pc, #536]	@ (80036cc <VibeCheck_Loop+0x28c>)
 80034b2:	4418      	add	r0, r3
 80034b4:	2304      	movs	r3, #4
 80034b6:	4a89      	ldr	r2, [pc, #548]	@ (80036dc <VibeCheck_Loop+0x29c>)
 80034b8:	4989      	ldr	r1, [pc, #548]	@ (80036e0 <VibeCheck_Loop+0x2a0>)
 80034ba:	f000 fadf 	bl	8003a7c <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	4b82      	ldr	r3, [pc, #520]	@ (80036cc <VibeCheck_Loop+0x28c>)
 80034c2:	4413      	add	r3, r2
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 faf0 	bl	8003aaa <VibeCheckRGB_StartTopSequence>


	/* send stuff over USB */
	char* usb_tx;
	uint32_t usb_tx_len;
	if (VibeCheckShell_GetOutput(&vc->shell, &usb_tx, &usb_tx_len))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f107 020c 	add.w	r2, r7, #12
 80034d0:	f107 0110 	add.w	r1, r7, #16
 80034d4:	4618      	mov	r0, r3
 80034d6:	f002 f9d7 	bl	8005888 <VibeCheckShell_GetOutput>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d015      	beq.n	800350c <VibeCheck_Loop+0xcc>
	{
		NVIC_DisableIRQ(OTG_HS_IRQn);
 80034e0:	204d      	movs	r0, #77	@ 0x4d
 80034e2:	f7ff fdb1 	bl	8003048 <__NVIC_DisableIRQ>
		if (CDC_Transmit_HS((uint8_t*)usb_tx, usb_tx_len) == USBD_OK)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	b292      	uxth	r2, r2
 80034ec:	4611      	mov	r1, r2
 80034ee:	4618      	mov	r0, r3
 80034f0:	f014 fd6e 	bl	8017fd0 <CDC_Transmit_HS>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d105      	bne.n	8003506 <VibeCheck_Loop+0xc6>
			VibeCheckShell_UpdateOutputBuffer(&vc->shell, usb_tx_len);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f002 fa0f 	bl	8005924 <VibeCheckShell_UpdateOutputBuffer>
		NVIC_EnableIRQ(OTG_HS_IRQn);
 8003506:	204d      	movs	r0, #77	@ 0x4d
 8003508:	f7ff fd80 	bl	800300c <__NVIC_EnableIRQ>
	}


	/* visualize the acceleration with the RGB LEDs */

	if (time - time_prev_led_update > 30)
 800350c:	4b75      	ldr	r3, [pc, #468]	@ (80036e4 <VibeCheck_Loop+0x2a4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b1e      	cmp	r3, #30
 8003516:	f240 81b1 	bls.w	800387c <VibeCheck_Loop+0x43c>
	{
		time_prev_led_update = time;
 800351a:	4a72      	ldr	r2, [pc, #456]	@ (80036e4 <VibeCheck_Loop+0x2a4>)
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	6013      	str	r3, [r2, #0]

		if (!vc->rgb.top_sequence.is_running)  /* let the top sequence have precedence over the visualization */
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8003526:	f893 3a08 	ldrb.w	r3, [r3, #2568]	@ 0xa08
 800352a:	2b00      	cmp	r3, #0
 800352c:	f040 81a6 	bne.w	800387c <VibeCheck_Loop+0x43c>
		{
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003530:	2300      	movs	r3, #0
 8003532:	61fb      	str	r3, [r7, #28]
 8003534:	e19e      	b.n	8003874 <VibeCheck_Loop+0x434>
			{
				if (vc->sensor.status[i].is_connected)
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	69fa      	ldr	r2, [r7, #28]
 800353a:	4613      	mov	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4413      	add	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	18ca      	adds	r2, r1, r3
 8003544:	4b68      	ldr	r3, [pc, #416]	@ (80036e8 <VibeCheck_Loop+0x2a8>)
 8003546:	4413      	add	r3, r2
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	f000 818f 	beq.w	800386e <VibeCheck_Loop+0x42e>
				{
					if (vc->sensor.status[i].accel_measuring)
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	18ca      	adds	r2, r1, r3
 800355e:	4b63      	ldr	r3, [pc, #396]	@ (80036ec <VibeCheck_Loop+0x2ac>)
 8003560:	4413      	add	r3, r2
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80cb 	beq.w	8003700 <VibeCheck_Loop+0x2c0>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].accel_x) / vc->sensor.sensor_config[i].g_range, 0, 0);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4857      	ldr	r0, [pc, #348]	@ (80036cc <VibeCheck_Loop+0x28c>)
 800356e:	4418      	add	r0, r3
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	4613      	mov	r3, r2
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	189c      	adds	r4, r3, r2
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	69fa      	ldr	r2, [r7, #28]
 800357c:	4613      	mov	r3, r2
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	18ca      	adds	r2, r1, r3
 8003586:	4b5a      	ldr	r3, [pc, #360]	@ (80036f0 <VibeCheck_Loop+0x2b0>)
 8003588:	4413      	add	r3, r2
 800358a:	edd3 7a00 	vldr	s15, [r3]
 800358e:	eef0 7ae7 	vabs.f32	s15, s15
 8003592:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003596:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 80036c0 <VibeCheck_Loop+0x280>
 800359a:	ee27 5b06 	vmul.f64	d5, d7, d6
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	69fa      	ldr	r2, [r7, #28]
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	18ca      	adds	r2, r1, r3
 80035ac:	4b51      	ldr	r3, [pc, #324]	@ (80036f4 <VibeCheck_Loop+0x2b4>)
 80035ae:	4413      	add	r3, r2
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80035ba:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80035be:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80035c2:	edc7 7a00 	vstr	s15, [r7]
 80035c6:	783b      	ldrb	r3, [r7, #0]
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	2300      	movs	r3, #0
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2300      	movs	r3, #0
 80035d0:	4621      	mov	r1, r4
 80035d2:	f000 fa8a 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_y) / vc->sensor.sensor_config[i].g_range, 0);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	483c      	ldr	r0, [pc, #240]	@ (80036cc <VibeCheck_Loop+0x28c>)
 80035da:	4418      	add	r0, r3
 80035dc:	69fa      	ldr	r2, [r7, #28]
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	1c5c      	adds	r4, r3, #1
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	69fa      	ldr	r2, [r7, #28]
 80035ea:	4613      	mov	r3, r2
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	18ca      	adds	r2, r1, r3
 80035f4:	4b40      	ldr	r3, [pc, #256]	@ (80036f8 <VibeCheck_Loop+0x2b8>)
 80035f6:	4413      	add	r3, r2
 80035f8:	edd3 7a00 	vldr	s15, [r3]
 80035fc:	eef0 7ae7 	vabs.f32	s15, s15
 8003600:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003604:	ed9f 6b2e 	vldr	d6, [pc, #184]	@ 80036c0 <VibeCheck_Loop+0x280>
 8003608:	ee27 5b06 	vmul.f64	d5, d7, d6
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	18ca      	adds	r2, r1, r3
 800361a:	4b36      	ldr	r3, [pc, #216]	@ (80036f4 <VibeCheck_Loop+0x2b4>)
 800361c:	4413      	add	r3, r2
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	ee07 3a90 	vmov	s15, r3
 8003624:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003628:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800362c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003630:	edc7 7a00 	vstr	s15, [r7]
 8003634:	783b      	ldrb	r3, [r7, #0]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2200      	movs	r2, #0
 800363a:	9200      	str	r2, [sp, #0]
 800363c:	2200      	movs	r2, #0
 800363e:	4621      	mov	r1, r4
 8003640:	f000 fa53 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_z) / vc->sensor.sensor_config[i].g_range);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4821      	ldr	r0, [pc, #132]	@ (80036cc <VibeCheck_Loop+0x28c>)
 8003648:	4418      	add	r0, r3
 800364a:	69fa      	ldr	r2, [r7, #28]
 800364c:	4613      	mov	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4413      	add	r3, r2
 8003652:	1c9c      	adds	r4, r3, #2
 8003654:	6879      	ldr	r1, [r7, #4]
 8003656:	69fa      	ldr	r2, [r7, #28]
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	18ca      	adds	r2, r1, r3
 8003662:	4b26      	ldr	r3, [pc, #152]	@ (80036fc <VibeCheck_Loop+0x2bc>)
 8003664:	4413      	add	r3, r2
 8003666:	edd3 7a00 	vldr	s15, [r3]
 800366a:	eef0 7ae7 	vabs.f32	s15, s15
 800366e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003672:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80036c0 <VibeCheck_Loop+0x280>
 8003676:	ee27 5b06 	vmul.f64	d5, d7, d6
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	18ca      	adds	r2, r1, r3
 8003688:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <VibeCheck_Loop+0x2b4>)
 800368a:	4413      	add	r3, r2
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003696:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800369a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800369e:	edc7 7a00 	vstr	s15, [r7]
 80036a2:	783b      	ldrb	r3, [r7, #0]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	2300      	movs	r3, #0
 80036aa:	2200      	movs	r2, #0
 80036ac:	4621      	mov	r1, r4
 80036ae:	f000 fa1c 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4b05      	ldr	r3, [pc, #20]	@ (80036cc <VibeCheck_Loop+0x28c>)
 80036b6:	4413      	add	r3, r2
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 fa88 	bl	8003bce <VibeCheckRGB_SendColors>
 80036be:	e0d6      	b.n	800386e <VibeCheck_Loop+0x42e>
 80036c0:	00000000 	.word	0x00000000
 80036c4:	406fe000 	.word	0x406fe000
 80036c8:	00011444 	.word	0x00011444
 80036cc:	00012490 	.word	0x00012490
 80036d0:	00012a10 	.word	0x00012a10
 80036d4:	0801dbc4 	.word	0x0801dbc4
 80036d8:	0801dbb4 	.word	0x0801dbb4
 80036dc:	0801dc40 	.word	0x0801dc40
 80036e0:	0801dc30 	.word	0x0801dc30
 80036e4:	24013680 	.word	0x24013680
 80036e8:	00012b0c 	.word	0x00012b0c
 80036ec:	00012b10 	.word	0x00012b10
 80036f0:	00012a84 	.word	0x00012a84
 80036f4:	00012a20 	.word	0x00012a20
 80036f8:	00012a88 	.word	0x00012a88
 80036fc:	00012a8c 	.word	0x00012a8c
					}
					else if (vc->sensor.status[i].gyro_measuring)
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	69fa      	ldr	r2, [r7, #28]
 8003704:	4613      	mov	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	18ca      	adds	r2, r1, r3
 800370e:	4b60      	ldr	r3, [pc, #384]	@ (8003890 <VibeCheck_Loop+0x450>)
 8003710:	4413      	add	r3, r2
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80aa 	beq.w	800386e <VibeCheck_Loop+0x42e>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_x) / vc->sensor.sensor_config[i].dps_range, 0, 0);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	485d      	ldr	r0, [pc, #372]	@ (8003894 <VibeCheck_Loop+0x454>)
 800371e:	4418      	add	r0, r3
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	4613      	mov	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	189c      	adds	r4, r3, r2
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	69fa      	ldr	r2, [r7, #28]
 800372c:	4613      	mov	r3, r2
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	18ca      	adds	r2, r1, r3
 8003736:	4b58      	ldr	r3, [pc, #352]	@ (8003898 <VibeCheck_Loop+0x458>)
 8003738:	4413      	add	r3, r2
 800373a:	edd3 7a00 	vldr	s15, [r3]
 800373e:	eef0 7ae7 	vabs.f32	s15, s15
 8003742:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003746:	ed9f 6b50 	vldr	d6, [pc, #320]	@ 8003888 <VibeCheck_Loop+0x448>
 800374a:	ee27 5b06 	vmul.f64	d5, d7, d6
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	4613      	mov	r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	18ca      	adds	r2, r1, r3
 800375c:	4b4f      	ldr	r3, [pc, #316]	@ (800389c <VibeCheck_Loop+0x45c>)
 800375e:	4413      	add	r3, r2
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	ee07 3a90 	vmov	s15, r3
 8003766:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800376a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800376e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003772:	edc7 7a00 	vstr	s15, [r7]
 8003776:	783b      	ldrb	r3, [r7, #0]
 8003778:	b2da      	uxtb	r2, r3
 800377a:	2300      	movs	r3, #0
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	2300      	movs	r3, #0
 8003780:	4621      	mov	r1, r4
 8003782:	f000 f9b2 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_y) / vc->sensor.sensor_config[i].dps_range, 0);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4842      	ldr	r0, [pc, #264]	@ (8003894 <VibeCheck_Loop+0x454>)
 800378a:	4418      	add	r0, r3
 800378c:	69fa      	ldr	r2, [r7, #28]
 800378e:	4613      	mov	r3, r2
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4413      	add	r3, r2
 8003794:	1c5c      	adds	r4, r3, #1
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	69fa      	ldr	r2, [r7, #28]
 800379a:	4613      	mov	r3, r2
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	1a9b      	subs	r3, r3, r2
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	18ca      	adds	r2, r1, r3
 80037a4:	4b3e      	ldr	r3, [pc, #248]	@ (80038a0 <VibeCheck_Loop+0x460>)
 80037a6:	4413      	add	r3, r2
 80037a8:	edd3 7a00 	vldr	s15, [r3]
 80037ac:	eef0 7ae7 	vabs.f32	s15, s15
 80037b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80037b4:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 8003888 <VibeCheck_Loop+0x448>
 80037b8:	ee27 5b06 	vmul.f64	d5, d7, d6
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	69fa      	ldr	r2, [r7, #28]
 80037c0:	4613      	mov	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	18ca      	adds	r2, r1, r3
 80037ca:	4b34      	ldr	r3, [pc, #208]	@ (800389c <VibeCheck_Loop+0x45c>)
 80037cc:	4413      	add	r3, r2
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	ee07 3a90 	vmov	s15, r3
 80037d4:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80037d8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037dc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80037e0:	edc7 7a00 	vstr	s15, [r7]
 80037e4:	783b      	ldrb	r3, [r7, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2200      	movs	r2, #0
 80037ea:	9200      	str	r2, [sp, #0]
 80037ec:	2200      	movs	r2, #0
 80037ee:	4621      	mov	r1, r4
 80037f0:	f000 f97b 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_z) / vc->sensor.sensor_config[i].dps_range);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4827      	ldr	r0, [pc, #156]	@ (8003894 <VibeCheck_Loop+0x454>)
 80037f8:	4418      	add	r0, r3
 80037fa:	69fa      	ldr	r2, [r7, #28]
 80037fc:	4613      	mov	r3, r2
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4413      	add	r3, r2
 8003802:	1c9c      	adds	r4, r3, #2
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	69fa      	ldr	r2, [r7, #28]
 8003808:	4613      	mov	r3, r2
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	1a9b      	subs	r3, r3, r2
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	18ca      	adds	r2, r1, r3
 8003812:	4b24      	ldr	r3, [pc, #144]	@ (80038a4 <VibeCheck_Loop+0x464>)
 8003814:	4413      	add	r3, r2
 8003816:	edd3 7a00 	vldr	s15, [r3]
 800381a:	eef0 7ae7 	vabs.f32	s15, s15
 800381e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003822:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 8003888 <VibeCheck_Loop+0x448>
 8003826:	ee27 5b06 	vmul.f64	d5, d7, d6
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	4613      	mov	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	1a9b      	subs	r3, r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	18ca      	adds	r2, r1, r3
 8003838:	4b18      	ldr	r3, [pc, #96]	@ (800389c <VibeCheck_Loop+0x45c>)
 800383a:	4413      	add	r3, r2
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	ee07 3a90 	vmov	s15, r3
 8003842:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003846:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800384a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800384e:	edc7 7a00 	vstr	s15, [r7]
 8003852:	783b      	ldrb	r3, [r7, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	2300      	movs	r3, #0
 800385a:	2200      	movs	r2, #0
 800385c:	4621      	mov	r1, r4
 800385e:	f000 f944 	bl	8003aea <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	4b0b      	ldr	r3, [pc, #44]	@ (8003894 <VibeCheck_Loop+0x454>)
 8003866:	4413      	add	r3, r2
 8003868:	4618      	mov	r0, r3
 800386a:	f000 f9b0 	bl	8003bce <VibeCheckRGB_SendColors>
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3301      	adds	r3, #1
 8003872:	61fb      	str	r3, [r7, #28]
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	2b02      	cmp	r3, #2
 8003878:	f67f ae5d 	bls.w	8003536 <VibeCheck_Loop+0xf6>
					}
				}
			}
		}
	}
}
 800387c:	bf00      	nop
 800387e:	3724      	adds	r7, #36	@ 0x24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd90      	pop	{r4, r7, pc}
 8003884:	f3af 8000 	nop.w
 8003888:	00000000 	.word	0x00000000
 800388c:	406fe000 	.word	0x406fe000
 8003890:	00012b14 	.word	0x00012b14
 8003894:	00012490 	.word	0x00012490
 8003898:	00012a90 	.word	0x00012a90
 800389c:	00012a28 	.word	0x00012a28
 80038a0:	00012a94 	.word	0x00012a94
 80038a4:	00012a98 	.word	0x00012a98

080038a8 <VibeCheckRGB_Init>:

#include "vibecheck_rgb.h"


void VibeCheckRGB_Init(VibeCheckRGB* rgb, TIM_HandleTypeDef* htim)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
	Sequencer_Init(&rgb->base_sequence);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fe fc81 	bl	80021c0 <Sequencer_Init>
	Sequencer_Init(&rgb->top_sequence);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fc7b 	bl	80021c0 <Sequencer_Init>

	htim->Instance->PSC = VC_RGB_TIM_PSC - 1;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2202      	movs	r2, #2
 80038d0:	629a      	str	r2, [r3, #40]	@ 0x28
	htim->Instance->ARR = VC_RGB_TIM_ARR - 1;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2263      	movs	r2, #99	@ 0x63
 80038d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	rgb->htim = htim;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	601a      	str	r2, [r3, #0]

	/* clear the DMA buffer, particularly setting all zeros during the reset time */
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	e008      	b.n	80038f8 <VibeCheckRGB_Init+0x50>
		rgb->bit_stream[i] = 0;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	3210      	adds	r2, #16
 80038ec:	2100      	movs	r1, #0
 80038ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	3301      	adds	r3, #1
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f5b3 7f26 	cmp.w	r3, #664	@ 0x298
 80038fe:	d3f2      	bcc.n	80038e6 <VibeCheckRGB_Init+0x3e>

	/* turn off all LEDs */
	VibeCheckRGB_SetAllOff(rgb);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f94a 	bl	8003b9a <VibeCheckRGB_SetAllOff>
	VibeCheckRGB_SendColors(rgb);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f961 	bl	8003bce <VibeCheckRGB_SendColors>
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <VibeCheckRGB_Update>:


void VibeCheckRGB_Update(VibeCheckRGB* rgb)  /* call repeatedly in the main loop */
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08a      	sub	sp, #40	@ 0x28
 8003918:	af02      	add	r7, sp, #8
 800391a:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 800391c:	f003 fd4c 	bl	80073b8 <HAL_GetTick>
 8003920:	6178      	str	r0, [r7, #20]
	uint32_t step;
	if (Sequencer_Update(&rgb->top_sequence, time, &step))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003928:	f107 0210 	add.w	r2, r7, #16
 800392c:	6979      	ldr	r1, [r7, #20]
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe fc78 	bl	8002224 <Sequencer_Update>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d028      	beq.n	800398c <VibeCheckRGB_Update+0x78>
	{
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	e01e      	b.n	800397e <VibeCheckRGB_Update+0x6a>
		{
			VibeCheckRGB_Color color = rgb->top_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f8d3 157c 	ldr.w	r1, [r3, #1404]	@ 0x57c
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4613      	mov	r3, r2
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	441a      	add	r2, r3
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	441a      	add	r2, r3
 8003952:	4613      	mov	r3, r2
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	4413      	add	r3, r2
 8003958:	18ca      	adds	r2, r1, r3
 800395a:	f107 030c 	add.w	r3, r7, #12
 800395e:	8811      	ldrh	r1, [r2, #0]
 8003960:	7892      	ldrb	r2, [r2, #2]
 8003962:	8019      	strh	r1, [r3, #0]
 8003964:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 8003966:	7b3a      	ldrb	r2, [r7, #12]
 8003968:	7b79      	ldrb	r1, [r7, #13]
 800396a:	7bbb      	ldrb	r3, [r7, #14]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	460b      	mov	r3, r1
 8003970:	69f9      	ldr	r1, [r7, #28]
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f8b9 	bl	8003aea <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	3301      	adds	r3, #1
 800397c:	61fb      	str	r3, [r7, #28]
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d9dd      	bls.n	8003940 <VibeCheckRGB_Update+0x2c>
		}
		VibeCheckRGB_SendColors(rgb);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 f922 	bl	8003bce <VibeCheckRGB_SendColors>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
		}
		VibeCheckRGB_SendColors(rgb);
	}
}
 800398a:	e03c      	b.n	8003a06 <VibeCheckRGB_Update+0xf2>
	else if (!Sequencer_IsRunning(&rgb->top_sequence) && Sequencer_Update(&rgb->base_sequence, time, &step))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe fca9 	bl	80022ea <Sequencer_IsRunning>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d133      	bne.n	8003a06 <VibeCheckRGB_Update+0xf2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 80039a4:	f107 0210 	add.w	r2, r7, #16
 80039a8:	6979      	ldr	r1, [r7, #20]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fe fc3a 	bl	8002224 <Sequencer_Update>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d027      	beq.n	8003a06 <VibeCheckRGB_Update+0xf2>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 80039b6:	2300      	movs	r3, #0
 80039b8:	61bb      	str	r3, [r7, #24]
 80039ba:	e01e      	b.n	80039fa <VibeCheckRGB_Update+0xe6>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 1564 	ldr.w	r1, [r3, #1380]	@ 0x564
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	4613      	mov	r3, r2
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	441a      	add	r2, r3
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	441a      	add	r2, r3
 80039ce:	4613      	mov	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4413      	add	r3, r2
 80039d4:	18ca      	adds	r2, r1, r3
 80039d6:	f107 0308 	add.w	r3, r7, #8
 80039da:	8811      	ldrh	r1, [r2, #0]
 80039dc:	7892      	ldrb	r2, [r2, #2]
 80039de:	8019      	strh	r1, [r3, #0]
 80039e0:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 80039e2:	7a3a      	ldrb	r2, [r7, #8]
 80039e4:	7a79      	ldrb	r1, [r7, #9]
 80039e6:	7abb      	ldrb	r3, [r7, #10]
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	460b      	mov	r3, r1
 80039ec:	69b9      	ldr	r1, [r7, #24]
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f87b 	bl	8003aea <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	3301      	adds	r3, #1
 80039f8:	61bb      	str	r3, [r7, #24]
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d9dd      	bls.n	80039bc <VibeCheckRGB_Update+0xa8>
		VibeCheckRGB_SendColors(rgb);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f8e4 	bl	8003bce <VibeCheckRGB_SendColors>
}
 8003a06:	bf00      	nop
 8003a08:	3720      	adds	r7, #32
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <VibeCheckRGB_SetBaseSequence>:


void VibeCheckRGB_SetBaseSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b084      	sub	sp, #16
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	60f8      	str	r0, [r7, #12]
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	603b      	str	r3, [r7, #0]
	rgb->base_sequence_colors = color;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	f8c3 2564 	str.w	r2, [r3, #1380]	@ 0x564
	Sequencer_SetSequence(&rgb->base_sequence, time, len, 1);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f503 60aa 	add.w	r0, r3, #1360	@ 0x550
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	68b9      	ldr	r1, [r7, #8]
 8003a30:	f7fe fbe2 	bl	80021f8 <Sequencer_SetSequence>
}
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <VibeCheckRGB_StartBaseSequence>:

void VibeCheckRGB_StartBaseSequence(VibeCheckRGB* rgb)
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->base_sequence, HAL_GetTick());
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f503 64aa 	add.w	r4, r3, #1360	@ 0x550
 8003a4a:	f003 fcb5 	bl	80073b8 <HAL_GetTick>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4619      	mov	r1, r3
 8003a52:	4620      	mov	r0, r4
 8003a54:	f7fe fc28 	bl	80022a8 <Sequencer_Start>
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd90      	pop	{r4, r7, pc}

08003a60 <VibeCheckRGB_StopBaseSequence>:

void VibeCheckRGB_StopBaseSequence(VibeCheckRGB* rgb)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->base_sequence);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe fc2e 	bl	80022d0 <Sequencer_Stop>
}
 8003a74:	bf00      	nop
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <VibeCheckRGB_SetTopSequence>:

void VibeCheckRGB_SetTopSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	603b      	str	r3, [r7, #0]
	rgb->top_sequence_colors = color;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	f8c3 257c 	str.w	r2, [r3, #1404]	@ 0x57c
	Sequencer_SetSequence(&rgb->top_sequence, time, len, 0);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f503 60ad 	add.w	r0, r3, #1384	@ 0x568
 8003a98:	2300      	movs	r3, #0
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	f7fe fbab 	bl	80021f8 <Sequencer_SetSequence>
}
 8003aa2:	bf00      	nop
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <VibeCheckRGB_StartTopSequence>:

void VibeCheckRGB_StartTopSequence(VibeCheckRGB* rgb)
{
 8003aaa:	b590      	push	{r4, r7, lr}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->top_sequence, HAL_GetTick());
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f503 64ad 	add.w	r4, r3, #1384	@ 0x568
 8003ab8:	f003 fc7e 	bl	80073b8 <HAL_GetTick>
 8003abc:	4603      	mov	r3, r0
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	f7fe fbf1 	bl	80022a8 <Sequencer_Start>
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd90      	pop	{r4, r7, pc}

08003ace <VibeCheckRGB_StopTopSequence>:

void VibeCheckRGB_StopTopSequence(VibeCheckRGB* rgb)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->top_sequence);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7fe fbf7 	bl	80022d0 <Sequencer_Stop>
}
 8003ae2:	bf00      	nop
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <VibeCheckRGB_SetColor>:


void VibeCheckRGB_SetColor(VibeCheckRGB* rgb, uint32_t index, uint8_t r, uint8_t g, uint8_t b)  /* set the color of an individual LED */
{
 8003aea:	b480      	push	{r7}
 8003aec:	b085      	sub	sp, #20
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	60f8      	str	r0, [r7, #12]
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	4611      	mov	r1, r2
 8003af6:	461a      	mov	r2, r3
 8003af8:	460b      	mov	r3, r1
 8003afa:	71fb      	strb	r3, [r7, #7]
 8003afc:	4613      	mov	r3, r2
 8003afe:	71bb      	strb	r3, [r7, #6]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	d901      	bls.n	8003b0a <VibeCheckRGB_SetColor+0x20>
		index = VC_RGB_NUM_LEDS - 1;
 8003b06:	2308      	movs	r3, #8
 8003b08:	60bb      	str	r3, [r7, #8]

	rgb->colors[index].r = r;
 8003b0a:	68f9      	ldr	r1, [r7, #12]
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	4413      	add	r3, r2
 8003b14:	440b      	add	r3, r1
 8003b16:	3304      	adds	r3, #4
 8003b18:	79fa      	ldrb	r2, [r7, #7]
 8003b1a:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].g = g;
 8003b1c:	68f9      	ldr	r1, [r7, #12]
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	440b      	add	r3, r1
 8003b28:	3305      	adds	r3, #5
 8003b2a:	79ba      	ldrb	r2, [r7, #6]
 8003b2c:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].b = b;
 8003b2e:	68f9      	ldr	r1, [r7, #12]
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	4613      	mov	r3, r2
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	4413      	add	r3, r2
 8003b38:	440b      	add	r3, r1
 8003b3a:	3306      	adds	r3, #6
 8003b3c:	7e3a      	ldrb	r2, [r7, #24]
 8003b3e:	701a      	strb	r2, [r3, #0]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <VibeCheckRGB_GetColor>:


VibeCheckRGB_Color VibeCheckRGB_GetColor(VibeCheckRGB* rgb, uint32_t index)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d901      	bls.n	8003b60 <VibeCheckRGB_GetColor+0x14>
			index = VC_RGB_NUM_LEDS - 1;
 8003b5c:	2308      	movs	r3, #8
 8003b5e:	603b      	str	r3, [r7, #0]

	return rgb->colors[index];
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	4613      	mov	r3, r2
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	4413      	add	r3, r2
 8003b6a:	18ca      	adds	r2, r1, r3
 8003b6c:	f107 030c 	add.w	r3, r7, #12
 8003b70:	3204      	adds	r2, #4
 8003b72:	8811      	ldrh	r1, [r2, #0]
 8003b74:	7892      	ldrb	r2, [r2, #2]
 8003b76:	8019      	strh	r1, [r3, #0]
 8003b78:	709a      	strb	r2, [r3, #2]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	7b3a      	ldrb	r2, [r7, #12]
 8003b7e:	f362 0307 	bfi	r3, r2, #0, #8
 8003b82:	7b7a      	ldrb	r2, [r7, #13]
 8003b84:	f362 230f 	bfi	r3, r2, #8, #8
 8003b88:	7bba      	ldrb	r2, [r7, #14]
 8003b8a:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3714      	adds	r7, #20
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <VibeCheckRGB_SetAllOff>:


void VibeCheckRGB_SetAllOff(VibeCheckRGB* rgb)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af02      	add	r7, sp, #8
 8003ba0:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60fb      	str	r3, [r7, #12]
 8003ba6:	e00a      	b.n	8003bbe <VibeCheckRGB_SetAllOff+0x24>
		VibeCheckRGB_SetColor(rgb, i, 0, 0, 0);
 8003ba8:	2300      	movs	r3, #0
 8003baa:	9300      	str	r3, [sp, #0]
 8003bac:	2300      	movs	r3, #0
 8003bae:	2200      	movs	r2, #0
 8003bb0:	68f9      	ldr	r1, [r7, #12]
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7ff ff99 	bl	8003aea <VibeCheckRGB_SetColor>
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d9f1      	bls.n	8003ba8 <VibeCheckRGB_SetAllOff+0xe>
}
 8003bc4:	bf00      	nop
 8003bc6:	bf00      	nop
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <VibeCheckRGB_SendColors>:


void VibeCheckRGB_SendColors(VibeCheckRGB* rgb)  /* send the colors to the LEDs */
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b088      	sub	sp, #32
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
	/* compute the bit stream timings */
	uint32_t i = VC_RGB_RESET_PERIODS;  /* put the reset periods first so we are not affected by spurious pin events at startup and such */
 8003bd6:	23e0      	movs	r3, #224	@ 0xe0
 8003bd8:	61fb      	str	r3, [r7, #28]
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61bb      	str	r3, [r7, #24]
 8003bde:	e06e      	b.n	8003cbe <VibeCheckRGB_SendColors+0xf0>
	{
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003be0:	2308      	movs	r3, #8
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	e01d      	b.n	8003c22 <VibeCheckRGB_SendColors+0x54>
			rgb->bit_stream[i++] = ((rgb->colors[j].g >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4613      	mov	r3, r2
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	4413      	add	r3, r2
 8003bf0:	440b      	add	r3, r1
 8003bf2:	3305      	adds	r3, #5
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	fa42 f303 	asr.w	r3, r2, r3
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <VibeCheckRGB_SendColors+0x3e>
 8003c08:	2130      	movs	r1, #48	@ 0x30
 8003c0a:	e000      	b.n	8003c0e <VibeCheckRGB_SendColors+0x40>
 8003c0c:	2118      	movs	r1, #24
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	61fa      	str	r2, [r7, #28]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	3310      	adds	r3, #16
 8003c18:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1de      	bne.n	8003be6 <VibeCheckRGB_SendColors+0x18>

		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c28:	2308      	movs	r3, #8
 8003c2a:	613b      	str	r3, [r7, #16]
 8003c2c:	e01d      	b.n	8003c6a <VibeCheckRGB_SendColors+0x9c>
			rgb->bit_stream[i++] = ((rgb->colors[j].r >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4613      	mov	r3, r2
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	4413      	add	r3, r2
 8003c38:	440b      	add	r3, r1
 8003c3a:	3304      	adds	r3, #4
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	fa42 f303 	asr.w	r3, r2, r3
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <VibeCheckRGB_SendColors+0x86>
 8003c50:	2130      	movs	r1, #48	@ 0x30
 8003c52:	e000      	b.n	8003c56 <VibeCheckRGB_SendColors+0x88>
 8003c54:	2118      	movs	r1, #24
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	61fa      	str	r2, [r7, #28]
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	3310      	adds	r3, #16
 8003c60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	613b      	str	r3, [r7, #16]
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1de      	bne.n	8003c2e <VibeCheckRGB_SendColors+0x60>

		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003c70:	2308      	movs	r3, #8
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	e01d      	b.n	8003cb2 <VibeCheckRGB_SendColors+0xe4>
			rgb->bit_stream[i++] = ((rgb->colors[j].b >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	4413      	add	r3, r2
 8003c80:	440b      	add	r3, r1
 8003c82:	3306      	adds	r3, #6
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	fa42 f303 	asr.w	r3, r2, r3
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <VibeCheckRGB_SendColors+0xce>
 8003c98:	2130      	movs	r1, #48	@ 0x30
 8003c9a:	e000      	b.n	8003c9e <VibeCheckRGB_SendColors+0xd0>
 8003c9c:	2118      	movs	r1, #24
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	61fa      	str	r2, [r7, #28]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	3310      	adds	r3, #16
 8003ca8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1de      	bne.n	8003c76 <VibeCheckRGB_SendColors+0xa8>
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	61bb      	str	r3, [r7, #24]
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d98d      	bls.n	8003be0 <VibeCheckRGB_SendColors+0x12>
	}

	/* start the DMA transfer */
	(void)HAL_TIM_PWM_Start_DMA(rgb->htim, VC_RGB_TIM_CHANNEL, (uint32_t*)rgb->bit_stream, VC_RGB_BUF_LEN);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6818      	ldr	r0, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f103 0220 	add.w	r2, r3, #32
 8003cce:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	f00e f828 	bl	8011d28 <HAL_TIM_PWM_Start_DMA>
}
 8003cd8:	bf00      	nop
 8003cda:	3720      	adds	r7, #32
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <VibeCheckRGBCMD_Execute>:

*/


uint32_t VibeCheckRGBCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b09c      	sub	sp, #112	@ 0x70
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
	VibeCheckRGB* rgb = (VibeCheckRGB*) obj;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	667b      	str	r3, [r7, #100]	@ 0x64

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8003cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cf2:	2240      	movs	r2, #64	@ 0x40
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	6838      	ldr	r0, [r7, #0]
 8003cf8:	f001 fe46 	bl	8005988 <VibeCheckShell_GetNextString>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 80c2 	beq.w	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
	{
		if (!strcmp(str, "set"))
 8003d04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d08:	4962      	ldr	r1, [pc, #392]	@ (8003e94 <VibeCheckRGBCMD_Execute+0x1b4>)
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fc fb00 	bl	8000310 <strcmp>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d141      	bne.n	8003d9a <VibeCheckRGBCMD_Execute+0xba>
		{
			int32_t index, r, g, b;
			if (VibeCheckShell_GetNextInt(shell, &index)
 8003d16:	f107 0320 	add.w	r3, r7, #32
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	6838      	ldr	r0, [r7, #0]
 8003d1e:	f001 feab 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80af 	beq.w	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &r)
 8003d2a:	f107 031c 	add.w	r3, r7, #28
 8003d2e:	4619      	mov	r1, r3
 8003d30:	6838      	ldr	r0, [r7, #0]
 8003d32:	f001 fea1 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80a5 	beq.w	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &g)
 8003d3e:	f107 0318 	add.w	r3, r7, #24
 8003d42:	4619      	mov	r1, r3
 8003d44:	6838      	ldr	r0, [r7, #0]
 8003d46:	f001 fe97 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 809b 	beq.w	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &b))
 8003d52:	f107 0314 	add.w	r3, r7, #20
 8003d56:	4619      	mov	r1, r3
 8003d58:	6838      	ldr	r0, [r7, #0]
 8003d5a:	f001 fe8d 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 8091 	beq.w	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_SetColor(rgb, index, r, g, b);
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	b2d9      	uxtb	r1, r3
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	4601      	mov	r1, r0
 8003d7c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d7e:	f7ff feb4 	bl	8003aea <VibeCheckRGB_SetColor>
				VibeCheckRGB_SendColors(rgb);
 8003d82:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d84:	f7ff ff23 	bl	8003bce <VibeCheckRGB_SendColors>
				VibeCheckShell_PutOutputString(shell, "ack");
 8003d88:	4943      	ldr	r1, [pc, #268]	@ (8003e98 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003d8a:	6838      	ldr	r0, [r7, #0]
 8003d8c:	f001 ff1c 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003d90:	6838      	ldr	r0, [r7, #0]
 8003d92:	f001 ff99 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e077      	b.n	8003e8a <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "get"))
 8003d9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d9e:	493f      	ldr	r1, [pc, #252]	@ (8003e9c <VibeCheckRGBCMD_Execute+0x1bc>)
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fc fab5 	bl	8000310 <strcmp>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d137      	bne.n	8003e1c <VibeCheckRGBCMD_Execute+0x13c>
		{
			int32_t index;
			if (VibeCheckShell_GetNextInt(shell, &index))
 8003dac:	f107 0310 	add.w	r3, r7, #16
 8003db0:	4619      	mov	r1, r3
 8003db2:	6838      	ldr	r0, [r7, #0]
 8003db4:	f001 fe60 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d064      	beq.n	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_Color color = VibeCheckRGB_GetColor(rgb, index);
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003dc4:	f7ff fec2 	bl	8003b4c <VibeCheckRGB_GetColor>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	733a      	strb	r2, [r7, #12]
 8003dce:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003dd2:	737a      	strb	r2, [r7, #13]
 8003dd4:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003dd8:	73bb      	strb	r3, [r7, #14]

				VibeCheckShell_PutOutputString(shell, "ack");
 8003dda:	492f      	ldr	r1, [pc, #188]	@ (8003e98 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003ddc:	6838      	ldr	r0, [r7, #0]
 8003dde:	f001 fef3 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputSeparator(shell);
 8003de2:	6838      	ldr	r0, [r7, #0]
 8003de4:	f001 ff62 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.r);
 8003de8:	7b3b      	ldrb	r3, [r7, #12]
 8003dea:	4619      	mov	r1, r3
 8003dec:	6838      	ldr	r0, [r7, #0]
 8003dee:	f001 ff27 	bl	8005c40 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003df2:	6838      	ldr	r0, [r7, #0]
 8003df4:	f001 ff5a 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.g);
 8003df8:	7b7b      	ldrb	r3, [r7, #13]
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	6838      	ldr	r0, [r7, #0]
 8003dfe:	f001 ff1f 	bl	8005c40 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e02:	6838      	ldr	r0, [r7, #0]
 8003e04:	f001 ff52 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.b);
 8003e08:	7bbb      	ldrb	r3, [r7, #14]
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6838      	ldr	r0, [r7, #0]
 8003e0e:	f001 ff17 	bl	8005c40 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003e12:	6838      	ldr	r0, [r7, #0]
 8003e14:	f001 ff58 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e036      	b.n	8003e8a <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "start"))  /* TODO: revisit this once we have a clearer idea of how the LED sequence should behave */
 8003e1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e20:	491f      	ldr	r1, [pc, #124]	@ (8003ea0 <VibeCheckRGBCMD_Execute+0x1c0>)
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fc fa74 	bl	8000310 <strcmp>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10e      	bne.n	8003e4c <VibeCheckRGBCMD_Execute+0x16c>
		{
			VibeCheckRGB_StartBaseSequence(rgb);
 8003e2e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e30:	f7ff fe04 	bl	8003a3c <VibeCheckRGB_StartBaseSequence>
			VibeCheckRGB_StartTopSequence(rgb);
 8003e34:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e36:	f7ff fe38 	bl	8003aaa <VibeCheckRGB_StartTopSequence>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e3a:	4917      	ldr	r1, [pc, #92]	@ (8003e98 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e3c:	6838      	ldr	r0, [r7, #0]
 8003e3e:	f001 fec3 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e42:	6838      	ldr	r0, [r7, #0]
 8003e44:	f001 ff40 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e01e      	b.n	8003e8a <VibeCheckRGBCMD_Execute+0x1aa>
		}
		else if (!strcmp(str, "stop"))
 8003e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e50:	4914      	ldr	r1, [pc, #80]	@ (8003ea4 <VibeCheckRGBCMD_Execute+0x1c4>)
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fc fa5c 	bl	8000310 <strcmp>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d114      	bne.n	8003e88 <VibeCheckRGBCMD_Execute+0x1a8>
		{
			VibeCheckRGB_StopBaseSequence(rgb);
 8003e5e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e60:	f7ff fdfe 	bl	8003a60 <VibeCheckRGB_StopBaseSequence>
			VibeCheckRGB_StopTopSequence(rgb);
 8003e64:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e66:	f7ff fe32 	bl	8003ace <VibeCheckRGB_StopTopSequence>
			VibeCheckRGB_SetAllOff(rgb);
 8003e6a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e6c:	f7ff fe95 	bl	8003b9a <VibeCheckRGB_SetAllOff>
			VibeCheckRGB_SendColors(rgb);
 8003e70:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e72:	f7ff feac 	bl	8003bce <VibeCheckRGB_SendColors>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e76:	4908      	ldr	r1, [pc, #32]	@ (8003e98 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e78:	6838      	ldr	r0, [r7, #0]
 8003e7a:	f001 fea5 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e7e:	6838      	ldr	r0, [r7, #0]
 8003e80:	f001 ff22 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e000      	b.n	8003e8a <VibeCheckRGBCMD_Execute+0x1aa>
		}
	}

	return 0;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3768      	adds	r7, #104	@ 0x68
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	0801d738 	.word	0x0801d738
 8003e98:	0801d73c 	.word	0x0801d73c
 8003e9c:	0801d740 	.word	0x0801d740
 8003ea0:	0801d744 	.word	0x0801d744
 8003ea4:	0801d74c 	.word	0x0801d74c

08003ea8 <VibeCheckSensor_Init>:

#include "vibecheck_sensor.h"


void VibeCheckSensor_Init(VibeCheckSensor* sensor, volatile uint32_t* time_micros, SPI_HandleTypeDef* hspi0, SPI_HandleTypeDef* hspi1, SPI_HandleTypeDef* hspi2)
{
 8003ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eaa:	b0a1      	sub	sp, #132	@ 0x84
 8003eac:	af06      	add	r7, sp, #24
 8003eae:	6178      	str	r0, [r7, #20]
 8003eb0:	6139      	str	r1, [r7, #16]
 8003eb2:	60fa      	str	r2, [r7, #12]
 8003eb4:	60bb      	str	r3, [r7, #8]
	sensor->data_ind = 0;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	sensor->data_ready = 0;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	sensor->time_prev_update = 0;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	sensor->generate_fake_data = 0;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

	sensor->time_micros = time_micros;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

	/* set all the configurations to defaults */
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003ede:	2300      	movs	r3, #0
 8003ee0:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ee2:	e04a      	b.n	8003f7a <VibeCheckSensor_Init+0xd2>
	{
		sensor->sensor_config[i].usr_offset_x = 0.0f;
 8003ee4:	6979      	ldr	r1, [r7, #20]
 8003ee6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003ee8:	4613      	mov	r3, r2
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	1a9b      	subs	r3, r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_y = 0.0f;
 8003ef8:	6979      	ldr	r1, [r7, #20]
 8003efa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003efc:	4613      	mov	r3, r2
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	1a9b      	subs	r3, r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	440b      	add	r3, r1
 8003f06:	3304      	adds	r3, #4
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_z = 0.0f;
 8003f0e:	6979      	ldr	r1, [r7, #20]
 8003f10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3308      	adds	r3, #8
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].accel_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f24:	6979      	ldr	r1, [r7, #20]
 8003f26:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f28:	4613      	mov	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	330c      	adds	r3, #12
 8003f34:	220d      	movs	r2, #13
 8003f36:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].g_range = VC_SENSOR_DEFAULT_G_RANGE;
 8003f38:	6979      	ldr	r1, [r7, #20]
 8003f3a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	1a9b      	subs	r3, r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	3310      	adds	r3, #16
 8003f48:	2202      	movs	r2, #2
 8003f4a:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].gyro_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f4c:	6979      	ldr	r1, [r7, #20]
 8003f4e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f50:	4613      	mov	r3, r2
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	3314      	adds	r3, #20
 8003f5c:	220d      	movs	r2, #13
 8003f5e:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].dps_range = VC_SENSOR_DEFAULT_DPS_RANGE;
 8003f60:	6979      	ldr	r1, [r7, #20]
 8003f62:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f64:	4613      	mov	r3, r2
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	3318      	adds	r3, #24
 8003f70:	227d      	movs	r2, #125	@ 0x7d
 8003f72:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f76:	3301      	adds	r3, #1
 8003f78:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d9b1      	bls.n	8003ee4 <VibeCheckSensor_Init+0x3c>
	}


	/* initialize the sensor chips */
	SPI_HandleTypeDef* hspi[VC_SENSOR_NUM_SENSORS] = {hspi0, hspi1, hspi2};
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	GPIO_TypeDef* cs_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_GPIO_Port, ACCEL_NCS2_GPIO_Port, ACCEL_NCS3_GPIO_Port};
 8003f8e:	4a49      	ldr	r2, [pc, #292]	@ (80040b4 <VibeCheckSensor_Init+0x20c>)
 8003f90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003f94:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t cs_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_Pin, ACCEL_NCS2_Pin, ACCEL_NCS3_Pin};
 8003f9a:	4a47      	ldr	r2, [pc, #284]	@ (80040b8 <VibeCheckSensor_Init+0x210>)
 8003f9c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003fa0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fa4:	6018      	str	r0, [r3, #0]
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int1_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_GPIO_Port, ACCEL_INTA2_GPIO_Port, ACCEL_INTA3_GPIO_Port};
 8003faa:	4a44      	ldr	r2, [pc, #272]	@ (80040bc <VibeCheckSensor_Init+0x214>)
 8003fac:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003fb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int1_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_Pin, ACCEL_INTA2_Pin, ACCEL_INTA3_Pin};
 8003fb6:	4a42      	ldr	r2, [pc, #264]	@ (80040c0 <VibeCheckSensor_Init+0x218>)
 8003fb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003fbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fc0:	6018      	str	r0, [r3, #0]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int2_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_GPIO_Port, ACCEL_INTB2_GPIO_Port, ACCEL_INTB3_GPIO_Port};
 8003fc6:	4a3f      	ldr	r2, [pc, #252]	@ (80040c4 <VibeCheckSensor_Init+0x21c>)
 8003fc8:	f107 0320 	add.w	r3, r7, #32
 8003fcc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int2_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_Pin, ACCEL_INTB2_Pin, ACCEL_INTB3_Pin};
 8003fd2:	4a3d      	ldr	r2, [pc, #244]	@ (80040c8 <VibeCheckSensor_Init+0x220>)
 8003fd4:	f107 0318 	add.w	r3, r7, #24
 8003fd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fdc:	6018      	str	r0, [r3, #0]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	8019      	strh	r1, [r3, #0]

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fe6:	e05c      	b.n	80040a2 <VibeCheckSensor_Init+0x1fa>
	{
		LSM6DS3_Init(&sensor->sensor_array[i], &sensor->sensor_config[i],
 8003fe8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003fea:	4613      	mov	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	1a9b      	subs	r3, r3, r2
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	3350      	adds	r3, #80	@ 0x50
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	1d1d      	adds	r5, r3, #4
 8003ffa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	18d6      	adds	r6, r2, r3
 8004008:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	3360      	adds	r3, #96	@ 0x60
 800400e:	f107 0208 	add.w	r2, r7, #8
 8004012:	4413      	add	r3, r2
 8004014:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8004018:	607b      	str	r3, [r7, #4]
 800401a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8004022:	f107 0308 	add.w	r3, r7, #8
 8004026:	18cb      	adds	r3, r1, r3
 8004028:	f853 1c20 	ldr.w	r1, [r3, #-32]
 800402c:	6039      	str	r1, [r7, #0]
 800402e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004036:	f107 0308 	add.w	r3, r7, #8
 800403a:	18c3      	adds	r3, r0, r3
 800403c:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 8004040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004048:	f107 0308 	add.w	r3, r7, #8
 800404c:	18c3      	adds	r3, r0, r3
 800404e:	f853 1c34 	ldr.w	r1, [r3, #-52]
 8004052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 800405a:	f107 0308 	add.w	r3, r7, #8
 800405e:	18c3      	adds	r3, r0, r3
 8004060:	f833 0c3c 	ldrh.w	r0, [r3, #-60]
 8004064:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 800406c:	f107 0308 	add.w	r3, r7, #8
 8004070:	18e3      	adds	r3, r4, r3
 8004072:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8004076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	3360      	adds	r3, #96	@ 0x60
 800407c:	f107 0c08 	add.w	ip, r7, #8
 8004080:	4463      	add	r3, ip
 8004082:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 8004086:	9304      	str	r3, [sp, #16]
 8004088:	9403      	str	r4, [sp, #12]
 800408a:	9002      	str	r0, [sp, #8]
 800408c:	9101      	str	r1, [sp, #4]
 800408e:	9200      	str	r2, [sp, #0]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	4631      	mov	r1, r6
 8004096:	4628      	mov	r0, r5
 8004098:	f7fc fd0e 	bl	8000ab8 <LSM6DS3_Init>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800409c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800409e:	3301      	adds	r3, #1
 80040a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80040a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d99f      	bls.n	8003fe8 <VibeCheckSensor_Init+0x140>
				hspi[i], cs_ports[i], cs_pins[i], int1_ports[i], int1_pins[i], int2_ports[i], int2_pins[i]);
	}

}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	376c      	adds	r7, #108	@ 0x6c
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040b2:	bf00      	nop
 80040b4:	0801d754 	.word	0x0801d754
 80040b8:	0801d760 	.word	0x0801d760
 80040bc:	0801d768 	.word	0x0801d768
 80040c0:	0801d774 	.word	0x0801d774
 80040c4:	0801d77c 	.word	0x0801d77c
 80040c8:	0801d788 	.word	0x0801d788

080040cc <VibeCheckSensor_Update>:


void VibeCheckSensor_Update(VibeCheckSensor* sensor)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80040d4:	f003 f970 	bl	80073b8 <HAL_GetTick>
 80040d8:	61b8      	str	r0, [r7, #24]
	if (time - sensor->time_prev_update > VC_SENSOR_UPDATE_INTERVAL_MS)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80040e8:	f240 8113 	bls.w	8004312 <VibeCheckSensor_Update+0x246>

		/* if not connected -> test for connection -> if success, set connected flag, configure the sensor, and send message to host */
		/* if connected but not running -> test for connection -> if failure, reset connected flag, send message to host */
		/* if running either accelerometer or gyro -> check data received status flag and reset it -> if no data received, reset connected flag, send message to host */

		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80040ec:	2300      	movs	r3, #0
 80040ee:	61fb      	str	r3, [r7, #28]
 80040f0:	e0ac      	b.n	800424c <VibeCheckSensor_Update+0x180>
		{
			if (!sensor->status[i].is_connected)
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	440b      	add	r3, r1
 8004100:	33fc      	adds	r3, #252	@ 0xfc
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d134      	bne.n	8004172 <VibeCheckSensor_Update+0xa6>
			{
				if (LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	4613      	mov	r3, r2
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	3350      	adds	r3, #80	@ 0x50
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	4413      	add	r3, r2
 8004118:	3304      	adds	r3, #4
 800411a:	4618      	mov	r0, r3
 800411c:	f7fc fcf6 	bl	8000b0c <LSM6DS3_TestCommunication>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 808f 	beq.w	8004246 <VibeCheckSensor_Update+0x17a>
				{
					sensor->status[i].is_connected = 1;
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	69fa      	ldr	r2, [r7, #28]
 800412c:	4613      	mov	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	33fc      	adds	r3, #252	@ 0xfc
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]
					sensor->status[i].connection_change_flag = 1;
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	69fa      	ldr	r2, [r7, #28]
 8004140:	4613      	mov	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800414e:	2201      	movs	r2, #1
 8004150:	601a      	str	r2, [r3, #0]
					sensor->status[i].received_data_flag = 1;  /* give ourselves a grace period to receive data by artificially setting the flag */
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	69fa      	ldr	r2, [r7, #28]
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004164:	2201      	movs	r2, #1
 8004166:	601a      	str	r2, [r3, #0]
					VibeCheckSensor_UpdateSensor(sensor, i);
 8004168:	69f9      	ldr	r1, [r7, #28]
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fbe4 	bl	8004938 <VibeCheckSensor_UpdateSensor>
 8004170:	e069      	b.n	8004246 <VibeCheckSensor_Update+0x17a>
				}
			}
			else
			{
				if (!sensor->status[i].accel_measuring && !sensor->status[i].gyro_measuring)
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	69fa      	ldr	r2, [r7, #28]
 8004176:	4613      	mov	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	4413      	add	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d130      	bne.n	80041ec <VibeCheckSensor_Update+0x120>
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	4613      	mov	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d124      	bne.n	80041ec <VibeCheckSensor_Update+0x120>
				{
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 80041a2:	69fa      	ldr	r2, [r7, #28]
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	1a9b      	subs	r3, r3, r2
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	3350      	adds	r3, #80	@ 0x50
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	4413      	add	r3, r2
 80041b2:	3304      	adds	r3, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fc fca9 	bl	8000b0c <LSM6DS3_TestCommunication>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d142      	bne.n	8004246 <VibeCheckSensor_Update+0x17a>
					{
						sensor->status[i].is_connected = 0;
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	4613      	mov	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	33fc      	adds	r3, #252	@ 0xfc
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	69fa      	ldr	r2, [r7, #28]
 80041d8:	4613      	mov	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4413      	add	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80041e6:	2201      	movs	r2, #1
 80041e8:	601a      	str	r2, [r3, #0]
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 80041ea:	e02c      	b.n	8004246 <VibeCheckSensor_Update+0x17a>
					}
				}
				else
				{
					if (sensor->status[i].received_data_flag)
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	69fa      	ldr	r2, [r7, #28]
 80041f0:	4613      	mov	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00b      	beq.n	800421c <VibeCheckSensor_Update+0x150>
					{
						sensor->status[i].received_data_flag = 0;
 8004204:	6879      	ldr	r1, [r7, #4]
 8004206:	69fa      	ldr	r2, [r7, #28]
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]
 800421a:	e014      	b.n	8004246 <VibeCheckSensor_Update+0x17a>
					}
					else
					{
						sensor->status[i].is_connected = 0;
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	69fa      	ldr	r2, [r7, #28]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	33fc      	adds	r3, #252	@ 0xfc
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	69fa      	ldr	r2, [r7, #28]
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004242:	2201      	movs	r2, #1
 8004244:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	3301      	adds	r3, #1
 800424a:	61fb      	str	r3, [r7, #28]
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	2b02      	cmp	r3, #2
 8004250:	f67f af4f 	bls.w	80040f2 <VibeCheckSensor_Update+0x26>
				}
			}
		}

		/* make some random data (3 sine wave phases) for testing the host plotting/data logging */
		if (sensor->generate_fake_data)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800425a:	2b00      	cmp	r3, #0
 800425c:	d055      	beq.n	800430a <VibeCheckSensor_Update+0x23e>
		{
			float val1 = sinf(2.0f * 3.14159f * time);
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	ee07 3a90 	vmov	s15, r3
 8004264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004268:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800431c <VibeCheckSensor_Update+0x250>
 800426c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004270:	eeb0 0a67 	vmov.f32	s0, s15
 8004274:	f018 fc08 	bl	801ca88 <sinf>
 8004278:	ed87 0a05 	vstr	s0, [r7, #20]
			float val2 = sinf(2.0f * 3.14159f * time + 3.14159f / 3.0f);
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004286:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800431c <VibeCheckSensor_Update+0x250>
 800428a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800428e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004320 <VibeCheckSensor_Update+0x254>
 8004292:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004296:	eeb0 0a67 	vmov.f32	s0, s15
 800429a:	f018 fbf5 	bl	801ca88 <sinf>
 800429e:	ed87 0a04 	vstr	s0, [r7, #16]
			float val3 = sinf(2.0f * 3.14159f * time + 2.0f * 3.14159f / 3.0f);
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	ee07 3a90 	vmov	s15, r3
 80042a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ac:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800431c <VibeCheckSensor_Update+0x250>
 80042b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042b4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004324 <VibeCheckSensor_Update+0x258>
 80042b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042bc:	eeb0 0a67 	vmov.f32	s0, s15
 80042c0:	f018 fbe2 	bl	801ca88 <sinf>
 80042c4:	ed87 0a03 	vstr	s0, [r7, #12]

			VibeCheckSensor_AddData(sensor, 1, time, val1, val2, val3);
 80042c8:	ed97 1a03 	vldr	s2, [r7, #12]
 80042cc:	edd7 0a04 	vldr	s1, [r7, #16]
 80042d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	2101      	movs	r1, #1
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 fb82 	bl	80049e2 <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 2, time, val3, val1, val2);
 80042de:	ed97 1a04 	vldr	s2, [r7, #16]
 80042e2:	edd7 0a05 	vldr	s1, [r7, #20]
 80042e6:	ed97 0a03 	vldr	s0, [r7, #12]
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	2102      	movs	r1, #2
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fb77 	bl	80049e2 <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 3, time, val2, val3, val1);
 80042f4:	ed97 1a05 	vldr	s2, [r7, #20]
 80042f8:	edd7 0a03 	vldr	s1, [r7, #12]
 80042fc:	ed97 0a04 	vldr	s0, [r7, #16]
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	2103      	movs	r1, #3
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 fb6c 	bl	80049e2 <VibeCheckSensor_AddData>
		}

		sensor->time_prev_update = time;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	}
}
 8004312:	bf00      	nop
 8004314:	3720      	adds	r7, #32
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40c90fd0 	.word	0x40c90fd0
 8004320:	3f860a8b 	.word	0x3f860a8b
 8004324:	40060a8b 	.word	0x40060a8b

08004328 <VibeCheckSensor_StartAccel>:

void VibeCheckSensor_StartAccel(VibeCheckSensor* sensor, uint32_t channel)  /* start acceleration measurement of specified channel */
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <VibeCheckSensor_StartAccel+0x14>
 8004338:	2302      	movs	r3, #2
 800433a:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].accel_measuring)
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	33fc      	adds	r3, #252	@ 0xfc
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d017      	beq.n	8004382 <VibeCheckSensor_StartAccel+0x5a>
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	4613      	mov	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4413      	add	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	440b      	add	r3, r1
 8004360:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10b      	bne.n	8004382 <VibeCheckSensor_StartAccel+0x5a>
		LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	1a9b      	subs	r3, r3, r2
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	3350      	adds	r3, #80	@ 0x50
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	4413      	add	r3, r2
 800437a:	3304      	adds	r3, #4
 800437c:	4618      	mov	r0, r3
 800437e:	f7fc fc83 	bl	8000c88 <LSM6DS3_StartAccel>
	/*
	 * I choose to set the flag here immediately, even if the accelerometer is not currently connected. This way, it can be set
	 * to start sampling immediately once the accelerometer is plugged in.
	 */

	sensor->status[channel].accel_measuring = 1;
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	440b      	add	r3, r1
 8004390:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004394:	2201      	movs	r2, #1
 8004396:	601a      	str	r2, [r3, #0]
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <VibeCheckSensor_StopAccel>:

void VibeCheckSensor_StopAccel(VibeCheckSensor* sensor, uint32_t channel)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <VibeCheckSensor_StopAccel+0x14>
 80043b0:	2302      	movs	r3, #2
 80043b2:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].accel_measuring)
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	33fc      	adds	r3, #252	@ 0xfc
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d017      	beq.n	80043fa <VibeCheckSensor_StopAccel+0x5a>
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	4613      	mov	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <VibeCheckSensor_StopAccel+0x5a>
		LSM6DS3_StopAccel(&sensor->sensor_array[channel]);
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	3350      	adds	r3, #80	@ 0x50
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4413      	add	r3, r2
 80043f2:	3304      	adds	r3, #4
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7fc fd81 	bl	8000efc <LSM6DS3_StopAccel>

	sensor->status[channel].accel_measuring = 0;
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	4413      	add	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
}
 8004410:	bf00      	nop
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <VibeCheckSensor_StartGyro>:

void VibeCheckSensor_StartGyro(VibeCheckSensor* sensor, uint32_t channel)  /* start gyroscope measurement of specified channel */
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <VibeCheckSensor_StartGyro+0x14>
 8004428:	2302      	movs	r3, #2
 800442a:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].gyro_measuring)
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	33fc      	adds	r3, #252	@ 0xfc
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d017      	beq.n	8004472 <VibeCheckSensor_StartGyro+0x5a>
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	4613      	mov	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10b      	bne.n	8004472 <VibeCheckSensor_StartGyro+0x5a>
		LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	3350      	adds	r3, #80	@ 0x50
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	3304      	adds	r3, #4
 800446c:	4618      	mov	r0, r3
 800446e:	f7fc fcad 	bl	8000dcc <LSM6DS3_StartGyro>

	sensor->status[channel].gyro_measuring = 1;
 8004472:	6879      	ldr	r1, [r7, #4]
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	4613      	mov	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	4413      	add	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	440b      	add	r3, r1
 8004480:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004484:	2201      	movs	r2, #1
 8004486:	601a      	str	r2, [r3, #0]
}
 8004488:	bf00      	nop
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <VibeCheckSensor_StopGyro>:

void VibeCheckSensor_StopGyro(VibeCheckSensor* sensor, uint32_t channel)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <VibeCheckSensor_StopGyro+0x14>
 80044a0:	2302      	movs	r3, #2
 80044a2:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].gyro_measuring)
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	33fc      	adds	r3, #252	@ 0xfc
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d017      	beq.n	80044ea <VibeCheckSensor_StopGyro+0x5a>
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	4613      	mov	r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	4413      	add	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00b      	beq.n	80044ea <VibeCheckSensor_StopGyro+0x5a>
		LSM6DS3_StopGyro(&sensor->sensor_array[channel]);
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	4613      	mov	r3, r2
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	3350      	adds	r3, #80	@ 0x50
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	4413      	add	r3, r2
 80044e2:	3304      	adds	r3, #4
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fc fd17 	bl	8000f18 <LSM6DS3_StopGyro>

	sensor->status[channel].gyro_measuring = 0;
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	440b      	add	r3, r1
 80044f8:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
}
 8004500:	bf00      	nop
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <VibeCheckSensor_SetAccelODR>:

void VibeCheckSensor_SetAccelODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <VibeCheckSensor_SetAccelODR+0x16>
 800451a:	2302      	movs	r3, #2
 800451c:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].accel_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	210a      	movs	r1, #10
 8004522:	480a      	ldr	r0, [pc, #40]	@ (800454c <VibeCheckSensor_SetAccelODR+0x44>)
 8004524:	f7fe fd3e 	bl	8002fa4 <FindClosest>
 8004528:	68f9      	ldr	r1, [r7, #12]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	1a9b      	subs	r3, r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	330c      	adds	r3, #12
 8004538:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f000 f9fb 	bl	8004938 <VibeCheckSensor_UpdateSensor>
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	0801dcac 	.word	0x0801dcac

08004550 <VibeCheckSensor_SetGyroODR>:

void VibeCheckSensor_SetGyroODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <VibeCheckSensor_SetGyroODR+0x16>
 8004562:	2302      	movs	r3, #2
 8004564:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].gyro_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	210a      	movs	r1, #10
 800456a:	480a      	ldr	r0, [pc, #40]	@ (8004594 <VibeCheckSensor_SetGyroODR+0x44>)
 800456c:	f7fe fd1a 	bl	8002fa4 <FindClosest>
 8004570:	68f9      	ldr	r1, [r7, #12]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	4613      	mov	r3, r2
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	1a9b      	subs	r3, r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	440b      	add	r3, r1
 800457e:	3314      	adds	r3, #20
 8004580:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004582:	68b9      	ldr	r1, [r7, #8]
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 f9d7 	bl	8004938 <VibeCheckSensor_UpdateSensor>
}
 800458a:	bf00      	nop
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	0801dcac 	.word	0x0801dcac

08004598 <VibeCheckSensor_SetAccelRange>:

void VibeCheckSensor_SetAccelRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <VibeCheckSensor_SetAccelRange+0x16>
 80045aa:	2302      	movs	r3, #2
 80045ac:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].g_range = FindClosest(VC_SENSOR_ALLOWED_G_RANGE, sizeof(VC_SENSOR_ALLOWED_G_RANGE) / sizeof(VC_SENSOR_ALLOWED_G_RANGE[0]), range);
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	2104      	movs	r1, #4
 80045b2:	480a      	ldr	r0, [pc, #40]	@ (80045dc <VibeCheckSensor_SetAccelRange+0x44>)
 80045b4:	f7fe fcf6 	bl	8002fa4 <FindClosest>
 80045b8:	68f9      	ldr	r1, [r7, #12]
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	4613      	mov	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	3310      	adds	r3, #16
 80045c8:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 80045ca:	68b9      	ldr	r1, [r7, #8]
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f000 f9b3 	bl	8004938 <VibeCheckSensor_UpdateSensor>
}
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	0801dcd4 	.word	0x0801dcd4

080045e0 <VibeCheckSensor_SetGyroRange>:

void VibeCheckSensor_SetGyroRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <VibeCheckSensor_SetGyroRange+0x16>
 80045f2:	2302      	movs	r3, #2
 80045f4:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].dps_range = FindClosest(VC_SENSOR_ALLOWED_DPS_RANGE, sizeof(VC_SENSOR_ALLOWED_DPS_RANGE) / sizeof(VC_SENSOR_ALLOWED_DPS_RANGE[0]), range);
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	2105      	movs	r1, #5
 80045fa:	480a      	ldr	r0, [pc, #40]	@ (8004624 <VibeCheckSensor_SetGyroRange+0x44>)
 80045fc:	f7fe fcd2 	bl	8002fa4 <FindClosest>
 8004600:	68f9      	ldr	r1, [r7, #12]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	3318      	adds	r3, #24
 8004610:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004612:	68b9      	ldr	r1, [r7, #8]
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f98f 	bl	8004938 <VibeCheckSensor_UpdateSensor>
}
 800461a:	bf00      	nop
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	0801dce4 	.word	0x0801dce4

08004628 <VibeCheckSensor_SetOffsets>:

void VibeCheckSensor_SetOffsets(VibeCheckSensor* sensor, uint32_t channel, float x, float y, float z)  /* accelerometer DC offsets in g */
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6178      	str	r0, [r7, #20]
 8004630:	6139      	str	r1, [r7, #16]
 8004632:	ed87 0a03 	vstr	s0, [r7, #12]
 8004636:	edc7 0a02 	vstr	s1, [r7, #8]
 800463a:	ed87 1a01 	vstr	s2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	2b02      	cmp	r3, #2
 8004642:	d901      	bls.n	8004648 <VibeCheckSensor_SetOffsets+0x20>
 8004644:	2302      	movs	r3, #2
 8004646:	613b      	str	r3, [r7, #16]

	/* TODO: test that setting the sensor user offset registers works */

	if (x > VC_SENSOR_MAX_OFFSET) x = VC_SENSOR_MAX_OFFSET;  /* clamp the offsets to the max value that can fit in the register */
 8004648:	edd7 7a03 	vldr	s15, [r7, #12]
 800464c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004718 <VibeCheckSensor_SetOffsets+0xf0>
 8004650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004658:	dd01      	ble.n	800465e <VibeCheckSensor_SetOffsets+0x36>
 800465a:	4b30      	ldr	r3, [pc, #192]	@ (800471c <VibeCheckSensor_SetOffsets+0xf4>)
 800465c:	60fb      	str	r3, [r7, #12]
	if (x < -VC_SENSOR_MAX_OFFSET) x = -VC_SENSOR_MAX_OFFSET;
 800465e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004662:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004720 <VibeCheckSensor_SetOffsets+0xf8>
 8004666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800466a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800466e:	d501      	bpl.n	8004674 <VibeCheckSensor_SetOffsets+0x4c>
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <VibeCheckSensor_SetOffsets+0xfc>)
 8004672:	60fb      	str	r3, [r7, #12]
	if (y > VC_SENSOR_MAX_OFFSET) y = VC_SENSOR_MAX_OFFSET;
 8004674:	edd7 7a02 	vldr	s15, [r7, #8]
 8004678:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004718 <VibeCheckSensor_SetOffsets+0xf0>
 800467c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004684:	dd01      	ble.n	800468a <VibeCheckSensor_SetOffsets+0x62>
 8004686:	4b25      	ldr	r3, [pc, #148]	@ (800471c <VibeCheckSensor_SetOffsets+0xf4>)
 8004688:	60bb      	str	r3, [r7, #8]
	if (y < -VC_SENSOR_MAX_OFFSET) y = -VC_SENSOR_MAX_OFFSET;
 800468a:	edd7 7a02 	vldr	s15, [r7, #8]
 800468e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004720 <VibeCheckSensor_SetOffsets+0xf8>
 8004692:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469a:	d501      	bpl.n	80046a0 <VibeCheckSensor_SetOffsets+0x78>
 800469c:	4b21      	ldr	r3, [pc, #132]	@ (8004724 <VibeCheckSensor_SetOffsets+0xfc>)
 800469e:	60bb      	str	r3, [r7, #8]
	if (z > VC_SENSOR_MAX_OFFSET) z = VC_SENSOR_MAX_OFFSET;
 80046a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80046a4:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004718 <VibeCheckSensor_SetOffsets+0xf0>
 80046a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b0:	dd01      	ble.n	80046b6 <VibeCheckSensor_SetOffsets+0x8e>
 80046b2:	4b1a      	ldr	r3, [pc, #104]	@ (800471c <VibeCheckSensor_SetOffsets+0xf4>)
 80046b4:	607b      	str	r3, [r7, #4]
	if (z < -VC_SENSOR_MAX_OFFSET) z = -VC_SENSOR_MAX_OFFSET;
 80046b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80046ba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004720 <VibeCheckSensor_SetOffsets+0xf8>
 80046be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c6:	d501      	bpl.n	80046cc <VibeCheckSensor_SetOffsets+0xa4>
 80046c8:	4b16      	ldr	r3, [pc, #88]	@ (8004724 <VibeCheckSensor_SetOffsets+0xfc>)
 80046ca:	607b      	str	r3, [r7, #4]

	sensor->sensor_config[channel].usr_offset_x = x;
 80046cc:	6979      	ldr	r1, [r7, #20]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4613      	mov	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	1a9b      	subs	r3, r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_y = y;
 80046de:	6979      	ldr	r1, [r7, #20]
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4613      	mov	r3, r2
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	1a9b      	subs	r3, r3, r2
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	440b      	add	r3, r1
 80046ec:	3304      	adds	r3, #4
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_z = z;
 80046f2:	6979      	ldr	r1, [r7, #20]
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4613      	mov	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	3308      	adds	r3, #8
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	601a      	str	r2, [r3, #0]

	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004706:	6939      	ldr	r1, [r7, #16]
 8004708:	6978      	ldr	r0, [r7, #20]
 800470a:	f000 f915 	bl	8004938 <VibeCheckSensor_UpdateSensor>
}
 800470e:	bf00      	nop
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	3dfe0000 	.word	0x3dfe0000
 800471c:	3dfe0000 	.word	0x3dfe0000
 8004720:	bdfe0000 	.word	0xbdfe0000
 8004724:	bdfe0000 	.word	0xbdfe0000

08004728 <VibeCheckSensor_GetAccelODR>:

uint32_t VibeCheckSensor_GetAccelODR(VibeCheckSensor* sensor, uint32_t channel)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <VibeCheckSensor_GetAccelODR+0x14>
 8004738:	2302      	movs	r3, #2
 800473a:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].accel_odr_hz;
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	4613      	mov	r3, r2
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	1a9b      	subs	r3, r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	440b      	add	r3, r1
 800474a:	330c      	adds	r3, #12
 800474c:	681b      	ldr	r3, [r3, #0]
}
 800474e:	4618      	mov	r0, r3
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <VibeCheckSensor_GetGyroODR>:

uint32_t VibeCheckSensor_GetGyroODR(VibeCheckSensor* sensor, uint32_t channel)
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <VibeCheckSensor_GetGyroODR+0x14>
 800476a:	2302      	movs	r3, #2
 800476c:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].gyro_odr_hz;
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	683a      	ldr	r2, [r7, #0]
 8004772:	4613      	mov	r3, r2
 8004774:	00db      	lsls	r3, r3, #3
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	3314      	adds	r3, #20
 800477e:	681b      	ldr	r3, [r3, #0]
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <VibeCheckSensor_GetAccelRange>:

uint32_t VibeCheckSensor_GetAccelRange(VibeCheckSensor* sensor, uint32_t channel)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d901      	bls.n	80047a0 <VibeCheckSensor_GetAccelRange+0x14>
 800479c:	2302      	movs	r3, #2
 800479e:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].g_range;
 80047a0:	6879      	ldr	r1, [r7, #4]
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	4613      	mov	r3, r2
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	3310      	adds	r3, #16
 80047b0:	681b      	ldr	r3, [r3, #0]
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <VibeCheckSensor_GetGyroRange>:

uint32_t VibeCheckSensor_GetGyroRange(VibeCheckSensor* sensor, uint32_t channel)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <VibeCheckSensor_GetGyroRange+0x14>
 80047ce:	2302      	movs	r3, #2
 80047d0:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].dps_range;
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	4613      	mov	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	440b      	add	r3, r1
 80047e0:	3318      	adds	r3, #24
 80047e2:	681b      	ldr	r3, [r3, #0]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <VibeCheckSensor_GetOffsets>:

void VibeCheckSensor_GetOffsets(VibeCheckSensor* sensor, uint32_t channel, float* x, float* y, float* z)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	603b      	str	r3, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <VibeCheckSensor_GetOffsets+0x18>
 8004804:	2302      	movs	r3, #2
 8004806:	60bb      	str	r3, [r7, #8]
	*x = sensor->sensor_config[channel].usr_offset_x;
 8004808:	68f9      	ldr	r1, [r7, #12]
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	4613      	mov	r3, r2
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	1a9b      	subs	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	601a      	str	r2, [r3, #0]
	*y = sensor->sensor_config[channel].usr_offset_y;
 800481c:	68f9      	ldr	r1, [r7, #12]
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	4613      	mov	r3, r2
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	440b      	add	r3, r1
 800482a:	3304      	adds	r3, #4
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	601a      	str	r2, [r3, #0]
	*z = sensor->sensor_config[channel].usr_offset_z;
 8004832:	68f9      	ldr	r1, [r7, #12]
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	4613      	mov	r3, r2
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	3308      	adds	r3, #8
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	601a      	str	r2, [r3, #0]
}
 8004848:	bf00      	nop
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <VibeCheckSensor_StartFakeData>:


void VibeCheckSensor_StartFakeData(VibeCheckSensor* sensor)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 1;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 8004864:	bf00      	nop
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <VibeCheckSensor_StopFakeData>:


void VibeCheckSensor_StopFakeData(VibeCheckSensor* sensor)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 0;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <VibeCheckSensor_IsConnected>:
	sensor->start_time = *sensor->time_micros;
}


uint32_t VibeCheckSensor_IsConnected(VibeCheckSensor* sensor, uint32_t channel)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d901      	bls.n	80048a0 <VibeCheckSensor_IsConnected+0x14>
 800489c:	2302      	movs	r3, #2
 800489e:	603b      	str	r3, [r7, #0]
	return sensor->status[channel].is_connected;
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	33fc      	adds	r3, #252	@ 0xfc
 80048b0:	681b      	ldr	r3, [r3, #0]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr

080048be <VibeCheckSensor_ConnectionChanged>:


uint32_t VibeCheckSensor_ConnectionChanged(VibeCheckSensor* sensor, uint32_t* channel, uint32_t* is_connected)
{
 80048be:	b480      	push	{r7}
 80048c0:	b087      	sub	sp, #28
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	e029      	b.n	8004924 <VibeCheckSensor_ConnectionChanged+0x66>
	{
		if (sensor->status[i].connection_change_flag)
 80048d0:	68f9      	ldr	r1, [r7, #12]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4613      	mov	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	440b      	add	r3, r1
 80048de:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01a      	beq.n	800491e <VibeCheckSensor_ConnectionChanged+0x60>
		{
			sensor->status[i].connection_change_flag = 0;
 80048e8:	68f9      	ldr	r1, [r7, #12]
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]
			*channel = i;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	601a      	str	r2, [r3, #0]
			*is_connected = sensor->status[i].is_connected;
 8004904:	68f9      	ldr	r1, [r7, #12]
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	33fc      	adds	r3, #252	@ 0xfc
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	601a      	str	r2, [r3, #0]
			return 1;
 800491a:	2301      	movs	r3, #1
 800491c:	e006      	b.n	800492c <VibeCheckSensor_ConnectionChanged+0x6e>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	3301      	adds	r3, #1
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b02      	cmp	r3, #2
 8004928:	d9d2      	bls.n	80048d0 <VibeCheckSensor_ConnectionChanged+0x12>
		}
	}

	return 0;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <VibeCheckSensor_UpdateSensor>:


void VibeCheckSensor_UpdateSensor(VibeCheckSensor* sensor, uint32_t channel)  /* send the new configuration parameters to a sensor chip */
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d901      	bls.n	800494c <VibeCheckSensor_UpdateSensor+0x14>
 8004948:	2302      	movs	r3, #2
 800494a:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected)
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	4613      	mov	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	33fc      	adds	r3, #252	@ 0xfc
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d03b      	beq.n	80049da <VibeCheckSensor_UpdateSensor+0xa2>
	{
		LSM6DS3_Configure(&sensor->sensor_array[channel]);
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	3350      	adds	r3, #80	@ 0x50
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	4413      	add	r3, r2
 8004972:	3304      	adds	r3, #4
 8004974:	4618      	mov	r0, r3
 8004976:	f7fc f8e3 	bl	8000b40 <LSM6DS3_Configure>
		if (sensor->status[channel].accel_measuring)
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	440b      	add	r3, r1
 8004988:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00b      	beq.n	80049aa <VibeCheckSensor_UpdateSensor+0x72>
			LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	1a9b      	subs	r3, r3, r2
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	3350      	adds	r3, #80	@ 0x50
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	4413      	add	r3, r2
 80049a2:	3304      	adds	r3, #4
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7fc f96f 	bl	8000c88 <LSM6DS3_StartAccel>
		if (sensor->status[channel].gyro_measuring)
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	4613      	mov	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	4413      	add	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	440b      	add	r3, r1
 80049b8:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00b      	beq.n	80049da <VibeCheckSensor_UpdateSensor+0xa2>
			LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	4613      	mov	r3, r2
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	3350      	adds	r3, #80	@ 0x50
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4413      	add	r3, r2
 80049d2:	3304      	adds	r3, #4
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7fc f9f9 	bl	8000dcc <LSM6DS3_StartGyro>
	}
}
 80049da:	bf00      	nop
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <VibeCheckSensor_AddData>:


void VibeCheckSensor_AddData(VibeCheckSensor* sensor, uint8_t id, uint32_t time, float x, float y, float z)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b087      	sub	sp, #28
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6178      	str	r0, [r7, #20]
 80049ea:	460b      	mov	r3, r1
 80049ec:	60fa      	str	r2, [r7, #12]
 80049ee:	ed87 0a02 	vstr	s0, [r7, #8]
 80049f2:	edc7 0a01 	vstr	s1, [r7, #4]
 80049f6:	ed87 1a00 	vstr	s2, [r7]
 80049fa:	74fb      	strb	r3, [r7, #19]
	sensor->data[sensor->data_ind].id = id;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a02:	6979      	ldr	r1, [r7, #20]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	440b      	add	r3, r1
 8004a0e:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8004a12:	7cfa      	ldrb	r2, [r7, #19]
 8004a14:	701a      	strb	r2, [r3, #0]
	sensor->data[sensor->data_ind].time = time;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a1c:	6979      	ldr	r1, [r7, #20]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	4413      	add	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].x = x;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a36:	6979      	ldr	r1, [r7, #20]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].y = y;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a50:	6979      	ldr	r1, [r7, #20]
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].z = z;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a6a:	6979      	ldr	r1, [r7, #20]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	601a      	str	r2, [r3, #0]

	sensor->data_ind++;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	if (sensor->data_ind == VC_SENSOR_DATA_PER_PACKET)
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a92:	2b0a      	cmp	r3, #10
 8004a94:	d104      	bne.n	8004aa0 <VibeCheckSensor_AddData+0xbe>
	{
		sensor->data_ready = 1;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
	{
		sensor->data_ind = 0;
		sensor->data_ready = 1;
	}
}
 8004a9e:	e00c      	b.n	8004aba <VibeCheckSensor_AddData+0xd8>
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004aa6:	2b14      	cmp	r3, #20
 8004aa8:	d107      	bne.n	8004aba <VibeCheckSensor_AddData+0xd8>
		sensor->data_ind = 0;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
		sensor->data_ready = 1;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <VibeCheckSensor_GetDataReady>:


uint32_t VibeCheckSensor_GetDataReady(VibeCheckSensor* sensor, volatile VibeCheckSensor_Data** data)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
	if (sensor->data_ready)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d015      	beq.n	8004b06 <VibeCheckSensor_GetDataReady+0x40>
	{
		sensor->data_ready = 0;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
		if (sensor->data_ind < VC_SENSOR_DATA_PER_PACKET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004ae8:	2b09      	cmp	r3, #9
 8004aea:	d805      	bhi.n	8004af8 <VibeCheckSensor_GetDataReady+0x32>
		{
			/* ready to send the second half */
			*data = &sensor->data[VC_SENSOR_DATA_PER_PACKET];
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	e004      	b.n	8004b02 <VibeCheckSensor_GetDataReady+0x3c>
		}
		else
		{
			/* ready to send the first half */
			*data = &sensor->data[0];
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	601a      	str	r2, [r3, #0]
		}
		return 1;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e000      	b.n	8004b08 <VibeCheckSensor_GetDataReady+0x42>
	}
	return 0;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <VibeCheckSensor_EXTICallback>:


void VibeCheckSensor_EXTICallback(VibeCheckSensor* sensor, uint16_t GPIO_Pin)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	@ 0x28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	807b      	strh	r3, [r7, #2]
	/*
	 * Read the sensor data when a signal occurs on a data ready pin. We assume that the INT1 pin indicates acceleration
	 * data ready and that the INT2 pin indicates gyroscope data ready.
	 */

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004b20:	2300      	movs	r3, #0
 8004b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b24:	e0a6      	b.n	8004c74 <VibeCheckSensor_EXTICallback+0x160>
	{
		if (GPIO_Pin == sensor->sensor_array[i].int1_pin && sensor->status[i].accel_measuring)
 8004b26:	6879      	ldr	r1, [r7, #4]
 8004b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	00db      	lsls	r3, r3, #3
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	00db      	lsls	r3, r3, #3
 8004b32:	440b      	add	r3, r1
 8004b34:	3364      	adds	r3, #100	@ 0x64
 8004b36:	881b      	ldrh	r3, [r3, #0]
 8004b38:	887a      	ldrh	r2, [r7, #2]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d144      	bne.n	8004bc8 <VibeCheckSensor_EXTICallback+0xb4>
 8004b3e:	6879      	ldr	r1, [r7, #4]
 8004b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b42:	4613      	mov	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d038      	beq.n	8004bc8 <VibeCheckSensor_EXTICallback+0xb4>
		{
			float x, y, z;
			LSM6DS3_ReadAccel(&sensor->sensor_array[i], &x, &y, &z);
 8004b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b58:	4613      	mov	r3, r2
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	3350      	adds	r3, #80	@ 0x50
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	4413      	add	r3, r2
 8004b66:	1d18      	adds	r0, r3, #4
 8004b68:	f107 0318 	add.w	r3, r7, #24
 8004b6c:	f107 021c 	add.w	r2, r7, #28
 8004b70:	f107 0120 	add.w	r1, r7, #32
 8004b74:	f7fc f9de 	bl	8000f34 <LSM6DS3_ReadAccel>
			VibeCheckSensor_AddData(sensor, 2 * i, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	b2d9      	uxtb	r1, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b94:	ed97 7a07 	vldr	s14, [r7, #28]
 8004b98:	edd7 6a06 	vldr	s13, [r7, #24]
 8004b9c:	eeb0 1a66 	vmov.f32	s2, s13
 8004ba0:	eef0 0a47 	vmov.f32	s1, s14
 8004ba4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ba8:	461a      	mov	r2, r3
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7ff ff19 	bl	80049e2 <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004bb0:	6879      	ldr	r1, [r7, #4]
 8004bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	440b      	add	r3, r1
 8004bbe:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]
			break;
 8004bc6:	e05a      	b.n	8004c7e <VibeCheckSensor_EXTICallback+0x16a>
		}

		if (GPIO_Pin == sensor->sensor_array[i].int2_pin && sensor->status[i].gyro_measuring)
 8004bc8:	6879      	ldr	r1, [r7, #4]
 8004bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bcc:	4613      	mov	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	1a9b      	subs	r3, r3, r2
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	440b      	add	r3, r1
 8004bd6:	336c      	adds	r3, #108	@ 0x6c
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	887a      	ldrh	r2, [r7, #2]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d146      	bne.n	8004c6e <VibeCheckSensor_EXTICallback+0x15a>
 8004be0:	6879      	ldr	r1, [r7, #4]
 8004be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be4:	4613      	mov	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d03a      	beq.n	8004c6e <VibeCheckSensor_EXTICallback+0x15a>
		{
			float x, y, z;
			LSM6DS3_ReadGyro(&sensor->sensor_array[i], &x, &y, &z);
 8004bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	1a9b      	subs	r3, r3, r2
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	3350      	adds	r3, #80	@ 0x50
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	4413      	add	r3, r2
 8004c08:	1d18      	adds	r0, r3, #4
 8004c0a:	f107 030c 	add.w	r3, r7, #12
 8004c0e:	f107 0210 	add.w	r2, r7, #16
 8004c12:	f107 0114 	add.w	r1, r7, #20
 8004c16:	f7fc fa1b 	bl	8001050 <LSM6DS3_ReadGyro>
			VibeCheckSensor_AddData(sensor, 2 * i + 1, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	005b      	lsls	r3, r3, #1
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	3301      	adds	r3, #1
 8004c24:	b2d9      	uxtb	r1, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c3e:	edd7 6a03 	vldr	s13, [r7, #12]
 8004c42:	eeb0 1a66 	vmov.f32	s2, s13
 8004c46:	eef0 0a47 	vmov.f32	s1, s14
 8004c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c4e:	461a      	mov	r2, r3
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f7ff fec6 	bl	80049e2 <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004c56:	6879      	ldr	r1, [r7, #4]
 8004c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	440b      	add	r3, r1
 8004c64:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004c68:	2201      	movs	r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]
			break;
 8004c6c:	e007      	b.n	8004c7e <VibeCheckSensor_EXTICallback+0x16a>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	3301      	adds	r3, #1
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	f67f af55 	bls.w	8004b26 <VibeCheckSensor_EXTICallback+0x12>
		}
	}
}
 8004c7c:	bf00      	nop
 8004c7e:	bf00      	nop
 8004c80:	3728      	adds	r7, #40	@ 0x28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
	...

08004c88 <VibeCheckSensorCMD_Set>:

#include "vibecheck_sensor_handler.h"


static uint32_t VibeCheckSensorCMD_Set(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b09c      	sub	sp, #112	@ 0x70
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004c94:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c98:	2240      	movs	r2, #64	@ 0x40
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	68b8      	ldr	r0, [r7, #8]
 8004c9e:	f000 fe73 	bl	8005988 <VibeCheckShell_GetNextString>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 80eb 	beq.w	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
	{
		if (!strcmp(str, "accel"))
 8004caa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cae:	4977      	ldr	r1, [pc, #476]	@ (8004e8c <VibeCheckSensorCMD_Set+0x204>)
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7fb fb2d 	bl	8000310 <strcmp>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d14f      	bne.n	8004d5c <VibeCheckSensorCMD_Set+0xd4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004cbc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cc0:	2240      	movs	r2, #64	@ 0x40
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	68b8      	ldr	r0, [r7, #8]
 8004cc6:	f000 fe5f 	bl	8005988 <VibeCheckShell_GetNextString>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 80d7 	beq.w	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004cd2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cd6:	496e      	ldr	r1, [pc, #440]	@ (8004e90 <VibeCheckSensorCMD_Set+0x208>)
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7fb fb19 	bl	8000310 <strcmp>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d118      	bne.n	8004d16 <VibeCheckSensorCMD_Set+0x8e>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004ce4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004ce8:	4619      	mov	r1, r3
 8004cea:	68b8      	ldr	r0, [r7, #8]
 8004cec:	f000 fec4 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80c4 	beq.w	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelODR(sensor, channel, odr);
 8004cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f7ff fc02 	bl	8004508 <VibeCheckSensor_SetAccelODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d04:	4963      	ldr	r1, [pc, #396]	@ (8004e94 <VibeCheckSensorCMD_Set+0x20c>)
 8004d06:	68b8      	ldr	r0, [r7, #8]
 8004d08:	f000 ff5e 	bl	8005bc8 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d0c:	68b8      	ldr	r0, [r7, #8]
 8004d0e:	f000 ffdb 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e0b5      	b.n	8004e82 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004d16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d1a:	495f      	ldr	r1, [pc, #380]	@ (8004e98 <VibeCheckSensorCMD_Set+0x210>)
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fb faf7 	bl	8000310 <strcmp>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f040 80ab 	bne.w	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004d2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d2e:	4619      	mov	r1, r3
 8004d30:	68b8      	ldr	r0, [r7, #8]
 8004d32:	f000 fea1 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 80a1 	beq.w	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelRange(sensor, channel, range);
 8004d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d40:	461a      	mov	r2, r3
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f7ff fc27 	bl	8004598 <VibeCheckSensor_SetAccelRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d4a:	4952      	ldr	r1, [pc, #328]	@ (8004e94 <VibeCheckSensorCMD_Set+0x20c>)
 8004d4c:	68b8      	ldr	r0, [r7, #8]
 8004d4e:	f000 ff3b 	bl	8005bc8 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d52:	68b8      	ldr	r0, [r7, #8]
 8004d54:	f000 ffb8 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e092      	b.n	8004e82 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004d5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d60:	494e      	ldr	r1, [pc, #312]	@ (8004e9c <VibeCheckSensorCMD_Set+0x214>)
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fb fad4 	bl	8000310 <strcmp>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d14b      	bne.n	8004e06 <VibeCheckSensorCMD_Set+0x17e>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004d6e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d72:	2240      	movs	r2, #64	@ 0x40
 8004d74:	4619      	mov	r1, r3
 8004d76:	68b8      	ldr	r0, [r7, #8]
 8004d78:	f000 fe06 	bl	8005988 <VibeCheckShell_GetNextString>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d07e      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004d82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d86:	4942      	ldr	r1, [pc, #264]	@ (8004e90 <VibeCheckSensorCMD_Set+0x208>)
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fb fac1 	bl	8000310 <strcmp>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d117      	bne.n	8004dc4 <VibeCheckSensorCMD_Set+0x13c>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d98:	4619      	mov	r1, r3
 8004d9a:	68b8      	ldr	r0, [r7, #8]
 8004d9c:	f000 fe6c 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d06c      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroODR(sensor, channel, odr);
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	461a      	mov	r2, r3
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f7ff fbcf 	bl	8004550 <VibeCheckSensor_SetGyroODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004db2:	4938      	ldr	r1, [pc, #224]	@ (8004e94 <VibeCheckSensorCMD_Set+0x20c>)
 8004db4:	68b8      	ldr	r0, [r7, #8]
 8004db6:	f000 ff07 	bl	8005bc8 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004dba:	68b8      	ldr	r0, [r7, #8]
 8004dbc:	f000 ff84 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e05e      	b.n	8004e82 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004dc4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dc8:	4933      	ldr	r1, [pc, #204]	@ (8004e98 <VibeCheckSensorCMD_Set+0x210>)
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fb faa0 	bl	8000310 <strcmp>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d154      	bne.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004dd6:	f107 0320 	add.w	r3, r7, #32
 8004dda:	4619      	mov	r1, r3
 8004ddc:	68b8      	ldr	r0, [r7, #8]
 8004dde:	f000 fe4b 	bl	8005a78 <VibeCheckShell_GetNextInt>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d04b      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroRange(sensor, channel, range);
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	461a      	mov	r2, r3
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f7ff fbf6 	bl	80045e0 <VibeCheckSensor_SetGyroRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004df4:	4927      	ldr	r1, [pc, #156]	@ (8004e94 <VibeCheckSensorCMD_Set+0x20c>)
 8004df6:	68b8      	ldr	r0, [r7, #8]
 8004df8:	f000 fee6 	bl	8005bc8 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004dfc:	68b8      	ldr	r0, [r7, #8]
 8004dfe:	f000 ff63 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e03d      	b.n	8004e82 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8004e06:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e0a:	4925      	ldr	r1, [pc, #148]	@ (8004ea0 <VibeCheckSensorCMD_Set+0x218>)
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fb fa7f 	bl	8000310 <strcmp>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d133      	bne.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
		{
			float x, y, z;
			if (VibeCheckShell_GetNextFloat(shell, &x)
 8004e18:	f107 031c 	add.w	r3, r7, #28
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	68b8      	ldr	r0, [r7, #8]
 8004e20:	f000 fe46 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d02a      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &y)
 8004e2a:	f107 0318 	add.w	r3, r7, #24
 8004e2e:	4619      	mov	r1, r3
 8004e30:	68b8      	ldr	r0, [r7, #8]
 8004e32:	f000 fe3d 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d021      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &z))
 8004e3c:	f107 0314 	add.w	r3, r7, #20
 8004e40:	4619      	mov	r1, r3
 8004e42:	68b8      	ldr	r0, [r7, #8]
 8004e44:	f000 fe34 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d018      	beq.n	8004e80 <VibeCheckSensorCMD_Set+0x1f8>
			{
				VibeCheckSensor_SetOffsets(sensor, channel, x, y, z);
 8004e4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e52:	ed97 7a06 	vldr	s14, [r7, #24]
 8004e56:	edd7 6a05 	vldr	s13, [r7, #20]
 8004e5a:	eeb0 1a66 	vmov.f32	s2, s13
 8004e5e:	eef0 0a47 	vmov.f32	s1, s14
 8004e62:	eeb0 0a67 	vmov.f32	s0, s15
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f7ff fbdd 	bl	8004628 <VibeCheckSensor_SetOffsets>
				VibeCheckShell_PutOutputString(shell, "ack");
 8004e6e:	4909      	ldr	r1, [pc, #36]	@ (8004e94 <VibeCheckSensorCMD_Set+0x20c>)
 8004e70:	68b8      	ldr	r0, [r7, #8]
 8004e72:	f000 fea9 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8004e76:	68b8      	ldr	r0, [r7, #8]
 8004e78:	f000 ff26 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e000      	b.n	8004e82 <VibeCheckSensorCMD_Set+0x1fa>
			}
		}
	}


	return 0;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3770      	adds	r7, #112	@ 0x70
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	0801d790 	.word	0x0801d790
 8004e90:	0801d798 	.word	0x0801d798
 8004e94:	0801d79c 	.word	0x0801d79c
 8004e98:	0801d7a0 	.word	0x0801d7a0
 8004e9c:	0801d7a8 	.word	0x0801d7a8
 8004ea0:	0801d7b0 	.word	0x0801d7b0

08004ea4 <VibeCheckSensorCMD_Get>:


static uint32_t VibeCheckSensorCMD_Get(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b09a      	sub	sp, #104	@ 0x68
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004eb0:	f107 0320 	add.w	r3, r7, #32
 8004eb4:	2240      	movs	r2, #64	@ 0x40
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	68b8      	ldr	r0, [r7, #8]
 8004eba:	f000 fd65 	bl	8005988 <VibeCheckShell_GetNextString>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f000 80fb 	beq.w	80050bc <VibeCheckSensorCMD_Get+0x218>
	{
		if (!strcmp(str, "accel"))
 8004ec6:	f107 0320 	add.w	r3, r7, #32
 8004eca:	497f      	ldr	r1, [pc, #508]	@ (80050c8 <VibeCheckSensorCMD_Get+0x224>)
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7fb fa1f 	bl	8000310 <strcmp>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d147      	bne.n	8004f68 <VibeCheckSensorCMD_Get+0xc4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004ed8:	f107 0320 	add.w	r3, r7, #32
 8004edc:	2240      	movs	r2, #64	@ 0x40
 8004ede:	4619      	mov	r1, r3
 8004ee0:	68b8      	ldr	r0, [r7, #8]
 8004ee2:	f000 fd51 	bl	8005988 <VibeCheckShell_GetNextString>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f000 80e7 	beq.w	80050bc <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004eee:	f107 0320 	add.w	r3, r7, #32
 8004ef2:	4976      	ldr	r1, [pc, #472]	@ (80050cc <VibeCheckSensorCMD_Get+0x228>)
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7fb fa0b 	bl	8000310 <strcmp>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d114      	bne.n	8004f2a <VibeCheckSensorCMD_Get+0x86>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f00:	4973      	ldr	r1, [pc, #460]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8004f02:	68b8      	ldr	r0, [r7, #8]
 8004f04:	f000 fe60 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f08:	68b8      	ldr	r0, [r7, #8]
 8004f0a:	f000 fecf 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelODR(sensor, channel));
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f7ff fc09 	bl	8004728 <VibeCheckSensor_GetAccelODR>
 8004f16:	4603      	mov	r3, r0
 8004f18:	4619      	mov	r1, r3
 8004f1a:	68b8      	ldr	r0, [r7, #8]
 8004f1c:	f000 fe90 	bl	8005c40 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f20:	68b8      	ldr	r0, [r7, #8]
 8004f22:	f000 fed1 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e0c9      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004f2a:	f107 0320 	add.w	r3, r7, #32
 8004f2e:	4969      	ldr	r1, [pc, #420]	@ (80050d4 <VibeCheckSensorCMD_Get+0x230>)
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7fb f9ed 	bl	8000310 <strcmp>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f040 80bf 	bne.w	80050bc <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f3e:	4964      	ldr	r1, [pc, #400]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8004f40:	68b8      	ldr	r0, [r7, #8]
 8004f42:	f000 fe41 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f46:	68b8      	ldr	r0, [r7, #8]
 8004f48:	f000 feb0 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelRange(sensor, channel));
 8004f4c:	6879      	ldr	r1, [r7, #4]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7ff fc1c 	bl	800478c <VibeCheckSensor_GetAccelRange>
 8004f54:	4603      	mov	r3, r0
 8004f56:	4619      	mov	r1, r3
 8004f58:	68b8      	ldr	r0, [r7, #8]
 8004f5a:	f000 fe71 	bl	8005c40 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f5e:	68b8      	ldr	r0, [r7, #8]
 8004f60:	f000 feb2 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0aa      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004f68:	f107 0320 	add.w	r3, r7, #32
 8004f6c:	495a      	ldr	r1, [pc, #360]	@ (80050d8 <VibeCheckSensorCMD_Get+0x234>)
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fb f9ce 	bl	8000310 <strcmp>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d146      	bne.n	8005008 <VibeCheckSensorCMD_Get+0x164>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004f7a:	f107 0320 	add.w	r3, r7, #32
 8004f7e:	2240      	movs	r2, #64	@ 0x40
 8004f80:	4619      	mov	r1, r3
 8004f82:	68b8      	ldr	r0, [r7, #8]
 8004f84:	f000 fd00 	bl	8005988 <VibeCheckShell_GetNextString>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8096 	beq.w	80050bc <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004f90:	f107 0320 	add.w	r3, r7, #32
 8004f94:	494d      	ldr	r1, [pc, #308]	@ (80050cc <VibeCheckSensorCMD_Get+0x228>)
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7fb f9ba 	bl	8000310 <strcmp>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d114      	bne.n	8004fcc <VibeCheckSensorCMD_Get+0x128>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004fa2:	494b      	ldr	r1, [pc, #300]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8004fa4:	68b8      	ldr	r0, [r7, #8]
 8004fa6:	f000 fe0f 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004faa:	68b8      	ldr	r0, [r7, #8]
 8004fac:	f000 fe7e 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroODR(sensor, channel));
 8004fb0:	6879      	ldr	r1, [r7, #4]
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f7ff fbd1 	bl	800475a <VibeCheckSensor_GetGyroODR>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	4619      	mov	r1, r3
 8004fbc:	68b8      	ldr	r0, [r7, #8]
 8004fbe:	f000 fe3f 	bl	8005c40 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004fc2:	68b8      	ldr	r0, [r7, #8]
 8004fc4:	f000 fe80 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e078      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004fcc:	f107 0320 	add.w	r3, r7, #32
 8004fd0:	4940      	ldr	r1, [pc, #256]	@ (80050d4 <VibeCheckSensorCMD_Get+0x230>)
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fb f99c 	bl	8000310 <strcmp>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d16e      	bne.n	80050bc <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004fde:	493c      	ldr	r1, [pc, #240]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8004fe0:	68b8      	ldr	r0, [r7, #8]
 8004fe2:	f000 fdf1 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004fe6:	68b8      	ldr	r0, [r7, #8]
 8004fe8:	f000 fe60 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroRange(sensor, channel));
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f7ff fbe5 	bl	80047be <VibeCheckSensor_GetGyroRange>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	68b8      	ldr	r0, [r7, #8]
 8004ffa:	f000 fe21 	bl	8005c40 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004ffe:	68b8      	ldr	r0, [r7, #8]
 8005000:	f000 fe62 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005004:	2301      	movs	r3, #1
 8005006:	e05a      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8005008:	f107 0320 	add.w	r3, r7, #32
 800500c:	4933      	ldr	r1, [pc, #204]	@ (80050dc <VibeCheckSensorCMD_Get+0x238>)
 800500e:	4618      	mov	r0, r3
 8005010:	f7fb f97e 	bl	8000310 <strcmp>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d132      	bne.n	8005080 <VibeCheckSensorCMD_Get+0x1dc>
		{
			float x, y, z;
			VibeCheckSensor_GetOffsets(sensor, channel, &x, &y, &z);
 800501a:	f107 0118 	add.w	r1, r7, #24
 800501e:	f107 021c 	add.w	r2, r7, #28
 8005022:	f107 0314 	add.w	r3, r7, #20
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	460b      	mov	r3, r1
 800502a:	6879      	ldr	r1, [r7, #4]
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f7ff fbdf 	bl	80047f0 <VibeCheckSensor_GetOffsets>

			VibeCheckShell_PutOutputString(shell, "ack");
 8005032:	4927      	ldr	r1, [pc, #156]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8005034:	68b8      	ldr	r0, [r7, #8]
 8005036:	f000 fdc7 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 800503a:	68b8      	ldr	r0, [r7, #8]
 800503c:	f000 fe36 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, x);
 8005040:	edd7 7a07 	vldr	s15, [r7, #28]
 8005044:	eeb0 0a67 	vmov.f32	s0, s15
 8005048:	68b8      	ldr	r0, [r7, #8]
 800504a:	f000 fe11 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 800504e:	68b8      	ldr	r0, [r7, #8]
 8005050:	f000 fe2c 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, y);
 8005054:	edd7 7a06 	vldr	s15, [r7, #24]
 8005058:	eeb0 0a67 	vmov.f32	s0, s15
 800505c:	68b8      	ldr	r0, [r7, #8]
 800505e:	f000 fe07 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 8005062:	68b8      	ldr	r0, [r7, #8]
 8005064:	f000 fe22 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, z);
 8005068:	edd7 7a05 	vldr	s15, [r7, #20]
 800506c:	eeb0 0a67 	vmov.f32	s0, s15
 8005070:	68b8      	ldr	r0, [r7, #8]
 8005072:	f000 fdfd 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8005076:	68b8      	ldr	r0, [r7, #8]
 8005078:	f000 fe26 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 800507c:	2301      	movs	r3, #1
 800507e:	e01e      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
		}
		else if (!strcmp(str, "connected"))
 8005080:	f107 0320 	add.w	r3, r7, #32
 8005084:	4916      	ldr	r1, [pc, #88]	@ (80050e0 <VibeCheckSensorCMD_Get+0x23c>)
 8005086:	4618      	mov	r0, r3
 8005088:	f7fb f942 	bl	8000310 <strcmp>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d114      	bne.n	80050bc <VibeCheckSensorCMD_Get+0x218>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8005092:	490f      	ldr	r1, [pc, #60]	@ (80050d0 <VibeCheckSensorCMD_Get+0x22c>)
 8005094:	68b8      	ldr	r0, [r7, #8]
 8005096:	f000 fd97 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 800509a:	68b8      	ldr	r0, [r7, #8]
 800509c:	f000 fe06 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_IsConnected(sensor, channel));
 80050a0:	6879      	ldr	r1, [r7, #4]
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f7ff fbf2 	bl	800488c <VibeCheckSensor_IsConnected>
 80050a8:	4603      	mov	r3, r0
 80050aa:	4619      	mov	r1, r3
 80050ac:	68b8      	ldr	r0, [r7, #8]
 80050ae:	f000 fdc7 	bl	8005c40 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputDelimiter(shell);
 80050b2:	68b8      	ldr	r0, [r7, #8]
 80050b4:	f000 fe08 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80050b8:	2301      	movs	r3, #1
 80050ba:	e000      	b.n	80050be <VibeCheckSensorCMD_Get+0x21a>
		}
	}

	return 0;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3760      	adds	r7, #96	@ 0x60
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	0801d790 	.word	0x0801d790
 80050cc:	0801d798 	.word	0x0801d798
 80050d0:	0801d79c 	.word	0x0801d79c
 80050d4:	0801d7a0 	.word	0x0801d7a0
 80050d8:	0801d7a8 	.word	0x0801d7a8
 80050dc:	0801d7b0 	.word	0x0801d7b0
 80050e0:	0801d7b8 	.word	0x0801d7b8

080050e4 <VibeCheckSensorCMD_Execute>:


uint32_t VibeCheckSensorCMD_Execute(void* obj, VibeCheckShell* shell)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b094      	sub	sp, #80	@ 0x50
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	int32_t channel;
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80050f2:	f107 030c 	add.w	r3, r7, #12
 80050f6:	2240      	movs	r2, #64	@ 0x40
 80050f8:	4619      	mov	r1, r3
 80050fa:	6838      	ldr	r0, [r7, #0]
 80050fc:	f000 fc44 	bl	8005988 <VibeCheckShell_GetNextString>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	f000 8101 	beq.w	800530a <VibeCheckSensorCMD_Execute+0x226>
	{
		if (!strcmp(str, "fakedata"))
 8005108:	f107 030c 	add.w	r3, r7, #12
 800510c:	4981      	ldr	r1, [pc, #516]	@ (8005314 <VibeCheckSensorCMD_Execute+0x230>)
 800510e:	4618      	mov	r0, r3
 8005110:	f7fb f8fe 	bl	8000310 <strcmp>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d135      	bne.n	8005186 <VibeCheckSensorCMD_Execute+0xa2>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800511a:	f107 030c 	add.w	r3, r7, #12
 800511e:	2240      	movs	r2, #64	@ 0x40
 8005120:	4619      	mov	r1, r3
 8005122:	6838      	ldr	r0, [r7, #0]
 8005124:	f000 fc30 	bl	8005988 <VibeCheckShell_GetNextString>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 80ed 	beq.w	800530a <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 8005130:	f107 030c 	add.w	r3, r7, #12
 8005134:	4978      	ldr	r1, [pc, #480]	@ (8005318 <VibeCheckSensorCMD_Execute+0x234>)
 8005136:	4618      	mov	r0, r3
 8005138:	f7fb f8ea 	bl	8000310 <strcmp>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10b      	bne.n	800515a <VibeCheckSensorCMD_Execute+0x76>
				{
					VibeCheckSensor_StartFakeData(sensor);
 8005142:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005144:	f7ff fb86 	bl	8004854 <VibeCheckSensor_StartFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 8005148:	4974      	ldr	r1, [pc, #464]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 800514a:	6838      	ldr	r0, [r7, #0]
 800514c:	f000 fd3c 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8005150:	6838      	ldr	r0, [r7, #0]
 8005152:	f000 fdb9 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005156:	2301      	movs	r3, #1
 8005158:	e0d8      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
				}
				else if (!strcmp(str, "stop"))
 800515a:	f107 030c 	add.w	r3, r7, #12
 800515e:	4970      	ldr	r1, [pc, #448]	@ (8005320 <VibeCheckSensorCMD_Execute+0x23c>)
 8005160:	4618      	mov	r0, r3
 8005162:	f7fb f8d5 	bl	8000310 <strcmp>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	f040 80ce 	bne.w	800530a <VibeCheckSensorCMD_Execute+0x226>
				{
					VibeCheckSensor_StopFakeData(sensor);
 800516e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005170:	f7ff fb7e 	bl	8004870 <VibeCheckSensor_StopFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 8005174:	4969      	ldr	r1, [pc, #420]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 8005176:	6838      	ldr	r0, [r7, #0]
 8005178:	f000 fd26 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800517c:	6838      	ldr	r0, [r7, #0]
 800517e:	f000 fda3 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005182:	2301      	movs	r3, #1
 8005184:	e0c2      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
		else if (VibeCheckShell_TurnToInt(str, &channel))
 8005186:	f107 0208 	add.w	r2, r7, #8
 800518a:	f107 030c 	add.w	r3, r7, #12
 800518e:	4611      	mov	r1, r2
 8005190:	4618      	mov	r0, r3
 8005192:	f000 fca9 	bl	8005ae8 <VibeCheckShell_TurnToInt>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 80b6 	beq.w	800530a <VibeCheckSensorCMD_Execute+0x226>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800519e:	f107 030c 	add.w	r3, r7, #12
 80051a2:	2240      	movs	r2, #64	@ 0x40
 80051a4:	4619      	mov	r1, r3
 80051a6:	6838      	ldr	r0, [r7, #0]
 80051a8:	f000 fbee 	bl	8005988 <VibeCheckShell_GetNextString>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 80ab 	beq.w	800530a <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 80051b4:	f107 030c 	add.w	r3, r7, #12
 80051b8:	4957      	ldr	r1, [pc, #348]	@ (8005318 <VibeCheckSensorCMD_Execute+0x234>)
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fb f8a8 	bl	8000310 <strcmp>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d138      	bne.n	8005238 <VibeCheckSensorCMD_Execute+0x154>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80051c6:	f107 030c 	add.w	r3, r7, #12
 80051ca:	2240      	movs	r2, #64	@ 0x40
 80051cc:	4619      	mov	r1, r3
 80051ce:	6838      	ldr	r0, [r7, #0]
 80051d0:	f000 fbda 	bl	8005988 <VibeCheckShell_GetNextString>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 8097 	beq.w	800530a <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 80051dc:	f107 030c 	add.w	r3, r7, #12
 80051e0:	4950      	ldr	r1, [pc, #320]	@ (8005324 <VibeCheckSensorCMD_Execute+0x240>)
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fb f894 	bl	8000310 <strcmp>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10d      	bne.n	800520a <VibeCheckSensorCMD_Execute+0x126>
						{
							VibeCheckSensor_StartAccel(sensor, channel);
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	4619      	mov	r1, r3
 80051f2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80051f4:	f7ff f898 	bl	8004328 <VibeCheckSensor_StartAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 80051f8:	4948      	ldr	r1, [pc, #288]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 80051fa:	6838      	ldr	r0, [r7, #0]
 80051fc:	f000 fce4 	bl	8005bc8 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 8005200:	6838      	ldr	r0, [r7, #0]
 8005202:	f000 fd61 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005206:	2301      	movs	r3, #1
 8005208:	e080      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 800520a:	f107 030c 	add.w	r3, r7, #12
 800520e:	4946      	ldr	r1, [pc, #280]	@ (8005328 <VibeCheckSensorCMD_Execute+0x244>)
 8005210:	4618      	mov	r0, r3
 8005212:	f7fb f87d 	bl	8000310 <strcmp>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d176      	bne.n	800530a <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StartGyro(sensor, channel);
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	4619      	mov	r1, r3
 8005220:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005222:	f7ff f8f9 	bl	8004418 <VibeCheckSensor_StartGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005226:	493d      	ldr	r1, [pc, #244]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 8005228:	6838      	ldr	r0, [r7, #0]
 800522a:	f000 fccd 	bl	8005bc8 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800522e:	6838      	ldr	r0, [r7, #0]
 8005230:	f000 fd4a 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005234:	2301      	movs	r3, #1
 8005236:	e069      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "stop"))
 8005238:	f107 030c 	add.w	r3, r7, #12
 800523c:	4938      	ldr	r1, [pc, #224]	@ (8005320 <VibeCheckSensorCMD_Execute+0x23c>)
 800523e:	4618      	mov	r0, r3
 8005240:	f7fb f866 	bl	8000310 <strcmp>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d137      	bne.n	80052ba <VibeCheckSensorCMD_Execute+0x1d6>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800524a:	f107 030c 	add.w	r3, r7, #12
 800524e:	2240      	movs	r2, #64	@ 0x40
 8005250:	4619      	mov	r1, r3
 8005252:	6838      	ldr	r0, [r7, #0]
 8005254:	f000 fb98 	bl	8005988 <VibeCheckShell_GetNextString>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d055      	beq.n	800530a <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 800525e:	f107 030c 	add.w	r3, r7, #12
 8005262:	4930      	ldr	r1, [pc, #192]	@ (8005324 <VibeCheckSensorCMD_Execute+0x240>)
 8005264:	4618      	mov	r0, r3
 8005266:	f7fb f853 	bl	8000310 <strcmp>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10d      	bne.n	800528c <VibeCheckSensorCMD_Execute+0x1a8>
						{
							VibeCheckSensor_StopAccel(sensor, channel);
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	4619      	mov	r1, r3
 8005274:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005276:	f7ff f893 	bl	80043a0 <VibeCheckSensor_StopAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 800527a:	4928      	ldr	r1, [pc, #160]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 800527c:	6838      	ldr	r0, [r7, #0]
 800527e:	f000 fca3 	bl	8005bc8 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 8005282:	6838      	ldr	r0, [r7, #0]
 8005284:	f000 fd20 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005288:	2301      	movs	r3, #1
 800528a:	e03f      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 800528c:	f107 030c 	add.w	r3, r7, #12
 8005290:	4925      	ldr	r1, [pc, #148]	@ (8005328 <VibeCheckSensorCMD_Execute+0x244>)
 8005292:	4618      	mov	r0, r3
 8005294:	f7fb f83c 	bl	8000310 <strcmp>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d135      	bne.n	800530a <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StopGyro(sensor, channel);
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	4619      	mov	r1, r3
 80052a2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052a4:	f7ff f8f4 	bl	8004490 <VibeCheckSensor_StopGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 80052a8:	491c      	ldr	r1, [pc, #112]	@ (800531c <VibeCheckSensorCMD_Execute+0x238>)
 80052aa:	6838      	ldr	r0, [r7, #0]
 80052ac:	f000 fc8c 	bl	8005bc8 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80052b0:	6838      	ldr	r0, [r7, #0]
 80052b2:	f000 fd09 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e028      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "set"))
 80052ba:	f107 030c 	add.w	r3, r7, #12
 80052be:	491b      	ldr	r1, [pc, #108]	@ (800532c <VibeCheckSensorCMD_Execute+0x248>)
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7fb f825 	bl	8000310 <strcmp>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <VibeCheckSensorCMD_Execute+0x1fe>
				{
					if (VibeCheckSensorCMD_Set(sensor, shell, channel))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	461a      	mov	r2, r3
 80052d0:	6839      	ldr	r1, [r7, #0]
 80052d2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052d4:	f7ff fcd8 	bl	8004c88 <VibeCheckSensorCMD_Set>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d015      	beq.n	800530a <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 80052de:	2301      	movs	r3, #1
 80052e0:	e014      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
					}
				}
				else if (!strcmp(str, "get"))
 80052e2:	f107 030c 	add.w	r3, r7, #12
 80052e6:	4912      	ldr	r1, [pc, #72]	@ (8005330 <VibeCheckSensorCMD_Execute+0x24c>)
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7fb f811 	bl	8000310 <strcmp>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10a      	bne.n	800530a <VibeCheckSensorCMD_Execute+0x226>
				{
					if (VibeCheckSensorCMD_Get(sensor, shell, channel))
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	461a      	mov	r2, r3
 80052f8:	6839      	ldr	r1, [r7, #0]
 80052fa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052fc:	f7ff fdd2 	bl	8004ea4 <VibeCheckSensorCMD_Get>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 8005306:	2301      	movs	r3, #1
 8005308:	e000      	b.n	800530c <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
	}

	return 0;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3750      	adds	r7, #80	@ 0x50
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	0801d7c4 	.word	0x0801d7c4
 8005318:	0801d7d0 	.word	0x0801d7d0
 800531c:	0801d79c 	.word	0x0801d79c
 8005320:	0801d7d8 	.word	0x0801d7d8
 8005324:	0801d790 	.word	0x0801d790
 8005328:	0801d7a8 	.word	0x0801d7a8
 800532c:	0801d7e0 	.word	0x0801d7e0
 8005330:	0801d7e4 	.word	0x0801d7e4

08005334 <VibeCheckSensorSender_Data_Execute>:


uint32_t VibeCheckSensorSender_Data_Execute(void* obj, VibeCheckShell* shell)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	613b      	str	r3, [r7, #16]

	volatile VibeCheckSensor_Data* data;
	if (VibeCheckSensor_GetDataReady(sensor, &data))
 8005342:	f107 030c 	add.w	r3, r7, #12
 8005346:	4619      	mov	r1, r3
 8005348:	6938      	ldr	r0, [r7, #16]
 800534a:	f7ff fbbc 	bl	8004ac6 <VibeCheckSensor_GetDataReady>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d04f      	beq.n	80053f4 <VibeCheckSensorSender_Data_Execute+0xc0>
	{
		VibeCheckShell_PutOutputString(shell, "data");
 8005354:	492a      	ldr	r1, [pc, #168]	@ (8005400 <VibeCheckSensorSender_Data_Execute+0xcc>)
 8005356:	6838      	ldr	r0, [r7, #0]
 8005358:	f000 fc36 	bl	8005bc8 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 800535c:	6838      	ldr	r0, [r7, #0]
 800535e:	f000 fca5 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, VC_SENSOR_DATA_PER_PACKET);
 8005362:	210a      	movs	r1, #10
 8005364:	6838      	ldr	r0, [r7, #0]
 8005366:	f000 fc6b 	bl	8005c40 <VibeCheckShell_PutOutputInt>

		uint32_t data_written = 0;
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]

		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 800536e:	e039      	b.n	80053e4 <VibeCheckSensorSender_Data_Execute+0xb0>
		{
			VibeCheckShell_PutOutputSeparator(shell);
 8005370:	6838      	ldr	r0, [r7, #0]
 8005372:	f000 fc9b 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->id);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	4619      	mov	r1, r3
 800537e:	6838      	ldr	r0, [r7, #0]
 8005380:	f000 fc5e 	bl	8005c40 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 8005384:	6838      	ldr	r0, [r7, #0]
 8005386:	f000 fc91 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->time);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	4619      	mov	r1, r3
 8005390:	6838      	ldr	r0, [r7, #0]
 8005392:	f000 fc55 	bl	8005c40 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 8005396:	6838      	ldr	r0, [r7, #0]
 8005398:	f000 fc88 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->x);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	edd3 7a02 	vldr	s15, [r3, #8]
 80053a2:	eeb0 0a67 	vmov.f32	s0, s15
 80053a6:	6838      	ldr	r0, [r7, #0]
 80053a8:	f000 fc62 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80053ac:	6838      	ldr	r0, [r7, #0]
 80053ae:	f000 fc7d 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->y);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80053b8:	eeb0 0a67 	vmov.f32	s0, s15
 80053bc:	6838      	ldr	r0, [r7, #0]
 80053be:	f000 fc57 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80053c2:	6838      	ldr	r0, [r7, #0]
 80053c4:	f000 fc72 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->z);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80053ce:	eeb0 0a67 	vmov.f32	s0, s15
 80053d2:	6838      	ldr	r0, [r7, #0]
 80053d4:	f000 fc4c 	bl	8005c70 <VibeCheckShell_PutOutputFloat>


			data++;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3314      	adds	r3, #20
 80053dc:	60fb      	str	r3, [r7, #12]
			data_written++;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	3301      	adds	r3, #1
 80053e2:	617b      	str	r3, [r7, #20]
		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	2b09      	cmp	r3, #9
 80053e8:	d9c2      	bls.n	8005370 <VibeCheckSensorSender_Data_Execute+0x3c>
		}

		VibeCheckShell_PutOutputDelimiter(shell);
 80053ea:	6838      	ldr	r0, [r7, #0]
 80053ec:	f000 fc6c 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e000      	b.n	80053f6 <VibeCheckSensorSender_Data_Execute+0xc2>
	}

	return 0;
 80053f4:	2300      	movs	r3, #0

}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	0801d7e8 	.word	0x0801d7e8

08005404 <VibeCheckSensorSender_Status_Execute>:


uint32_t VibeCheckSensorSender_Status_Execute(void* obj, VibeCheckShell* shell)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	617b      	str	r3, [r7, #20]

	uint32_t channel, is_connected;
	if (VibeCheckSensor_ConnectionChanged(sensor, &channel, &is_connected))
 8005412:	f107 020c 	add.w	r2, r7, #12
 8005416:	f107 0310 	add.w	r3, r7, #16
 800541a:	4619      	mov	r1, r3
 800541c:	6978      	ldr	r0, [r7, #20]
 800541e:	f7ff fa4e 	bl	80048be <VibeCheckSensor_ConnectionChanged>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d026      	beq.n	8005476 <VibeCheckSensorSender_Status_Execute+0x72>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 8005428:	4915      	ldr	r1, [pc, #84]	@ (8005480 <VibeCheckSensorSender_Status_Execute+0x7c>)
 800542a:	6838      	ldr	r0, [r7, #0]
 800542c:	f000 fbcc 	bl	8005bc8 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8005430:	6838      	ldr	r0, [r7, #0]
 8005432:	f000 fc3b 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "sensor");
 8005436:	4913      	ldr	r1, [pc, #76]	@ (8005484 <VibeCheckSensorSender_Status_Execute+0x80>)
 8005438:	6838      	ldr	r0, [r7, #0]
 800543a:	f000 fbc5 	bl	8005bc8 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 800543e:	6838      	ldr	r0, [r7, #0]
 8005440:	f000 fc34 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, channel);
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4619      	mov	r1, r3
 8005448:	6838      	ldr	r0, [r7, #0]
 800544a:	f000 fbf9 	bl	8005c40 <VibeCheckShell_PutOutputInt>
		VibeCheckShell_PutOutputSeparator(shell);
 800544e:	6838      	ldr	r0, [r7, #0]
 8005450:	f000 fc2c 	bl	8005cac <VibeCheckShell_PutOutputSeparator>

		if (is_connected)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d004      	beq.n	8005464 <VibeCheckSensorSender_Status_Execute+0x60>
			VibeCheckShell_PutOutputString(shell, "connected");
 800545a:	490b      	ldr	r1, [pc, #44]	@ (8005488 <VibeCheckSensorSender_Status_Execute+0x84>)
 800545c:	6838      	ldr	r0, [r7, #0]
 800545e:	f000 fbb3 	bl	8005bc8 <VibeCheckShell_PutOutputString>
 8005462:	e003      	b.n	800546c <VibeCheckSensorSender_Status_Execute+0x68>
		else
			VibeCheckShell_PutOutputString(shell, "disconnected");
 8005464:	4909      	ldr	r1, [pc, #36]	@ (800548c <VibeCheckSensorSender_Status_Execute+0x88>)
 8005466:	6838      	ldr	r0, [r7, #0]
 8005468:	f000 fbae 	bl	8005bc8 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 800546c:	6838      	ldr	r0, [r7, #0]
 800546e:	f000 fc2b 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
		return 1;
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <VibeCheckSensorSender_Status_Execute+0x74>
	}

	return 0;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	0801d7f0 	.word	0x0801d7f0
 8005484:	0801d7f8 	.word	0x0801d7f8
 8005488:	0801d7b8 	.word	0x0801d7b8
 800548c:	0801d800 	.word	0x0801d800

08005490 <VibeCheckShell_Init>:

#include "vibecheck_shell.h"


void VibeCheckShell_Init(VibeCheckShell* shell)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
	shell->input_head = 0;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800549e:	461a      	mov	r2, r3
 80054a0:	2300      	movs	r3, #0
 80054a2:	6013      	str	r3, [r2, #0]
	shell->input_tail = 0;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054aa:	461a      	mov	r2, r3
 80054ac:	2300      	movs	r3, #0
 80054ae:	6053      	str	r3, [r2, #4]
	shell->input_count = 0;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054b6:	461a      	mov	r2, r3
 80054b8:	2300      	movs	r3, #0
 80054ba:	6093      	str	r3, [r2, #8]
	shell->input_delimiter_count = 0;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054c2:	461a      	mov	r2, r3
 80054c4:	2300      	movs	r3, #0
 80054c6:	60d3      	str	r3, [r2, #12]

	shell->output_head = 0;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80054ce:	461a      	mov	r2, r3
 80054d0:	2300      	movs	r3, #0
 80054d2:	6113      	str	r3, [r2, #16]
	shell->output_tail = 0;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80054da:	461a      	mov	r2, r3
 80054dc:	2300      	movs	r3, #0
 80054de:	6153      	str	r3, [r2, #20]
	shell->output_count = 0;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80054e6:	461a      	mov	r2, r3
 80054e8:	2300      	movs	r3, #0
 80054ea:	6193      	str	r3, [r2, #24]

	shell->ih_count = 0;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80054f2:	461a      	mov	r2, r3
 80054f4:	2300      	movs	r3, #0
 80054f6:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	shell->oh_count = 0;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005500:	461a      	mov	r2, r3
 8005502:	2300      	movs	r3, #0
 8005504:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <VibeCheckShell_Update>:

VibeCheckShell_Status VibeCheckShell_Update(VibeCheckShell* shell)
{
 8005514:	b590      	push	{r4, r7, lr}
 8005516:	b099      	sub	sp, #100	@ 0x64
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]

	VibeCheckShell_Status status = {
 800551c:	2300      	movs	r3, #0
 800551e:	64fb      	str	r3, [r7, #76]	@ 0x4c
			.ibuf_status = VC_SHELL_INPUT_BUFFER_OK,
			.obuf_status = VC_SHELL_OUTPUT_BUFFER_OK
	};

	/* check if character buffer overflow */
	if (shell->input_count >= VC_SHELL_IO_BUF_LEN)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800552c:	d302      	bcc.n	8005534 <VibeCheckShell_Update+0x20>
		status.ibuf_status = VC_SHELL_INPUT_BUFFER_OVERFLOW;
 800552e:	2301      	movs	r3, #1
 8005530:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e


	/* handle the inputs */
	if (shell->input_delimiter_count)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 809a 	beq.w	8005676 <VibeCheckShell_Update+0x162>
		status.ihandl_status = VC_SHELL_INPUT_PROCESSED;
 8005542:	2301      	movs	r3, #1
 8005544:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	while (shell->input_delimiter_count)
 8005548:	e095      	b.n	8005676 <VibeCheckShell_Update+0x162>
	{
		/* look for a handler */
		char ih_name[VC_SHELL_MAX_TOKEN_LEN];
		if (VibeCheckShell_GetNextString(shell, ih_name, VC_SHELL_MAX_TOKEN_LEN))
 800554a:	f107 030c 	add.w	r3, r7, #12
 800554e:	2240      	movs	r2, #64	@ 0x40
 8005550:	4619      	mov	r1, r3
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fa18 	bl	8005988 <VibeCheckShell_GetNextString>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d04b      	beq.n	80055f6 <VibeCheckShell_Update+0xe2>
		{
			for (uint32_t i = 0; i < shell->ih_count; i++)
 800555e:	2300      	movs	r3, #0
 8005560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005562:	e03f      	b.n	80055e4 <VibeCheckShell_Update+0xd0>
			{
				if (!strcmp(shell->input_handlers[i].name, ih_name))
 8005564:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005566:	4613      	mov	r3, r2
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	4413      	add	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	4a69      	ldr	r2, [pc, #420]	@ (8005714 <VibeCheckShell_Update+0x200>)
 8005570:	441a      	add	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4413      	add	r3, r2
 8005576:	3304      	adds	r3, #4
 8005578:	f107 020c 	add.w	r2, r7, #12
 800557c:	4611      	mov	r1, r2
 800557e:	4618      	mov	r0, r3
 8005580:	f7fa fec6 	bl	8000310 <strcmp>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d11d      	bne.n	80055c6 <VibeCheckShell_Update+0xb2>
				{
					/* found a handler for this input */
					if (!shell->input_handlers[i].execute(shell->input_handlers[i].obj, shell))
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800558e:	4613      	mov	r3, r2
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	4413      	add	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	18ca      	adds	r2, r1, r3
 8005598:	4b5f      	ldr	r3, [pc, #380]	@ (8005718 <VibeCheckShell_Update+0x204>)
 800559a:	4413      	add	r3, r2
 800559c:	681c      	ldr	r4, [r3, #0]
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055a2:	4613      	mov	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	4413      	add	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	18ca      	adds	r2, r1, r3
 80055ac:	4b5b      	ldr	r3, [pc, #364]	@ (800571c <VibeCheckShell_Update+0x208>)
 80055ae:	4413      	add	r3, r2
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	4618      	mov	r0, r3
 80055b6:	47a0      	blx	r4
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d11f      	bne.n	80055fe <VibeCheckShell_Update+0xea>
						status.ihandl_status = VC_SHELL_INPUT_ERROR_EXECUTING;
 80055be:	2303      	movs	r3, #3
 80055c0:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
					break;
 80055c4:	e01b      	b.n	80055fe <VibeCheckShell_Update+0xea>
				}

				if (i == shell->ih_count - 1)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80055cc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80055d0:	3b01      	subs	r3, #1
 80055d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d102      	bne.n	80055de <VibeCheckShell_Update+0xca>
					status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 80055d8:	2302      	movs	r3, #2
 80055da:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
			for (uint32_t i = 0; i < shell->ih_count; i++)
 80055de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055e0:	3301      	adds	r3, #1
 80055e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80055ea:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80055ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d3b7      	bcc.n	8005564 <VibeCheckShell_Update+0x50>
 80055f4:	e004      	b.n	8005600 <VibeCheckShell_Update+0xec>
			}
		}
		else
		{
			/* couldn't get a string from the input for handler name */
			status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 80055f6:	2302      	movs	r3, #2
 80055f8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 80055fc:	e000      	b.n	8005600 <VibeCheckShell_Update+0xec>
					break;
 80055fe:	bf00      	nop
		}

		/* clean up the remainder of the previous message */
		while (1)
		{
			char x = shell->input[shell->input_tail];
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	5cd3      	ldrb	r3, [r2, r3]
 800560c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

			shell->input_count--;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	3b01      	subs	r3, #1
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005620:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	3301      	adds	r3, #1
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005632:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005640:	d105      	bne.n	800564e <VibeCheckShell_Update+0x13a>
				shell->input_tail = 0;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005648:	461a      	mov	r2, r3
 800564a:	2300      	movs	r3, #0
 800564c:	6053      	str	r3, [r2, #4]

			if(strchr(VC_SHELL_DELIMITER, x) != NULL)
 800564e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005652:	4619      	mov	r1, r3
 8005654:	4832      	ldr	r0, [pc, #200]	@ (8005720 <VibeCheckShell_Update+0x20c>)
 8005656:	f014 fcbc 	bl	8019fd2 <strchr>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d100      	bne.n	8005662 <VibeCheckShell_Update+0x14e>
		{
 8005660:	e7ce      	b.n	8005600 <VibeCheckShell_Update+0xec>
				break;  /* found the delimiter */
 8005662:	bf00      	nop
		}


		shell->input_delimiter_count--;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	3b01      	subs	r3, #1
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005674:	60d3      	str	r3, [r2, #12]
	while (shell->input_delimiter_count)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	f47f af63 	bne.w	800554a <VibeCheckShell_Update+0x36>
	}


	/* handle the outputs */
	for (uint32_t i = 0; i < shell->oh_count; i++)
 8005684:	2300      	movs	r3, #0
 8005686:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005688:	e01a      	b.n	80056c0 <VibeCheckShell_Update+0x1ac>
	{
		if (shell->output_handlers[i].execute(shell->output_handlers[i].obj, shell))
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800568e:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005692:	440b      	add	r3, r1
 8005694:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800569c:	f242 2344 	movw	r3, #8772	@ 0x2244
 80056a0:	4403      	add	r3, r0
 80056a2:	00db      	lsls	r3, r3, #3
 80056a4:	440b      	add	r3, r1
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	4618      	mov	r0, r3
 80056ac:	4790      	blx	r2
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <VibeCheckShell_Update+0x1a6>
		{
			status.ohandl_status = VC_SHELL_OUTPUT_PROCESSED;
 80056b4:	2301      	movs	r3, #1
 80056b6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for (uint32_t i = 0; i < shell->oh_count; i++)
 80056ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056bc:	3301      	adds	r3, #1
 80056be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80056c6:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 80056ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d3dc      	bcc.n	800568a <VibeCheckShell_Update+0x176>
		}
	}

	/* check if character buffer overflow */
	if (shell->output_count >= VC_SHELL_IO_BUF_LEN)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056dc:	d302      	bcc.n	80056e4 <VibeCheckShell_Update+0x1d0>
		status.obuf_status = VC_SHELL_OUTPUT_BUFFER_OVERFLOW;
 80056de:	2301      	movs	r3, #1
 80056e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f


	return status;
 80056e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80056e8:	2300      	movs	r3, #0
 80056ea:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80056ee:	f362 0307 	bfi	r3, r2, #0, #8
 80056f2:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 80056f6:	f362 230f 	bfi	r3, r2, #8, #8
 80056fa:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80056fe:	f362 4317 	bfi	r3, r2, #16, #8
 8005702:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8005706:	f362 631f 	bfi	r3, r2, #24, #8
}
 800570a:	4618      	mov	r0, r3
 800570c:	3764      	adds	r7, #100	@ 0x64
 800570e:	46bd      	mov	sp, r7
 8005710:	bd90      	pop	{r4, r7, pc}
 8005712:	bf00      	nop
 8005714:	00010018 	.word	0x00010018
 8005718:	0001005c 	.word	0x0001005c
 800571c:	00010060 	.word	0x00010060
 8005720:	0801d810 	.word	0x0801d810

08005724 <VibeCheckShell_RegisterInputHandler>:

void VibeCheckShell_RegisterInputHandler(VibeCheckShell* shell, VibeCheckShell_InputHandler handler)
{
 8005724:	b084      	sub	sp, #16
 8005726:	b580      	push	{r7, lr}
 8005728:	b082      	sub	sp, #8
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
 800572e:	f107 0014 	add.w	r0, r7, #20
 8005732:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (shell->ih_count < VC_SHELL_MAX_NUM_HANDLERS)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800573c:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8005740:	2b3f      	cmp	r3, #63	@ 0x3f
 8005742:	d819      	bhi.n	8005778 <VibeCheckShell_RegisterInputHandler+0x54>
		shell->input_handlers[shell->ih_count++] = handler;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800574a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800574e:	1c53      	adds	r3, r2, #1
 8005750:	6879      	ldr	r1, [r7, #4]
 8005752:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 8005756:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	4413      	add	r3, r2
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	18ca      	adds	r2, r1, r3
 8005766:	4b08      	ldr	r3, [pc, #32]	@ (8005788 <VibeCheckShell_RegisterInputHandler+0x64>)
 8005768:	4413      	add	r3, r2
 800576a:	3304      	adds	r3, #4
 800576c:	f107 0114 	add.w	r1, r7, #20
 8005770:	2248      	movs	r2, #72	@ 0x48
 8005772:	4618      	mov	r0, r3
 8005774:	f014 fcc3 	bl	801a0fe <memcpy>
}
 8005778:	bf00      	nop
 800577a:	3708      	adds	r7, #8
 800577c:	46bd      	mov	sp, r7
 800577e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005782:	b004      	add	sp, #16
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	00010018 	.word	0x00010018

0800578c <VibeCheckShell_RegisterOutputHandler>:

void VibeCheckShell_RegisterOutputHandler(VibeCheckShell* shell, VibeCheckShell_OutputHandler handler)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	1d3b      	adds	r3, r7, #4
 8005796:	e883 0006 	stmia.w	r3, {r1, r2}
	if (shell->oh_count < VC_SHELL_MAX_NUM_HANDLERS)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057a0:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 80057a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80057a6:	d815      	bhi.n	80057d4 <VibeCheckShell_RegisterOutputHandler+0x48>
		shell->output_handlers[shell->oh_count++] = handler;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057ae:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 80057b2:	1c53      	adds	r3, r2, #1
 80057b4:	68f9      	ldr	r1, [r7, #12]
 80057b6:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 80057ba:	f8c1 3420 	str.w	r3, [r1, #1056]	@ 0x420
 80057be:	68f9      	ldr	r1, [r7, #12]
 80057c0:	f242 2344 	movw	r3, #8772	@ 0x2244
 80057c4:	4413      	add	r3, r2
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	440b      	add	r3, r1
 80057ca:	1d3a      	adds	r2, r7, #4
 80057cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80057d0:	e883 0003 	stmia.w	r3, {r0, r1}
}
 80057d4:	bf00      	nop
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <VibeCheckShell_PutInput>:

void VibeCheckShell_PutInput(VibeCheckShell* shell, char* input, uint32_t input_max_len)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
	/* add to the input buffer */
	for (uint32_t i = 0; i < input_max_len; i++)
 80057ec:	2300      	movs	r3, #0
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	e03e      	b.n	8005870 <VibeCheckShell_PutInput+0x90>
	{
		if (*input)
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d03f      	beq.n	800587a <VibeCheckShell_PutInput+0x9a>
		{
			shell->input[shell->input_head++] = *input;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	1c5a      	adds	r2, r3, #1
 8005804:	68f9      	ldr	r1, [r7, #12]
 8005806:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 800580a:	600a      	str	r2, [r1, #0]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	7811      	ldrb	r1, [r2, #0]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	54d1      	strb	r1, [r2, r3]
			if (shell->input_head == VC_SHELL_IO_BUF_LEN)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005820:	d105      	bne.n	800582e <VibeCheckShell_PutInput+0x4e>
					shell->input_head = 0;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005828:	461a      	mov	r2, r3
 800582a:	2300      	movs	r3, #0
 800582c:	6013      	str	r3, [r2, #0]
			shell->input_count++;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	3301      	adds	r3, #1
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800583e:	6093      	str	r3, [r2, #8]

			if (strchr(VC_SHELL_DELIMITER, *input) != NULL)
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	4619      	mov	r1, r3
 8005846:	480f      	ldr	r0, [pc, #60]	@ (8005884 <VibeCheckShell_PutInput+0xa4>)
 8005848:	f014 fbc3 	bl	8019fd2 <strchr>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <VibeCheckShell_PutInput+0x84>
				shell->input_delimiter_count++;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	3301      	adds	r3, #1
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005862:	60d3      	str	r3, [r2, #12]

			input++;
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	3301      	adds	r3, #1
 8005868:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 0; i < input_max_len; i++)
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	3301      	adds	r3, #1
 800586e:	617b      	str	r3, [r7, #20]
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	429a      	cmp	r2, r3
 8005876:	d3bc      	bcc.n	80057f2 <VibeCheckShell_PutInput+0x12>
		}
		else
			break;
	}
}
 8005878:	e000      	b.n	800587c <VibeCheckShell_PutInput+0x9c>
			break;
 800587a:	bf00      	nop
}
 800587c:	bf00      	nop
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	0801d810 	.word	0x0801d810

08005888 <VibeCheckShell_GetOutput>:


uint32_t VibeCheckShell_GetOutput(VibeCheckShell* shell, char** output, uint32_t* len)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
	/* returns true if there is stuff in the output buffer we haven't yet sent */
	if (shell->output_head == shell->output_tail)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800589a:	691a      	ldr	r2, [r3, #16]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d101      	bne.n	80058ac <VibeCheckShell_GetOutput+0x24>
		return 0;
 80058a8:	2300      	movs	r3, #0
 80058aa:	e035      	b.n	8005918 <VibeCheckShell_GetOutput+0x90>

	if (shell->output_head > shell->output_tail)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058b2:	691a      	ldr	r2, [r3, #16]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d917      	bls.n	80058f0 <VibeCheckShell_GetOutput+0x68>
	{
		/* the output doesn't wrap so send it 'normally' */
		*output = &shell->output[shell->output_tail];
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058c6:	695a      	ldr	r2, [r3, #20]
 80058c8:	f248 0310 	movw	r3, #32784	@ 0x8010
 80058cc:	4413      	add	r3, r2
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	441a      	add	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	601a      	str	r2, [r3, #0]
		*len = shell->output_head - shell->output_tail;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	601a      	str	r2, [r3, #0]
		return 1;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e013      	b.n	8005918 <VibeCheckShell_GetOutput+0x90>
	}
	else
	{
		/* the output wraps: only return up to the end of the buffer region so our output is contiguous in memory */
		*output = &shell->output[shell->output_tail];
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058f6:	695a      	ldr	r2, [r3, #20]
 80058f8:	f248 0310 	movw	r3, #32784	@ 0x8010
 80058fc:	4413      	add	r3, r2
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	441a      	add	r2, r3
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	601a      	str	r2, [r3, #0]
		*len = VC_SHELL_IO_BUF_LEN - shell->output_tail;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	f5c3 4200 	rsb	r2, r3, #32768	@ 0x8000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	601a      	str	r2, [r3, #0]
		return 1;
 8005916:	2301      	movs	r3, #1
//			return 0;
//
//	}


}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <VibeCheckShell_UpdateOutputBuffer>:


void VibeCheckShell_UpdateOutputBuffer(VibeCheckShell* shell, uint32_t len)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
	/* length argument tells how many characters we successfully transmitted */

	/* update the tail of the output buffer now that we have confirmed transmission */
	shell->output_count -= len;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005934:	699a      	ldr	r2, [r3, #24]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005940:	6193      	str	r3, [r2, #24]
	shell->output_tail += len;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005948:	695a      	ldr	r2, [r3, #20]
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	4413      	add	r3, r2
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005954:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 8005956:	e009      	b.n	800596c <VibeCheckShell_UpdateOutputBuffer+0x48>
		shell->output_tail -= VC_SHELL_IO_BUF_LEN;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800596a:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005978:	d2ee      	bcs.n	8005958 <VibeCheckShell_UpdateOutputBuffer+0x34>
}
 800597a:	bf00      	nop
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <VibeCheckShell_GetNextString>:


/* these return true if they successfully get the next token */
uint32_t VibeCheckShell_GetNextString(VibeCheckShell* shell, char* next, uint32_t max_len)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]

	for (uint32_t i = 0; i < max_len; )
 8005994:	2300      	movs	r3, #0
 8005996:	617b      	str	r3, [r7, #20]
 8005998:	e05f      	b.n	8005a5a <VibeCheckShell_GetNextString+0xd2>
	{

		char x = shell->input[shell->input_tail];
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	5cd3      	ldrb	r3, [r2, r3]
 80059a6:	74fb      	strb	r3, [r7, #19]

		if (strchr(VC_SHELL_DELIMITER, x) != NULL)
 80059a8:	7cfb      	ldrb	r3, [r7, #19]
 80059aa:	4619      	mov	r1, r3
 80059ac:	482f      	ldr	r0, [pc, #188]	@ (8005a6c <VibeCheckShell_GetNextString+0xe4>)
 80059ae:	f014 fb10 	bl	8019fd2 <strchr>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d009      	beq.n	80059cc <VibeCheckShell_GetNextString+0x44>
		{
			/* this is a delimiter */
			if (i)  /* we have something in the token so return it */
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d004      	beq.n	80059c8 <VibeCheckShell_GetNextString+0x40>
			{
				*next = '\0';
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	2200      	movs	r2, #0
 80059c2:	701a      	strb	r2, [r3, #0]
				return 1;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e04d      	b.n	8005a64 <VibeCheckShell_GetNextString+0xdc>
			}
			else
				return 0;  /* don't go any further than the delimiter */
 80059c8:	2300      	movs	r3, #0
 80059ca:	e04b      	b.n	8005a64 <VibeCheckShell_GetNextString+0xdc>
		}
		else
		{
			shell->input_count--;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80059dc:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	3301      	adds	r3, #1
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80059ee:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059fc:	d105      	bne.n	8005a0a <VibeCheckShell_GetNextString+0x82>
				shell->input_tail = 0;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005a04:	461a      	mov	r2, r3
 8005a06:	2300      	movs	r3, #0
 8005a08:	6053      	str	r3, [r2, #4]

			if (strchr(VC_SHELL_INPUT_SEPARATORS, x) != NULL)
 8005a0a:	7cfb      	ldrb	r3, [r7, #19]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4818      	ldr	r0, [pc, #96]	@ (8005a70 <VibeCheckShell_GetNextString+0xe8>)
 8005a10:	f014 fadf 	bl	8019fd2 <strchr>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d007      	beq.n	8005a2a <VibeCheckShell_GetNextString+0xa2>
			{
				/* this is a separator */
				if (i) /* if we have something in the token return it, otherwise just continue in order to skip leading separators */
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d01c      	beq.n	8005a5a <VibeCheckShell_GetNextString+0xd2>
				{
					*next = '\0';
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2200      	movs	r2, #0
 8005a24:	701a      	strb	r2, [r3, #0]
					return 1;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e01c      	b.n	8005a64 <VibeCheckShell_GetNextString+0xdc>
				}
			}
			else
			{
				/* this is a character */
				*(next++) = tolower(x);  /* turn to all lower case letters */
 8005a2a:	7cfb      	ldrb	r3, [r7, #19]
 8005a2c:	74bb      	strb	r3, [r7, #18]
 8005a2e:	7cbb      	ldrb	r3, [r7, #18]
 8005a30:	3301      	adds	r3, #1
 8005a32:	4a10      	ldr	r2, [pc, #64]	@ (8005a74 <VibeCheckShell_GetNextString+0xec>)
 8005a34:	4413      	add	r3, r2
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	f003 0303 	and.w	r3, r3, #3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d103      	bne.n	8005a48 <VibeCheckShell_GetNextString+0xc0>
 8005a40:	7cbb      	ldrb	r3, [r7, #18]
 8005a42:	f103 0220 	add.w	r2, r3, #32
 8005a46:	e000      	b.n	8005a4a <VibeCheckShell_GetNextString+0xc2>
 8005a48:	7cba      	ldrb	r2, [r7, #18]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	1c59      	adds	r1, r3, #1
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	701a      	strb	r2, [r3, #0]
				i++;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	3301      	adds	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < max_len; )
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d39b      	bcc.n	800599a <VibeCheckShell_GetNextString+0x12>
			}
		}
	}

	return 0;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	0801d810 	.word	0x0801d810
 8005a70:	0801d814 	.word	0x0801d814
 8005a74:	0801dfb8 	.word	0x0801dfb8

08005a78 <VibeCheckShell_GetNextInt>:


uint32_t VibeCheckShell_GetNextInt(VibeCheckShell* shell, int32_t* next)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b092      	sub	sp, #72	@ 0x48
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005a82:	f107 0308 	add.w	r3, r7, #8
 8005a86:	2240      	movs	r2, #64	@ 0x40
 8005a88:	4619      	mov	r1, r3
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f7ff ff7c 	bl	8005988 <VibeCheckShell_GetNextString>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d007      	beq.n	8005aa6 <VibeCheckShell_GetNextInt+0x2e>
	{
		return VibeCheckShell_TurnToInt(str, next);
 8005a96:	f107 0308 	add.w	r3, r7, #8
 8005a9a:	6839      	ldr	r1, [r7, #0]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 f823 	bl	8005ae8 <VibeCheckShell_TurnToInt>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	e000      	b.n	8005aa8 <VibeCheckShell_GetNextInt+0x30>
	}

	return 0;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3748      	adds	r7, #72	@ 0x48
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <VibeCheckShell_GetNextFloat>:


uint32_t VibeCheckShell_GetNextFloat(VibeCheckShell* shell, float* next)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b092      	sub	sp, #72	@ 0x48
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005aba:	f107 0308 	add.w	r3, r7, #8
 8005abe:	2240      	movs	r2, #64	@ 0x40
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7ff ff60 	bl	8005988 <VibeCheckShell_GetNextString>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d007      	beq.n	8005ade <VibeCheckShell_GetNextFloat+0x2e>
	{
		return VibeCheckShell_TurnToFloat(str, next);
 8005ace:	f107 0308 	add.w	r3, r7, #8
 8005ad2:	6839      	ldr	r1, [r7, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 f83d 	bl	8005b54 <VibeCheckShell_TurnToFloat>
 8005ada:	4603      	mov	r3, r0
 8005adc:	e000      	b.n	8005ae0 <VibeCheckShell_GetNextFloat+0x30>
	}

	return 0;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3748      	adds	r7, #72	@ 0x48
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <VibeCheckShell_TurnToInt>:

/* if the type of the next token is not known, get it as a string and then try to convert it to numeric using these functions */
uint32_t VibeCheckShell_TurnToInt(char* str, int32_t* next)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
	char valid[] = "-0123456789";
 8005af2:	4a17      	ldr	r2, [pc, #92]	@ (8005b50 <VibeCheckShell_TurnToInt+0x68>)
 8005af4:	f107 0308 	add.w	r3, r7, #8
 8005af8:	ca07      	ldmia	r2, {r0, r1, r2}
 8005afa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (uint32_t i = 0; i < strlen(str); i++)
 8005afe:	2300      	movs	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
 8005b02:	e012      	b.n	8005b2a <VibeCheckShell_TurnToInt+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	4413      	add	r3, r2
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	f107 0308 	add.w	r3, r7, #8
 8005b12:	4611      	mov	r1, r2
 8005b14:	4618      	mov	r0, r3
 8005b16:	f014 fa5c 	bl	8019fd2 <strchr>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <VibeCheckShell_TurnToInt+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005b20:	2300      	movs	r3, #0
 8005b22:	e010      	b.n	8005b46 <VibeCheckShell_TurnToInt+0x5e>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	3301      	adds	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7fa fc50 	bl	80003d0 <strlen>
 8005b30:	4602      	mov	r2, r0
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d3e5      	bcc.n	8005b04 <VibeCheckShell_TurnToInt+0x1c>
	*next = atoi(str);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f012 fea0 	bl	801887e <atoi>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	601a      	str	r2, [r3, #0]
	return 1;
 8005b44:	2301      	movs	r3, #1
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3718      	adds	r7, #24
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	0801d818 	.word	0x0801d818

08005b54 <VibeCheckShell_TurnToFloat>:

uint32_t VibeCheckShell_TurnToFloat(char* str, float* next)
{
 8005b54:	b590      	push	{r4, r7, lr}
 8005b56:	b089      	sub	sp, #36	@ 0x24
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
	char valid[] = ".-0123456789";
 8005b5e:	4b19      	ldr	r3, [pc, #100]	@ (8005bc4 <VibeCheckShell_TurnToFloat+0x70>)
 8005b60:	f107 040c 	add.w	r4, r7, #12
 8005b64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b66:	c407      	stmia	r4!, {r0, r1, r2}
 8005b68:	7023      	strb	r3, [r4, #0]
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	61fb      	str	r3, [r7, #28]
 8005b6e:	e012      	b.n	8005b96 <VibeCheckShell_TurnToFloat+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	4413      	add	r3, r2
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f107 030c 	add.w	r3, r7, #12
 8005b7e:	4611      	mov	r1, r2
 8005b80:	4618      	mov	r0, r3
 8005b82:	f014 fa26 	bl	8019fd2 <strchr>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d101      	bne.n	8005b90 <VibeCheckShell_TurnToFloat+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	e014      	b.n	8005bba <VibeCheckShell_TurnToFloat+0x66>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	3301      	adds	r3, #1
 8005b94:	61fb      	str	r3, [r7, #28]
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fa fc1a 	bl	80003d0 <strlen>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d3e5      	bcc.n	8005b70 <VibeCheckShell_TurnToFloat+0x1c>
	*next = atof(str);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f012 fe67 	bl	8018878 <atof>
 8005baa:	eeb0 7b40 	vmov.f64	d7, d0
 8005bae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	edc3 7a00 	vstr	s15, [r3]
	return 1;
 8005bb8:	2301      	movs	r3, #1
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3724      	adds	r7, #36	@ 0x24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd90      	pop	{r4, r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	0801d824 	.word	0x0801d824

08005bc8 <VibeCheckShell_PutOutputString>:



/* add things to the output */
void VibeCheckShell_PutOutputString(VibeCheckShell* shell, char* str)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
	while (*str)
 8005bd2:	e029      	b.n	8005c28 <VibeCheckShell_PutOutputString+0x60>
	{
		shell->output[shell->output_head++] = *(str++);
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	1c53      	adds	r3, r2, #1
 8005bd8:	603b      	str	r3, [r7, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	1c59      	adds	r1, r3, #1
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
 8005bea:	6101      	str	r1, [r0, #16]
 8005bec:	7811      	ldrb	r1, [r2, #0]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	441a      	add	r2, r3
 8005bf2:	f248 0310 	movw	r3, #32784	@ 0x8010
 8005bf6:	4413      	add	r3, r2
 8005bf8:	460a      	mov	r2, r1
 8005bfa:	701a      	strb	r2, [r3, #0]
		shell->output_count++;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	3301      	adds	r3, #1
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005c0c:	6193      	str	r3, [r2, #24]
		if (shell->output_head == VC_SHELL_IO_BUF_LEN)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c1a:	d105      	bne.n	8005c28 <VibeCheckShell_PutOutputString+0x60>
			shell->output_head = 0;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005c22:	461a      	mov	r2, r3
 8005c24:	2300      	movs	r3, #0
 8005c26:	6113      	str	r3, [r2, #16]
	while (*str)
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1d1      	bne.n	8005bd4 <VibeCheckShell_PutOutputString+0xc>
	}
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
	...

08005c40 <VibeCheckShell_PutOutputInt>:

void VibeCheckShell_PutOutputInt(VibeCheckShell* shell, uint32_t val)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b092      	sub	sp, #72	@ 0x48
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%ld", val);
 8005c4a:	f107 0308 	add.w	r3, r7, #8
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	4906      	ldr	r1, [pc, #24]	@ (8005c6c <VibeCheckShell_PutOutputInt+0x2c>)
 8005c52:	4618      	mov	r0, r3
 8005c54:	f014 f952 	bl	8019efc <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005c58:	f107 0308 	add.w	r3, r7, #8
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7ff ffb2 	bl	8005bc8 <VibeCheckShell_PutOutputString>
}
 8005c64:	bf00      	nop
 8005c66:	3748      	adds	r7, #72	@ 0x48
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	0801d834 	.word	0x0801d834

08005c70 <VibeCheckShell_PutOutputFloat>:

void VibeCheckShell_PutOutputFloat(VibeCheckShell* shell, float val)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b092      	sub	sp, #72	@ 0x48
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	ed87 0a00 	vstr	s0, [r7]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%f", val);
 8005c7c:	edd7 7a00 	vldr	s15, [r7]
 8005c80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005c84:	f107 0008 	add.w	r0, r7, #8
 8005c88:	ec53 2b17 	vmov	r2, r3, d7
 8005c8c:	4906      	ldr	r1, [pc, #24]	@ (8005ca8 <VibeCheckShell_PutOutputFloat+0x38>)
 8005c8e:	f014 f935 	bl	8019efc <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005c92:	f107 0308 	add.w	r3, r7, #8
 8005c96:	4619      	mov	r1, r3
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7ff ff95 	bl	8005bc8 <VibeCheckShell_PutOutputString>
}
 8005c9e:	bf00      	nop
 8005ca0:	3748      	adds	r7, #72	@ 0x48
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	0801d838 	.word	0x0801d838

08005cac <VibeCheckShell_PutOutputSeparator>:

void VibeCheckShell_PutOutputSeparator(VibeCheckShell* shell)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_OUTPUT_SEPARATOR);
 8005cb4:	4903      	ldr	r1, [pc, #12]	@ (8005cc4 <VibeCheckShell_PutOutputSeparator+0x18>)
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff ff86 	bl	8005bc8 <VibeCheckShell_PutOutputString>
}
 8005cbc:	bf00      	nop
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	0801d83c 	.word	0x0801d83c

08005cc8 <VibeCheckShell_PutOutputDelimiter>:

void VibeCheckShell_PutOutputDelimiter(VibeCheckShell* shell)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_DELIMITER);
 8005cd0:	4903      	ldr	r1, [pc, #12]	@ (8005ce0 <VibeCheckShell_PutOutputDelimiter+0x18>)
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7ff ff78 	bl	8005bc8 <VibeCheckShell_PutOutputString>
}
 8005cd8:	bf00      	nop
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	0801d810 	.word	0x0801d810

08005ce4 <VibeCheckStrobe_Init>:

#include "vibecheck_strobe.h"


void VibeCheckStrobe_Init(VibeCheckStrobe* strobe, TIM_HandleTypeDef* htim)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
	strobe->htim = htim;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	601a      	str	r2, [r3, #0]
	strobe->freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005cfa:	605a      	str	r2, [r3, #4]
	strobe->exposure_ms = 1.0f;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005d02:	609a      	str	r2, [r3, #8]
	strobe->phase_deg = 0.0f;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f04f 0200 	mov.w	r2, #0
 8005d0a:	60da      	str	r2, [r3, #12]

	/* set up the timer registers */
	strobe->htim->Instance->PSC = VC_STROBE_TIM_PSC - 1;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f640 125f 	movw	r2, #2399	@ 0x95f
 8005d16:	629a      	str	r2, [r3, #40]	@ 0x28

	VibeCheckStrobe_SetFrequency(strobe, strobe->freq_hz);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f84a 	bl	8005dbc <VibeCheckStrobe_SetFrequency>
	VibeCheckStrobe_SetExposure(strobe, strobe->exposure_ms);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	edd3 7a02 	vldr	s15, [r3, #8]
 8005d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f928 	bl	8005f88 <VibeCheckStrobe_SetExposure>

}
 8005d38:	bf00      	nop
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <VibeCheckStrobe_Start>:

void VibeCheckStrobe_Start(VibeCheckStrobe* strobe)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
	/* start the timers with interrupts when period completes */
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f00b fd51 	bl	80117f4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_1);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2100      	movs	r1, #0
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f00b fe33 	bl	80119c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_2);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2104      	movs	r1, #4
 8005d64:	4618      	mov	r0, r3
 8005d66:	f00b fe2d 	bl	80119c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_3);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2108      	movs	r1, #8
 8005d70:	4618      	mov	r0, r3
 8005d72:	f00b fe27 	bl	80119c4 <HAL_TIM_PWM_Start>
}
 8005d76:	bf00      	nop
 8005d78:	3708      	adds	r7, #8
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <VibeCheckStrobe_Stop>:

void VibeCheckStrobe_Stop(VibeCheckStrobe* strobe)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b082      	sub	sp, #8
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f00b fd32 	bl	80117f4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2100      	movs	r1, #0
 8005d96:	4618      	mov	r0, r3
 8005d98:	f00b ff30 	bl	8011bfc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_2);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2104      	movs	r1, #4
 8005da2:	4618      	mov	r0, r3
 8005da4:	f00b ff2a 	bl	8011bfc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_3);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2108      	movs	r1, #8
 8005dae:	4618      	mov	r0, r3
 8005db0:	f00b ff24 	bl	8011bfc <HAL_TIM_PWM_Stop>
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <VibeCheckStrobe_SetFrequency>:

void VibeCheckStrobe_SetFrequency(VibeCheckStrobe* strobe, float freq_hz)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_STROBE_MIN_FREQ_HZ)
 8005dc8:	edd7 7a00 	vldr	s15, [r7]
 8005dcc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8005dd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd8:	d502      	bpl.n	8005de0 <VibeCheckStrobe_SetFrequency+0x24>
		freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005dda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005dde:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_STROBE_MAX_FREQ_HZ)
 8005de0:	edd7 7a00 	vldr	s15, [r7]
 8005de4:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005e50 <VibeCheckStrobe_SetFrequency+0x94>
 8005de8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005df0:	dd01      	ble.n	8005df6 <VibeCheckStrobe_SetFrequency+0x3a>
		freq_hz = VC_STROBE_MAX_FREQ_HZ;
 8005df2:	4b18      	ldr	r3, [pc, #96]	@ (8005e54 <VibeCheckStrobe_SetFrequency+0x98>)
 8005df4:	603b      	str	r3, [r7, #0]

	strobe->arr_steady = VC_STROBE_TIM_COUNTS_PER_SECOND / freq_hz - 1;
 8005df6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8005e58 <VibeCheckStrobe_SetFrequency+0x9c>
 8005dfa:	ed97 7a00 	vldr	s14, [r7]
 8005dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e0e:	ee17 2a90 	vmov	r2, s15
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	611a      	str	r2, [r3, #16]
	strobe->freq_hz = VC_STROBE_TIM_COUNTS_PER_SECOND / ((float)strobe->arr_steady + 1.0f);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	ee07 3a90 	vmov	s15, r3
 8005e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e2a:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005e58 <VibeCheckStrobe_SetFrequency+0x9c>
 8005e2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	edc3 7a01 	vstr	s15, [r3, #4]
	strobe->htim->Instance->ARR = strobe->arr_steady;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6912      	ldr	r2, [r2, #16]
 8005e42:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr
 8005e50:	447a0000 	.word	0x447a0000
 8005e54:	447a0000 	.word	0x447a0000
 8005e58:	47c35000 	.word	0x47c35000

08005e5c <VibeCheckStrobe_GetFrequency>:

float VibeCheckStrobe_GetFrequency(VibeCheckStrobe* strobe)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
	return strobe->freq_hz;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	ee07 3a90 	vmov	s15, r3
}
 8005e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
	...

08005e7c <VibeCheckStrobe_SetPhase>:

void VibeCheckStrobe_SetPhase(VibeCheckStrobe* strobe, float phase_deg)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	ed87 0a00 	vstr	s0, [r7]
	 * To shift the phase, update ARR for a single period and then put it back
	 * The most reliable way would probably by with DMA into the ARR register, but this seems more complicated
	 * Instead let's try with an interrupt at the end of each period, and some struct variables to keep track of the phase update sequence
	 */

	if (phase_deg < VC_STROBE_MIN_PHASE_DEG)
 8005e88:	edd7 7a00 	vldr	s15, [r7]
 8005e8c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005f54 <VibeCheckStrobe_SetPhase+0xd8>
 8005e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e98:	d501      	bpl.n	8005e9e <VibeCheckStrobe_SetPhase+0x22>
		phase_deg = VC_STROBE_MIN_PHASE_DEG;
 8005e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8005f58 <VibeCheckStrobe_SetPhase+0xdc>)
 8005e9c:	603b      	str	r3, [r7, #0]
	if (phase_deg > VC_STROBE_MAX_PHASE_DEG)
 8005e9e:	edd7 7a00 	vldr	s15, [r7]
 8005ea2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005f5c <VibeCheckStrobe_SetPhase+0xe0>
 8005ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eae:	dd01      	ble.n	8005eb4 <VibeCheckStrobe_SetPhase+0x38>
		phase_deg = VC_STROBE_MAX_PHASE_DEG;
 8005eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f60 <VibeCheckStrobe_SetPhase+0xe4>)
 8005eb2:	603b      	str	r3, [r7, #0]


	float deg_shift = phase_deg - strobe->phase_deg;  /* how many degrees we want to shift the phase */
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	edd3 7a03 	vldr	s15, [r3, #12]
 8005eba:	ed97 7a00 	vldr	s14, [r7]
 8005ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ec2:	edc7 7a03 	vstr	s15, [r7, #12]
	int32_t arr_shift = deg_shift / 360.0f * strobe->arr_steady;  /* how much we need to alter the ARR for a single period to achieve the target phase shift */
 8005ec6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005eca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f64 <VibeCheckStrobe_SetPhase+0xe8>
 8005ece:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	ee07 3a90 	vmov	s15, r3
 8005eda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ee6:	ee17 3a90 	vmov	r3, s15
 8005eea:	60bb      	str	r3, [r7, #8]

	if (arr_shift && !strobe->phase_change_pending && !strobe->revert_arr_pending)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d029      	beq.n	8005f46 <VibeCheckStrobe_SetPhase+0xca>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d125      	bne.n	8005f46 <VibeCheckStrobe_SetPhase+0xca>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d121      	bne.n	8005f46 <VibeCheckStrobe_SetPhase+0xca>
	{
		strobe->phase_deg += (float)arr_shift / (float)strobe->arr_steady * 360.0f;  /* calculate the actual phase shift accounting for rounding error */
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	ed93 7a03 	vldr	s14, [r3, #12]
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	ee07 3a90 	vmov	s15, r3
 8005f0e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	ee07 3a90 	vmov	s15, r3
 8005f1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f1e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005f22:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005f64 <VibeCheckStrobe_SetPhase+0xe8>
 8005f26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005f2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	edc3 7a03 	vstr	s15, [r3, #12]
		strobe->arr_phase = strobe->arr_steady + arr_shift;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	441a      	add	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	615a      	str	r2, [r3, #20]
		strobe->phase_change_pending = 1;  /* set the flag to enact the phase shift on the ARR interrupt */
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	619a      	str	r2, [r3, #24]
	}
}
 8005f46:	bf00      	nop
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	c3340000 	.word	0xc3340000
 8005f58:	c3340000 	.word	0xc3340000
 8005f5c:	43340000 	.word	0x43340000
 8005f60:	43340000 	.word	0x43340000
 8005f64:	43b40000 	.word	0x43b40000

08005f68 <VibeCheckStrobe_GetPhase>:

float VibeCheckStrobe_GetPhase(VibeCheckStrobe* strobe)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
	return strobe->phase_deg;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	ee07 3a90 	vmov	s15, r3
}
 8005f78:	eeb0 0a67 	vmov.f32	s0, s15
 8005f7c:	370c      	adds	r7, #12
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
	...

08005f88 <VibeCheckStrobe_SetExposure>:

void VibeCheckStrobe_SetExposure(VibeCheckStrobe* strobe, float exposure_ms)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	ed87 0a00 	vstr	s0, [r7]

	uint32_t ccr_val = exposure_ms * 0.001f * VC_STROBE_TIM_COUNTS_PER_SECOND;
 8005f94:	edd7 7a00 	vldr	s15, [r7]
 8005f98:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006014 <VibeCheckStrobe_SetExposure+0x8c>
 8005f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fa0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8006018 <VibeCheckStrobe_SetExposure+0x90>
 8005fa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fac:	ee17 3a90 	vmov	r3, s15
 8005fb0:	60fb      	str	r3, [r7, #12]
	if (ccr_val > strobe->htim->Instance->ARR)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d904      	bls.n	8005fca <VibeCheckStrobe_SetExposure+0x42>
		ccr_val = strobe->htim->Instance->ARR;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc8:	60fb      	str	r3, [r7, #12]
	strobe->exposure_ms = (float)ccr_val / (float)VC_STROBE_TIM_COUNTS_PER_SECOND * 1000.0f;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	ee07 3a90 	vmov	s15, r3
 8005fd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005fd4:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8006018 <VibeCheckStrobe_SetExposure+0x90>
 8005fd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fdc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800601c <VibeCheckStrobe_SetExposure+0x94>
 8005fe0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	edc3 7a02 	vstr	s15, [r3, #8]
	strobe->htim->Instance->CCR1 = ccr_val;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	635a      	str	r2, [r3, #52]	@ 0x34
	strobe->htim->Instance->CCR2 = ccr_val;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	639a      	str	r2, [r3, #56]	@ 0x38
	strobe->htim->Instance->CCR3 = ccr_val;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8006008:	bf00      	nop
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	3a83126f 	.word	0x3a83126f
 8006018:	47c35000 	.word	0x47c35000
 800601c:	447a0000 	.word	0x447a0000

08006020 <VibeCheckStrobe_GetExposure>:

float VibeCheckStrobe_GetExposure(VibeCheckStrobe* strobe)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
	return strobe->exposure_ms;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	ee07 3a90 	vmov	s15, r3
}
 8006030:	eeb0 0a67 	vmov.f32	s0, s15
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <VibeCheckStrobe_PeriodElapsedUpdate>:


/* use an interrupt to make sure this is called each period */
void VibeCheckStrobe_PeriodElapsedUpdate(VibeCheckStrobe* strobe)
{
 800603e:	b480      	push	{r7}
 8006040:	b083      	sub	sp, #12
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
	if (strobe->revert_arr_pending)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d008      	beq.n	8006060 <VibeCheckStrobe_PeriodElapsedUpdate+0x22>
	{
		strobe->htim->Instance->ARR = strobe->arr_steady;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	6912      	ldr	r2, [r2, #16]
 8006058:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 0;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	61da      	str	r2, [r3, #28]
	}

	if (strobe->phase_change_pending)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00b      	beq.n	8006080 <VibeCheckStrobe_PeriodElapsedUpdate+0x42>
	{
		strobe->htim->Instance->ARR = strobe->arr_phase;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	6952      	ldr	r2, [r2, #20]
 8006072:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 1;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	61da      	str	r2, [r3, #28]
		strobe->phase_change_pending = 0;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	619a      	str	r2, [r3, #24]
	}
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <VibeCheckStrobeCMD_Set>:
*/



static uint32_t VibeCheckStrobeCMD_Set(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b096      	sub	sp, #88	@ 0x58
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006096:	f107 0318 	add.w	r3, r7, #24
 800609a:	2240      	movs	r2, #64	@ 0x40
 800609c:	4619      	mov	r1, r3
 800609e:	6838      	ldr	r0, [r7, #0]
 80060a0:	f7ff fc72 	bl	8005988 <VibeCheckShell_GetNextString>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d065      	beq.n	8006176 <VibeCheckStrobeCMD_Set+0xea>
	{
		if (!strcmp(str, "frequency"))
 80060aa:	f107 0318 	add.w	r3, r7, #24
 80060ae:	4934      	ldr	r1, [pc, #208]	@ (8006180 <VibeCheckStrobeCMD_Set+0xf4>)
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fa f92d 	bl	8000310 <strcmp>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d118      	bne.n	80060ee <VibeCheckStrobeCMD_Set+0x62>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 80060bc:	f107 0314 	add.w	r3, r7, #20
 80060c0:	4619      	mov	r1, r3
 80060c2:	6838      	ldr	r0, [r7, #0]
 80060c4:	f7ff fcf4 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d053      	beq.n	8006176 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetFrequency(strobe, val);
 80060ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80060d2:	eeb0 0a67 	vmov.f32	s0, s15
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7ff fe70 	bl	8005dbc <VibeCheckStrobe_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 80060dc:	4929      	ldr	r1, [pc, #164]	@ (8006184 <VibeCheckStrobeCMD_Set+0xf8>)
 80060de:	6838      	ldr	r0, [r7, #0]
 80060e0:	f7ff fd72 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 80060e4:	6838      	ldr	r0, [r7, #0]
 80060e6:	f7ff fdef 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e044      	b.n	8006178 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "phase"))
 80060ee:	f107 0318 	add.w	r3, r7, #24
 80060f2:	4925      	ldr	r1, [pc, #148]	@ (8006188 <VibeCheckStrobeCMD_Set+0xfc>)
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7fa f90b 	bl	8000310 <strcmp>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d118      	bne.n	8006132 <VibeCheckStrobeCMD_Set+0xa6>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006100:	f107 0310 	add.w	r3, r7, #16
 8006104:	4619      	mov	r1, r3
 8006106:	6838      	ldr	r0, [r7, #0]
 8006108:	f7ff fcd2 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d031      	beq.n	8006176 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetPhase(strobe, val);
 8006112:	edd7 7a04 	vldr	s15, [r7, #16]
 8006116:	eeb0 0a67 	vmov.f32	s0, s15
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7ff feae 	bl	8005e7c <VibeCheckStrobe_SetPhase>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006120:	4918      	ldr	r1, [pc, #96]	@ (8006184 <VibeCheckStrobeCMD_Set+0xf8>)
 8006122:	6838      	ldr	r0, [r7, #0]
 8006124:	f7ff fd50 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006128:	6838      	ldr	r0, [r7, #0]
 800612a:	f7ff fdcd 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800612e:	2301      	movs	r3, #1
 8006130:	e022      	b.n	8006178 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "exposure"))
 8006132:	f107 0318 	add.w	r3, r7, #24
 8006136:	4915      	ldr	r1, [pc, #84]	@ (800618c <VibeCheckStrobeCMD_Set+0x100>)
 8006138:	4618      	mov	r0, r3
 800613a:	f7fa f8e9 	bl	8000310 <strcmp>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d118      	bne.n	8006176 <VibeCheckStrobeCMD_Set+0xea>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006144:	f107 030c 	add.w	r3, r7, #12
 8006148:	4619      	mov	r1, r3
 800614a:	6838      	ldr	r0, [r7, #0]
 800614c:	f7ff fcb0 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00f      	beq.n	8006176 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetExposure(strobe, val);
 8006156:	edd7 7a03 	vldr	s15, [r7, #12]
 800615a:	eeb0 0a67 	vmov.f32	s0, s15
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7ff ff12 	bl	8005f88 <VibeCheckStrobe_SetExposure>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006164:	4907      	ldr	r1, [pc, #28]	@ (8006184 <VibeCheckStrobeCMD_Set+0xf8>)
 8006166:	6838      	ldr	r0, [r7, #0]
 8006168:	f7ff fd2e 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 800616c:	6838      	ldr	r0, [r7, #0]
 800616e:	f7ff fdab 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
	}

	return 0;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3758      	adds	r7, #88	@ 0x58
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	0801d840 	.word	0x0801d840
 8006184:	0801d84c 	.word	0x0801d84c
 8006188:	0801d850 	.word	0x0801d850
 800618c:	0801d858 	.word	0x0801d858

08006190 <VibeCheckStrobeCMD_Get>:

static uint32_t VibeCheckStrobeCMD_Get(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b092      	sub	sp, #72	@ 0x48
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800619a:	f107 0308 	add.w	r3, r7, #8
 800619e:	2240      	movs	r2, #64	@ 0x40
 80061a0:	4619      	mov	r1, r3
 80061a2:	6838      	ldr	r0, [r7, #0]
 80061a4:	f7ff fbf0 	bl	8005988 <VibeCheckShell_GetNextString>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d05c      	beq.n	8006268 <VibeCheckStrobeCMD_Get+0xd8>
	{
		if (!strcmp(str, "frequency"))
 80061ae:	f107 0308 	add.w	r3, r7, #8
 80061b2:	4930      	ldr	r1, [pc, #192]	@ (8006274 <VibeCheckStrobeCMD_Get+0xe4>)
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7fa f8ab 	bl	8000310 <strcmp>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d115      	bne.n	80061ec <VibeCheckStrobeCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80061c0:	492d      	ldr	r1, [pc, #180]	@ (8006278 <VibeCheckStrobeCMD_Get+0xe8>)
 80061c2:	6838      	ldr	r0, [r7, #0]
 80061c4:	f7ff fd00 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80061c8:	6838      	ldr	r0, [r7, #0]
 80061ca:	f7ff fd6f 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetFrequency(strobe));
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff fe44 	bl	8005e5c <VibeCheckStrobe_GetFrequency>
 80061d4:	eef0 7a40 	vmov.f32	s15, s0
 80061d8:	eeb0 0a67 	vmov.f32	s0, s15
 80061dc:	6838      	ldr	r0, [r7, #0]
 80061de:	f7ff fd47 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80061e2:	6838      	ldr	r0, [r7, #0]
 80061e4:	f7ff fd70 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e03e      	b.n	800626a <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "phase"))
 80061ec:	f107 0308 	add.w	r3, r7, #8
 80061f0:	4922      	ldr	r1, [pc, #136]	@ (800627c <VibeCheckStrobeCMD_Get+0xec>)
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fa f88c 	bl	8000310 <strcmp>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d115      	bne.n	800622a <VibeCheckStrobeCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80061fe:	491e      	ldr	r1, [pc, #120]	@ (8006278 <VibeCheckStrobeCMD_Get+0xe8>)
 8006200:	6838      	ldr	r0, [r7, #0]
 8006202:	f7ff fce1 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006206:	6838      	ldr	r0, [r7, #0]
 8006208:	f7ff fd50 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetPhase(strobe));
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f7ff feab 	bl	8005f68 <VibeCheckStrobe_GetPhase>
 8006212:	eef0 7a40 	vmov.f32	s15, s0
 8006216:	eeb0 0a67 	vmov.f32	s0, s15
 800621a:	6838      	ldr	r0, [r7, #0]
 800621c:	f7ff fd28 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006220:	6838      	ldr	r0, [r7, #0]
 8006222:	f7ff fd51 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006226:	2301      	movs	r3, #1
 8006228:	e01f      	b.n	800626a <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "exposure"))
 800622a:	f107 0308 	add.w	r3, r7, #8
 800622e:	4914      	ldr	r1, [pc, #80]	@ (8006280 <VibeCheckStrobeCMD_Get+0xf0>)
 8006230:	4618      	mov	r0, r3
 8006232:	f7fa f86d 	bl	8000310 <strcmp>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d115      	bne.n	8006268 <VibeCheckStrobeCMD_Get+0xd8>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800623c:	490e      	ldr	r1, [pc, #56]	@ (8006278 <VibeCheckStrobeCMD_Get+0xe8>)
 800623e:	6838      	ldr	r0, [r7, #0]
 8006240:	f7ff fcc2 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006244:	6838      	ldr	r0, [r7, #0]
 8006246:	f7ff fd31 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetExposure(strobe));
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7ff fee8 	bl	8006020 <VibeCheckStrobe_GetExposure>
 8006250:	eef0 7a40 	vmov.f32	s15, s0
 8006254:	eeb0 0a67 	vmov.f32	s0, s15
 8006258:	6838      	ldr	r0, [r7, #0]
 800625a:	f7ff fd09 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 800625e:	6838      	ldr	r0, [r7, #0]
 8006260:	f7ff fd32 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006264:	2301      	movs	r3, #1
 8006266:	e000      	b.n	800626a <VibeCheckStrobeCMD_Get+0xda>
		}
	}

	return 0;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3748      	adds	r7, #72	@ 0x48
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	0801d840 	.word	0x0801d840
 8006278:	0801d84c 	.word	0x0801d84c
 800627c:	0801d850 	.word	0x0801d850
 8006280:	0801d858 	.word	0x0801d858

08006284 <VibeCheckStrobeCMD_Execute>:

uint32_t VibeCheckStrobeCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b094      	sub	sp, #80	@ 0x50
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
	VibeCheckStrobe* strobe = (VibeCheckStrobe*)obj;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006292:	f107 030c 	add.w	r3, r7, #12
 8006296:	2240      	movs	r2, #64	@ 0x40
 8006298:	4619      	mov	r1, r3
 800629a:	6838      	ldr	r0, [r7, #0]
 800629c:	f7ff fb74 	bl	8005988 <VibeCheckShell_GetNextString>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d04d      	beq.n	8006342 <VibeCheckStrobeCMD_Execute+0xbe>
	{
		if (!strcmp(str, "start"))
 80062a6:	f107 030c 	add.w	r3, r7, #12
 80062aa:	4928      	ldr	r1, [pc, #160]	@ (800634c <VibeCheckStrobeCMD_Execute+0xc8>)
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7fa f82f 	bl	8000310 <strcmp>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10b      	bne.n	80062d0 <VibeCheckStrobeCMD_Execute+0x4c>
		{
			VibeCheckStrobe_Start(strobe);
 80062b8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80062ba:	f7ff fd41 	bl	8005d40 <VibeCheckStrobe_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 80062be:	4924      	ldr	r1, [pc, #144]	@ (8006350 <VibeCheckStrobeCMD_Execute+0xcc>)
 80062c0:	6838      	ldr	r0, [r7, #0]
 80062c2:	f7ff fc81 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80062c6:	6838      	ldr	r0, [r7, #0]
 80062c8:	f7ff fcfe 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e039      	b.n	8006344 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "stop"))
 80062d0:	f107 030c 	add.w	r3, r7, #12
 80062d4:	491f      	ldr	r1, [pc, #124]	@ (8006354 <VibeCheckStrobeCMD_Execute+0xd0>)
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7fa f81a 	bl	8000310 <strcmp>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <VibeCheckStrobeCMD_Execute+0x76>
		{
			VibeCheckStrobe_Stop(strobe);
 80062e2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80062e4:	f7ff fd4b 	bl	8005d7e <VibeCheckStrobe_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 80062e8:	4919      	ldr	r1, [pc, #100]	@ (8006350 <VibeCheckStrobeCMD_Execute+0xcc>)
 80062ea:	6838      	ldr	r0, [r7, #0]
 80062ec:	f7ff fc6c 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80062f0:	6838      	ldr	r0, [r7, #0]
 80062f2:	f7ff fce9 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e024      	b.n	8006344 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "set"))
 80062fa:	f107 030c 	add.w	r3, r7, #12
 80062fe:	4916      	ldr	r1, [pc, #88]	@ (8006358 <VibeCheckStrobeCMD_Execute+0xd4>)
 8006300:	4618      	mov	r0, r3
 8006302:	f7fa f805 	bl	8000310 <strcmp>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d108      	bne.n	800631e <VibeCheckStrobeCMD_Execute+0x9a>
		{
			if (VibeCheckStrobeCMD_Set(strobe, shell))
 800630c:	6839      	ldr	r1, [r7, #0]
 800630e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006310:	f7ff febc 	bl	800608c <VibeCheckStrobeCMD_Set>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d013      	beq.n	8006342 <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 800631a:	2301      	movs	r3, #1
 800631c:	e012      	b.n	8006344 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
		else if (!strcmp(str, "get"))
 800631e:	f107 030c 	add.w	r3, r7, #12
 8006322:	490e      	ldr	r1, [pc, #56]	@ (800635c <VibeCheckStrobeCMD_Execute+0xd8>)
 8006324:	4618      	mov	r0, r3
 8006326:	f7f9 fff3 	bl	8000310 <strcmp>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d108      	bne.n	8006342 <VibeCheckStrobeCMD_Execute+0xbe>
		{
			if (VibeCheckStrobeCMD_Get(strobe, shell))
 8006330:	6839      	ldr	r1, [r7, #0]
 8006332:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006334:	f7ff ff2c 	bl	8006190 <VibeCheckStrobeCMD_Get>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 800633e:	2301      	movs	r3, #1
 8006340:	e000      	b.n	8006344 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
	}

	return 0;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3750      	adds	r7, #80	@ 0x50
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	0801d864 	.word	0x0801d864
 8006350:	0801d84c 	.word	0x0801d84c
 8006354:	0801d86c 	.word	0x0801d86c
 8006358:	0801d874 	.word	0x0801d874
 800635c:	0801d878 	.word	0x0801d878

08006360 <ComputeSineWave>:

static const uint32_t demo_times1[] = {150,    150, 150,    150, 300,    150,    150,    300,    300,    300,    300,           300,   150,    150, 300,    150,       150, 300,    300,    150,   150,    300,        150,   150,    300,    300,    300,    300,        300,    150,   300,    150,   150,    150,    300,    150,    300,    150,    75,     75,   75,   75,  150,    150,    600};
static const float demo_freqs1[] =    {58.27,  185, 233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 277.18, 233.08,        0,     233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 51.91, 277.18, 233.08,     77.78, 311.13, 277.18, 233.08, 207.65, 0,          369.99, 415.3, 369.99, 415.3, 369.99,   0,    369.99, 466.16, 369.99, 466.16, 369.99, 0,  369.99, 0,   369.99,   0,   46.25};

static void ComputeSineWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	ed2d 8b02 	vpush	{d8}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006372:	2300      	movs	r3, #0
 8006374:	617b      	str	r3, [r7, #20]
 8006376:	e032      	b.n	80063de <ComputeSineWave+0x7e>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1.0f + amplitude * sin((float)i * 2.0f * 3.14159f / (float)len));
 8006378:	edd7 7a01 	vldr	s15, [r7, #4]
 800637c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	ee07 3a90 	vmov	s15, r3
 8006386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800638a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800638e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8006400 <ComputeSineWave+0xa0>
 8006392:	ee67 6a87 	vmul.f32	s13, s15, s14
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	ee07 3a90 	vmov	s15, r3
 800639c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80063a8:	eeb0 0b47 	vmov.f64	d0, d7
 80063ac:	f016 faf4 	bl	801c998 <sin>
 80063b0:	eeb0 7b40 	vmov.f64	d7, d0
 80063b4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80063b8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80063bc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80063c0:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80063f8 <ComputeSineWave+0x98>
 80063c4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	1d1a      	adds	r2, r3, #4
 80063cc:	60fa      	str	r2, [r7, #12]
 80063ce:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80063d2:	ee17 2a90 	vmov	r2, s15
 80063d6:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	3301      	adds	r3, #1
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d3c8      	bcc.n	8006378 <ComputeSineWave+0x18>
}
 80063e6:	bf00      	nop
 80063e8:	bf00      	nop
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	ecbd 8b02 	vpop	{d8}
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	f3af 8000 	nop.w
 80063f8:	00000000 	.word	0x00000000
 80063fc:	409ffe00 	.word	0x409ffe00
 8006400:	40490fd0 	.word	0x40490fd0

08006404 <ComputeSquareWave>:

static void ComputeSquareWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	e02c      	b.n	8006472 <ComputeSquareWave+0x6e>
		if (i < len / 2)
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	085b      	lsrs	r3, r3, #1
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	429a      	cmp	r2, r3
 8006420:	d212      	bcs.n	8006448 <ComputeSquareWave+0x44>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + amplitude);
 8006422:	edd7 7a01 	vldr	s15, [r7, #4]
 8006426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800642a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800642e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8006488 <ComputeSquareWave+0x84>
 8006432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	1d1a      	adds	r2, r3, #4
 800643a:	60fa      	str	r2, [r7, #12]
 800643c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006440:	ee17 2a90 	vmov	r2, s15
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	e011      	b.n	800646c <ComputeSquareWave+0x68>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - amplitude);
 8006448:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800644c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006454:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006488 <ComputeSquareWave+0x84>
 8006458:	ee67 7a87 	vmul.f32	s15, s15, s14
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	1d1a      	adds	r2, r3, #4
 8006460:	60fa      	str	r2, [r7, #12]
 8006462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006466:	ee17 2a90 	vmov	r2, s15
 800646a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	3301      	adds	r3, #1
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	429a      	cmp	r2, r3
 8006478:	d3ce      	bcc.n	8006418 <ComputeSquareWave+0x14>
}
 800647a:	bf00      	nop
 800647c:	bf00      	nop
 800647e:	371c      	adds	r7, #28
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	44fff000 	.word	0x44fff000

0800648c <ComputeSawWave>:

static void ComputeSawWave(uint32_t* buf, uint32_t len, float amplitude)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800649a:	2300      	movs	r3, #0
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	e052      	b.n	8006546 <ComputeSawWave+0xba>
		if (i < len / 2)
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d222      	bcs.n	80064f0 <ComputeSawWave+0x64>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * (float)i * amplitude / (float)len);
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	ee07 3a90 	vmov	s15, r3
 80064b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80064b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80064bc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	ee07 3a90 	vmov	s15, r3
 80064c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064d6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800655c <ComputeSawWave+0xd0>
 80064da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	1d1a      	adds	r2, r3, #4
 80064e2:	60fa      	str	r2, [r7, #12]
 80064e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064e8:	ee17 2a90 	vmov	r2, s15
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	e027      	b.n	8006540 <ComputeSawWave+0xb4>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 2 * amplitude + 2 * (float)i * amplitude / (float)len);
 80064f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80064f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80064f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	ee07 3a90 	vmov	s15, r3
 8006506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800650e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006512:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	ee07 3a90 	vmov	s15, r3
 800651c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006520:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006524:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006528:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800655c <ComputeSawWave+0xd0>
 800652c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	1d1a      	adds	r2, r3, #4
 8006534:	60fa      	str	r2, [r7, #12]
 8006536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800653a:	ee17 2a90 	vmov	r2, s15
 800653e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	3301      	adds	r3, #1
 8006544:	617b      	str	r3, [r7, #20]
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	429a      	cmp	r2, r3
 800654c:	d3a8      	bcc.n	80064a0 <ComputeSawWave+0x14>
}
 800654e:	bf00      	nop
 8006550:	bf00      	nop
 8006552:	371c      	adds	r7, #28
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr
 800655c:	44fff000 	.word	0x44fff000

08006560 <ComputeTriangleWave>:

static void ComputeTriangleWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006560:	b480      	push	{r7}
 8006562:	b087      	sub	sp, #28
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800656e:	2300      	movs	r3, #0
 8006570:	617b      	str	r3, [r7, #20]
 8006572:	e082      	b.n	800667a <ComputeTriangleWave+0x11a>
		if (i < len / 4)
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	089b      	lsrs	r3, r3, #2
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	429a      	cmp	r2, r3
 800657c:	d221      	bcs.n	80065c2 <ComputeTriangleWave+0x62>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 4 * i * amplitude / (float)len);
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	ee07 3a90 	vmov	s15, r3
 8006586:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800658a:	edd7 7a01 	vldr	s15, [r7, #4]
 800658e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	ee07 3a90 	vmov	s15, r3
 8006598:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800659c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80065a8:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006694 <ComputeTriangleWave+0x134>
 80065ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	1d1a      	adds	r2, r3, #4
 80065b4:	60fa      	str	r2, [r7, #12]
 80065b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065ba:	ee17 2a90 	vmov	r2, s15
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	e058      	b.n	8006674 <ComputeTriangleWave+0x114>
		else if (i < 3 * len / 4)
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	4613      	mov	r3, r2
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	4413      	add	r3, r2
 80065ca:	089b      	lsrs	r3, r3, #2
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d227      	bcs.n	8006622 <ComputeTriangleWave+0xc2>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * amplitude - 4 * i * amplitude / (float)len);
 80065d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80065da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	ee07 3a90 	vmov	s15, r3
 80065ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80065f2:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	ee07 3a90 	vmov	s15, r3
 80065fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006600:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006604:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006608:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006694 <ComputeTriangleWave+0x134>
 800660c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	1d1a      	adds	r2, r3, #4
 8006614:	60fa      	str	r2, [r7, #12]
 8006616:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800661a:	ee17 2a90 	vmov	r2, s15
 800661e:	601a      	str	r2, [r3, #0]
 8006620:	e028      	b.n	8006674 <ComputeTriangleWave+0x114>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 4 * amplitude + 4 * i * amplitude / (float)len);
 8006622:	edd7 7a01 	vldr	s15, [r7, #4]
 8006626:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800662a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800662e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006632:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	ee07 3a90 	vmov	s15, r3
 800663e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006642:	edd7 7a01 	vldr	s15, [r7, #4]
 8006646:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	ee07 3a90 	vmov	s15, r3
 8006650:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006654:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800665c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006694 <ComputeTriangleWave+0x134>
 8006660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	1d1a      	adds	r2, r3, #4
 8006668:	60fa      	str	r2, [r7, #12]
 800666a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800666e:	ee17 2a90 	vmov	r2, s15
 8006672:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	3301      	adds	r3, #1
 8006678:	617b      	str	r3, [r7, #20]
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	429a      	cmp	r2, r3
 8006680:	f4ff af78 	bcc.w	8006574 <ComputeTriangleWave+0x14>
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	371c      	adds	r7, #28
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	44fff000 	.word	0x44fff000

08006698 <ComputeNullWave>:

static void ComputeNullWave(uint32_t* buf, uint32_t len)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 80066a2:	2300      	movs	r3, #0
 80066a4:	60fb      	str	r3, [r7, #12]
 80066a6:	e008      	b.n	80066ba <ComputeNullWave+0x22>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	1d1a      	adds	r2, r3, #4
 80066ac:	607a      	str	r2, [r7, #4]
 80066ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80066b2:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3301      	adds	r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d3f2      	bcc.n	80066a8 <ComputeNullWave+0x10>
}
 80066c2:	bf00      	nop
 80066c4:	bf00      	nop
 80066c6:	3714      	adds	r7, #20
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <VibeCheckWaveGen_RecomputeWave>:




static void VibeCheckWaveGen_RecomputeWave(VibeCheckWaveGen* wavegen, uint32_t* buf)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
	if (wavegen->is_running)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d044      	beq.n	8006770 <VibeCheckWaveGen_RecomputeWave+0xa0>
	{
		switch (wavegen->waveform)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066ec:	7e1b      	ldrb	r3, [r3, #24]
 80066ee:	2b03      	cmp	r3, #3
 80066f0:	d844      	bhi.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
 80066f2:	a201      	add	r2, pc, #4	@ (adr r2, 80066f8 <VibeCheckWaveGen_RecomputeWave+0x28>)
 80066f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f8:	08006709 	.word	0x08006709
 80066fc:	08006723 	.word	0x08006723
 8006700:	0800673d 	.word	0x0800673d
 8006704:	08006757 	.word	0x08006757
		{
		case VC_WAVE_SINE:
			ComputeSineWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800670e:	edd3 7a08 	vldr	s15, [r3, #32]
 8006712:	eeb0 0a67 	vmov.f32	s0, s15
 8006716:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800671a:	6838      	ldr	r0, [r7, #0]
 800671c:	f7ff fe20 	bl	8006360 <ComputeSineWave>
			break;
 8006720:	e02c      	b.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SQUARE:
			ComputeSquareWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006728:	edd3 7a08 	vldr	s15, [r3, #32]
 800672c:	eeb0 0a67 	vmov.f32	s0, s15
 8006730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006734:	6838      	ldr	r0, [r7, #0]
 8006736:	f7ff fe65 	bl	8006404 <ComputeSquareWave>
			break;
 800673a:	e01f      	b.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SAW:
			ComputeSawWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006742:	edd3 7a08 	vldr	s15, [r3, #32]
 8006746:	eeb0 0a67 	vmov.f32	s0, s15
 800674a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800674e:	6838      	ldr	r0, [r7, #0]
 8006750:	f7ff fe9c 	bl	800648c <ComputeSawWave>
			break;
 8006754:	e012      	b.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_TRIANGLE:
			ComputeTriangleWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800675c:	edd3 7a08 	vldr	s15, [r3, #32]
 8006760:	eeb0 0a67 	vmov.f32	s0, s15
 8006764:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006768:	6838      	ldr	r0, [r7, #0]
 800676a:	f7ff fef9 	bl	8006560 <ComputeTriangleWave>
			break;
 800676e:	e005      	b.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
		}
	}
	else
	{
		ComputeNullWave(buf, VC_WAVE_BUF_LEN);
 8006770:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006774:	6838      	ldr	r0, [r7, #0]
 8006776:	f7ff ff8f 	bl	8006698 <ComputeNullWave>
	}
}
 800677a:	e7ff      	b.n	800677c <VibeCheckWaveGen_RecomputeWave+0xac>
 800677c:	bf00      	nop
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <VibeCheckWaveGen_Init>:


void VibeCheckWaveGen_Init(VibeCheckWaveGen* wavegen, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef* htim)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af02      	add	r7, sp, #8
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
	wavegen->hdac = hdac;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	605a      	str	r2, [r3, #4]
	wavegen->htim = htim;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	601a      	str	r2, [r3, #0]
	wavegen->freq_hz = 440.0f;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067a2:	461a      	mov	r2, r3
 80067a4:	4b44      	ldr	r3, [pc, #272]	@ (80068b8 <VibeCheckWaveGen_Init+0x134>)
 80067a6:	61d3      	str	r3, [r2, #28]
	wavegen->amplitude = 0.001f;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ae:	461a      	mov	r2, r3
 80067b0:	4b42      	ldr	r3, [pc, #264]	@ (80068bc <VibeCheckWaveGen_Init+0x138>)
 80067b2:	6213      	str	r3, [r2, #32]
	wavegen->waveform = VC_WAVE_SINE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ba:	2200      	movs	r2, #0
 80067bc:	761a      	strb	r2, [r3, #24]

	wavegen->is_running = 0;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067c4:	461a      	mov	r2, r3
 80067c6:	2300      	movs	r3, #0
 80067c8:	6253      	str	r3, [r2, #36]	@ 0x24
	wavegen->is_muted = 0;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067d0:	461a      	mov	r2, r3
 80067d2:	2300      	movs	r3, #0
 80067d4:	6293      	str	r3, [r2, #40]	@ 0x28
	wavegen->mute_button_flag = 0;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067dc:	461a      	mov	r2, r3
 80067de:	2300      	movs	r3, #0
 80067e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
	wavegen->time_prev_button_press = 0;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067e8:	461a      	mov	r2, r3
 80067ea:	2300      	movs	r3, #0
 80067ec:	6313      	str	r3, [r2, #48]	@ 0x30

	wavegen->wave_ping_compute_pending = 0;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067f4:	461a      	mov	r2, r3
 80067f6:	2300      	movs	r3, #0
 80067f8:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 0;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006800:	461a      	mov	r2, r3
 8006802:	2300      	movs	r3, #0
 8006804:	60d3      	str	r3, [r2, #12]
	wavegen->wave_ping_compute_ready = 0;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800680c:	461a      	mov	r2, r3
 800680e:	2300      	movs	r3, #0
 8006810:	6113      	str	r3, [r2, #16]
	wavegen->wave_pong_compute_ready = 0;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006818:	461a      	mov	r2, r3
 800681a:	2300      	movs	r3, #0
 800681c:	6153      	str	r3, [r2, #20]

	wavegen->demo_num = 0;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006824:	461a      	mov	r2, r3
 8006826:	2300      	movs	r3, #0
 8006828:	6353      	str	r3, [r2, #52]	@ 0x34

	/* set up timer registers */
	wavegen->htim->Instance->PSC = VC_WAVE_TIM_PSC - 1;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	220b      	movs	r2, #11
 8006832:	629a      	str	r2, [r3, #40]	@ 0x28
	VibeCheckWaveGen_SetFrequency(wavegen, wavegen->freq_hz);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800683a:	edd3 7a07 	vldr	s15, [r3, #28]
 800683e:	eeb0 0a67 	vmov.f32	s0, s15
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f000 f920 	bl	8006a88 <VibeCheckWaveGen_SetFrequency>

	/* compute the initial wave (set the DAC to the midpoint to avoid noise) */
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3308      	adds	r3, #8
 800684c:	4619      	mov	r1, r3
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f7ff ff3e 	bl	80066d0 <VibeCheckWaveGen_RecomputeWave>
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800685a:	4619      	mov	r1, r3
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f7ff ff37 	bl	80066d0 <VibeCheckWaveGen_RecomputeWave>

	/* start the DAC */
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_1, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6858      	ldr	r0, [r3, #4]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f103 0208 	add.w	r2, r3, #8
 800686c:	2300      	movs	r3, #0
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006874:	2100      	movs	r1, #0
 8006876:	f002 faed 	bl	8008e54 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_2, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6858      	ldr	r0, [r3, #4]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f103 0208 	add.w	r2, r3, #8
 8006884:	2300      	movs	r3, #0
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800688c:	2110      	movs	r1, #16
 800688e:	f002 fae1 	bl	8008e54 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(wavegen->htim);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4618      	mov	r0, r3
 8006898:	f00a ff2e 	bl	80116f8 <HAL_TIM_Base_Start>

	/* un-mute the output and turn off the mute LED*/
	HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 800689c:	2200      	movs	r2, #0
 800689e:	2108      	movs	r1, #8
 80068a0:	4807      	ldr	r0, [pc, #28]	@ (80068c0 <VibeCheckWaveGen_Init+0x13c>)
 80068a2:	f005 f801 	bl	800b8a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);
 80068a6:	2200      	movs	r2, #0
 80068a8:	2102      	movs	r1, #2
 80068aa:	4805      	ldr	r0, [pc, #20]	@ (80068c0 <VibeCheckWaveGen_Init+0x13c>)
 80068ac:	f004 fffc 	bl	800b8a8 <HAL_GPIO_WritePin>
}
 80068b0:	bf00      	nop
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	43dc0000 	.word	0x43dc0000
 80068bc:	3a83126f 	.word	0x3a83126f
 80068c0:	58020000 	.word	0x58020000

080068c4 <VibeCheckWaveGen_Update>:

void VibeCheckWaveGen_Update(VibeCheckWaveGen* wavegen)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
	/* call in the main loop */

	/* check the mute button */
	uint32_t time = HAL_GetTick();
 80068cc:	f000 fd74 	bl	80073b8 <HAL_GetTick>
 80068d0:	60f8      	str	r0, [r7, #12]
	if (time - wavegen->time_prev_button_press > VC_WAVE_BUTTON_DEBOUNCE_MS && HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	2bfa      	cmp	r3, #250	@ 0xfa
 80068e0:	d939      	bls.n	8006956 <VibeCheckWaveGen_Update+0x92>
 80068e2:	2104      	movs	r1, #4
 80068e4:	4843      	ldr	r0, [pc, #268]	@ (80069f4 <VibeCheckWaveGen_Update+0x130>)
 80068e6:	f004 ffc7 	bl	800b878 <HAL_GPIO_ReadPin>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d032      	beq.n	8006956 <VibeCheckWaveGen_Update+0x92>

		/*
		 * the line driver seems to have some kind of slow start built in so no
		 * need to worry about pops when muting via the hardware pin
		 */
		if (wavegen->is_muted)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d010      	beq.n	800691e <VibeCheckWaveGen_Update+0x5a>
		{
			wavegen->is_muted = 0;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006902:	461a      	mov	r2, r3
 8006904:	2300      	movs	r3, #0
 8006906:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);  /* un-mute the output */
 8006908:	2200      	movs	r2, #0
 800690a:	2108      	movs	r1, #8
 800690c:	4839      	ldr	r0, [pc, #228]	@ (80069f4 <VibeCheckWaveGen_Update+0x130>)
 800690e:	f004 ffcb 	bl	800b8a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);  /* turn off the LED */
 8006912:	2200      	movs	r2, #0
 8006914:	2102      	movs	r1, #2
 8006916:	4837      	ldr	r0, [pc, #220]	@ (80069f4 <VibeCheckWaveGen_Update+0x130>)
 8006918:	f004 ffc6 	bl	800b8a8 <HAL_GPIO_WritePin>
 800691c:	e00f      	b.n	800693e <VibeCheckWaveGen_Update+0x7a>
		}
		else
		{
			wavegen->is_muted = 1;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006924:	461a      	mov	r2, r3
 8006926:	2301      	movs	r3, #1
 8006928:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_SET);  /* mute the output */
 800692a:	2201      	movs	r2, #1
 800692c:	2108      	movs	r1, #8
 800692e:	4831      	ldr	r0, [pc, #196]	@ (80069f4 <VibeCheckWaveGen_Update+0x130>)
 8006930:	f004 ffba 	bl	800b8a8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_SET);  /* turn on the LED */
 8006934:	2201      	movs	r2, #1
 8006936:	2102      	movs	r1, #2
 8006938:	482e      	ldr	r0, [pc, #184]	@ (80069f4 <VibeCheckWaveGen_Update+0x130>)
 800693a:	f004 ffb5 	bl	800b8a8 <HAL_GPIO_WritePin>
		}

		wavegen->mute_button_flag = 1;  /* can alert the shell via this flag when we press the mute button */
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006944:	461a      	mov	r2, r3
 8006946:	2301      	movs	r3, #1
 8006948:	62d3      	str	r3, [r2, #44]	@ 0x2c
		wavegen->time_prev_button_press = time;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006950:	461a      	mov	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6313      	str	r3, [r2, #48]	@ 0x30
	}

	/*
	 * to make a smooth transition between waves when a parameter is changed, change the two halves of the double buffer separately
	 */
	if (wavegen->wave_ping_compute_ready)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00b      	beq.n	800697a <VibeCheckWaveGen_Update+0xb6>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3308      	adds	r3, #8
 8006966:	4619      	mov	r1, r3
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7ff feb1 	bl	80066d0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_ping_compute_ready = 0;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006974:	461a      	mov	r2, r3
 8006976:	2300      	movs	r3, #0
 8006978:	6113      	str	r3, [r2, #16]
	}
	if (wavegen->wave_pong_compute_ready)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00c      	beq.n	80069a0 <VibeCheckWaveGen_Update+0xdc>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800698c:	4619      	mov	r1, r3
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7ff fe9e 	bl	80066d0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_pong_compute_ready = 0;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800699a:	461a      	mov	r2, r3
 800699c:	2300      	movs	r3, #0
 800699e:	6153      	str	r3, [r2, #20]

	/*
	 * update the sequencer
	 */
	uint32_t seq_index;
	if (Sequencer_Update(&wavegen->sequencer, time, &seq_index))
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	f241 0338 	movw	r3, #4152	@ 0x1038
 80069a6:	4413      	add	r3, r2
 80069a8:	f107 0208 	add.w	r2, r7, #8
 80069ac:	68f9      	ldr	r1, [r7, #12]
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fb fc38 	bl	8002224 <Sequencer_Update>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d017      	beq.n	80069ea <VibeCheckWaveGen_Update+0x126>
	{
		VibeCheckWaveGen_SetFrequency(wavegen, wavegen->demo_num ? demo_freqs1[seq_index] : demo_freqs0[seq_index]);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d006      	beq.n	80069d4 <VibeCheckWaveGen_Update+0x110>
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	4a0b      	ldr	r2, [pc, #44]	@ (80069f8 <VibeCheckWaveGen_Update+0x134>)
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	edd3 7a00 	vldr	s15, [r3]
 80069d2:	e005      	b.n	80069e0 <VibeCheckWaveGen_Update+0x11c>
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	4a09      	ldr	r2, [pc, #36]	@ (80069fc <VibeCheckWaveGen_Update+0x138>)
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4413      	add	r3, r2
 80069dc:	edd3 7a00 	vldr	s15, [r3]
 80069e0:	eeb0 0a67 	vmov.f32	s0, s15
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 f84f 	bl	8006a88 <VibeCheckWaveGen_SetFrequency>
	}

}
 80069ea:	bf00      	nop
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	58020000 	.word	0x58020000
 80069f8:	0801de7c 	.word	0x0801de7c
 80069fc:	0801dd60 	.word	0x0801dd60

08006a00 <VibeCheckWaveGen_Start>:

void VibeCheckWaveGen_Start(VibeCheckWaveGen* wavegen)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
	if (!wavegen->is_running)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d111      	bne.n	8006a38 <VibeCheckWaveGen_Start+0x38>
	{
		wavegen->is_running = 1;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a26:	461a      	mov	r2, r3
 8006a28:	2301      	movs	r3, #1
 8006a2a:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a32:	461a      	mov	r2, r3
 8006a34:	2301      	movs	r3, #1
 8006a36:	60d3      	str	r3, [r2, #12]
	}

}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <VibeCheckWaveGen_Stop>:

void VibeCheckWaveGen_Stop(VibeCheckWaveGen* wavegen)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
	if (wavegen->is_running)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d011      	beq.n	8006a7c <VibeCheckWaveGen_Stop+0x38>
	{
		wavegen->is_running = 0;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a5e:	461a      	mov	r2, r3
 8006a60:	2300      	movs	r3, #0
 8006a62:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a76:	461a      	mov	r2, r3
 8006a78:	2301      	movs	r3, #1
 8006a7a:	60d3      	str	r3, [r2, #12]
	}
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <VibeCheckWaveGen_SetFrequency>:

void VibeCheckWaveGen_SetFrequency(VibeCheckWaveGen* wavegen, float freq_hz)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_WAVE_MIN_FREQ_HZ)
 8006a94:	edd7 7a00 	vldr	s15, [r7]
 8006a98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa0:	d502      	bpl.n	8006aa8 <VibeCheckWaveGen_SetFrequency+0x20>
		freq_hz = VC_WAVE_MIN_FREQ_HZ;
 8006aa2:	f04f 0300 	mov.w	r3, #0
 8006aa6:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_WAVE_MAX_FREQ_HZ)
 8006aa8:	edd7 7a00 	vldr	s15, [r7]
 8006aac:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006b28 <VibeCheckWaveGen_SetFrequency+0xa0>
 8006ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab8:	dd01      	ble.n	8006abe <VibeCheckWaveGen_SetFrequency+0x36>
		freq_hz = VC_WAVE_MAX_FREQ_HZ;
 8006aba:	4b1c      	ldr	r3, [pc, #112]	@ (8006b2c <VibeCheckWaveGen_SetFrequency+0xa4>)
 8006abc:	603b      	str	r3, [r7, #0]

	uint32_t arr = VC_WAVE_TIM_COUNTS_PER_SECOND / (VC_WAVE_BUF_LEN * freq_hz) - 1;
 8006abe:	edd7 7a00 	vldr	s15, [r7]
 8006ac2:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006b30 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006ac6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006aca:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8006b34 <VibeCheckWaveGen_SetFrequency+0xac>
 8006ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ad2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ad6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ada:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ade:	ee17 3a90 	vmov	r3, s15
 8006ae2:	60fb      	str	r3, [r7, #12]
	wavegen->freq_hz = VC_WAVE_TIM_COUNTS_PER_SECOND / ((float)arr + 1.0f) / VC_WAVE_BUF_LEN;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006af2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006af6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8006b34 <VibeCheckWaveGen_SetFrequency+0xac>
 8006afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006afe:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8006b30 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006b02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b0c:	edc3 7a07 	vstr	s15, [r3, #28]
	wavegen->htim->Instance->ARR = arr;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006b1a:	bf00      	nop
 8006b1c:	3714      	adds	r7, #20
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	46989600 	.word	0x46989600
 8006b2c:	46989600 	.word	0x46989600
 8006b30:	44000000 	.word	0x44000000
 8006b34:	4b989680 	.word	0x4b989680

08006b38 <VibeCheckWaveGen_GetFrequency>:

float VibeCheckWaveGen_GetFrequency(VibeCheckWaveGen* wavegen)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
	return wavegen->freq_hz;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	ee07 3a90 	vmov	s15, r3
}
 8006b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr

08006b5a <VibeCheckWaveGen_SetAmplitude>:

void VibeCheckWaveGen_SetAmplitude(VibeCheckWaveGen* wavegen, float amplitude)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b083      	sub	sp, #12
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
 8006b62:	ed87 0a00 	vstr	s0, [r7]
	if (amplitude < 0.0f)
 8006b66:	edd7 7a00 	vldr	s15, [r7]
 8006b6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b72:	d502      	bpl.n	8006b7a <VibeCheckWaveGen_SetAmplitude+0x20>
		amplitude = 0.0f;
 8006b74:	f04f 0300 	mov.w	r3, #0
 8006b78:	603b      	str	r3, [r7, #0]
	if (amplitude > 1.0f)
 8006b7a:	edd7 7a00 	vldr	s15, [r7]
 8006b7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b8a:	dd02      	ble.n	8006b92 <VibeCheckWaveGen_SetAmplitude+0x38>
		amplitude = 1.0f;
 8006b8c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006b90:	603b      	str	r3, [r7, #0]

	wavegen->amplitude = amplitude;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b98:	461a      	mov	r2, r3
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	6213      	str	r3, [r2, #32]
	wavegen->wave_ping_compute_pending = 1;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	60d3      	str	r3, [r2, #12]
}
 8006bb6:	bf00      	nop
 8006bb8:	370c      	adds	r7, #12
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <VibeCheckWaveGen_GetAmplitude>:

float VibeCheckWaveGen_GetAmplitude(VibeCheckWaveGen* wavegen)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
	return wavegen->amplitude;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	ee07 3a90 	vmov	s15, r3
}
 8006bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <VibeCheckWaveGen_SetWaveform>:

void VibeCheckWaveGen_SetWaveform(VibeCheckWaveGen* wavegen, VibeCheckWaveGen_Waveform waveform)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
	wavegen->waveform = waveform;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	7613      	strb	r3, [r2, #24]
	wavegen->wave_ping_compute_pending = 1;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c02:	461a      	mov	r2, r3
 8006c04:	2301      	movs	r3, #1
 8006c06:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c0e:	461a      	mov	r2, r3
 8006c10:	2301      	movs	r3, #1
 8006c12:	60d3      	str	r3, [r2, #12]
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <VibeCheckWaveGen_GetWaveform>:

VibeCheckWaveGen_Waveform VibeCheckWaveGen_GetWaveform(VibeCheckWaveGen* wavegen)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
	return wavegen->waveform;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c2e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <VibeCheckWaveGen_WasMuteButtonPressed>:

uint32_t VibeCheckWaveGen_WasMuteButtonPressed(VibeCheckWaveGen* wavegen, uint32_t* is_muted)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
	if (wavegen->mute_button_flag)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00d      	beq.n	8006c6e <VibeCheckWaveGen_WasMuteButtonPressed+0x32>
	{
		wavegen->mute_button_flag = 0;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c58:	461a      	mov	r2, r3
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
		*is_muted = wavegen->is_muted;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	601a      	str	r2, [r3, #0]
		return 1;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e000      	b.n	8006c70 <VibeCheckWaveGen_WasMuteButtonPressed+0x34>
	}

	return 0;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <VibeCheckWaveGen_DMAHalfCpltCallback>:


/* keeps track of which end of the double buffer to compute when updating the wave */
void VibeCheckWaveGen_DMAHalfCpltCallback(VibeCheckWaveGen* wavegen)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_ping_compute_pending)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00b      	beq.n	8006ca8 <VibeCheckWaveGen_DMAHalfCpltCallback+0x2c>
	{
		wavegen->wave_ping_compute_pending = 0;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c96:	461a      	mov	r2, r3
 8006c98:	2300      	movs	r3, #0
 8006c9a:	6093      	str	r3, [r2, #8]
		wavegen->wave_ping_compute_ready = 1;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	6113      	str	r3, [r2, #16]
	}
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <VibeCheckWaveGen_DMACpltCallback>:

void VibeCheckWaveGen_DMACpltCallback(VibeCheckWaveGen* wavegen)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_pong_compute_pending)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00b      	beq.n	8006ce0 <VibeCheckWaveGen_DMACpltCallback+0x2c>
	{
		wavegen->wave_pong_compute_pending = 0;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cce:	461a      	mov	r2, r3
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60d3      	str	r3, [r2, #12]
		wavegen->wave_pong_compute_ready = 1;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cda:	461a      	mov	r2, r3
 8006cdc:	2301      	movs	r3, #1
 8006cde:	6153      	str	r3, [r2, #20]
	}
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <VibeCheckWaveGen_StartDemo>:



void VibeCheckWaveGen_StartDemo(VibeCheckWaveGen* wavegen)
{
 8006cec:	b590      	push	{r4, r7, lr}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
	Sequencer_Init(&wavegen->sequencer);
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006cfa:	4413      	add	r3, r2
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7fb fa5f 	bl	80021c0 <Sequencer_Init>
	if (wavegen->demo_num)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d009      	beq.n	8006d22 <VibeCheckWaveGen_StartDemo+0x36>
		Sequencer_SetSequence(&wavegen->sequencer, demo_times0, sizeof(demo_times0) / sizeof(demo_times0[0]), 1);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006d14:	4418      	add	r0, r3
 8006d16:	2301      	movs	r3, #1
 8006d18:	221a      	movs	r2, #26
 8006d1a:	4916      	ldr	r1, [pc, #88]	@ (8006d74 <VibeCheckWaveGen_StartDemo+0x88>)
 8006d1c:	f7fb fa6c 	bl	80021f8 <Sequencer_SetSequence>
 8006d20:	e008      	b.n	8006d34 <VibeCheckWaveGen_StartDemo+0x48>
	else
		Sequencer_SetSequence(&wavegen->sequencer, demo_times1, sizeof(demo_times1) / sizeof(demo_times1[0]), 1);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006d28:	4418      	add	r0, r3
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	222d      	movs	r2, #45	@ 0x2d
 8006d2e:	4912      	ldr	r1, [pc, #72]	@ (8006d78 <VibeCheckWaveGen_StartDemo+0x8c>)
 8006d30:	f7fb fa62 	bl	80021f8 <Sequencer_SetSequence>
	wavegen->demo_num = !wavegen->demo_num;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	bf0c      	ite	eq
 8006d40:	2301      	moveq	r3, #1
 8006d42:	2300      	movne	r3, #0
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	461a      	mov	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d4e:	635a      	str	r2, [r3, #52]	@ 0x34
	Sequencer_Start(&wavegen->sequencer, HAL_GetTick());
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f241 0438 	movw	r4, #4152	@ 0x1038
 8006d56:	441c      	add	r4, r3
 8006d58:	f000 fb2e 	bl	80073b8 <HAL_GetTick>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4620      	mov	r0, r4
 8006d62:	f7fb faa1 	bl	80022a8 <Sequencer_Start>
	VibeCheckWaveGen_Start(wavegen);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7ff fe4a 	bl	8006a00 <VibeCheckWaveGen_Start>
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd90      	pop	{r4, r7, pc}
 8006d74:	0801dcf8 	.word	0x0801dcf8
 8006d78:	0801ddc8 	.word	0x0801ddc8

08006d7c <VibeCheckWaveGen_StopDemo>:

void VibeCheckWaveGen_StopDemo(VibeCheckWaveGen* wavegen)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_Stop(wavegen);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f7ff fe5d 	bl	8006a44 <VibeCheckWaveGen_Stop>
	Sequencer_Stop(&wavegen->sequencer);
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006d90:	4413      	add	r3, r2
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fb fa9c 	bl	80022d0 <Sequencer_Stop>
}
 8006d98:	bf00      	nop
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <VibeCheckWaveGenCMD_Set>:
*/



static uint32_t VibeCheckWaveGenCMD_Set(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b094      	sub	sp, #80	@ 0x50
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006daa:	f107 0310 	add.w	r3, r7, #16
 8006dae:	2240      	movs	r2, #64	@ 0x40
 8006db0:	4619      	mov	r1, r3
 8006db2:	6838      	ldr	r0, [r7, #0]
 8006db4:	f7fe fde8 	bl	8005988 <VibeCheckShell_GetNextString>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f000 80b0 	beq.w	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
	{
		if (!strcmp(str, "frequency"))
 8006dc0:	f107 0310 	add.w	r3, r7, #16
 8006dc4:	4959      	ldr	r1, [pc, #356]	@ (8006f2c <VibeCheckWaveGenCMD_Set+0x18c>)
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7f9 faa2 	bl	8000310 <strcmp>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d119      	bne.n	8006e06 <VibeCheckWaveGenCMD_Set+0x66>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006dd2:	f107 030c 	add.w	r3, r7, #12
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	6838      	ldr	r0, [r7, #0]
 8006dda:	f7fe fe69 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 809d 	beq.w	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetFrequency(wavegen, val);
 8006de6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006dea:	eeb0 0a67 	vmov.f32	s0, s15
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7ff fe4a 	bl	8006a88 <VibeCheckWaveGen_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006df4:	494e      	ldr	r1, [pc, #312]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006df6:	6838      	ldr	r0, [r7, #0]
 8006df8:	f7fe fee6 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006dfc:	6838      	ldr	r0, [r7, #0]
 8006dfe:	f7fe ff63 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e08d      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "amplitude"))
 8006e06:	f107 0310 	add.w	r3, r7, #16
 8006e0a:	494a      	ldr	r1, [pc, #296]	@ (8006f34 <VibeCheckWaveGenCMD_Set+0x194>)
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7f9 fa7f 	bl	8000310 <strcmp>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d118      	bne.n	8006e4a <VibeCheckWaveGenCMD_Set+0xaa>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006e18:	f107 0308 	add.w	r3, r7, #8
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	6838      	ldr	r0, [r7, #0]
 8006e20:	f7fe fe46 	bl	8005ab0 <VibeCheckShell_GetNextFloat>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d07a      	beq.n	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetAmplitude(wavegen, val);
 8006e2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006e2e:	eeb0 0a67 	vmov.f32	s0, s15
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7ff fe91 	bl	8006b5a <VibeCheckWaveGen_SetAmplitude>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006e38:	493d      	ldr	r1, [pc, #244]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e3a:	6838      	ldr	r0, [r7, #0]
 8006e3c:	f7fe fec4 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006e40:	6838      	ldr	r0, [r7, #0]
 8006e42:	f7fe ff41 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e06b      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "waveform"))
 8006e4a:	f107 0310 	add.w	r3, r7, #16
 8006e4e:	493a      	ldr	r1, [pc, #232]	@ (8006f38 <VibeCheckWaveGenCMD_Set+0x198>)
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7f9 fa5d 	bl	8000310 <strcmp>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d161      	bne.n	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006e5c:	f107 0310 	add.w	r3, r7, #16
 8006e60:	2240      	movs	r2, #64	@ 0x40
 8006e62:	4619      	mov	r1, r3
 8006e64:	6838      	ldr	r0, [r7, #0]
 8006e66:	f7fe fd8f 	bl	8005988 <VibeCheckShell_GetNextString>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d057      	beq.n	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
			{
				if (!strcmp(str, "sine"))
 8006e70:	f107 0310 	add.w	r3, r7, #16
 8006e74:	4931      	ldr	r1, [pc, #196]	@ (8006f3c <VibeCheckWaveGenCMD_Set+0x19c>)
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7f9 fa4a 	bl	8000310 <strcmp>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10c      	bne.n	8006e9c <VibeCheckWaveGenCMD_Set+0xfc>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SINE);
 8006e82:	2100      	movs	r1, #0
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff fead 	bl	8006be4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006e8a:	4929      	ldr	r1, [pc, #164]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e8c:	6838      	ldr	r0, [r7, #0]
 8006e8e:	f7fe fe9b 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006e92:	6838      	ldr	r0, [r7, #0]
 8006e94:	f7fe ff18 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e042      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "square"))
 8006e9c:	f107 0310 	add.w	r3, r7, #16
 8006ea0:	4927      	ldr	r1, [pc, #156]	@ (8006f40 <VibeCheckWaveGenCMD_Set+0x1a0>)
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7f9 fa34 	bl	8000310 <strcmp>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10c      	bne.n	8006ec8 <VibeCheckWaveGenCMD_Set+0x128>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SQUARE);
 8006eae:	2101      	movs	r1, #1
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7ff fe97 	bl	8006be4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006eb6:	491e      	ldr	r1, [pc, #120]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006eb8:	6838      	ldr	r0, [r7, #0]
 8006eba:	f7fe fe85 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006ebe:	6838      	ldr	r0, [r7, #0]
 8006ec0:	f7fe ff02 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e02c      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "saw"))
 8006ec8:	f107 0310 	add.w	r3, r7, #16
 8006ecc:	491d      	ldr	r1, [pc, #116]	@ (8006f44 <VibeCheckWaveGenCMD_Set+0x1a4>)
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7f9 fa1e 	bl	8000310 <strcmp>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10c      	bne.n	8006ef4 <VibeCheckWaveGenCMD_Set+0x154>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SAW);
 8006eda:	2102      	movs	r1, #2
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f7ff fe81 	bl	8006be4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006ee2:	4913      	ldr	r1, [pc, #76]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006ee4:	6838      	ldr	r0, [r7, #0]
 8006ee6:	f7fe fe6f 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006eea:	6838      	ldr	r0, [r7, #0]
 8006eec:	f7fe feec 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e016      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "triangle"))
 8006ef4:	f107 0310 	add.w	r3, r7, #16
 8006ef8:	4913      	ldr	r1, [pc, #76]	@ (8006f48 <VibeCheckWaveGenCMD_Set+0x1a8>)
 8006efa:	4618      	mov	r0, r3
 8006efc:	f7f9 fa08 	bl	8000310 <strcmp>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10c      	bne.n	8006f20 <VibeCheckWaveGenCMD_Set+0x180>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_TRIANGLE);
 8006f06:	2103      	movs	r1, #3
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff fe6b 	bl	8006be4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006f0e:	4908      	ldr	r1, [pc, #32]	@ (8006f30 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f10:	6838      	ldr	r0, [r7, #0]
 8006f12:	f7fe fe59 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006f16:	6838      	ldr	r0, [r7, #0]
 8006f18:	f7fe fed6 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e000      	b.n	8006f22 <VibeCheckWaveGenCMD_Set+0x182>
				}
			}
		}
	}

	return 0;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3750      	adds	r7, #80	@ 0x50
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	0801d87c 	.word	0x0801d87c
 8006f30:	0801d888 	.word	0x0801d888
 8006f34:	0801d88c 	.word	0x0801d88c
 8006f38:	0801d898 	.word	0x0801d898
 8006f3c:	0801d8a4 	.word	0x0801d8a4
 8006f40:	0801d8ac 	.word	0x0801d8ac
 8006f44:	0801d8b4 	.word	0x0801d8b4
 8006f48:	0801d8b8 	.word	0x0801d8b8

08006f4c <VibeCheckWaveGenCMD_Get>:

static uint32_t VibeCheckWaveGenCMD_Get(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b092      	sub	sp, #72	@ 0x48
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006f56:	f107 0308 	add.w	r3, r7, #8
 8006f5a:	2240      	movs	r2, #64	@ 0x40
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	6838      	ldr	r0, [r7, #0]
 8006f60:	f7fe fd12 	bl	8005988 <VibeCheckShell_GetNextString>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d077      	beq.n	800705a <VibeCheckWaveGenCMD_Get+0x10e>
	{
		if (!strcmp(str, "frequency"))
 8006f6a:	f107 0308 	add.w	r3, r7, #8
 8006f6e:	493d      	ldr	r1, [pc, #244]	@ (8007064 <VibeCheckWaveGenCMD_Get+0x118>)
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7f9 f9cd 	bl	8000310 <strcmp>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d115      	bne.n	8006fa8 <VibeCheckWaveGenCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006f7c:	493a      	ldr	r1, [pc, #232]	@ (8007068 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006f7e:	6838      	ldr	r0, [r7, #0]
 8006f80:	f7fe fe22 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006f84:	6838      	ldr	r0, [r7, #0]
 8006f86:	f7fe fe91 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetFrequency(wavegen));
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7ff fdd4 	bl	8006b38 <VibeCheckWaveGen_GetFrequency>
 8006f90:	eef0 7a40 	vmov.f32	s15, s0
 8006f94:	eeb0 0a67 	vmov.f32	s0, s15
 8006f98:	6838      	ldr	r0, [r7, #0]
 8006f9a:	f7fe fe69 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006f9e:	6838      	ldr	r0, [r7, #0]
 8006fa0:	f7fe fe92 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e059      	b.n	800705c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "amplitude"))
 8006fa8:	f107 0308 	add.w	r3, r7, #8
 8006fac:	492f      	ldr	r1, [pc, #188]	@ (800706c <VibeCheckWaveGenCMD_Get+0x120>)
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7f9 f9ae 	bl	8000310 <strcmp>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d115      	bne.n	8006fe6 <VibeCheckWaveGenCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006fba:	492b      	ldr	r1, [pc, #172]	@ (8007068 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006fbc:	6838      	ldr	r0, [r7, #0]
 8006fbe:	f7fe fe03 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006fc2:	6838      	ldr	r0, [r7, #0]
 8006fc4:	f7fe fe72 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetAmplitude(wavegen));
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7ff fdfa 	bl	8006bc2 <VibeCheckWaveGen_GetAmplitude>
 8006fce:	eef0 7a40 	vmov.f32	s15, s0
 8006fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8006fd6:	6838      	ldr	r0, [r7, #0]
 8006fd8:	f7fe fe4a 	bl	8005c70 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006fdc:	6838      	ldr	r0, [r7, #0]
 8006fde:	f7fe fe73 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e03a      	b.n	800705c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "waveform"))
 8006fe6:	f107 0308 	add.w	r3, r7, #8
 8006fea:	4921      	ldr	r1, [pc, #132]	@ (8007070 <VibeCheckWaveGenCMD_Get+0x124>)
 8006fec:	4618      	mov	r0, r3
 8006fee:	f7f9 f98f 	bl	8000310 <strcmp>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d130      	bne.n	800705a <VibeCheckWaveGenCMD_Get+0x10e>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006ff8:	491b      	ldr	r1, [pc, #108]	@ (8007068 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006ffa:	6838      	ldr	r0, [r7, #0]
 8006ffc:	f7fe fde4 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8007000:	6838      	ldr	r0, [r7, #0]
 8007002:	f7fe fe53 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
			switch (VibeCheckWaveGen_GetWaveform(wavegen))
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff fe0a 	bl	8006c20 <VibeCheckWaveGen_GetWaveform>
 800700c:	4603      	mov	r3, r0
 800700e:	2b03      	cmp	r3, #3
 8007010:	d81e      	bhi.n	8007050 <VibeCheckWaveGenCMD_Get+0x104>
 8007012:	a201      	add	r2, pc, #4	@ (adr r2, 8007018 <VibeCheckWaveGenCMD_Get+0xcc>)
 8007014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007018:	08007029 	.word	0x08007029
 800701c:	08007033 	.word	0x08007033
 8007020:	0800703d 	.word	0x0800703d
 8007024:	08007047 	.word	0x08007047
			{
			case VC_WAVE_SINE:
				VibeCheckShell_PutOutputString(shell, "sine");
 8007028:	4912      	ldr	r1, [pc, #72]	@ (8007074 <VibeCheckWaveGenCMD_Get+0x128>)
 800702a:	6838      	ldr	r0, [r7, #0]
 800702c:	f7fe fdcc 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				break;
 8007030:	e00e      	b.n	8007050 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SQUARE:
				VibeCheckShell_PutOutputString(shell, "square");
 8007032:	4911      	ldr	r1, [pc, #68]	@ (8007078 <VibeCheckWaveGenCMD_Get+0x12c>)
 8007034:	6838      	ldr	r0, [r7, #0]
 8007036:	f7fe fdc7 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				break;
 800703a:	e009      	b.n	8007050 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SAW:
				VibeCheckShell_PutOutputString(shell, "saw");
 800703c:	490f      	ldr	r1, [pc, #60]	@ (800707c <VibeCheckWaveGenCMD_Get+0x130>)
 800703e:	6838      	ldr	r0, [r7, #0]
 8007040:	f7fe fdc2 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				break;
 8007044:	e004      	b.n	8007050 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_TRIANGLE:
				VibeCheckShell_PutOutputString(shell, "triangle");
 8007046:	490e      	ldr	r1, [pc, #56]	@ (8007080 <VibeCheckWaveGenCMD_Get+0x134>)
 8007048:	6838      	ldr	r0, [r7, #0]
 800704a:	f7fe fdbd 	bl	8005bc8 <VibeCheckShell_PutOutputString>
				break;
 800704e:	bf00      	nop
			}
			VibeCheckShell_PutOutputDelimiter(shell);
 8007050:	6838      	ldr	r0, [r7, #0]
 8007052:	f7fe fe39 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007056:	2301      	movs	r3, #1
 8007058:	e000      	b.n	800705c <VibeCheckWaveGenCMD_Get+0x110>
		}
	}

	return 0;
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	3748      	adds	r7, #72	@ 0x48
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	0801d87c 	.word	0x0801d87c
 8007068:	0801d888 	.word	0x0801d888
 800706c:	0801d88c 	.word	0x0801d88c
 8007070:	0801d898 	.word	0x0801d898
 8007074:	0801d8a4 	.word	0x0801d8a4
 8007078:	0801d8ac 	.word	0x0801d8ac
 800707c:	0801d8b4 	.word	0x0801d8b4
 8007080:	0801d8b8 	.word	0x0801d8b8

08007084 <VibeCheckWaveGenCMD_Execute>:


uint32_t VibeCheckWaveGenCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b094      	sub	sp, #80	@ 0x50
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007092:	f107 030c 	add.w	r3, r7, #12
 8007096:	2240      	movs	r2, #64	@ 0x40
 8007098:	4619      	mov	r1, r3
 800709a:	6838      	ldr	r0, [r7, #0]
 800709c:	f7fe fc74 	bl	8005988 <VibeCheckShell_GetNextString>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 808b 	beq.w	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
	{
		if (!strcmp(str, "start"))
 80070a8:	f107 030c 	add.w	r3, r7, #12
 80070ac:	4946      	ldr	r1, [pc, #280]	@ (80071c8 <VibeCheckWaveGenCMD_Execute+0x144>)
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7f9 f92e 	bl	8000310 <strcmp>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10b      	bne.n	80070d2 <VibeCheckWaveGenCMD_Execute+0x4e>
		{
			VibeCheckWaveGen_Start(wavegen);
 80070ba:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070bc:	f7ff fca0 	bl	8006a00 <VibeCheckWaveGen_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 80070c0:	4942      	ldr	r1, [pc, #264]	@ (80071cc <VibeCheckWaveGenCMD_Execute+0x148>)
 80070c2:	6838      	ldr	r0, [r7, #0]
 80070c4:	f7fe fd80 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80070c8:	6838      	ldr	r0, [r7, #0]
 80070ca:	f7fe fdfd 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e076      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "stop"))
 80070d2:	f107 030c 	add.w	r3, r7, #12
 80070d6:	493e      	ldr	r1, [pc, #248]	@ (80071d0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 80070d8:	4618      	mov	r0, r3
 80070da:	f7f9 f919 	bl	8000310 <strcmp>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d10b      	bne.n	80070fc <VibeCheckWaveGenCMD_Execute+0x78>
		{
			VibeCheckWaveGen_Stop(wavegen);
 80070e4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070e6:	f7ff fcad 	bl	8006a44 <VibeCheckWaveGen_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 80070ea:	4938      	ldr	r1, [pc, #224]	@ (80071cc <VibeCheckWaveGenCMD_Execute+0x148>)
 80070ec:	6838      	ldr	r0, [r7, #0]
 80070ee:	f7fe fd6b 	bl	8005bc8 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80070f2:	6838      	ldr	r0, [r7, #0]
 80070f4:	f7fe fde8 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e061      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "set"))
 80070fc:	f107 030c 	add.w	r3, r7, #12
 8007100:	4934      	ldr	r1, [pc, #208]	@ (80071d4 <VibeCheckWaveGenCMD_Execute+0x150>)
 8007102:	4618      	mov	r0, r3
 8007104:	f7f9 f904 	bl	8000310 <strcmp>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d108      	bne.n	8007120 <VibeCheckWaveGenCMD_Execute+0x9c>
		{
			if (VibeCheckWaveGenCMD_Set(wavegen, shell))
 800710e:	6839      	ldr	r1, [r7, #0]
 8007110:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007112:	f7ff fe45 	bl	8006da0 <VibeCheckWaveGenCMD_Set>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d050      	beq.n	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 800711c:	2301      	movs	r3, #1
 800711e:	e04f      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "get"))
 8007120:	f107 030c 	add.w	r3, r7, #12
 8007124:	492c      	ldr	r1, [pc, #176]	@ (80071d8 <VibeCheckWaveGenCMD_Execute+0x154>)
 8007126:	4618      	mov	r0, r3
 8007128:	f7f9 f8f2 	bl	8000310 <strcmp>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d108      	bne.n	8007144 <VibeCheckWaveGenCMD_Execute+0xc0>
		{
			if (VibeCheckWaveGenCMD_Get(wavegen, shell))
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007136:	f7ff ff09 	bl	8006f4c <VibeCheckWaveGenCMD_Get>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d03e      	beq.n	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 8007140:	2301      	movs	r3, #1
 8007142:	e03d      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "demo"))
 8007144:	f107 030c 	add.w	r3, r7, #12
 8007148:	4924      	ldr	r1, [pc, #144]	@ (80071dc <VibeCheckWaveGenCMD_Execute+0x158>)
 800714a:	4618      	mov	r0, r3
 800714c:	f7f9 f8e0 	bl	8000310 <strcmp>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d133      	bne.n	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007156:	f107 030c 	add.w	r3, r7, #12
 800715a:	2240      	movs	r2, #64	@ 0x40
 800715c:	4619      	mov	r1, r3
 800715e:	6838      	ldr	r0, [r7, #0]
 8007160:	f7fe fc12 	bl	8005988 <VibeCheckShell_GetNextString>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d029      	beq.n	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				if (!strcmp(str, "start"))
 800716a:	f107 030c 	add.w	r3, r7, #12
 800716e:	4916      	ldr	r1, [pc, #88]	@ (80071c8 <VibeCheckWaveGenCMD_Execute+0x144>)
 8007170:	4618      	mov	r0, r3
 8007172:	f7f9 f8cd 	bl	8000310 <strcmp>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10b      	bne.n	8007194 <VibeCheckWaveGenCMD_Execute+0x110>
				{
					VibeCheckWaveGen_StartDemo(wavegen);
 800717c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800717e:	f7ff fdb5 	bl	8006cec <VibeCheckWaveGen_StartDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 8007182:	4912      	ldr	r1, [pc, #72]	@ (80071cc <VibeCheckWaveGenCMD_Execute+0x148>)
 8007184:	6838      	ldr	r0, [r7, #0]
 8007186:	f7fe fd1f 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800718a:	6838      	ldr	r0, [r7, #0]
 800718c:	f7fe fd9c 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8007190:	2301      	movs	r3, #1
 8007192:	e015      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
				else if (!strcmp(str, "stop"))
 8007194:	f107 030c 	add.w	r3, r7, #12
 8007198:	490d      	ldr	r1, [pc, #52]	@ (80071d0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 800719a:	4618      	mov	r0, r3
 800719c:	f7f9 f8b8 	bl	8000310 <strcmp>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10b      	bne.n	80071be <VibeCheckWaveGenCMD_Execute+0x13a>
				{
					VibeCheckWaveGen_StopDemo(wavegen);
 80071a6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80071a8:	f7ff fde8 	bl	8006d7c <VibeCheckWaveGen_StopDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 80071ac:	4907      	ldr	r1, [pc, #28]	@ (80071cc <VibeCheckWaveGenCMD_Execute+0x148>)
 80071ae:	6838      	ldr	r0, [r7, #0]
 80071b0:	f7fe fd0a 	bl	8005bc8 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80071b4:	6838      	ldr	r0, [r7, #0]
 80071b6:	f7fe fd87 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e000      	b.n	80071c0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
			}
		}
	}

	return 0;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3750      	adds	r7, #80	@ 0x50
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	0801d8c4 	.word	0x0801d8c4
 80071cc:	0801d888 	.word	0x0801d888
 80071d0:	0801d8cc 	.word	0x0801d8cc
 80071d4:	0801d8d4 	.word	0x0801d8d4
 80071d8:	0801d8d8 	.word	0x0801d8d8
 80071dc:	0801d8dc 	.word	0x0801d8dc

080071e0 <VibeCheckWaveGenSender_Execute>:


uint32_t VibeCheckWaveGenSender_Execute(void* obj, VibeCheckShell* shell)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
	/* this will send a message to the host when the mute button is pressed */

	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	60fb      	str	r3, [r7, #12]

	uint32_t is_muted;
	if (VibeCheckWaveGen_WasMuteButtonPressed(wavegen, &is_muted))
 80071ee:	f107 0308 	add.w	r3, r7, #8
 80071f2:	4619      	mov	r1, r3
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7ff fd21 	bl	8006c3c <VibeCheckWaveGen_WasMuteButtonPressed>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d01e      	beq.n	800723e <VibeCheckWaveGenSender_Execute+0x5e>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 8007200:	4911      	ldr	r1, [pc, #68]	@ (8007248 <VibeCheckWaveGenSender_Execute+0x68>)
 8007202:	6838      	ldr	r0, [r7, #0]
 8007204:	f7fe fce0 	bl	8005bc8 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8007208:	6838      	ldr	r0, [r7, #0]
 800720a:	f7fe fd4f 	bl	8005cac <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "wavegen");
 800720e:	490f      	ldr	r1, [pc, #60]	@ (800724c <VibeCheckWaveGenSender_Execute+0x6c>)
 8007210:	6838      	ldr	r0, [r7, #0]
 8007212:	f7fe fcd9 	bl	8005bc8 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 8007216:	6838      	ldr	r0, [r7, #0]
 8007218:	f7fe fd48 	bl	8005cac <VibeCheckShell_PutOutputSeparator>

		if (is_muted)
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d004      	beq.n	800722c <VibeCheckWaveGenSender_Execute+0x4c>
			VibeCheckShell_PutOutputString(shell, "muted");
 8007222:	490b      	ldr	r1, [pc, #44]	@ (8007250 <VibeCheckWaveGenSender_Execute+0x70>)
 8007224:	6838      	ldr	r0, [r7, #0]
 8007226:	f7fe fccf 	bl	8005bc8 <VibeCheckShell_PutOutputString>
 800722a:	e003      	b.n	8007234 <VibeCheckWaveGenSender_Execute+0x54>
		else
			VibeCheckShell_PutOutputString(shell, "unmuted");
 800722c:	4909      	ldr	r1, [pc, #36]	@ (8007254 <VibeCheckWaveGenSender_Execute+0x74>)
 800722e:	6838      	ldr	r0, [r7, #0]
 8007230:	f7fe fcca 	bl	8005bc8 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 8007234:	6838      	ldr	r0, [r7, #0]
 8007236:	f7fe fd47 	bl	8005cc8 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <VibeCheckWaveGenSender_Execute+0x60>
	}

	return 0;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	0801d8e4 	.word	0x0801d8e4
 800724c:	0801d8ec 	.word	0x0801d8ec
 8007250:	0801d8f4 	.word	0x0801d8f4
 8007254:	0801d8fc 	.word	0x0801d8fc

08007258 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007258:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007290 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800725c:	f7fb fe2a 	bl	8002eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007260:	480c      	ldr	r0, [pc, #48]	@ (8007294 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007262:	490d      	ldr	r1, [pc, #52]	@ (8007298 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007264:	4a0d      	ldr	r2, [pc, #52]	@ (800729c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007268:	e002      	b.n	8007270 <LoopCopyDataInit>

0800726a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800726a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800726c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800726e:	3304      	adds	r3, #4

08007270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007274:	d3f9      	bcc.n	800726a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007276:	4a0a      	ldr	r2, [pc, #40]	@ (80072a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007278:	4c0a      	ldr	r4, [pc, #40]	@ (80072a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800727a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800727c:	e001      	b.n	8007282 <LoopFillZerobss>

0800727e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800727e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007280:	3204      	adds	r2, #4

08007282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007284:	d3fb      	bcc.n	800727e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007286:	f012 ff13 	bl	801a0b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800728a:	f7fa f83f 	bl	800130c <main>
  bx  lr
 800728e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007290:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8007294:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007298:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 800729c:	0801e6b0 	.word	0x0801e6b0
  ldr r2, =_sbss
 80072a0:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 80072a4:	240153b8 	.word	0x240153b8

080072a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80072a8:	e7fe      	b.n	80072a8 <ADC3_IRQHandler>
	...

080072ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80072b2:	2003      	movs	r0, #3
 80072b4:	f001 fcf4 	bl	8008ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80072b8:	f006 fcd6 	bl	800dc68 <HAL_RCC_GetSysClockFreq>
 80072bc:	4602      	mov	r2, r0
 80072be:	4b15      	ldr	r3, [pc, #84]	@ (8007314 <HAL_Init+0x68>)
 80072c0:	699b      	ldr	r3, [r3, #24]
 80072c2:	0a1b      	lsrs	r3, r3, #8
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	4913      	ldr	r1, [pc, #76]	@ (8007318 <HAL_Init+0x6c>)
 80072ca:	5ccb      	ldrb	r3, [r1, r3]
 80072cc:	f003 031f 	and.w	r3, r3, #31
 80072d0:	fa22 f303 	lsr.w	r3, r2, r3
 80072d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007314 <HAL_Init+0x68>)
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	f003 030f 	and.w	r3, r3, #15
 80072de:	4a0e      	ldr	r2, [pc, #56]	@ (8007318 <HAL_Init+0x6c>)
 80072e0:	5cd3      	ldrb	r3, [r2, r3]
 80072e2:	f003 031f 	and.w	r3, r3, #31
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	fa22 f303 	lsr.w	r3, r2, r3
 80072ec:	4a0b      	ldr	r2, [pc, #44]	@ (800731c <HAL_Init+0x70>)
 80072ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80072f0:	4a0b      	ldr	r2, [pc, #44]	@ (8007320 <HAL_Init+0x74>)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80072f6:	2002      	movs	r0, #2
 80072f8:	f000 f814 	bl	8007324 <HAL_InitTick>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d001      	beq.n	8007306 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e002      	b.n	800730c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8007306:	f7fa fffd 	bl	8002304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	58024400 	.word	0x58024400
 8007318:	0801d938 	.word	0x0801d938
 800731c:	24000004 	.word	0x24000004
 8007320:	24000000 	.word	0x24000000

08007324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800732c:	4b15      	ldr	r3, [pc, #84]	@ (8007384 <HAL_InitTick+0x60>)
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e021      	b.n	800737c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007338:	4b13      	ldr	r3, [pc, #76]	@ (8007388 <HAL_InitTick+0x64>)
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	4b11      	ldr	r3, [pc, #68]	@ (8007384 <HAL_InitTick+0x60>)
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	4619      	mov	r1, r3
 8007342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007346:	fbb3 f3f1 	udiv	r3, r3, r1
 800734a:	fbb2 f3f3 	udiv	r3, r2, r3
 800734e:	4618      	mov	r0, r3
 8007350:	f001 fcd9 	bl	8008d06 <HAL_SYSTICK_Config>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e00e      	b.n	800737c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b0f      	cmp	r3, #15
 8007362:	d80a      	bhi.n	800737a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007364:	2200      	movs	r2, #0
 8007366:	6879      	ldr	r1, [r7, #4]
 8007368:	f04f 30ff 	mov.w	r0, #4294967295
 800736c:	f001 fca3 	bl	8008cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007370:	4a06      	ldr	r2, [pc, #24]	@ (800738c <HAL_InitTick+0x68>)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007376:	2300      	movs	r3, #0
 8007378:	e000      	b.n	800737c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
}
 800737c:	4618      	mov	r0, r3
 800737e:	3708      	adds	r7, #8
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}
 8007384:	2400000c 	.word	0x2400000c
 8007388:	24000000 	.word	0x24000000
 800738c:	24000008 	.word	0x24000008

08007390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007390:	b480      	push	{r7}
 8007392:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007394:	4b06      	ldr	r3, [pc, #24]	@ (80073b0 <HAL_IncTick+0x20>)
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	4b06      	ldr	r3, [pc, #24]	@ (80073b4 <HAL_IncTick+0x24>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4413      	add	r3, r2
 80073a0:	4a04      	ldr	r2, [pc, #16]	@ (80073b4 <HAL_IncTick+0x24>)
 80073a2:	6013      	str	r3, [r2, #0]
}
 80073a4:	bf00      	nop
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	2400000c 	.word	0x2400000c
 80073b4:	24013684 	.word	0x24013684

080073b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80073b8:	b480      	push	{r7}
 80073ba:	af00      	add	r7, sp, #0
  return uwTick;
 80073bc:	4b03      	ldr	r3, [pc, #12]	@ (80073cc <HAL_GetTick+0x14>)
 80073be:	681b      	ldr	r3, [r3, #0]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	24013684 	.word	0x24013684

080073d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80073d8:	f7ff ffee 	bl	80073b8 <HAL_GetTick>
 80073dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e8:	d005      	beq.n	80073f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80073ea:	4b0a      	ldr	r3, [pc, #40]	@ (8007414 <HAL_Delay+0x44>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	461a      	mov	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4413      	add	r3, r2
 80073f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80073f6:	bf00      	nop
 80073f8:	f7ff ffde 	bl	80073b8 <HAL_GetTick>
 80073fc:	4602      	mov	r2, r0
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	429a      	cmp	r2, r3
 8007406:	d8f7      	bhi.n	80073f8 <HAL_Delay+0x28>
  {
  }
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	3710      	adds	r7, #16
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	2400000c 	.word	0x2400000c

08007418 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	431a      	orrs	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	609a      	str	r2, [r3, #8]
}
 8007432:	bf00      	nop
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	609a      	str	r2, [r3, #8]
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007474:	4618      	mov	r0, r3
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007480:	b480      	push	{r7}
 8007482:	b087      	sub	sp, #28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	3360      	adds	r3, #96	@ 0x60
 8007492:	461a      	mov	r2, r3
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4a10      	ldr	r2, [pc, #64]	@ (80074e0 <LL_ADC_SetOffset+0x60>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d10b      	bne.n	80074bc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80074ba:	e00b      	b.n	80074d4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	430b      	orrs	r3, r1
 80074ce:	431a      	orrs	r2, r3
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	601a      	str	r2, [r3, #0]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	58026000 	.word	0x58026000

080074e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	3360      	adds	r3, #96	@ 0x60
 80074f2:	461a      	mov	r2, r3
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	4413      	add	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f003 031f 	and.w	r3, r3, #31
 800752a:	6879      	ldr	r1, [r7, #4]
 800752c:	fa01 f303 	lsl.w	r3, r1, r3
 8007530:	431a      	orrs	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	611a      	str	r2, [r3, #16]
}
 8007536:	bf00      	nop
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
	...

08007544 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8007544:	b480      	push	{r7}
 8007546:	b087      	sub	sp, #28
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	4a0c      	ldr	r2, [pc, #48]	@ (8007584 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d00e      	beq.n	8007576 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	3360      	adds	r3, #96	@ 0x60
 800755c:	461a      	mov	r2, r3
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	4413      	add	r3, r2
 8007564:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	431a      	orrs	r2, r3
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	601a      	str	r2, [r3, #0]
  }
}
 8007576:	bf00      	nop
 8007578:	371c      	adds	r7, #28
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	58026000 	.word	0x58026000

08007588 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	4a0c      	ldr	r2, [pc, #48]	@ (80075c8 <LL_ADC_SetOffsetSaturation+0x40>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d10e      	bne.n	80075ba <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	3360      	adds	r3, #96	@ 0x60
 80075a0:	461a      	mov	r2, r3
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4413      	add	r3, r2
 80075a8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	431a      	orrs	r2, r3
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80075ba:	bf00      	nop
 80075bc:	371c      	adds	r7, #28
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop
 80075c8:	58026000 	.word	0x58026000

080075cc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	4a0c      	ldr	r2, [pc, #48]	@ (800760c <LL_ADC_SetOffsetSign+0x40>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d10e      	bne.n	80075fe <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	3360      	adds	r3, #96	@ 0x60
 80075e4:	461a      	mov	r2, r3
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	4413      	add	r3, r2
 80075ec:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	431a      	orrs	r2, r3
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80075fe:	bf00      	nop
 8007600:	371c      	adds	r7, #28
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	58026000 	.word	0x58026000

08007610 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	3360      	adds	r3, #96	@ 0x60
 8007620:	461a      	mov	r2, r3
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	4a0c      	ldr	r2, [pc, #48]	@ (8007660 <LL_ADC_SetOffsetState+0x50>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d108      	bne.n	8007644 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	431a      	orrs	r2, r3
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8007642:	e007      	b.n	8007654 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	431a      	orrs	r2, r3
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	601a      	str	r2, [r3, #0]
}
 8007654:	bf00      	nop
 8007656:	371c      	adds	r7, #28
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	58026000 	.word	0x58026000

08007664 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	3330      	adds	r3, #48	@ 0x30
 8007674:	461a      	mov	r2, r3
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	0a1b      	lsrs	r3, r3, #8
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	f003 030c 	and.w	r3, r3, #12
 8007680:	4413      	add	r3, r2
 8007682:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f003 031f 	and.w	r3, r3, #31
 800768e:	211f      	movs	r1, #31
 8007690:	fa01 f303 	lsl.w	r3, r1, r3
 8007694:	43db      	mvns	r3, r3
 8007696:	401a      	ands	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	0e9b      	lsrs	r3, r3, #26
 800769c:	f003 011f 	and.w	r1, r3, #31
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f003 031f 	and.w	r3, r3, #31
 80076a6:	fa01 f303 	lsl.w	r3, r1, r3
 80076aa:	431a      	orrs	r2, r3
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80076b0:	bf00      	nop
 80076b2:	371c      	adds	r7, #28
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80076bc:	b480      	push	{r7}
 80076be:	b087      	sub	sp, #28
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3314      	adds	r3, #20
 80076cc:	461a      	mov	r2, r3
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	0e5b      	lsrs	r3, r3, #25
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	f003 0304 	and.w	r3, r3, #4
 80076d8:	4413      	add	r3, r2
 80076da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	0d1b      	lsrs	r3, r3, #20
 80076e4:	f003 031f 	and.w	r3, r3, #31
 80076e8:	2107      	movs	r1, #7
 80076ea:	fa01 f303 	lsl.w	r3, r1, r3
 80076ee:	43db      	mvns	r3, r3
 80076f0:	401a      	ands	r2, r3
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	0d1b      	lsrs	r3, r3, #20
 80076f6:	f003 031f 	and.w	r3, r3, #31
 80076fa:	6879      	ldr	r1, [r7, #4]
 80076fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007700:	431a      	orrs	r2, r3
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007706:	bf00      	nop
 8007708:	371c      	adds	r7, #28
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
	...

08007714 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4a1a      	ldr	r2, [pc, #104]	@ (800778c <LL_ADC_SetChannelSingleDiff+0x78>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d115      	bne.n	8007754 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007734:	43db      	mvns	r3, r3
 8007736:	401a      	ands	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f003 0318 	and.w	r3, r3, #24
 800773e:	4914      	ldr	r1, [pc, #80]	@ (8007790 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8007740:	40d9      	lsrs	r1, r3
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	400b      	ands	r3, r1
 8007746:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800774a:	431a      	orrs	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8007752:	e014      	b.n	800777e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007760:	43db      	mvns	r3, r3
 8007762:	401a      	ands	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f003 0318 	and.w	r3, r3, #24
 800776a:	4909      	ldr	r1, [pc, #36]	@ (8007790 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800776c:	40d9      	lsrs	r1, r3
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	400b      	ands	r3, r1
 8007772:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007776:	431a      	orrs	r2, r3
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	58026000 	.word	0x58026000
 8007790:	000fffff 	.word	0x000fffff

08007794 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689a      	ldr	r2, [r3, #8]
 80077a0:	4b04      	ldr	r3, [pc, #16]	@ (80077b4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80077a2:	4013      	ands	r3, r2
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	6093      	str	r3, [r2, #8]
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr
 80077b4:	5fffffc0 	.word	0x5fffffc0

080077b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077cc:	d101      	bne.n	80077d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689a      	ldr	r2, [r3, #8]
 80077ec:	4b05      	ldr	r3, [pc, #20]	@ (8007804 <LL_ADC_EnableInternalRegulator+0x24>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr
 8007804:	6fffffc0 	.word	0x6fffffc0

08007808 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800781c:	d101      	bne.n	8007822 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800781e:	2301      	movs	r3, #1
 8007820:	e000      	b.n	8007824 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f003 0301 	and.w	r3, r3, #1
 8007840:	2b01      	cmp	r3, #1
 8007842:	d101      	bne.n	8007848 <LL_ADC_IsEnabled+0x18>
 8007844:	2301      	movs	r3, #1
 8007846:	e000      	b.n	800784a <LL_ADC_IsEnabled+0x1a>
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	370c      	adds	r7, #12
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007856:	b480      	push	{r7}
 8007858:	b083      	sub	sp, #12
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b04      	cmp	r3, #4
 8007868:	d101      	bne.n	800786e <LL_ADC_REG_IsConversionOngoing+0x18>
 800786a:	2301      	movs	r3, #1
 800786c:	e000      	b.n	8007870 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f003 0308 	and.w	r3, r3, #8
 800788c:	2b08      	cmp	r3, #8
 800788e:	d101      	bne.n	8007894 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007890:	2301      	movs	r3, #1
 8007892:	e000      	b.n	8007896 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
	...

080078a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80078a4:	b590      	push	{r4, r7, lr}
 80078a6:	b089      	sub	sp, #36	@ 0x24
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80078b0:	2300      	movs	r3, #0
 80078b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e1ee      	b.n	8007c9c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d109      	bne.n	80078e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7fa fd35 	bl	800233c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7ff ff67 	bl	80077b8 <LL_ADC_IsDeepPowerDownEnabled>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d004      	beq.n	80078fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f7ff ff4d 	bl	8007794 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4618      	mov	r0, r3
 8007900:	f7ff ff82 	bl	8007808 <LL_ADC_IsInternalRegulatorEnabled>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d114      	bne.n	8007934 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4618      	mov	r0, r3
 8007910:	f7ff ff66 	bl	80077e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007914:	4b8e      	ldr	r3, [pc, #568]	@ (8007b50 <HAL_ADC_Init+0x2ac>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	099b      	lsrs	r3, r3, #6
 800791a:	4a8e      	ldr	r2, [pc, #568]	@ (8007b54 <HAL_ADC_Init+0x2b0>)
 800791c:	fba2 2303 	umull	r2, r3, r2, r3
 8007920:	099b      	lsrs	r3, r3, #6
 8007922:	3301      	adds	r3, #1
 8007924:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007926:	e002      	b.n	800792e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	3b01      	subs	r3, #1
 800792c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1f9      	bne.n	8007928 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4618      	mov	r0, r3
 800793a:	f7ff ff65 	bl	8007808 <LL_ADC_IsInternalRegulatorEnabled>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d10d      	bne.n	8007960 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007948:	f043 0210 	orr.w	r2, r3, #16
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007954:	f043 0201 	orr.w	r2, r3, #1
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4618      	mov	r0, r3
 8007966:	f7ff ff76 	bl	8007856 <LL_ADC_REG_IsConversionOngoing>
 800796a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007970:	f003 0310 	and.w	r3, r3, #16
 8007974:	2b00      	cmp	r3, #0
 8007976:	f040 8188 	bne.w	8007c8a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2b00      	cmp	r3, #0
 800797e:	f040 8184 	bne.w	8007c8a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007986:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800798a:	f043 0202 	orr.w	r2, r3, #2
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4618      	mov	r0, r3
 8007998:	f7ff ff4a 	bl	8007830 <LL_ADC_IsEnabled>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d136      	bne.n	8007a10 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a6c      	ldr	r2, [pc, #432]	@ (8007b58 <HAL_ADC_Init+0x2b4>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d004      	beq.n	80079b6 <HAL_ADC_Init+0x112>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a6a      	ldr	r2, [pc, #424]	@ (8007b5c <HAL_ADC_Init+0x2b8>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d10e      	bne.n	80079d4 <HAL_ADC_Init+0x130>
 80079b6:	4868      	ldr	r0, [pc, #416]	@ (8007b58 <HAL_ADC_Init+0x2b4>)
 80079b8:	f7ff ff3a 	bl	8007830 <LL_ADC_IsEnabled>
 80079bc:	4604      	mov	r4, r0
 80079be:	4867      	ldr	r0, [pc, #412]	@ (8007b5c <HAL_ADC_Init+0x2b8>)
 80079c0:	f7ff ff36 	bl	8007830 <LL_ADC_IsEnabled>
 80079c4:	4603      	mov	r3, r0
 80079c6:	4323      	orrs	r3, r4
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	bf0c      	ite	eq
 80079cc:	2301      	moveq	r3, #1
 80079ce:	2300      	movne	r3, #0
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	e008      	b.n	80079e6 <HAL_ADC_Init+0x142>
 80079d4:	4862      	ldr	r0, [pc, #392]	@ (8007b60 <HAL_ADC_Init+0x2bc>)
 80079d6:	f7ff ff2b 	bl	8007830 <LL_ADC_IsEnabled>
 80079da:	4603      	mov	r3, r0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf0c      	ite	eq
 80079e0:	2301      	moveq	r3, #1
 80079e2:	2300      	movne	r3, #0
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d012      	beq.n	8007a10 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a5a      	ldr	r2, [pc, #360]	@ (8007b58 <HAL_ADC_Init+0x2b4>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d004      	beq.n	80079fe <HAL_ADC_Init+0x15a>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a58      	ldr	r2, [pc, #352]	@ (8007b5c <HAL_ADC_Init+0x2b8>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d101      	bne.n	8007a02 <HAL_ADC_Init+0x15e>
 80079fe:	4a59      	ldr	r2, [pc, #356]	@ (8007b64 <HAL_ADC_Init+0x2c0>)
 8007a00:	e000      	b.n	8007a04 <HAL_ADC_Init+0x160>
 8007a02:	4a59      	ldr	r2, [pc, #356]	@ (8007b68 <HAL_ADC_Init+0x2c4>)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	4619      	mov	r1, r3
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	f7ff fd04 	bl	8007418 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a52      	ldr	r2, [pc, #328]	@ (8007b60 <HAL_ADC_Init+0x2bc>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d129      	bne.n	8007a6e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	7e5b      	ldrb	r3, [r3, #25]
 8007a1e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a24:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8007a2a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d013      	beq.n	8007a5c <HAL_ADC_Init+0x1b8>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	2b0c      	cmp	r3, #12
 8007a3a:	d00d      	beq.n	8007a58 <HAL_ADC_Init+0x1b4>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	2b1c      	cmp	r3, #28
 8007a42:	d007      	beq.n	8007a54 <HAL_ADC_Init+0x1b0>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	2b18      	cmp	r3, #24
 8007a4a:	d101      	bne.n	8007a50 <HAL_ADC_Init+0x1ac>
 8007a4c:	2318      	movs	r3, #24
 8007a4e:	e006      	b.n	8007a5e <HAL_ADC_Init+0x1ba>
 8007a50:	2300      	movs	r3, #0
 8007a52:	e004      	b.n	8007a5e <HAL_ADC_Init+0x1ba>
 8007a54:	2310      	movs	r3, #16
 8007a56:	e002      	b.n	8007a5e <HAL_ADC_Init+0x1ba>
 8007a58:	2308      	movs	r3, #8
 8007a5a:	e000      	b.n	8007a5e <HAL_ADC_Init+0x1ba>
 8007a5c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8007a5e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a66:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	61bb      	str	r3, [r7, #24]
 8007a6c:	e00e      	b.n	8007a8c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	7e5b      	ldrb	r3, [r3, #25]
 8007a72:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a78:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007a7e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a86:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d106      	bne.n	8007aa4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	045b      	lsls	r3, r3, #17
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d009      	beq.n	8007ac0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a26      	ldr	r2, [pc, #152]	@ (8007b60 <HAL_ADC_Init+0x2bc>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d115      	bne.n	8007af6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68da      	ldr	r2, [r3, #12]
 8007ad0:	4b26      	ldr	r3, [pc, #152]	@ (8007b6c <HAL_ADC_Init+0x2c8>)
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	6812      	ldr	r2, [r2, #0]
 8007ad8:	69b9      	ldr	r1, [r7, #24]
 8007ada:	430b      	orrs	r3, r1
 8007adc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	430a      	orrs	r2, r1
 8007af2:	611a      	str	r2, [r3, #16]
 8007af4:	e009      	b.n	8007b0a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68da      	ldr	r2, [r3, #12]
 8007afc:	4b1c      	ldr	r3, [pc, #112]	@ (8007b70 <HAL_ADC_Init+0x2cc>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	6812      	ldr	r2, [r2, #0]
 8007b04:	69b9      	ldr	r1, [r7, #24]
 8007b06:	430b      	orrs	r3, r1
 8007b08:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff fea1 	bl	8007856 <LL_ADC_REG_IsConversionOngoing>
 8007b14:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7ff feae 	bl	800787c <LL_ADC_INJ_IsConversionOngoing>
 8007b20:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f040 808e 	bne.w	8007c46 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f040 808a 	bne.w	8007c46 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a0a      	ldr	r2, [pc, #40]	@ (8007b60 <HAL_ADC_Init+0x2bc>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d11b      	bne.n	8007b74 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	7e1b      	ldrb	r3, [r3, #24]
 8007b40:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007b48:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	61bb      	str	r3, [r7, #24]
 8007b4e:	e018      	b.n	8007b82 <HAL_ADC_Init+0x2de>
 8007b50:	24000000 	.word	0x24000000
 8007b54:	053e2d63 	.word	0x053e2d63
 8007b58:	40022000 	.word	0x40022000
 8007b5c:	40022100 	.word	0x40022100
 8007b60:	58026000 	.word	0x58026000
 8007b64:	40022300 	.word	0x40022300
 8007b68:	58026300 	.word	0x58026300
 8007b6c:	fff04007 	.word	0xfff04007
 8007b70:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	7e1b      	ldrb	r3, [r3, #24]
 8007b78:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	4b46      	ldr	r3, [pc, #280]	@ (8007ca4 <HAL_ADC_Init+0x400>)
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	6812      	ldr	r2, [r2, #0]
 8007b90:	69b9      	ldr	r1, [r7, #24]
 8007b92:	430b      	orrs	r3, r1
 8007b94:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d137      	bne.n	8007c10 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a3f      	ldr	r2, [pc, #252]	@ (8007ca8 <HAL_ADC_Init+0x404>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d116      	bne.n	8007bde <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8007cac <HAL_ADC_Init+0x408>)
 8007bb8:	4013      	ands	r3, r2
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007bc2:	4311      	orrs	r1, r2
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007bc8:	4311      	orrs	r1, r2
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	431a      	orrs	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f042 0201 	orr.w	r2, r2, #1
 8007bda:	611a      	str	r2, [r3, #16]
 8007bdc:	e020      	b.n	8007c20 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	691a      	ldr	r2, [r3, #16]
 8007be4:	4b32      	ldr	r3, [pc, #200]	@ (8007cb0 <HAL_ADC_Init+0x40c>)
 8007be6:	4013      	ands	r3, r2
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007bec:	3a01      	subs	r2, #1
 8007bee:	0411      	lsls	r1, r2, #16
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007bf4:	4311      	orrs	r1, r2
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007bfa:	4311      	orrs	r1, r2
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007c00:	430a      	orrs	r2, r1
 8007c02:	431a      	orrs	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f042 0201 	orr.w	r2, r2, #1
 8007c0c:	611a      	str	r2, [r3, #16]
 8007c0e:	e007      	b.n	8007c20 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	691a      	ldr	r2, [r3, #16]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f022 0201 	bic.w	r2, r2, #1
 8007c1e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ca8 <HAL_ADC_Init+0x404>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d002      	beq.n	8007c46 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fd67 	bl	8008714 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d10c      	bne.n	8007c68 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c54:	f023 010f 	bic.w	r1, r3, #15
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	69db      	ldr	r3, [r3, #28]
 8007c5c:	1e5a      	subs	r2, r3, #1
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	430a      	orrs	r2, r1
 8007c64:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c66:	e007      	b.n	8007c78 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f022 020f 	bic.w	r2, r2, #15
 8007c76:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c7c:	f023 0303 	bic.w	r3, r3, #3
 8007c80:	f043 0201 	orr.w	r2, r3, #1
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	661a      	str	r2, [r3, #96]	@ 0x60
 8007c88:	e007      	b.n	8007c9a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c8e:	f043 0210 	orr.w	r2, r3, #16
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007c9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3724      	adds	r7, #36	@ 0x24
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd90      	pop	{r4, r7, pc}
 8007ca4:	ffffbffc 	.word	0xffffbffc
 8007ca8:	58026000 	.word	0x58026000
 8007cac:	fc00f81f 	.word	0xfc00f81f
 8007cb0:	fc00f81e 	.word	0xfc00f81e

08007cb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007cb4:	b590      	push	{r4, r7, lr}
 8007cb6:	b0b9      	sub	sp, #228	@ 0xe4
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cce:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	4aab      	ldr	r2, [pc, #684]	@ (8007f84 <HAL_ADC_ConfigChannel+0x2d0>)
 8007cd6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d102      	bne.n	8007ce8 <HAL_ADC_ConfigChannel+0x34>
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	f000 bcfe 	b.w	80086e4 <HAL_ADC_ConfigChannel+0xa30>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff fdae 	bl	8007856 <LL_ADC_REG_IsConversionOngoing>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f040 84e2 	bne.w	80086c6 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	db38      	blt.n	8007d7c <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a9e      	ldr	r2, [pc, #632]	@ (8007f88 <HAL_ADC_ConfigChannel+0x2d4>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d033      	beq.n	8007d7c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d108      	bne.n	8007d32 <HAL_ADC_ConfigChannel+0x7e>
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	0e9b      	lsrs	r3, r3, #26
 8007d26:	f003 031f 	and.w	r3, r3, #31
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d30:	e01d      	b.n	8007d6e <HAL_ADC_ConfigChannel+0xba>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d3e:	fa93 f3a3 	rbit	r3, r3
 8007d42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007d46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007d4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8007d56:	2320      	movs	r3, #32
 8007d58:	e004      	b.n	8007d64 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8007d5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007d5e:	fab3 f383 	clz	r3, r3
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	f003 031f 	and.w	r3, r3, #31
 8007d68:	2201      	movs	r2, #1
 8007d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	69d1      	ldr	r1, [r2, #28]
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	6812      	ldr	r2, [r2, #0]
 8007d78:	430b      	orrs	r3, r1
 8007d7a:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	6859      	ldr	r1, [r3, #4]
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f7ff fc6b 	bl	8007664 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7ff fd5f 	bl	8007856 <LL_ADC_REG_IsConversionOngoing>
 8007d98:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4618      	mov	r0, r3
 8007da2:	f7ff fd6b 	bl	800787c <LL_ADC_INJ_IsConversionOngoing>
 8007da6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007daa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f040 8270 	bne.w	8008294 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007db4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f040 826b 	bne.w	8008294 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6818      	ldr	r0, [r3, #0]
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	6819      	ldr	r1, [r3, #0]
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f7ff fc76 	bl	80076bc <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a6c      	ldr	r2, [pc, #432]	@ (8007f88 <HAL_ADC_ConfigChannel+0x2d4>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d10d      	bne.n	8007df6 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	695a      	ldr	r2, [r3, #20]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	08db      	lsrs	r3, r3, #3
 8007de6:	f003 0303 	and.w	r3, r3, #3
 8007dea:	005b      	lsls	r3, r3, #1
 8007dec:	fa02 f303 	lsl.w	r3, r2, r3
 8007df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007df4:	e032      	b.n	8007e5c <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007df6:	4b65      	ldr	r3, [pc, #404]	@ (8007f8c <HAL_ADC_ConfigChannel+0x2d8>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e02:	d10b      	bne.n	8007e1c <HAL_ADC_ConfigChannel+0x168>
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	695a      	ldr	r2, [r3, #20]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	089b      	lsrs	r3, r3, #2
 8007e10:	f003 0307 	and.w	r3, r3, #7
 8007e14:	005b      	lsls	r3, r3, #1
 8007e16:	fa02 f303 	lsl.w	r3, r2, r3
 8007e1a:	e01d      	b.n	8007e58 <HAL_ADC_ConfigChannel+0x1a4>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	f003 0310 	and.w	r3, r3, #16
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10b      	bne.n	8007e42 <HAL_ADC_ConfigChannel+0x18e>
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	695a      	ldr	r2, [r3, #20]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	089b      	lsrs	r3, r3, #2
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	005b      	lsls	r3, r3, #1
 8007e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e40:	e00a      	b.n	8007e58 <HAL_ADC_ConfigChannel+0x1a4>
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	695a      	ldr	r2, [r3, #20]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	089b      	lsrs	r3, r3, #2
 8007e4e:	f003 0304 	and.w	r3, r3, #4
 8007e52:	005b      	lsls	r3, r3, #1
 8007e54:	fa02 f303 	lsl.w	r3, r2, r3
 8007e58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d048      	beq.n	8007ef6 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6818      	ldr	r0, [r3, #0]
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	6919      	ldr	r1, [r3, #16]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e74:	f7ff fb04 	bl	8007480 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a42      	ldr	r2, [pc, #264]	@ (8007f88 <HAL_ADC_ConfigChannel+0x2d4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d119      	bne.n	8007eb6 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6818      	ldr	r0, [r3, #0]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	6919      	ldr	r1, [r3, #16]
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	f7ff fb9c 	bl	80075cc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6818      	ldr	r0, [r3, #0]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	6919      	ldr	r1, [r3, #16]
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d102      	bne.n	8007eac <HAL_ADC_ConfigChannel+0x1f8>
 8007ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007eaa:	e000      	b.n	8007eae <HAL_ADC_ConfigChannel+0x1fa>
 8007eac:	2300      	movs	r3, #0
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f7ff fb6a 	bl	8007588 <LL_ADC_SetOffsetSaturation>
 8007eb4:	e1ee      	b.n	8008294 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6818      	ldr	r0, [r3, #0]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	6919      	ldr	r1, [r3, #16]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d102      	bne.n	8007ece <HAL_ADC_ConfigChannel+0x21a>
 8007ec8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ecc:	e000      	b.n	8007ed0 <HAL_ADC_ConfigChannel+0x21c>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	f7ff fb37 	bl	8007544 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6818      	ldr	r0, [r3, #0]
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	6919      	ldr	r1, [r3, #16]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	7e1b      	ldrb	r3, [r3, #24]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d102      	bne.n	8007eec <HAL_ADC_ConfigChannel+0x238>
 8007ee6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007eea:	e000      	b.n	8007eee <HAL_ADC_ConfigChannel+0x23a>
 8007eec:	2300      	movs	r3, #0
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f7ff fb0e 	bl	8007510 <LL_ADC_SetDataRightShift>
 8007ef4:	e1ce      	b.n	8008294 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a23      	ldr	r2, [pc, #140]	@ (8007f88 <HAL_ADC_ConfigChannel+0x2d4>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	f040 8181 	bne.w	8008204 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2100      	movs	r1, #0
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f7ff faeb 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10a      	bne.n	8007f2e <HAL_ADC_ConfigChannel+0x27a>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff fae0 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8007f24:	4603      	mov	r3, r0
 8007f26:	0e9b      	lsrs	r3, r3, #26
 8007f28:	f003 021f 	and.w	r2, r3, #31
 8007f2c:	e01e      	b.n	8007f6c <HAL_ADC_ConfigChannel+0x2b8>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2100      	movs	r1, #0
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7ff fad5 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f44:	fa93 f3a3 	rbit	r3, r3
 8007f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8007f4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f50:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8007f54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8007f5c:	2320      	movs	r3, #32
 8007f5e:	e004      	b.n	8007f6a <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8007f60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007f64:	fab3 f383 	clz	r3, r3
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10b      	bne.n	8007f90 <HAL_ADC_ConfigChannel+0x2dc>
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	0e9b      	lsrs	r3, r3, #26
 8007f7e:	f003 031f 	and.w	r3, r3, #31
 8007f82:	e01e      	b.n	8007fc2 <HAL_ADC_ConfigChannel+0x30e>
 8007f84:	47ff0000 	.word	0x47ff0000
 8007f88:	58026000 	.word	0x58026000
 8007f8c:	5c001000 	.word	0x5c001000
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f9c:	fa93 f3a3 	rbit	r3, r3
 8007fa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007fa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8007fac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8007fb4:	2320      	movs	r3, #32
 8007fb6:	e004      	b.n	8007fc2 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8007fb8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007fbc:	fab3 f383 	clz	r3, r3
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d106      	bne.n	8007fd4 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	2100      	movs	r1, #0
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7ff fb1e 	bl	8007610 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2101      	movs	r1, #1
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f7ff fa82 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10a      	bne.n	8008000 <HAL_ADC_ConfigChannel+0x34c>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2101      	movs	r1, #1
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7ff fa77 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	0e9b      	lsrs	r3, r3, #26
 8007ffa:	f003 021f 	and.w	r2, r3, #31
 8007ffe:	e01e      	b.n	800803e <HAL_ADC_ConfigChannel+0x38a>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2101      	movs	r1, #1
 8008006:	4618      	mov	r0, r3
 8008008:	f7ff fa6c 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 800800c:	4603      	mov	r3, r0
 800800e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008016:	fa93 f3a3 	rbit	r3, r3
 800801a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800801e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008022:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8008026:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800802a:	2b00      	cmp	r3, #0
 800802c:	d101      	bne.n	8008032 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800802e:	2320      	movs	r3, #32
 8008030:	e004      	b.n	800803c <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8008032:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008036:	fab3 f383 	clz	r3, r3
 800803a:	b2db      	uxtb	r3, r3
 800803c:	461a      	mov	r2, r3
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008046:	2b00      	cmp	r3, #0
 8008048:	d105      	bne.n	8008056 <HAL_ADC_ConfigChannel+0x3a2>
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	0e9b      	lsrs	r3, r3, #26
 8008050:	f003 031f 	and.w	r3, r3, #31
 8008054:	e018      	b.n	8008088 <HAL_ADC_ConfigChannel+0x3d4>
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800805e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008062:	fa93 f3a3 	rbit	r3, r3
 8008066:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800806a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800806e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8008072:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 800807a:	2320      	movs	r3, #32
 800807c:	e004      	b.n	8008088 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 800807e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008082:	fab3 f383 	clz	r3, r3
 8008086:	b2db      	uxtb	r3, r3
 8008088:	429a      	cmp	r2, r3
 800808a:	d106      	bne.n	800809a <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2200      	movs	r2, #0
 8008092:	2101      	movs	r1, #1
 8008094:	4618      	mov	r0, r3
 8008096:	f7ff fabb 	bl	8007610 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2102      	movs	r1, #2
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7ff fa1f 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 80080a6:	4603      	mov	r3, r0
 80080a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10a      	bne.n	80080c6 <HAL_ADC_ConfigChannel+0x412>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2102      	movs	r1, #2
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7ff fa14 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 80080bc:	4603      	mov	r3, r0
 80080be:	0e9b      	lsrs	r3, r3, #26
 80080c0:	f003 021f 	and.w	r2, r3, #31
 80080c4:	e01e      	b.n	8008104 <HAL_ADC_ConfigChannel+0x450>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2102      	movs	r1, #2
 80080cc:	4618      	mov	r0, r3
 80080ce:	f7ff fa09 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 80080d2:	4603      	mov	r3, r0
 80080d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80080dc:	fa93 f3a3 	rbit	r3, r3
 80080e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80080e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80080ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d101      	bne.n	80080f8 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 80080f4:	2320      	movs	r3, #32
 80080f6:	e004      	b.n	8008102 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 80080f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80080fc:	fab3 f383 	clz	r3, r3
 8008100:	b2db      	uxtb	r3, r3
 8008102:	461a      	mov	r2, r3
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800810c:	2b00      	cmp	r3, #0
 800810e:	d105      	bne.n	800811c <HAL_ADC_ConfigChannel+0x468>
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	0e9b      	lsrs	r3, r3, #26
 8008116:	f003 031f 	and.w	r3, r3, #31
 800811a:	e014      	b.n	8008146 <HAL_ADC_ConfigChannel+0x492>
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008122:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008124:	fa93 f3a3 	rbit	r3, r3
 8008128:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800812a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800812c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8008130:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8008138:	2320      	movs	r3, #32
 800813a:	e004      	b.n	8008146 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800813c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008140:	fab3 f383 	clz	r3, r3
 8008144:	b2db      	uxtb	r3, r3
 8008146:	429a      	cmp	r2, r3
 8008148:	d106      	bne.n	8008158 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	2200      	movs	r2, #0
 8008150:	2102      	movs	r1, #2
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff fa5c 	bl	8007610 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2103      	movs	r1, #3
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff f9c0 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8008164:	4603      	mov	r3, r0
 8008166:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10a      	bne.n	8008184 <HAL_ADC_ConfigChannel+0x4d0>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2103      	movs	r1, #3
 8008174:	4618      	mov	r0, r3
 8008176:	f7ff f9b5 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 800817a:	4603      	mov	r3, r0
 800817c:	0e9b      	lsrs	r3, r3, #26
 800817e:	f003 021f 	and.w	r2, r3, #31
 8008182:	e017      	b.n	80081b4 <HAL_ADC_ConfigChannel+0x500>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2103      	movs	r1, #3
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff f9aa 	bl	80074e4 <LL_ADC_GetOffsetChannel>
 8008190:	4603      	mov	r3, r0
 8008192:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008194:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008196:	fa93 f3a3 	rbit	r3, r3
 800819a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800819c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800819e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80081a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d101      	bne.n	80081aa <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 80081a6:	2320      	movs	r3, #32
 80081a8:	e003      	b.n	80081b2 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 80081aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081ac:	fab3 f383 	clz	r3, r3
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	461a      	mov	r2, r3
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d105      	bne.n	80081cc <HAL_ADC_ConfigChannel+0x518>
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	0e9b      	lsrs	r3, r3, #26
 80081c6:	f003 031f 	and.w	r3, r3, #31
 80081ca:	e011      	b.n	80081f0 <HAL_ADC_ConfigChannel+0x53c>
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081d4:	fa93 f3a3 	rbit	r3, r3
 80081d8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80081da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80081de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 80081e4:	2320      	movs	r3, #32
 80081e6:	e003      	b.n	80081f0 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 80081e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081ea:	fab3 f383 	clz	r3, r3
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d14f      	bne.n	8008294 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2200      	movs	r2, #0
 80081fa:	2103      	movs	r1, #3
 80081fc:	4618      	mov	r0, r3
 80081fe:	f7ff fa07 	bl	8007610 <LL_ADC_SetOffsetState>
 8008202:	e047      	b.n	8008294 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800820a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	069b      	lsls	r3, r3, #26
 8008214:	429a      	cmp	r2, r3
 8008216:	d107      	bne.n	8008228 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008226:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800822e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	069b      	lsls	r3, r3, #26
 8008238:	429a      	cmp	r2, r3
 800823a:	d107      	bne.n	800824c <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800824a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008252:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	069b      	lsls	r3, r3, #26
 800825c:	429a      	cmp	r2, r3
 800825e:	d107      	bne.n	8008270 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800826e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008276:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	069b      	lsls	r3, r3, #26
 8008280:	429a      	cmp	r2, r3
 8008282:	d107      	bne.n	8008294 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008292:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4618      	mov	r0, r3
 800829a:	f7ff fac9 	bl	8007830 <LL_ADC_IsEnabled>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f040 8219 	bne.w	80086d8 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6818      	ldr	r0, [r3, #0]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	6819      	ldr	r1, [r3, #0]
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	68db      	ldr	r3, [r3, #12]
 80082b2:	461a      	mov	r2, r3
 80082b4:	f7ff fa2e 	bl	8007714 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	4aa1      	ldr	r2, [pc, #644]	@ (8008544 <HAL_ADC_ConfigChannel+0x890>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	f040 812e 	bne.w	8008520 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10b      	bne.n	80082ec <HAL_ADC_ConfigChannel+0x638>
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	0e9b      	lsrs	r3, r3, #26
 80082da:	3301      	adds	r3, #1
 80082dc:	f003 031f 	and.w	r3, r3, #31
 80082e0:	2b09      	cmp	r3, #9
 80082e2:	bf94      	ite	ls
 80082e4:	2301      	movls	r3, #1
 80082e6:	2300      	movhi	r3, #0
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	e019      	b.n	8008320 <HAL_ADC_ConfigChannel+0x66c>
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082f4:	fa93 f3a3 	rbit	r3, r3
 80082f8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80082fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80082fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008300:	2b00      	cmp	r3, #0
 8008302:	d101      	bne.n	8008308 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8008304:	2320      	movs	r3, #32
 8008306:	e003      	b.n	8008310 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8008308:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800830a:	fab3 f383 	clz	r3, r3
 800830e:	b2db      	uxtb	r3, r3
 8008310:	3301      	adds	r3, #1
 8008312:	f003 031f 	and.w	r3, r3, #31
 8008316:	2b09      	cmp	r3, #9
 8008318:	bf94      	ite	ls
 800831a:	2301      	movls	r3, #1
 800831c:	2300      	movhi	r3, #0
 800831e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008320:	2b00      	cmp	r3, #0
 8008322:	d079      	beq.n	8008418 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800832c:	2b00      	cmp	r3, #0
 800832e:	d107      	bne.n	8008340 <HAL_ADC_ConfigChannel+0x68c>
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	0e9b      	lsrs	r3, r3, #26
 8008336:	3301      	adds	r3, #1
 8008338:	069b      	lsls	r3, r3, #26
 800833a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800833e:	e015      	b.n	800836c <HAL_ADC_ConfigChannel+0x6b8>
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008348:	fa93 f3a3 	rbit	r3, r3
 800834c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800834e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008350:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8008352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008354:	2b00      	cmp	r3, #0
 8008356:	d101      	bne.n	800835c <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8008358:	2320      	movs	r3, #32
 800835a:	e003      	b.n	8008364 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 800835c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800835e:	fab3 f383 	clz	r3, r3
 8008362:	b2db      	uxtb	r3, r3
 8008364:	3301      	adds	r3, #1
 8008366:	069b      	lsls	r3, r3, #26
 8008368:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008374:	2b00      	cmp	r3, #0
 8008376:	d109      	bne.n	800838c <HAL_ADC_ConfigChannel+0x6d8>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	0e9b      	lsrs	r3, r3, #26
 800837e:	3301      	adds	r3, #1
 8008380:	f003 031f 	and.w	r3, r3, #31
 8008384:	2101      	movs	r1, #1
 8008386:	fa01 f303 	lsl.w	r3, r1, r3
 800838a:	e017      	b.n	80083bc <HAL_ADC_ConfigChannel+0x708>
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008394:	fa93 f3a3 	rbit	r3, r3
 8008398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800839a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800839e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d101      	bne.n	80083a8 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80083a4:	2320      	movs	r3, #32
 80083a6:	e003      	b.n	80083b0 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80083a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083aa:	fab3 f383 	clz	r3, r3
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	3301      	adds	r3, #1
 80083b2:	f003 031f 	and.w	r3, r3, #31
 80083b6:	2101      	movs	r1, #1
 80083b8:	fa01 f303 	lsl.w	r3, r1, r3
 80083bc:	ea42 0103 	orr.w	r1, r2, r3
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10a      	bne.n	80083e2 <HAL_ADC_ConfigChannel+0x72e>
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	0e9b      	lsrs	r3, r3, #26
 80083d2:	3301      	adds	r3, #1
 80083d4:	f003 021f 	and.w	r2, r3, #31
 80083d8:	4613      	mov	r3, r2
 80083da:	005b      	lsls	r3, r3, #1
 80083dc:	4413      	add	r3, r2
 80083de:	051b      	lsls	r3, r3, #20
 80083e0:	e018      	b.n	8008414 <HAL_ADC_ConfigChannel+0x760>
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ea:	fa93 f3a3 	rbit	r3, r3
 80083ee:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80083f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 80083fa:	2320      	movs	r3, #32
 80083fc:	e003      	b.n	8008406 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 80083fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008400:	fab3 f383 	clz	r3, r3
 8008404:	b2db      	uxtb	r3, r3
 8008406:	3301      	adds	r3, #1
 8008408:	f003 021f 	and.w	r2, r3, #31
 800840c:	4613      	mov	r3, r2
 800840e:	005b      	lsls	r3, r3, #1
 8008410:	4413      	add	r3, r2
 8008412:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008414:	430b      	orrs	r3, r1
 8008416:	e07e      	b.n	8008516 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008420:	2b00      	cmp	r3, #0
 8008422:	d107      	bne.n	8008434 <HAL_ADC_ConfigChannel+0x780>
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	0e9b      	lsrs	r3, r3, #26
 800842a:	3301      	adds	r3, #1
 800842c:	069b      	lsls	r3, r3, #26
 800842e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008432:	e015      	b.n	8008460 <HAL_ADC_ConfigChannel+0x7ac>
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800843a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843c:	fa93 f3a3 	rbit	r3, r3
 8008440:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8008442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8008446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008448:	2b00      	cmp	r3, #0
 800844a:	d101      	bne.n	8008450 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 800844c:	2320      	movs	r3, #32
 800844e:	e003      	b.n	8008458 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8008450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008452:	fab3 f383 	clz	r3, r3
 8008456:	b2db      	uxtb	r3, r3
 8008458:	3301      	adds	r3, #1
 800845a:	069b      	lsls	r3, r3, #26
 800845c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008468:	2b00      	cmp	r3, #0
 800846a:	d109      	bne.n	8008480 <HAL_ADC_ConfigChannel+0x7cc>
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	0e9b      	lsrs	r3, r3, #26
 8008472:	3301      	adds	r3, #1
 8008474:	f003 031f 	and.w	r3, r3, #31
 8008478:	2101      	movs	r1, #1
 800847a:	fa01 f303 	lsl.w	r3, r1, r3
 800847e:	e017      	b.n	80084b0 <HAL_ADC_ConfigChannel+0x7fc>
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	fa93 f3a3 	rbit	r3, r3
 800848c:	61bb      	str	r3, [r7, #24]
  return result;
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8008492:	6a3b      	ldr	r3, [r7, #32]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d101      	bne.n	800849c <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8008498:	2320      	movs	r3, #32
 800849a:	e003      	b.n	80084a4 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 800849c:	6a3b      	ldr	r3, [r7, #32]
 800849e:	fab3 f383 	clz	r3, r3
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	3301      	adds	r3, #1
 80084a6:	f003 031f 	and.w	r3, r3, #31
 80084aa:	2101      	movs	r1, #1
 80084ac:	fa01 f303 	lsl.w	r3, r1, r3
 80084b0:	ea42 0103 	orr.w	r1, r2, r3
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d10d      	bne.n	80084dc <HAL_ADC_ConfigChannel+0x828>
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	0e9b      	lsrs	r3, r3, #26
 80084c6:	3301      	adds	r3, #1
 80084c8:	f003 021f 	and.w	r2, r3, #31
 80084cc:	4613      	mov	r3, r2
 80084ce:	005b      	lsls	r3, r3, #1
 80084d0:	4413      	add	r3, r2
 80084d2:	3b1e      	subs	r3, #30
 80084d4:	051b      	lsls	r3, r3, #20
 80084d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80084da:	e01b      	b.n	8008514 <HAL_ADC_ConfigChannel+0x860>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	fa93 f3a3 	rbit	r3, r3
 80084e8:	60fb      	str	r3, [r7, #12]
  return result;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d101      	bne.n	80084f8 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 80084f4:	2320      	movs	r3, #32
 80084f6:	e003      	b.n	8008500 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	fab3 f383 	clz	r3, r3
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	3301      	adds	r3, #1
 8008502:	f003 021f 	and.w	r2, r3, #31
 8008506:	4613      	mov	r3, r2
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	4413      	add	r3, r2
 800850c:	3b1e      	subs	r3, #30
 800850e:	051b      	lsls	r3, r3, #20
 8008510:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008514:	430b      	orrs	r3, r1
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	6892      	ldr	r2, [r2, #8]
 800851a:	4619      	mov	r1, r3
 800851c:	f7ff f8ce 	bl	80076bc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	f280 80d7 	bge.w	80086d8 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a06      	ldr	r2, [pc, #24]	@ (8008548 <HAL_ADC_ConfigChannel+0x894>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d004      	beq.n	800853e <HAL_ADC_ConfigChannel+0x88a>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a04      	ldr	r2, [pc, #16]	@ (800854c <HAL_ADC_ConfigChannel+0x898>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d10a      	bne.n	8008554 <HAL_ADC_ConfigChannel+0x8a0>
 800853e:	4b04      	ldr	r3, [pc, #16]	@ (8008550 <HAL_ADC_ConfigChannel+0x89c>)
 8008540:	e009      	b.n	8008556 <HAL_ADC_ConfigChannel+0x8a2>
 8008542:	bf00      	nop
 8008544:	47ff0000 	.word	0x47ff0000
 8008548:	40022000 	.word	0x40022000
 800854c:	40022100 	.word	0x40022100
 8008550:	40022300 	.word	0x40022300
 8008554:	4b65      	ldr	r3, [pc, #404]	@ (80086ec <HAL_ADC_ConfigChannel+0xa38>)
 8008556:	4618      	mov	r0, r3
 8008558:	f7fe ff84 	bl	8007464 <LL_ADC_GetCommonPathInternalCh>
 800855c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a62      	ldr	r2, [pc, #392]	@ (80086f0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d004      	beq.n	8008574 <HAL_ADC_ConfigChannel+0x8c0>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a61      	ldr	r2, [pc, #388]	@ (80086f4 <HAL_ADC_ConfigChannel+0xa40>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d10e      	bne.n	8008592 <HAL_ADC_ConfigChannel+0x8de>
 8008574:	485e      	ldr	r0, [pc, #376]	@ (80086f0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008576:	f7ff f95b 	bl	8007830 <LL_ADC_IsEnabled>
 800857a:	4604      	mov	r4, r0
 800857c:	485d      	ldr	r0, [pc, #372]	@ (80086f4 <HAL_ADC_ConfigChannel+0xa40>)
 800857e:	f7ff f957 	bl	8007830 <LL_ADC_IsEnabled>
 8008582:	4603      	mov	r3, r0
 8008584:	4323      	orrs	r3, r4
 8008586:	2b00      	cmp	r3, #0
 8008588:	bf0c      	ite	eq
 800858a:	2301      	moveq	r3, #1
 800858c:	2300      	movne	r3, #0
 800858e:	b2db      	uxtb	r3, r3
 8008590:	e008      	b.n	80085a4 <HAL_ADC_ConfigChannel+0x8f0>
 8008592:	4859      	ldr	r0, [pc, #356]	@ (80086f8 <HAL_ADC_ConfigChannel+0xa44>)
 8008594:	f7ff f94c 	bl	8007830 <LL_ADC_IsEnabled>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	bf0c      	ite	eq
 800859e:	2301      	moveq	r3, #1
 80085a0:	2300      	movne	r3, #0
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 8084 	beq.w	80086b2 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a53      	ldr	r2, [pc, #332]	@ (80086fc <HAL_ADC_ConfigChannel+0xa48>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d132      	bne.n	800861a <HAL_ADC_ConfigChannel+0x966>
 80085b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d12c      	bne.n	800861a <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a4c      	ldr	r2, [pc, #304]	@ (80086f8 <HAL_ADC_ConfigChannel+0xa44>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	f040 8086 	bne.w	80086d8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a47      	ldr	r2, [pc, #284]	@ (80086f0 <HAL_ADC_ConfigChannel+0xa3c>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d004      	beq.n	80085e0 <HAL_ADC_ConfigChannel+0x92c>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a46      	ldr	r2, [pc, #280]	@ (80086f4 <HAL_ADC_ConfigChannel+0xa40>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d101      	bne.n	80085e4 <HAL_ADC_ConfigChannel+0x930>
 80085e0:	4a47      	ldr	r2, [pc, #284]	@ (8008700 <HAL_ADC_ConfigChannel+0xa4c>)
 80085e2:	e000      	b.n	80085e6 <HAL_ADC_ConfigChannel+0x932>
 80085e4:	4a41      	ldr	r2, [pc, #260]	@ (80086ec <HAL_ADC_ConfigChannel+0xa38>)
 80085e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80085ee:	4619      	mov	r1, r3
 80085f0:	4610      	mov	r0, r2
 80085f2:	f7fe ff24 	bl	800743e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80085f6:	4b43      	ldr	r3, [pc, #268]	@ (8008704 <HAL_ADC_ConfigChannel+0xa50>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	099b      	lsrs	r3, r3, #6
 80085fc:	4a42      	ldr	r2, [pc, #264]	@ (8008708 <HAL_ADC_ConfigChannel+0xa54>)
 80085fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008602:	099b      	lsrs	r3, r3, #6
 8008604:	3301      	adds	r3, #1
 8008606:	005b      	lsls	r3, r3, #1
 8008608:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800860a:	e002      	b.n	8008612 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	3b01      	subs	r3, #1
 8008610:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1f9      	bne.n	800860c <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008618:	e05e      	b.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a3b      	ldr	r2, [pc, #236]	@ (800870c <HAL_ADC_ConfigChannel+0xa58>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d120      	bne.n	8008666 <HAL_ADC_ConfigChannel+0x9b2>
 8008624:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008628:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d11a      	bne.n	8008666 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a30      	ldr	r2, [pc, #192]	@ (80086f8 <HAL_ADC_ConfigChannel+0xa44>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d14e      	bne.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a2c      	ldr	r2, [pc, #176]	@ (80086f0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d004      	beq.n	800864e <HAL_ADC_ConfigChannel+0x99a>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a2a      	ldr	r2, [pc, #168]	@ (80086f4 <HAL_ADC_ConfigChannel+0xa40>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d101      	bne.n	8008652 <HAL_ADC_ConfigChannel+0x99e>
 800864e:	4a2c      	ldr	r2, [pc, #176]	@ (8008700 <HAL_ADC_ConfigChannel+0xa4c>)
 8008650:	e000      	b.n	8008654 <HAL_ADC_ConfigChannel+0x9a0>
 8008652:	4a26      	ldr	r2, [pc, #152]	@ (80086ec <HAL_ADC_ConfigChannel+0xa38>)
 8008654:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008658:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800865c:	4619      	mov	r1, r3
 800865e:	4610      	mov	r0, r2
 8008660:	f7fe feed 	bl	800743e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008664:	e038      	b.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a29      	ldr	r2, [pc, #164]	@ (8008710 <HAL_ADC_ConfigChannel+0xa5c>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d133      	bne.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
 8008670:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d12d      	bne.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a1d      	ldr	r2, [pc, #116]	@ (80086f8 <HAL_ADC_ConfigChannel+0xa44>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d128      	bne.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a19      	ldr	r2, [pc, #100]	@ (80086f0 <HAL_ADC_ConfigChannel+0xa3c>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d004      	beq.n	800869a <HAL_ADC_ConfigChannel+0x9e6>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a17      	ldr	r2, [pc, #92]	@ (80086f4 <HAL_ADC_ConfigChannel+0xa40>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d101      	bne.n	800869e <HAL_ADC_ConfigChannel+0x9ea>
 800869a:	4a19      	ldr	r2, [pc, #100]	@ (8008700 <HAL_ADC_ConfigChannel+0xa4c>)
 800869c:	e000      	b.n	80086a0 <HAL_ADC_ConfigChannel+0x9ec>
 800869e:	4a13      	ldr	r2, [pc, #76]	@ (80086ec <HAL_ADC_ConfigChannel+0xa38>)
 80086a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80086a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086a8:	4619      	mov	r1, r3
 80086aa:	4610      	mov	r0, r2
 80086ac:	f7fe fec7 	bl	800743e <LL_ADC_SetCommonPathInternalCh>
 80086b0:	e012      	b.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086b6:	f043 0220 	orr.w	r2, r3, #32
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80086c4:	e008      	b.n	80086d8 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086ca:	f043 0220 	orr.w	r2, r3, #32
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80086e0:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	37e4      	adds	r7, #228	@ 0xe4
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd90      	pop	{r4, r7, pc}
 80086ec:	58026300 	.word	0x58026300
 80086f0:	40022000 	.word	0x40022000
 80086f4:	40022100 	.word	0x40022100
 80086f8:	58026000 	.word	0x58026000
 80086fc:	c7520000 	.word	0xc7520000
 8008700:	40022300 	.word	0x40022300
 8008704:	24000000 	.word	0x24000000
 8008708:	053e2d63 	.word	0x053e2d63
 800870c:	c3210000 	.word	0xc3210000
 8008710:	cb840000 	.word	0xcb840000

08008714 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a6c      	ldr	r2, [pc, #432]	@ (80088d4 <ADC_ConfigureBoostMode+0x1c0>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d004      	beq.n	8008730 <ADC_ConfigureBoostMode+0x1c>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a6b      	ldr	r2, [pc, #428]	@ (80088d8 <ADC_ConfigureBoostMode+0x1c4>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d109      	bne.n	8008744 <ADC_ConfigureBoostMode+0x30>
 8008730:	4b6a      	ldr	r3, [pc, #424]	@ (80088dc <ADC_ConfigureBoostMode+0x1c8>)
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008738:	2b00      	cmp	r3, #0
 800873a:	bf14      	ite	ne
 800873c:	2301      	movne	r3, #1
 800873e:	2300      	moveq	r3, #0
 8008740:	b2db      	uxtb	r3, r3
 8008742:	e008      	b.n	8008756 <ADC_ConfigureBoostMode+0x42>
 8008744:	4b66      	ldr	r3, [pc, #408]	@ (80088e0 <ADC_ConfigureBoostMode+0x1cc>)
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800874c:	2b00      	cmp	r3, #0
 800874e:	bf14      	ite	ne
 8008750:	2301      	movne	r3, #1
 8008752:	2300      	moveq	r3, #0
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	d01c      	beq.n	8008794 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800875a:	f005 fbff 	bl	800df5c <HAL_RCC_GetHCLKFreq>
 800875e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008768:	d010      	beq.n	800878c <ADC_ConfigureBoostMode+0x78>
 800876a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800876e:	d873      	bhi.n	8008858 <ADC_ConfigureBoostMode+0x144>
 8008770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008774:	d002      	beq.n	800877c <ADC_ConfigureBoostMode+0x68>
 8008776:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800877a:	d16d      	bne.n	8008858 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	0c1b      	lsrs	r3, r3, #16
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	fbb2 f3f3 	udiv	r3, r2, r3
 8008788:	60fb      	str	r3, [r7, #12]
        break;
 800878a:	e068      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	089b      	lsrs	r3, r3, #2
 8008790:	60fb      	str	r3, [r7, #12]
        break;
 8008792:	e064      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8008794:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008798:	f04f 0100 	mov.w	r1, #0
 800879c:	f006 fdda 	bl	800f354 <HAL_RCCEx_GetPeriphCLKFreq>
 80087a0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80087aa:	d051      	beq.n	8008850 <ADC_ConfigureBoostMode+0x13c>
 80087ac:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80087b0:	d854      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087b2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80087b6:	d047      	beq.n	8008848 <ADC_ConfigureBoostMode+0x134>
 80087b8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80087bc:	d84e      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087be:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80087c2:	d03d      	beq.n	8008840 <ADC_ConfigureBoostMode+0x12c>
 80087c4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80087c8:	d848      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087ce:	d033      	beq.n	8008838 <ADC_ConfigureBoostMode+0x124>
 80087d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80087d4:	d842      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087d6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80087da:	d029      	beq.n	8008830 <ADC_ConfigureBoostMode+0x11c>
 80087dc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80087e0:	d83c      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087e2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80087e6:	d01a      	beq.n	800881e <ADC_ConfigureBoostMode+0x10a>
 80087e8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80087ec:	d836      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087ee:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80087f2:	d014      	beq.n	800881e <ADC_ConfigureBoostMode+0x10a>
 80087f4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80087f8:	d830      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 80087fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087fe:	d00e      	beq.n	800881e <ADC_ConfigureBoostMode+0x10a>
 8008800:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008804:	d82a      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 8008806:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800880a:	d008      	beq.n	800881e <ADC_ConfigureBoostMode+0x10a>
 800880c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008810:	d824      	bhi.n	800885c <ADC_ConfigureBoostMode+0x148>
 8008812:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008816:	d002      	beq.n	800881e <ADC_ConfigureBoostMode+0x10a>
 8008818:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800881c:	d11e      	bne.n	800885c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	0c9b      	lsrs	r3, r3, #18
 8008824:	005b      	lsls	r3, r3, #1
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	fbb2 f3f3 	udiv	r3, r2, r3
 800882c:	60fb      	str	r3, [r7, #12]
        break;
 800882e:	e016      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	091b      	lsrs	r3, r3, #4
 8008834:	60fb      	str	r3, [r7, #12]
        break;
 8008836:	e012      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	095b      	lsrs	r3, r3, #5
 800883c:	60fb      	str	r3, [r7, #12]
        break;
 800883e:	e00e      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	099b      	lsrs	r3, r3, #6
 8008844:	60fb      	str	r3, [r7, #12]
        break;
 8008846:	e00a      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	09db      	lsrs	r3, r3, #7
 800884c:	60fb      	str	r3, [r7, #12]
        break;
 800884e:	e006      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	0a1b      	lsrs	r3, r3, #8
 8008854:	60fb      	str	r3, [r7, #12]
        break;
 8008856:	e002      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
        break;
 8008858:	bf00      	nop
 800885a:	e000      	b.n	800885e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800885c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	085b      	lsrs	r3, r3, #1
 8008862:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	4a1f      	ldr	r2, [pc, #124]	@ (80088e4 <ADC_ConfigureBoostMode+0x1d0>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d808      	bhi.n	800887e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	689a      	ldr	r2, [r3, #8]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800887a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800887c:	e025      	b.n	80088ca <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	4a19      	ldr	r2, [pc, #100]	@ (80088e8 <ADC_ConfigureBoostMode+0x1d4>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d80a      	bhi.n	800889c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008898:	609a      	str	r2, [r3, #8]
}
 800889a:	e016      	b.n	80088ca <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	4a13      	ldr	r2, [pc, #76]	@ (80088ec <ADC_ConfigureBoostMode+0x1d8>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d80a      	bhi.n	80088ba <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088b6:	609a      	str	r2, [r3, #8]
}
 80088b8:	e007      	b.n	80088ca <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689a      	ldr	r2, [r3, #8]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80088c8:	609a      	str	r2, [r3, #8]
}
 80088ca:	bf00      	nop
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	40022000 	.word	0x40022000
 80088d8:	40022100 	.word	0x40022100
 80088dc:	40022300 	.word	0x40022300
 80088e0:	58026300 	.word	0x58026300
 80088e4:	005f5e10 	.word	0x005f5e10
 80088e8:	00bebc20 	.word	0x00bebc20
 80088ec:	017d7840 	.word	0x017d7840

080088f0 <LL_ADC_IsEnabled>:
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b01      	cmp	r3, #1
 8008902:	d101      	bne.n	8008908 <LL_ADC_IsEnabled+0x18>
 8008904:	2301      	movs	r3, #1
 8008906:	e000      	b.n	800890a <LL_ADC_IsEnabled+0x1a>
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <LL_ADC_REG_IsConversionOngoing>:
{
 8008916:	b480      	push	{r7}
 8008918:	b083      	sub	sp, #12
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f003 0304 	and.w	r3, r3, #4
 8008926:	2b04      	cmp	r3, #4
 8008928:	d101      	bne.n	800892e <LL_ADC_REG_IsConversionOngoing+0x18>
 800892a:	2301      	movs	r3, #1
 800892c:	e000      	b.n	8008930 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800892e:	2300      	movs	r3, #0
}
 8008930:	4618      	mov	r0, r3
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800893c:	b590      	push	{r4, r7, lr}
 800893e:	b0a3      	sub	sp, #140	@ 0x8c
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008946:	2300      	movs	r3, #0
 8008948:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008952:	2b01      	cmp	r3, #1
 8008954:	d101      	bne.n	800895a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008956:	2302      	movs	r3, #2
 8008958:	e0c1      	b.n	8008ade <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008962:	2300      	movs	r3, #0
 8008964:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008966:	2300      	movs	r3, #0
 8008968:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a5e      	ldr	r2, [pc, #376]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d102      	bne.n	800897a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008974:	4b5d      	ldr	r3, [pc, #372]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	e001      	b.n	800897e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800897a:	2300      	movs	r3, #0
 800897c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10b      	bne.n	800899c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008988:	f043 0220 	orr.w	r2, r3, #32
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	e0a0      	b.n	8008ade <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	4618      	mov	r0, r3
 80089a0:	f7ff ffb9 	bl	8008916 <LL_ADC_REG_IsConversionOngoing>
 80089a4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7ff ffb2 	bl	8008916 <LL_ADC_REG_IsConversionOngoing>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f040 8081 	bne.w	8008abc <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80089ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d17c      	bne.n	8008abc <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a48      	ldr	r2, [pc, #288]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d004      	beq.n	80089d6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a46      	ldr	r2, [pc, #280]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d101      	bne.n	80089da <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80089d6:	4b46      	ldr	r3, [pc, #280]	@ (8008af0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80089d8:	e000      	b.n	80089dc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80089da:	4b46      	ldr	r3, [pc, #280]	@ (8008af4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80089dc:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d039      	beq.n	8008a5a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80089e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	431a      	orrs	r2, r3
 80089f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a3a      	ldr	r2, [pc, #232]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d004      	beq.n	8008a0c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a39      	ldr	r2, [pc, #228]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d10e      	bne.n	8008a2a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8008a0c:	4836      	ldr	r0, [pc, #216]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a0e:	f7ff ff6f 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a12:	4604      	mov	r4, r0
 8008a14:	4835      	ldr	r0, [pc, #212]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a16:	f7ff ff6b 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	4323      	orrs	r3, r4
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	bf0c      	ite	eq
 8008a22:	2301      	moveq	r3, #1
 8008a24:	2300      	movne	r3, #0
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	e008      	b.n	8008a3c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008a2a:	4833      	ldr	r0, [pc, #204]	@ (8008af8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008a2c:	f7ff ff60 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	bf0c      	ite	eq
 8008a36:	2301      	moveq	r3, #1
 8008a38:	2300      	movne	r3, #0
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d047      	beq.n	8008ad0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008a40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	4b2d      	ldr	r3, [pc, #180]	@ (8008afc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008a46:	4013      	ands	r3, r2
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	6811      	ldr	r1, [r2, #0]
 8008a4c:	683a      	ldr	r2, [r7, #0]
 8008a4e:	6892      	ldr	r2, [r2, #8]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	431a      	orrs	r2, r3
 8008a54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a56:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a58:	e03a      	b.n	8008ad0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8008a5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a64:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d004      	beq.n	8008a7a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a1d      	ldr	r2, [pc, #116]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d10e      	bne.n	8008a98 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8008a7a:	481b      	ldr	r0, [pc, #108]	@ (8008ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a7c:	f7ff ff38 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a80:	4604      	mov	r4, r0
 8008a82:	481a      	ldr	r0, [pc, #104]	@ (8008aec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a84:	f7ff ff34 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	4323      	orrs	r3, r4
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	bf0c      	ite	eq
 8008a90:	2301      	moveq	r3, #1
 8008a92:	2300      	movne	r3, #0
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	e008      	b.n	8008aaa <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8008a98:	4817      	ldr	r0, [pc, #92]	@ (8008af8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008a9a:	f7ff ff29 	bl	80088f0 <LL_ADC_IsEnabled>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	bf0c      	ite	eq
 8008aa4:	2301      	moveq	r3, #1
 8008aa6:	2300      	movne	r3, #0
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d010      	beq.n	8008ad0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008aae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ab0:	689a      	ldr	r2, [r3, #8]
 8008ab2:	4b12      	ldr	r3, [pc, #72]	@ (8008afc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008ab8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008aba:	e009      	b.n	8008ad0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ac0:	f043 0220 	orr.w	r2, r3, #32
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8008ace:	e000      	b.n	8008ad2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008ad0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008ada:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	378c      	adds	r7, #140	@ 0x8c
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd90      	pop	{r4, r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	40022000 	.word	0x40022000
 8008aec:	40022100 	.word	0x40022100
 8008af0:	40022300 	.word	0x40022300
 8008af4:	58026300 	.word	0x58026300
 8008af8:	58026000 	.word	0x58026000
 8008afc:	fffff0e0 	.word	0xfffff0e0

08008b00 <__NVIC_SetPriorityGrouping>:
{
 8008b00:	b480      	push	{r7}
 8008b02:	b085      	sub	sp, #20
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f003 0307 	and.w	r3, r3, #7
 8008b0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008b10:	4b0b      	ldr	r3, [pc, #44]	@ (8008b40 <__NVIC_SetPriorityGrouping+0x40>)
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008b28:	4b06      	ldr	r3, [pc, #24]	@ (8008b44 <__NVIC_SetPriorityGrouping+0x44>)
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008b2e:	4a04      	ldr	r2, [pc, #16]	@ (8008b40 <__NVIC_SetPriorityGrouping+0x40>)
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	60d3      	str	r3, [r2, #12]
}
 8008b34:	bf00      	nop
 8008b36:	3714      	adds	r7, #20
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	e000ed00 	.word	0xe000ed00
 8008b44:	05fa0000 	.word	0x05fa0000

08008b48 <__NVIC_GetPriorityGrouping>:
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b4c:	4b04      	ldr	r3, [pc, #16]	@ (8008b60 <__NVIC_GetPriorityGrouping+0x18>)
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	0a1b      	lsrs	r3, r3, #8
 8008b52:	f003 0307 	and.w	r3, r3, #7
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	e000ed00 	.word	0xe000ed00

08008b64 <__NVIC_EnableIRQ>:
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008b6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	db0b      	blt.n	8008b8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b76:	88fb      	ldrh	r3, [r7, #6]
 8008b78:	f003 021f 	and.w	r2, r3, #31
 8008b7c:	4907      	ldr	r1, [pc, #28]	@ (8008b9c <__NVIC_EnableIRQ+0x38>)
 8008b7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b82:	095b      	lsrs	r3, r3, #5
 8008b84:	2001      	movs	r0, #1
 8008b86:	fa00 f202 	lsl.w	r2, r0, r2
 8008b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008b8e:	bf00      	nop
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	e000e100 	.word	0xe000e100

08008ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	6039      	str	r1, [r7, #0]
 8008baa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008bac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	db0a      	blt.n	8008bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	490c      	ldr	r1, [pc, #48]	@ (8008bec <__NVIC_SetPriority+0x4c>)
 8008bba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008bbe:	0112      	lsls	r2, r2, #4
 8008bc0:	b2d2      	uxtb	r2, r2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008bc8:	e00a      	b.n	8008be0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	b2da      	uxtb	r2, r3
 8008bce:	4908      	ldr	r1, [pc, #32]	@ (8008bf0 <__NVIC_SetPriority+0x50>)
 8008bd0:	88fb      	ldrh	r3, [r7, #6]
 8008bd2:	f003 030f 	and.w	r3, r3, #15
 8008bd6:	3b04      	subs	r3, #4
 8008bd8:	0112      	lsls	r2, r2, #4
 8008bda:	b2d2      	uxtb	r2, r2
 8008bdc:	440b      	add	r3, r1
 8008bde:	761a      	strb	r2, [r3, #24]
}
 8008be0:	bf00      	nop
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr
 8008bec:	e000e100 	.word	0xe000e100
 8008bf0:	e000ed00 	.word	0xe000ed00

08008bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b089      	sub	sp, #36	@ 0x24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f003 0307 	and.w	r3, r3, #7
 8008c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	f1c3 0307 	rsb	r3, r3, #7
 8008c0e:	2b04      	cmp	r3, #4
 8008c10:	bf28      	it	cs
 8008c12:	2304      	movcs	r3, #4
 8008c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	3304      	adds	r3, #4
 8008c1a:	2b06      	cmp	r3, #6
 8008c1c:	d902      	bls.n	8008c24 <NVIC_EncodePriority+0x30>
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	3b03      	subs	r3, #3
 8008c22:	e000      	b.n	8008c26 <NVIC_EncodePriority+0x32>
 8008c24:	2300      	movs	r3, #0
 8008c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c28:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c32:	43da      	mvns	r2, r3
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	401a      	ands	r2, r3
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	fa01 f303 	lsl.w	r3, r1, r3
 8008c46:	43d9      	mvns	r1, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c4c:	4313      	orrs	r3, r2
         );
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3724      	adds	r7, #36	@ 0x24
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
	...

08008c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c6c:	d301      	bcc.n	8008c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e00f      	b.n	8008c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c72:	4a0a      	ldr	r2, [pc, #40]	@ (8008c9c <SysTick_Config+0x40>)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	3b01      	subs	r3, #1
 8008c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c7a:	210f      	movs	r1, #15
 8008c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c80:	f7ff ff8e 	bl	8008ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008c84:	4b05      	ldr	r3, [pc, #20]	@ (8008c9c <SysTick_Config+0x40>)
 8008c86:	2200      	movs	r2, #0
 8008c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008c8a:	4b04      	ldr	r3, [pc, #16]	@ (8008c9c <SysTick_Config+0x40>)
 8008c8c:	2207      	movs	r2, #7
 8008c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3708      	adds	r7, #8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	e000e010 	.word	0xe000e010

08008ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7ff ff29 	bl	8008b00 <__NVIC_SetPriorityGrouping>
}
 8008cae:	bf00      	nop
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b086      	sub	sp, #24
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	60b9      	str	r1, [r7, #8]
 8008cc0:	607a      	str	r2, [r7, #4]
 8008cc2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008cc4:	f7ff ff40 	bl	8008b48 <__NVIC_GetPriorityGrouping>
 8008cc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	68b9      	ldr	r1, [r7, #8]
 8008cce:	6978      	ldr	r0, [r7, #20]
 8008cd0:	f7ff ff90 	bl	8008bf4 <NVIC_EncodePriority>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008cda:	4611      	mov	r1, r2
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7ff ff5f 	bl	8008ba0 <__NVIC_SetPriority>
}
 8008ce2:	bf00      	nop
 8008ce4:	3718      	adds	r7, #24
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b082      	sub	sp, #8
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008cf4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff ff33 	bl	8008b64 <__NVIC_EnableIRQ>
}
 8008cfe:	bf00      	nop
 8008d00:	3708      	adds	r7, #8
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b082      	sub	sp, #8
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f7ff ffa4 	bl	8008c5c <SysTick_Config>
 8008d14:	4603      	mov	r3, r0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3708      	adds	r7, #8
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
	...

08008d20 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8008d20:	b480      	push	{r7}
 8008d22:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8008d24:	f3bf 8f5f 	dmb	sy
}
 8008d28:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8008d2a:	4b07      	ldr	r3, [pc, #28]	@ (8008d48 <HAL_MPU_Disable+0x28>)
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d2e:	4a06      	ldr	r2, [pc, #24]	@ (8008d48 <HAL_MPU_Disable+0x28>)
 8008d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d34:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8008d36:	4b05      	ldr	r3, [pc, #20]	@ (8008d4c <HAL_MPU_Disable+0x2c>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	605a      	str	r2, [r3, #4]
}
 8008d3c:	bf00      	nop
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	e000ed00 	.word	0xe000ed00
 8008d4c:	e000ed90 	.word	0xe000ed90

08008d50 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008d58:	4a0b      	ldr	r2, [pc, #44]	@ (8008d88 <HAL_MPU_Enable+0x38>)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f043 0301 	orr.w	r3, r3, #1
 8008d60:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8008d62:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <HAL_MPU_Enable+0x3c>)
 8008d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d66:	4a09      	ldr	r2, [pc, #36]	@ (8008d8c <HAL_MPU_Enable+0x3c>)
 8008d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d6c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008d6e:	f3bf 8f4f 	dsb	sy
}
 8008d72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008d74:	f3bf 8f6f 	isb	sy
}
 8008d78:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008d7a:	bf00      	nop
 8008d7c:	370c      	adds	r7, #12
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	e000ed90 	.word	0xe000ed90
 8008d8c:	e000ed00 	.word	0xe000ed00

08008d90 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	785a      	ldrb	r2, [r3, #1]
 8008d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8008e0c <HAL_MPU_ConfigRegion+0x7c>)
 8008d9e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008da0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e0c <HAL_MPU_ConfigRegion+0x7c>)
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	4a19      	ldr	r2, [pc, #100]	@ (8008e0c <HAL_MPU_ConfigRegion+0x7c>)
 8008da6:	f023 0301 	bic.w	r3, r3, #1
 8008daa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008dac:	4a17      	ldr	r2, [pc, #92]	@ (8008e0c <HAL_MPU_ConfigRegion+0x7c>)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	7b1b      	ldrb	r3, [r3, #12]
 8008db8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	7adb      	ldrb	r3, [r3, #11]
 8008dbe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008dc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	7a9b      	ldrb	r3, [r3, #10]
 8008dc6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008dc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	7b5b      	ldrb	r3, [r3, #13]
 8008dce:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008dd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	7b9b      	ldrb	r3, [r3, #14]
 8008dd6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008dd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	7bdb      	ldrb	r3, [r3, #15]
 8008dde:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008de0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	7a5b      	ldrb	r3, [r3, #9]
 8008de6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008de8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	7a1b      	ldrb	r3, [r3, #8]
 8008dee:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008df0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	7812      	ldrb	r2, [r2, #0]
 8008df6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008df8:	4a04      	ldr	r2, [pc, #16]	@ (8008e0c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008dfa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008dfc:	6113      	str	r3, [r2, #16]
}
 8008dfe:	bf00      	nop
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	e000ed90 	.word	0xe000ed90

08008e10 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d101      	bne.n	8008e22 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e014      	b.n	8008e4c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	791b      	ldrb	r3, [r3, #4]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d105      	bne.n	8008e38 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7f9 fb10 	bl	8002458 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2202      	movs	r2, #2
 8008e3c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3708      	adds	r7, #8
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b086      	sub	sp, #24
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	607a      	str	r2, [r7, #4]
 8008e60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d101      	bne.n	8008e6c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	e0a2      	b.n	8008fb2 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	795b      	ldrb	r3, [r3, #5]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <HAL_DAC_Start_DMA+0x24>
 8008e74:	2302      	movs	r3, #2
 8008e76:	e09c      	b.n	8008fb2 <HAL_DAC_Start_DMA+0x15e>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2202      	movs	r2, #2
 8008e82:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d129      	bne.n	8008ede <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	4a4b      	ldr	r2, [pc, #300]	@ (8008fbc <HAL_DAC_Start_DMA+0x168>)
 8008e90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	4a4a      	ldr	r2, [pc, #296]	@ (8008fc0 <HAL_DAC_Start_DMA+0x16c>)
 8008e98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	4a49      	ldr	r2, [pc, #292]	@ (8008fc4 <HAL_DAC_Start_DMA+0x170>)
 8008ea0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008eb0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008eb2:	6a3b      	ldr	r3, [r7, #32]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d003      	beq.n	8008ec0 <HAL_DAC_Start_DMA+0x6c>
 8008eb8:	6a3b      	ldr	r3, [r7, #32]
 8008eba:	2b04      	cmp	r3, #4
 8008ebc:	d005      	beq.n	8008eca <HAL_DAC_Start_DMA+0x76>
 8008ebe:	e009      	b.n	8008ed4 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3308      	adds	r3, #8
 8008ec6:	613b      	str	r3, [r7, #16]
        break;
 8008ec8:	e033      	b.n	8008f32 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	330c      	adds	r3, #12
 8008ed0:	613b      	str	r3, [r7, #16]
        break;
 8008ed2:	e02e      	b.n	8008f32 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3310      	adds	r3, #16
 8008eda:	613b      	str	r3, [r7, #16]
        break;
 8008edc:	e029      	b.n	8008f32 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	4a39      	ldr	r2, [pc, #228]	@ (8008fc8 <HAL_DAC_Start_DMA+0x174>)
 8008ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	4a38      	ldr	r2, [pc, #224]	@ (8008fcc <HAL_DAC_Start_DMA+0x178>)
 8008eec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	4a37      	ldr	r2, [pc, #220]	@ (8008fd0 <HAL_DAC_Start_DMA+0x17c>)
 8008ef4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008f04:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8008f06:	6a3b      	ldr	r3, [r7, #32]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d003      	beq.n	8008f14 <HAL_DAC_Start_DMA+0xc0>
 8008f0c:	6a3b      	ldr	r3, [r7, #32]
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	d005      	beq.n	8008f1e <HAL_DAC_Start_DMA+0xca>
 8008f12:	e009      	b.n	8008f28 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	3314      	adds	r3, #20
 8008f1a:	613b      	str	r3, [r7, #16]
        break;
 8008f1c:	e009      	b.n	8008f32 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3318      	adds	r3, #24
 8008f24:	613b      	str	r3, [r7, #16]
        break;
 8008f26:	e004      	b.n	8008f32 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	331c      	adds	r3, #28
 8008f2e:	613b      	str	r3, [r7, #16]
        break;
 8008f30:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d111      	bne.n	8008f5c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6898      	ldr	r0, [r3, #8]
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	f000 fd6d 	bl	8009a30 <HAL_DMA_Start_IT>
 8008f56:	4603      	mov	r3, r0
 8008f58:	75fb      	strb	r3, [r7, #23]
 8008f5a:	e010      	b.n	8008f7e <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008f6a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	68d8      	ldr	r0, [r3, #12]
 8008f70:	6879      	ldr	r1, [r7, #4]
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	f000 fd5b 	bl	8009a30 <HAL_DMA_Start_IT>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8008f84:	7dfb      	ldrb	r3, [r7, #23]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d10c      	bne.n	8008fa4 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6819      	ldr	r1, [r3, #0]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	f003 0310 	and.w	r3, r3, #16
 8008f96:	2201      	movs	r2, #1
 8008f98:	409a      	lsls	r2, r3
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	430a      	orrs	r2, r1
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	e005      	b.n	8008fb0 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	691b      	ldr	r3, [r3, #16]
 8008fa8:	f043 0204 	orr.w	r2, r3, #4
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8008fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3718      	adds	r7, #24
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	0800926d 	.word	0x0800926d
 8008fc0:	0800928f 	.word	0x0800928f
 8008fc4:	080092ab 	.word	0x080092ab
 8008fc8:	08009315 	.word	0x08009315
 8008fcc:	08009337 	.word	0x08009337
 8008fd0:	08009353 	.word	0x08009353

08008fd4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b08a      	sub	sp, #40	@ 0x28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <HAL_DAC_ConfigChannel+0x1e>
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e12a      	b.n	8009260 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	795b      	ldrb	r3, [r3, #5]
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_DAC_ConfigChannel+0x2e>
 8009012:	2302      	movs	r3, #2
 8009014:	e124      	b.n	8009260 <HAL_DAC_ConfigChannel+0x278>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2201      	movs	r2, #1
 800901a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2202      	movs	r2, #2
 8009020:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b04      	cmp	r3, #4
 8009028:	d17a      	bne.n	8009120 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800902a:	f7fe f9c5 	bl	80073b8 <HAL_GetTick>
 800902e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d13d      	bne.n	80090b2 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009036:	e018      	b.n	800906a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009038:	f7fe f9be 	bl	80073b8 <HAL_GetTick>
 800903c:	4602      	mov	r2, r0
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	2b01      	cmp	r3, #1
 8009044:	d911      	bls.n	800906a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800904c:	4b86      	ldr	r3, [pc, #536]	@ (8009268 <HAL_DAC_ConfigChannel+0x280>)
 800904e:	4013      	ands	r3, r2
 8009050:	2b00      	cmp	r3, #0
 8009052:	d00a      	beq.n	800906a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	f043 0208 	orr.w	r2, r3, #8
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2203      	movs	r2, #3
 8009064:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009066:	2303      	movs	r3, #3
 8009068:	e0fa      	b.n	8009260 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009070:	4b7d      	ldr	r3, [pc, #500]	@ (8009268 <HAL_DAC_ConfigChannel+0x280>)
 8009072:	4013      	ands	r3, r2
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1df      	bne.n	8009038 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	6992      	ldr	r2, [r2, #24]
 8009080:	641a      	str	r2, [r3, #64]	@ 0x40
 8009082:	e020      	b.n	80090c6 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009084:	f7fe f998 	bl	80073b8 <HAL_GetTick>
 8009088:	4602      	mov	r2, r0
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	2b01      	cmp	r3, #1
 8009090:	d90f      	bls.n	80090b2 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009098:	2b00      	cmp	r3, #0
 800909a:	da0a      	bge.n	80090b2 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	691b      	ldr	r3, [r3, #16]
 80090a0:	f043 0208 	orr.w	r2, r3, #8
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2203      	movs	r2, #3
 80090ac:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80090ae:	2303      	movs	r3, #3
 80090b0:	e0d6      	b.n	8009260 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dbe3      	blt.n	8009084 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68ba      	ldr	r2, [r7, #8]
 80090c2:	6992      	ldr	r2, [r2, #24]
 80090c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f003 0310 	and.w	r3, r3, #16
 80090d2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80090d6:	fa01 f303 	lsl.w	r3, r1, r3
 80090da:	43db      	mvns	r3, r3
 80090dc:	ea02 0103 	and.w	r1, r2, r3
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	69da      	ldr	r2, [r3, #28]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f003 0310 	and.w	r3, r3, #16
 80090ea:	409a      	lsls	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	430a      	orrs	r2, r1
 80090f2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f003 0310 	and.w	r3, r3, #16
 8009100:	21ff      	movs	r1, #255	@ 0xff
 8009102:	fa01 f303 	lsl.w	r3, r1, r3
 8009106:	43db      	mvns	r3, r3
 8009108:	ea02 0103 	and.w	r1, r2, r3
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	6a1a      	ldr	r2, [r3, #32]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f003 0310 	and.w	r3, r3, #16
 8009116:	409a      	lsls	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	430a      	orrs	r2, r1
 800911e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	691b      	ldr	r3, [r3, #16]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d11d      	bne.n	8009164 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f003 0310 	and.w	r3, r3, #16
 8009136:	221f      	movs	r2, #31
 8009138:	fa02 f303 	lsl.w	r3, r2, r3
 800913c:	43db      	mvns	r3, r3
 800913e:	69ba      	ldr	r2, [r7, #24]
 8009140:	4013      	ands	r3, r2
 8009142:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f003 0310 	and.w	r3, r3, #16
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	fa02 f303 	lsl.w	r3, r2, r3
 8009156:	69ba      	ldr	r2, [r7, #24]
 8009158:	4313      	orrs	r3, r2
 800915a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	69ba      	ldr	r2, [r7, #24]
 8009162:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800916a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f003 0310 	and.w	r3, r3, #16
 8009172:	2207      	movs	r2, #7
 8009174:	fa02 f303 	lsl.w	r3, r2, r3
 8009178:	43db      	mvns	r3, r3
 800917a:	69ba      	ldr	r2, [r7, #24]
 800917c:	4013      	ands	r3, r2
 800917e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	2b01      	cmp	r3, #1
 8009186:	d102      	bne.n	800918e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8009188:	2300      	movs	r3, #0
 800918a:	627b      	str	r3, [r7, #36]	@ 0x24
 800918c:	e00f      	b.n	80091ae <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	2b02      	cmp	r3, #2
 8009194:	d102      	bne.n	800919c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009196:	2301      	movs	r3, #1
 8009198:	627b      	str	r3, [r7, #36]	@ 0x24
 800919a:	e008      	b.n	80091ae <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d102      	bne.n	80091aa <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80091a4:	2301      	movs	r3, #1
 80091a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80091a8:	e001      	b.n	80091ae <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80091aa:	2300      	movs	r3, #0
 80091ac:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091ba:	4313      	orrs	r3, r2
 80091bc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f003 0310 	and.w	r3, r3, #16
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	fa02 f303 	lsl.w	r3, r2, r3
 80091ca:	69ba      	ldr	r2, [r7, #24]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	69ba      	ldr	r2, [r7, #24]
 80091d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	6819      	ldr	r1, [r3, #0]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f003 0310 	and.w	r3, r3, #16
 80091e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80091e8:	fa02 f303 	lsl.w	r3, r2, r3
 80091ec:	43da      	mvns	r2, r3
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	400a      	ands	r2, r1
 80091f4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f003 0310 	and.w	r3, r3, #16
 8009204:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8009208:	fa02 f303 	lsl.w	r3, r2, r3
 800920c:	43db      	mvns	r3, r3
 800920e:	69ba      	ldr	r2, [r7, #24]
 8009210:	4013      	ands	r3, r2
 8009212:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f003 0310 	and.w	r3, r3, #16
 8009220:	697a      	ldr	r2, [r7, #20]
 8009222:	fa02 f303 	lsl.w	r3, r2, r3
 8009226:	69ba      	ldr	r2, [r7, #24]
 8009228:	4313      	orrs	r3, r2
 800922a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	69ba      	ldr	r2, [r7, #24]
 8009232:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6819      	ldr	r1, [r3, #0]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f003 0310 	and.w	r3, r3, #16
 8009240:	22c0      	movs	r2, #192	@ 0xc0
 8009242:	fa02 f303 	lsl.w	r3, r2, r3
 8009246:	43da      	mvns	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	400a      	ands	r2, r1
 800924e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2201      	movs	r2, #1
 8009254:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800925c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8009260:	4618      	mov	r0, r3
 8009262:	3728      	adds	r7, #40	@ 0x28
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}
 8009268:	20008000 	.word	0x20008000

0800926c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009278:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f7f8 f828 	bl	80012d0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2201      	movs	r2, #1
 8009284:	711a      	strb	r2, [r3, #4]
}
 8009286:	bf00      	nop
 8009288:	3710      	adds	r7, #16
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800929a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800929c:	68f8      	ldr	r0, [r7, #12]
 800929e:	f7f8 f809 	bl	80012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80092a2:	bf00      	nop
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b084      	sub	sp, #16
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	f043 0204 	orr.w	r2, r3, #4
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f7ff fe85 	bl	8008fd4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2201      	movs	r2, #1
 80092ce:	711a      	strb	r2, [r3, #4]
}
 80092d0:	bf00      	nop
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009320:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009322:	68f8      	ldr	r0, [r7, #12]
 8009324:	f7ff ffd8 	bl	80092d8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2201      	movs	r2, #1
 800932c:	711a      	strb	r2, [r3, #4]
}
 800932e:	bf00      	nop
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b084      	sub	sp, #16
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009342:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8009344:	68f8      	ldr	r0, [r7, #12]
 8009346:	f7ff ffd1 	bl	80092ec <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800934a:	bf00      	nop
 800934c:	3710      	adds	r7, #16
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}

08009352 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b084      	sub	sp, #16
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	691b      	ldr	r3, [r3, #16]
 8009364:	f043 0204 	orr.w	r2, r3, #4
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f7ff ffc7 	bl	8009300 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2201      	movs	r2, #1
 8009376:	711a      	strb	r2, [r3, #4]
}
 8009378:	bf00      	nop
 800937a:	3710      	adds	r7, #16
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8009388:	f7fe f816 	bl	80073b8 <HAL_GetTick>
 800938c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e312      	b.n	80099be <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4a66      	ldr	r2, [pc, #408]	@ (8009538 <HAL_DMA_Init+0x1b8>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d04a      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a65      	ldr	r2, [pc, #404]	@ (800953c <HAL_DMA_Init+0x1bc>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d045      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a63      	ldr	r2, [pc, #396]	@ (8009540 <HAL_DMA_Init+0x1c0>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d040      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a62      	ldr	r2, [pc, #392]	@ (8009544 <HAL_DMA_Init+0x1c4>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d03b      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a60      	ldr	r2, [pc, #384]	@ (8009548 <HAL_DMA_Init+0x1c8>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d036      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a5f      	ldr	r2, [pc, #380]	@ (800954c <HAL_DMA_Init+0x1cc>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d031      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a5d      	ldr	r2, [pc, #372]	@ (8009550 <HAL_DMA_Init+0x1d0>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d02c      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a5c      	ldr	r2, [pc, #368]	@ (8009554 <HAL_DMA_Init+0x1d4>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d027      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a5a      	ldr	r2, [pc, #360]	@ (8009558 <HAL_DMA_Init+0x1d8>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d022      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a59      	ldr	r2, [pc, #356]	@ (800955c <HAL_DMA_Init+0x1dc>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d01d      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a57      	ldr	r2, [pc, #348]	@ (8009560 <HAL_DMA_Init+0x1e0>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d018      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a56      	ldr	r2, [pc, #344]	@ (8009564 <HAL_DMA_Init+0x1e4>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d013      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a54      	ldr	r2, [pc, #336]	@ (8009568 <HAL_DMA_Init+0x1e8>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d00e      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a53      	ldr	r2, [pc, #332]	@ (800956c <HAL_DMA_Init+0x1ec>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d009      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a51      	ldr	r2, [pc, #324]	@ (8009570 <HAL_DMA_Init+0x1f0>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d004      	beq.n	8009438 <HAL_DMA_Init+0xb8>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a50      	ldr	r2, [pc, #320]	@ (8009574 <HAL_DMA_Init+0x1f4>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d101      	bne.n	800943c <HAL_DMA_Init+0xbc>
 8009438:	2301      	movs	r3, #1
 800943a:	e000      	b.n	800943e <HAL_DMA_Init+0xbe>
 800943c:	2300      	movs	r3, #0
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 813c 	beq.w	80096bc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2202      	movs	r2, #2
 8009448:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a37      	ldr	r2, [pc, #220]	@ (8009538 <HAL_DMA_Init+0x1b8>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d04a      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a36      	ldr	r2, [pc, #216]	@ (800953c <HAL_DMA_Init+0x1bc>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d045      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a34      	ldr	r2, [pc, #208]	@ (8009540 <HAL_DMA_Init+0x1c0>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d040      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a33      	ldr	r2, [pc, #204]	@ (8009544 <HAL_DMA_Init+0x1c4>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d03b      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a31      	ldr	r2, [pc, #196]	@ (8009548 <HAL_DMA_Init+0x1c8>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d036      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a30      	ldr	r2, [pc, #192]	@ (800954c <HAL_DMA_Init+0x1cc>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d031      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a2e      	ldr	r2, [pc, #184]	@ (8009550 <HAL_DMA_Init+0x1d0>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d02c      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a2d      	ldr	r2, [pc, #180]	@ (8009554 <HAL_DMA_Init+0x1d4>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d027      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a2b      	ldr	r2, [pc, #172]	@ (8009558 <HAL_DMA_Init+0x1d8>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d022      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a2a      	ldr	r2, [pc, #168]	@ (800955c <HAL_DMA_Init+0x1dc>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d01d      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a28      	ldr	r2, [pc, #160]	@ (8009560 <HAL_DMA_Init+0x1e0>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d018      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a27      	ldr	r2, [pc, #156]	@ (8009564 <HAL_DMA_Init+0x1e4>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d013      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a25      	ldr	r2, [pc, #148]	@ (8009568 <HAL_DMA_Init+0x1e8>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00e      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a24      	ldr	r2, [pc, #144]	@ (800956c <HAL_DMA_Init+0x1ec>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d009      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a22      	ldr	r2, [pc, #136]	@ (8009570 <HAL_DMA_Init+0x1f0>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d004      	beq.n	80094f4 <HAL_DMA_Init+0x174>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a21      	ldr	r2, [pc, #132]	@ (8009574 <HAL_DMA_Init+0x1f4>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d108      	bne.n	8009506 <HAL_DMA_Init+0x186>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f022 0201 	bic.w	r2, r2, #1
 8009502:	601a      	str	r2, [r3, #0]
 8009504:	e007      	b.n	8009516 <HAL_DMA_Init+0x196>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f022 0201 	bic.w	r2, r2, #1
 8009514:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009516:	e02f      	b.n	8009578 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009518:	f7fd ff4e 	bl	80073b8 <HAL_GetTick>
 800951c:	4602      	mov	r2, r0
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	2b05      	cmp	r3, #5
 8009524:	d928      	bls.n	8009578 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2203      	movs	r2, #3
 8009530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8009534:	2301      	movs	r3, #1
 8009536:	e242      	b.n	80099be <HAL_DMA_Init+0x63e>
 8009538:	40020010 	.word	0x40020010
 800953c:	40020028 	.word	0x40020028
 8009540:	40020040 	.word	0x40020040
 8009544:	40020058 	.word	0x40020058
 8009548:	40020070 	.word	0x40020070
 800954c:	40020088 	.word	0x40020088
 8009550:	400200a0 	.word	0x400200a0
 8009554:	400200b8 	.word	0x400200b8
 8009558:	40020410 	.word	0x40020410
 800955c:	40020428 	.word	0x40020428
 8009560:	40020440 	.word	0x40020440
 8009564:	40020458 	.word	0x40020458
 8009568:	40020470 	.word	0x40020470
 800956c:	40020488 	.word	0x40020488
 8009570:	400204a0 	.word	0x400204a0
 8009574:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f003 0301 	and.w	r3, r3, #1
 8009582:	2b00      	cmp	r3, #0
 8009584:	d1c8      	bne.n	8009518 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	4b83      	ldr	r3, [pc, #524]	@ (80097a0 <HAL_DMA_Init+0x420>)
 8009592:	4013      	ands	r3, r2
 8009594:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800959e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80095aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80095b6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a1b      	ldr	r3, [r3, #32]
 80095bc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c8:	2b04      	cmp	r3, #4
 80095ca:	d107      	bne.n	80095dc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095d4:	4313      	orrs	r3, r2
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	4313      	orrs	r3, r2
 80095da:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	2b28      	cmp	r3, #40	@ 0x28
 80095e2:	d903      	bls.n	80095ec <HAL_DMA_Init+0x26c>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80095ea:	d91f      	bls.n	800962c <HAL_DMA_Init+0x2ac>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80095f2:	d903      	bls.n	80095fc <HAL_DMA_Init+0x27c>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	2b42      	cmp	r3, #66	@ 0x42
 80095fa:	d917      	bls.n	800962c <HAL_DMA_Init+0x2ac>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	2b46      	cmp	r3, #70	@ 0x46
 8009602:	d903      	bls.n	800960c <HAL_DMA_Init+0x28c>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	2b48      	cmp	r3, #72	@ 0x48
 800960a:	d90f      	bls.n	800962c <HAL_DMA_Init+0x2ac>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2b4e      	cmp	r3, #78	@ 0x4e
 8009612:	d903      	bls.n	800961c <HAL_DMA_Init+0x29c>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	2b52      	cmp	r3, #82	@ 0x52
 800961a:	d907      	bls.n	800962c <HAL_DMA_Init+0x2ac>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2b73      	cmp	r3, #115	@ 0x73
 8009622:	d905      	bls.n	8009630 <HAL_DMA_Init+0x2b0>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	2b77      	cmp	r3, #119	@ 0x77
 800962a:	d801      	bhi.n	8009630 <HAL_DMA_Init+0x2b0>
 800962c:	2301      	movs	r3, #1
 800962e:	e000      	b.n	8009632 <HAL_DMA_Init+0x2b2>
 8009630:	2300      	movs	r3, #0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d003      	beq.n	800963e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800963c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	695b      	ldr	r3, [r3, #20]
 800964c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	f023 0307 	bic.w	r3, r3, #7
 8009654:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	4313      	orrs	r3, r2
 800965e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009664:	2b04      	cmp	r3, #4
 8009666:	d117      	bne.n	8009698 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800966c:	697a      	ldr	r2, [r7, #20]
 800966e:	4313      	orrs	r3, r2
 8009670:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00e      	beq.n	8009698 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f001 fdca 	bl	800b214 <DMA_CheckFifoParam>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d008      	beq.n	8009698 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2240      	movs	r2, #64	@ 0x40
 800968a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	e192      	b.n	80099be <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	697a      	ldr	r2, [r7, #20]
 800969e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f001 fd05 	bl	800b0b0 <DMA_CalcBaseAndBitshift>
 80096a6:	4603      	mov	r3, r0
 80096a8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096ae:	f003 031f 	and.w	r3, r3, #31
 80096b2:	223f      	movs	r2, #63	@ 0x3f
 80096b4:	409a      	lsls	r2, r3
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	609a      	str	r2, [r3, #8]
 80096ba:	e0c8      	b.n	800984e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4a38      	ldr	r2, [pc, #224]	@ (80097a4 <HAL_DMA_Init+0x424>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d022      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a37      	ldr	r2, [pc, #220]	@ (80097a8 <HAL_DMA_Init+0x428>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d01d      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a35      	ldr	r2, [pc, #212]	@ (80097ac <HAL_DMA_Init+0x42c>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d018      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a34      	ldr	r2, [pc, #208]	@ (80097b0 <HAL_DMA_Init+0x430>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d013      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a32      	ldr	r2, [pc, #200]	@ (80097b4 <HAL_DMA_Init+0x434>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d00e      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a31      	ldr	r2, [pc, #196]	@ (80097b8 <HAL_DMA_Init+0x438>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d009      	beq.n	800970c <HAL_DMA_Init+0x38c>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a2f      	ldr	r2, [pc, #188]	@ (80097bc <HAL_DMA_Init+0x43c>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d004      	beq.n	800970c <HAL_DMA_Init+0x38c>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a2e      	ldr	r2, [pc, #184]	@ (80097c0 <HAL_DMA_Init+0x440>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d101      	bne.n	8009710 <HAL_DMA_Init+0x390>
 800970c:	2301      	movs	r3, #1
 800970e:	e000      	b.n	8009712 <HAL_DMA_Init+0x392>
 8009710:	2300      	movs	r3, #0
 8009712:	2b00      	cmp	r3, #0
 8009714:	f000 8092 	beq.w	800983c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a21      	ldr	r2, [pc, #132]	@ (80097a4 <HAL_DMA_Init+0x424>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d021      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a20      	ldr	r2, [pc, #128]	@ (80097a8 <HAL_DMA_Init+0x428>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d01c      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1e      	ldr	r2, [pc, #120]	@ (80097ac <HAL_DMA_Init+0x42c>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d017      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a1d      	ldr	r2, [pc, #116]	@ (80097b0 <HAL_DMA_Init+0x430>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d012      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a1b      	ldr	r2, [pc, #108]	@ (80097b4 <HAL_DMA_Init+0x434>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d00d      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a1a      	ldr	r2, [pc, #104]	@ (80097b8 <HAL_DMA_Init+0x438>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d008      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a18      	ldr	r2, [pc, #96]	@ (80097bc <HAL_DMA_Init+0x43c>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d003      	beq.n	8009766 <HAL_DMA_Init+0x3e6>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a17      	ldr	r2, [pc, #92]	@ (80097c0 <HAL_DMA_Init+0x440>)
 8009764:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2202      	movs	r2, #2
 800976a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800977e:	697a      	ldr	r2, [r7, #20]
 8009780:	4b10      	ldr	r3, [pc, #64]	@ (80097c4 <HAL_DMA_Init+0x444>)
 8009782:	4013      	ands	r3, r2
 8009784:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	2b40      	cmp	r3, #64	@ 0x40
 800978c:	d01c      	beq.n	80097c8 <HAL_DMA_Init+0x448>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	2b80      	cmp	r3, #128	@ 0x80
 8009794:	d102      	bne.n	800979c <HAL_DMA_Init+0x41c>
 8009796:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800979a:	e016      	b.n	80097ca <HAL_DMA_Init+0x44a>
 800979c:	2300      	movs	r3, #0
 800979e:	e014      	b.n	80097ca <HAL_DMA_Init+0x44a>
 80097a0:	fe10803f 	.word	0xfe10803f
 80097a4:	58025408 	.word	0x58025408
 80097a8:	5802541c 	.word	0x5802541c
 80097ac:	58025430 	.word	0x58025430
 80097b0:	58025444 	.word	0x58025444
 80097b4:	58025458 	.word	0x58025458
 80097b8:	5802546c 	.word	0x5802546c
 80097bc:	58025480 	.word	0x58025480
 80097c0:	58025494 	.word	0x58025494
 80097c4:	fffe000f 	.word	0xfffe000f
 80097c8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	68d2      	ldr	r2, [r2, #12]
 80097ce:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80097d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80097d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	695b      	ldr	r3, [r3, #20]
 80097de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80097e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	699b      	ldr	r3, [r3, #24]
 80097e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80097e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80097f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80097f8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80097fa:	697a      	ldr	r2, [r7, #20]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	697a      	ldr	r2, [r7, #20]
 8009806:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	461a      	mov	r2, r3
 800980e:	4b6e      	ldr	r3, [pc, #440]	@ (80099c8 <HAL_DMA_Init+0x648>)
 8009810:	4413      	add	r3, r2
 8009812:	4a6e      	ldr	r2, [pc, #440]	@ (80099cc <HAL_DMA_Init+0x64c>)
 8009814:	fba2 2303 	umull	r2, r3, r2, r3
 8009818:	091b      	lsrs	r3, r3, #4
 800981a:	009a      	lsls	r2, r3, #2
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f001 fc45 	bl	800b0b0 <DMA_CalcBaseAndBitshift>
 8009826:	4603      	mov	r3, r0
 8009828:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800982e:	f003 031f 	and.w	r3, r3, #31
 8009832:	2201      	movs	r2, #1
 8009834:	409a      	lsls	r2, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	605a      	str	r2, [r3, #4]
 800983a:	e008      	b.n	800984e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2240      	movs	r2, #64	@ 0x40
 8009840:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2203      	movs	r2, #3
 8009846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800984a:	2301      	movs	r3, #1
 800984c:	e0b7      	b.n	80099be <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a5f      	ldr	r2, [pc, #380]	@ (80099d0 <HAL_DMA_Init+0x650>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d072      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a5d      	ldr	r2, [pc, #372]	@ (80099d4 <HAL_DMA_Init+0x654>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d06d      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a5c      	ldr	r2, [pc, #368]	@ (80099d8 <HAL_DMA_Init+0x658>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d068      	beq.n	800993e <HAL_DMA_Init+0x5be>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a5a      	ldr	r2, [pc, #360]	@ (80099dc <HAL_DMA_Init+0x65c>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d063      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a59      	ldr	r2, [pc, #356]	@ (80099e0 <HAL_DMA_Init+0x660>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d05e      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a57      	ldr	r2, [pc, #348]	@ (80099e4 <HAL_DMA_Init+0x664>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d059      	beq.n	800993e <HAL_DMA_Init+0x5be>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a56      	ldr	r2, [pc, #344]	@ (80099e8 <HAL_DMA_Init+0x668>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d054      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a54      	ldr	r2, [pc, #336]	@ (80099ec <HAL_DMA_Init+0x66c>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d04f      	beq.n	800993e <HAL_DMA_Init+0x5be>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a53      	ldr	r2, [pc, #332]	@ (80099f0 <HAL_DMA_Init+0x670>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d04a      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a51      	ldr	r2, [pc, #324]	@ (80099f4 <HAL_DMA_Init+0x674>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d045      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a50      	ldr	r2, [pc, #320]	@ (80099f8 <HAL_DMA_Init+0x678>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d040      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a4e      	ldr	r2, [pc, #312]	@ (80099fc <HAL_DMA_Init+0x67c>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d03b      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a4d      	ldr	r2, [pc, #308]	@ (8009a00 <HAL_DMA_Init+0x680>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d036      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a4b      	ldr	r2, [pc, #300]	@ (8009a04 <HAL_DMA_Init+0x684>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d031      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a4a      	ldr	r2, [pc, #296]	@ (8009a08 <HAL_DMA_Init+0x688>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d02c      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a48      	ldr	r2, [pc, #288]	@ (8009a0c <HAL_DMA_Init+0x68c>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d027      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a47      	ldr	r2, [pc, #284]	@ (8009a10 <HAL_DMA_Init+0x690>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d022      	beq.n	800993e <HAL_DMA_Init+0x5be>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a45      	ldr	r2, [pc, #276]	@ (8009a14 <HAL_DMA_Init+0x694>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d01d      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a44      	ldr	r2, [pc, #272]	@ (8009a18 <HAL_DMA_Init+0x698>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d018      	beq.n	800993e <HAL_DMA_Init+0x5be>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a42      	ldr	r2, [pc, #264]	@ (8009a1c <HAL_DMA_Init+0x69c>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d013      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a41      	ldr	r2, [pc, #260]	@ (8009a20 <HAL_DMA_Init+0x6a0>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d00e      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a3f      	ldr	r2, [pc, #252]	@ (8009a24 <HAL_DMA_Init+0x6a4>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d009      	beq.n	800993e <HAL_DMA_Init+0x5be>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a3e      	ldr	r2, [pc, #248]	@ (8009a28 <HAL_DMA_Init+0x6a8>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d004      	beq.n	800993e <HAL_DMA_Init+0x5be>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a3c      	ldr	r2, [pc, #240]	@ (8009a2c <HAL_DMA_Init+0x6ac>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d101      	bne.n	8009942 <HAL_DMA_Init+0x5c2>
 800993e:	2301      	movs	r3, #1
 8009940:	e000      	b.n	8009944 <HAL_DMA_Init+0x5c4>
 8009942:	2300      	movs	r3, #0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d032      	beq.n	80099ae <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f001 fcdf 	bl	800b30c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	2b80      	cmp	r3, #128	@ 0x80
 8009954:	d102      	bne.n	800995c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685a      	ldr	r2, [r3, #4]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009964:	b2d2      	uxtb	r2, r2
 8009966:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009970:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d010      	beq.n	800999c <HAL_DMA_Init+0x61c>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	2b08      	cmp	r3, #8
 8009980:	d80c      	bhi.n	800999c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f001 fd5c 	bl	800b440 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800998c:	2200      	movs	r2, #0
 800998e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009998:	605a      	str	r2, [r3, #4]
 800999a:	e008      	b.n	80099ae <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3718      	adds	r7, #24
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	a7fdabf8 	.word	0xa7fdabf8
 80099cc:	cccccccd 	.word	0xcccccccd
 80099d0:	40020010 	.word	0x40020010
 80099d4:	40020028 	.word	0x40020028
 80099d8:	40020040 	.word	0x40020040
 80099dc:	40020058 	.word	0x40020058
 80099e0:	40020070 	.word	0x40020070
 80099e4:	40020088 	.word	0x40020088
 80099e8:	400200a0 	.word	0x400200a0
 80099ec:	400200b8 	.word	0x400200b8
 80099f0:	40020410 	.word	0x40020410
 80099f4:	40020428 	.word	0x40020428
 80099f8:	40020440 	.word	0x40020440
 80099fc:	40020458 	.word	0x40020458
 8009a00:	40020470 	.word	0x40020470
 8009a04:	40020488 	.word	0x40020488
 8009a08:	400204a0 	.word	0x400204a0
 8009a0c:	400204b8 	.word	0x400204b8
 8009a10:	58025408 	.word	0x58025408
 8009a14:	5802541c 	.word	0x5802541c
 8009a18:	58025430 	.word	0x58025430
 8009a1c:	58025444 	.word	0x58025444
 8009a20:	58025458 	.word	0x58025458
 8009a24:	5802546c 	.word	0x5802546c
 8009a28:	58025480 	.word	0x58025480
 8009a2c:	58025494 	.word	0x58025494

08009a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	607a      	str	r2, [r7, #4]
 8009a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d101      	bne.n	8009a4c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	e226      	b.n	8009e9a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d101      	bne.n	8009a5a <HAL_DMA_Start_IT+0x2a>
 8009a56:	2302      	movs	r3, #2
 8009a58:	e21f      	b.n	8009e9a <HAL_DMA_Start_IT+0x46a>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	f040 820a 	bne.w	8009e84 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2202      	movs	r2, #2
 8009a74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4a68      	ldr	r2, [pc, #416]	@ (8009c24 <HAL_DMA_Start_IT+0x1f4>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d04a      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a66      	ldr	r2, [pc, #408]	@ (8009c28 <HAL_DMA_Start_IT+0x1f8>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d045      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a65      	ldr	r2, [pc, #404]	@ (8009c2c <HAL_DMA_Start_IT+0x1fc>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d040      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a63      	ldr	r2, [pc, #396]	@ (8009c30 <HAL_DMA_Start_IT+0x200>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d03b      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a62      	ldr	r2, [pc, #392]	@ (8009c34 <HAL_DMA_Start_IT+0x204>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d036      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a60      	ldr	r2, [pc, #384]	@ (8009c38 <HAL_DMA_Start_IT+0x208>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d031      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a5f      	ldr	r2, [pc, #380]	@ (8009c3c <HAL_DMA_Start_IT+0x20c>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d02c      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a5d      	ldr	r2, [pc, #372]	@ (8009c40 <HAL_DMA_Start_IT+0x210>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d027      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a5c      	ldr	r2, [pc, #368]	@ (8009c44 <HAL_DMA_Start_IT+0x214>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d022      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a5a      	ldr	r2, [pc, #360]	@ (8009c48 <HAL_DMA_Start_IT+0x218>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d01d      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a59      	ldr	r2, [pc, #356]	@ (8009c4c <HAL_DMA_Start_IT+0x21c>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d018      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a57      	ldr	r2, [pc, #348]	@ (8009c50 <HAL_DMA_Start_IT+0x220>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d013      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a56      	ldr	r2, [pc, #344]	@ (8009c54 <HAL_DMA_Start_IT+0x224>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d00e      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a54      	ldr	r2, [pc, #336]	@ (8009c58 <HAL_DMA_Start_IT+0x228>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d009      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a53      	ldr	r2, [pc, #332]	@ (8009c5c <HAL_DMA_Start_IT+0x22c>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d004      	beq.n	8009b1e <HAL_DMA_Start_IT+0xee>
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a51      	ldr	r2, [pc, #324]	@ (8009c60 <HAL_DMA_Start_IT+0x230>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d108      	bne.n	8009b30 <HAL_DMA_Start_IT+0x100>
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f022 0201 	bic.w	r2, r2, #1
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	e007      	b.n	8009b40 <HAL_DMA_Start_IT+0x110>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f022 0201 	bic.w	r2, r2, #1
 8009b3e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	687a      	ldr	r2, [r7, #4]
 8009b44:	68b9      	ldr	r1, [r7, #8]
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	f001 f906 	bl	800ad58 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a34      	ldr	r2, [pc, #208]	@ (8009c24 <HAL_DMA_Start_IT+0x1f4>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d04a      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a33      	ldr	r2, [pc, #204]	@ (8009c28 <HAL_DMA_Start_IT+0x1f8>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d045      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a31      	ldr	r2, [pc, #196]	@ (8009c2c <HAL_DMA_Start_IT+0x1fc>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d040      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4a30      	ldr	r2, [pc, #192]	@ (8009c30 <HAL_DMA_Start_IT+0x200>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d03b      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a2e      	ldr	r2, [pc, #184]	@ (8009c34 <HAL_DMA_Start_IT+0x204>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d036      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a2d      	ldr	r2, [pc, #180]	@ (8009c38 <HAL_DMA_Start_IT+0x208>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d031      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a2b      	ldr	r2, [pc, #172]	@ (8009c3c <HAL_DMA_Start_IT+0x20c>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d02c      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a2a      	ldr	r2, [pc, #168]	@ (8009c40 <HAL_DMA_Start_IT+0x210>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d027      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a28      	ldr	r2, [pc, #160]	@ (8009c44 <HAL_DMA_Start_IT+0x214>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d022      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a27      	ldr	r2, [pc, #156]	@ (8009c48 <HAL_DMA_Start_IT+0x218>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d01d      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a25      	ldr	r2, [pc, #148]	@ (8009c4c <HAL_DMA_Start_IT+0x21c>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d018      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a24      	ldr	r2, [pc, #144]	@ (8009c50 <HAL_DMA_Start_IT+0x220>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d013      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a22      	ldr	r2, [pc, #136]	@ (8009c54 <HAL_DMA_Start_IT+0x224>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d00e      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a21      	ldr	r2, [pc, #132]	@ (8009c58 <HAL_DMA_Start_IT+0x228>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d009      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a1f      	ldr	r2, [pc, #124]	@ (8009c5c <HAL_DMA_Start_IT+0x22c>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d004      	beq.n	8009bec <HAL_DMA_Start_IT+0x1bc>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a1e      	ldr	r2, [pc, #120]	@ (8009c60 <HAL_DMA_Start_IT+0x230>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d101      	bne.n	8009bf0 <HAL_DMA_Start_IT+0x1c0>
 8009bec:	2301      	movs	r3, #1
 8009bee:	e000      	b.n	8009bf2 <HAL_DMA_Start_IT+0x1c2>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d036      	beq.n	8009c64 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f023 021e 	bic.w	r2, r3, #30
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f042 0216 	orr.w	r2, r2, #22
 8009c08:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d03e      	beq.n	8009c90 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f042 0208 	orr.w	r2, r2, #8
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	e035      	b.n	8009c90 <HAL_DMA_Start_IT+0x260>
 8009c24:	40020010 	.word	0x40020010
 8009c28:	40020028 	.word	0x40020028
 8009c2c:	40020040 	.word	0x40020040
 8009c30:	40020058 	.word	0x40020058
 8009c34:	40020070 	.word	0x40020070
 8009c38:	40020088 	.word	0x40020088
 8009c3c:	400200a0 	.word	0x400200a0
 8009c40:	400200b8 	.word	0x400200b8
 8009c44:	40020410 	.word	0x40020410
 8009c48:	40020428 	.word	0x40020428
 8009c4c:	40020440 	.word	0x40020440
 8009c50:	40020458 	.word	0x40020458
 8009c54:	40020470 	.word	0x40020470
 8009c58:	40020488 	.word	0x40020488
 8009c5c:	400204a0 	.word	0x400204a0
 8009c60:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f023 020e 	bic.w	r2, r3, #14
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f042 020a 	orr.w	r2, r2, #10
 8009c76:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d007      	beq.n	8009c90 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f042 0204 	orr.w	r2, r2, #4
 8009c8e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a83      	ldr	r2, [pc, #524]	@ (8009ea4 <HAL_DMA_Start_IT+0x474>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d072      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a82      	ldr	r2, [pc, #520]	@ (8009ea8 <HAL_DMA_Start_IT+0x478>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d06d      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a80      	ldr	r2, [pc, #512]	@ (8009eac <HAL_DMA_Start_IT+0x47c>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d068      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a7f      	ldr	r2, [pc, #508]	@ (8009eb0 <HAL_DMA_Start_IT+0x480>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d063      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a7d      	ldr	r2, [pc, #500]	@ (8009eb4 <HAL_DMA_Start_IT+0x484>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d05e      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a7c      	ldr	r2, [pc, #496]	@ (8009eb8 <HAL_DMA_Start_IT+0x488>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d059      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a7a      	ldr	r2, [pc, #488]	@ (8009ebc <HAL_DMA_Start_IT+0x48c>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d054      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a79      	ldr	r2, [pc, #484]	@ (8009ec0 <HAL_DMA_Start_IT+0x490>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d04f      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a77      	ldr	r2, [pc, #476]	@ (8009ec4 <HAL_DMA_Start_IT+0x494>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d04a      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a76      	ldr	r2, [pc, #472]	@ (8009ec8 <HAL_DMA_Start_IT+0x498>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d045      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a74      	ldr	r2, [pc, #464]	@ (8009ecc <HAL_DMA_Start_IT+0x49c>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d040      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a73      	ldr	r2, [pc, #460]	@ (8009ed0 <HAL_DMA_Start_IT+0x4a0>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d03b      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a71      	ldr	r2, [pc, #452]	@ (8009ed4 <HAL_DMA_Start_IT+0x4a4>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d036      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a70      	ldr	r2, [pc, #448]	@ (8009ed8 <HAL_DMA_Start_IT+0x4a8>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d031      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a6e      	ldr	r2, [pc, #440]	@ (8009edc <HAL_DMA_Start_IT+0x4ac>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d02c      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a6d      	ldr	r2, [pc, #436]	@ (8009ee0 <HAL_DMA_Start_IT+0x4b0>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d027      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a6b      	ldr	r2, [pc, #428]	@ (8009ee4 <HAL_DMA_Start_IT+0x4b4>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d022      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a6a      	ldr	r2, [pc, #424]	@ (8009ee8 <HAL_DMA_Start_IT+0x4b8>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d01d      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a68      	ldr	r2, [pc, #416]	@ (8009eec <HAL_DMA_Start_IT+0x4bc>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d018      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4a67      	ldr	r2, [pc, #412]	@ (8009ef0 <HAL_DMA_Start_IT+0x4c0>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d013      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a65      	ldr	r2, [pc, #404]	@ (8009ef4 <HAL_DMA_Start_IT+0x4c4>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d00e      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	4a64      	ldr	r2, [pc, #400]	@ (8009ef8 <HAL_DMA_Start_IT+0x4c8>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d009      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4a62      	ldr	r2, [pc, #392]	@ (8009efc <HAL_DMA_Start_IT+0x4cc>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d004      	beq.n	8009d80 <HAL_DMA_Start_IT+0x350>
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a61      	ldr	r2, [pc, #388]	@ (8009f00 <HAL_DMA_Start_IT+0x4d0>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d101      	bne.n	8009d84 <HAL_DMA_Start_IT+0x354>
 8009d80:	2301      	movs	r3, #1
 8009d82:	e000      	b.n	8009d86 <HAL_DMA_Start_IT+0x356>
 8009d84:	2300      	movs	r3, #0
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d01a      	beq.n	8009dc0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d007      	beq.n	8009da8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009da2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009da6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d007      	beq.n	8009dc0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009dbe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a37      	ldr	r2, [pc, #220]	@ (8009ea4 <HAL_DMA_Start_IT+0x474>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d04a      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a36      	ldr	r2, [pc, #216]	@ (8009ea8 <HAL_DMA_Start_IT+0x478>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d045      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a34      	ldr	r2, [pc, #208]	@ (8009eac <HAL_DMA_Start_IT+0x47c>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d040      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a33      	ldr	r2, [pc, #204]	@ (8009eb0 <HAL_DMA_Start_IT+0x480>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d03b      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a31      	ldr	r2, [pc, #196]	@ (8009eb4 <HAL_DMA_Start_IT+0x484>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d036      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a30      	ldr	r2, [pc, #192]	@ (8009eb8 <HAL_DMA_Start_IT+0x488>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d031      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a2e      	ldr	r2, [pc, #184]	@ (8009ebc <HAL_DMA_Start_IT+0x48c>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d02c      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a2d      	ldr	r2, [pc, #180]	@ (8009ec0 <HAL_DMA_Start_IT+0x490>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d027      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a2b      	ldr	r2, [pc, #172]	@ (8009ec4 <HAL_DMA_Start_IT+0x494>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d022      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ec8 <HAL_DMA_Start_IT+0x498>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d01d      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a28      	ldr	r2, [pc, #160]	@ (8009ecc <HAL_DMA_Start_IT+0x49c>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d018      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a27      	ldr	r2, [pc, #156]	@ (8009ed0 <HAL_DMA_Start_IT+0x4a0>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d013      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a25      	ldr	r2, [pc, #148]	@ (8009ed4 <HAL_DMA_Start_IT+0x4a4>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00e      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4a24      	ldr	r2, [pc, #144]	@ (8009ed8 <HAL_DMA_Start_IT+0x4a8>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d009      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a22      	ldr	r2, [pc, #136]	@ (8009edc <HAL_DMA_Start_IT+0x4ac>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d004      	beq.n	8009e60 <HAL_DMA_Start_IT+0x430>
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a21      	ldr	r2, [pc, #132]	@ (8009ee0 <HAL_DMA_Start_IT+0x4b0>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d108      	bne.n	8009e72 <HAL_DMA_Start_IT+0x442>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f042 0201 	orr.w	r2, r2, #1
 8009e6e:	601a      	str	r2, [r3, #0]
 8009e70:	e012      	b.n	8009e98 <HAL_DMA_Start_IT+0x468>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f042 0201 	orr.w	r2, r2, #1
 8009e80:	601a      	str	r2, [r3, #0]
 8009e82:	e009      	b.n	8009e98 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40020010 	.word	0x40020010
 8009ea8:	40020028 	.word	0x40020028
 8009eac:	40020040 	.word	0x40020040
 8009eb0:	40020058 	.word	0x40020058
 8009eb4:	40020070 	.word	0x40020070
 8009eb8:	40020088 	.word	0x40020088
 8009ebc:	400200a0 	.word	0x400200a0
 8009ec0:	400200b8 	.word	0x400200b8
 8009ec4:	40020410 	.word	0x40020410
 8009ec8:	40020428 	.word	0x40020428
 8009ecc:	40020440 	.word	0x40020440
 8009ed0:	40020458 	.word	0x40020458
 8009ed4:	40020470 	.word	0x40020470
 8009ed8:	40020488 	.word	0x40020488
 8009edc:	400204a0 	.word	0x400204a0
 8009ee0:	400204b8 	.word	0x400204b8
 8009ee4:	58025408 	.word	0x58025408
 8009ee8:	5802541c 	.word	0x5802541c
 8009eec:	58025430 	.word	0x58025430
 8009ef0:	58025444 	.word	0x58025444
 8009ef4:	58025458 	.word	0x58025458
 8009ef8:	5802546c 	.word	0x5802546c
 8009efc:	58025480 	.word	0x58025480
 8009f00:	58025494 	.word	0x58025494

08009f04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08a      	sub	sp, #40	@ 0x28
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009f10:	4b67      	ldr	r3, [pc, #412]	@ (800a0b0 <HAL_DMA_IRQHandler+0x1ac>)
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a67      	ldr	r2, [pc, #412]	@ (800a0b4 <HAL_DMA_IRQHandler+0x1b0>)
 8009f16:	fba2 2303 	umull	r2, r3, r2, r3
 8009f1a:	0a9b      	lsrs	r3, r3, #10
 8009f1c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009f2a:	6a3b      	ldr	r3, [r7, #32]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a5f      	ldr	r2, [pc, #380]	@ (800a0b8 <HAL_DMA_IRQHandler+0x1b4>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d04a      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a5d      	ldr	r2, [pc, #372]	@ (800a0bc <HAL_DMA_IRQHandler+0x1b8>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d045      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a5c      	ldr	r2, [pc, #368]	@ (800a0c0 <HAL_DMA_IRQHandler+0x1bc>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d040      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a5a      	ldr	r2, [pc, #360]	@ (800a0c4 <HAL_DMA_IRQHandler+0x1c0>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d03b      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a59      	ldr	r2, [pc, #356]	@ (800a0c8 <HAL_DMA_IRQHandler+0x1c4>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d036      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a57      	ldr	r2, [pc, #348]	@ (800a0cc <HAL_DMA_IRQHandler+0x1c8>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d031      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a56      	ldr	r2, [pc, #344]	@ (800a0d0 <HAL_DMA_IRQHandler+0x1cc>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d02c      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a54      	ldr	r2, [pc, #336]	@ (800a0d4 <HAL_DMA_IRQHandler+0x1d0>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d027      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a53      	ldr	r2, [pc, #332]	@ (800a0d8 <HAL_DMA_IRQHandler+0x1d4>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d022      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a51      	ldr	r2, [pc, #324]	@ (800a0dc <HAL_DMA_IRQHandler+0x1d8>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d01d      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a50      	ldr	r2, [pc, #320]	@ (800a0e0 <HAL_DMA_IRQHandler+0x1dc>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d018      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a4e      	ldr	r2, [pc, #312]	@ (800a0e4 <HAL_DMA_IRQHandler+0x1e0>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d013      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a4d      	ldr	r2, [pc, #308]	@ (800a0e8 <HAL_DMA_IRQHandler+0x1e4>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d00e      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a4b      	ldr	r2, [pc, #300]	@ (800a0ec <HAL_DMA_IRQHandler+0x1e8>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d009      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a4a      	ldr	r2, [pc, #296]	@ (800a0f0 <HAL_DMA_IRQHandler+0x1ec>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d004      	beq.n	8009fd6 <HAL_DMA_IRQHandler+0xd2>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a48      	ldr	r2, [pc, #288]	@ (800a0f4 <HAL_DMA_IRQHandler+0x1f0>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d101      	bne.n	8009fda <HAL_DMA_IRQHandler+0xd6>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e000      	b.n	8009fdc <HAL_DMA_IRQHandler+0xd8>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 842b 	beq.w	800a838 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fe6:	f003 031f 	and.w	r3, r3, #31
 8009fea:	2208      	movs	r2, #8
 8009fec:	409a      	lsls	r2, r3
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	f000 80a2 	beq.w	800a13c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a2e      	ldr	r2, [pc, #184]	@ (800a0b8 <HAL_DMA_IRQHandler+0x1b4>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d04a      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4a2d      	ldr	r2, [pc, #180]	@ (800a0bc <HAL_DMA_IRQHandler+0x1b8>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d045      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a2b      	ldr	r2, [pc, #172]	@ (800a0c0 <HAL_DMA_IRQHandler+0x1bc>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d040      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a2a      	ldr	r2, [pc, #168]	@ (800a0c4 <HAL_DMA_IRQHandler+0x1c0>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d03b      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a28      	ldr	r2, [pc, #160]	@ (800a0c8 <HAL_DMA_IRQHandler+0x1c4>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d036      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a27      	ldr	r2, [pc, #156]	@ (800a0cc <HAL_DMA_IRQHandler+0x1c8>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d031      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a25      	ldr	r2, [pc, #148]	@ (800a0d0 <HAL_DMA_IRQHandler+0x1cc>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d02c      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a24      	ldr	r2, [pc, #144]	@ (800a0d4 <HAL_DMA_IRQHandler+0x1d0>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d027      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a22      	ldr	r2, [pc, #136]	@ (800a0d8 <HAL_DMA_IRQHandler+0x1d4>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d022      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a21      	ldr	r2, [pc, #132]	@ (800a0dc <HAL_DMA_IRQHandler+0x1d8>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d01d      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a1f      	ldr	r2, [pc, #124]	@ (800a0e0 <HAL_DMA_IRQHandler+0x1dc>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d018      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a1e      	ldr	r2, [pc, #120]	@ (800a0e4 <HAL_DMA_IRQHandler+0x1e0>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d013      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a1c      	ldr	r2, [pc, #112]	@ (800a0e8 <HAL_DMA_IRQHandler+0x1e4>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d00e      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a1b      	ldr	r2, [pc, #108]	@ (800a0ec <HAL_DMA_IRQHandler+0x1e8>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d009      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a19      	ldr	r2, [pc, #100]	@ (800a0f0 <HAL_DMA_IRQHandler+0x1ec>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d004      	beq.n	800a098 <HAL_DMA_IRQHandler+0x194>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a18      	ldr	r2, [pc, #96]	@ (800a0f4 <HAL_DMA_IRQHandler+0x1f0>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d12f      	bne.n	800a0f8 <HAL_DMA_IRQHandler+0x1f4>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f003 0304 	and.w	r3, r3, #4
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	bf14      	ite	ne
 800a0a6:	2301      	movne	r3, #1
 800a0a8:	2300      	moveq	r3, #0
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	e02e      	b.n	800a10c <HAL_DMA_IRQHandler+0x208>
 800a0ae:	bf00      	nop
 800a0b0:	24000000 	.word	0x24000000
 800a0b4:	1b4e81b5 	.word	0x1b4e81b5
 800a0b8:	40020010 	.word	0x40020010
 800a0bc:	40020028 	.word	0x40020028
 800a0c0:	40020040 	.word	0x40020040
 800a0c4:	40020058 	.word	0x40020058
 800a0c8:	40020070 	.word	0x40020070
 800a0cc:	40020088 	.word	0x40020088
 800a0d0:	400200a0 	.word	0x400200a0
 800a0d4:	400200b8 	.word	0x400200b8
 800a0d8:	40020410 	.word	0x40020410
 800a0dc:	40020428 	.word	0x40020428
 800a0e0:	40020440 	.word	0x40020440
 800a0e4:	40020458 	.word	0x40020458
 800a0e8:	40020470 	.word	0x40020470
 800a0ec:	40020488 	.word	0x40020488
 800a0f0:	400204a0 	.word	0x400204a0
 800a0f4:	400204b8 	.word	0x400204b8
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0308 	and.w	r3, r3, #8
 800a102:	2b00      	cmp	r3, #0
 800a104:	bf14      	ite	ne
 800a106:	2301      	movne	r3, #1
 800a108:	2300      	moveq	r3, #0
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d015      	beq.n	800a13c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	681a      	ldr	r2, [r3, #0]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f022 0204 	bic.w	r2, r2, #4
 800a11e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a124:	f003 031f 	and.w	r3, r3, #31
 800a128:	2208      	movs	r2, #8
 800a12a:	409a      	lsls	r2, r3
 800a12c:	6a3b      	ldr	r3, [r7, #32]
 800a12e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a134:	f043 0201 	orr.w	r2, r3, #1
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a140:	f003 031f 	and.w	r3, r3, #31
 800a144:	69ba      	ldr	r2, [r7, #24]
 800a146:	fa22 f303 	lsr.w	r3, r2, r3
 800a14a:	f003 0301 	and.w	r3, r3, #1
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d06e      	beq.n	800a230 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a69      	ldr	r2, [pc, #420]	@ (800a2fc <HAL_DMA_IRQHandler+0x3f8>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d04a      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a67      	ldr	r2, [pc, #412]	@ (800a300 <HAL_DMA_IRQHandler+0x3fc>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d045      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a66      	ldr	r2, [pc, #408]	@ (800a304 <HAL_DMA_IRQHandler+0x400>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d040      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a64      	ldr	r2, [pc, #400]	@ (800a308 <HAL_DMA_IRQHandler+0x404>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d03b      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a63      	ldr	r2, [pc, #396]	@ (800a30c <HAL_DMA_IRQHandler+0x408>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d036      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a61      	ldr	r2, [pc, #388]	@ (800a310 <HAL_DMA_IRQHandler+0x40c>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d031      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a60      	ldr	r2, [pc, #384]	@ (800a314 <HAL_DMA_IRQHandler+0x410>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d02c      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a5e      	ldr	r2, [pc, #376]	@ (800a318 <HAL_DMA_IRQHandler+0x414>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d027      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a5d      	ldr	r2, [pc, #372]	@ (800a31c <HAL_DMA_IRQHandler+0x418>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d022      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a5b      	ldr	r2, [pc, #364]	@ (800a320 <HAL_DMA_IRQHandler+0x41c>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d01d      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a5a      	ldr	r2, [pc, #360]	@ (800a324 <HAL_DMA_IRQHandler+0x420>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d018      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a58      	ldr	r2, [pc, #352]	@ (800a328 <HAL_DMA_IRQHandler+0x424>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d013      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a57      	ldr	r2, [pc, #348]	@ (800a32c <HAL_DMA_IRQHandler+0x428>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d00e      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4a55      	ldr	r2, [pc, #340]	@ (800a330 <HAL_DMA_IRQHandler+0x42c>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d009      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a54      	ldr	r2, [pc, #336]	@ (800a334 <HAL_DMA_IRQHandler+0x430>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d004      	beq.n	800a1f2 <HAL_DMA_IRQHandler+0x2ee>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a52      	ldr	r2, [pc, #328]	@ (800a338 <HAL_DMA_IRQHandler+0x434>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d10a      	bne.n	800a208 <HAL_DMA_IRQHandler+0x304>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	695b      	ldr	r3, [r3, #20]
 800a1f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	bf14      	ite	ne
 800a200:	2301      	movne	r3, #1
 800a202:	2300      	moveq	r3, #0
 800a204:	b2db      	uxtb	r3, r3
 800a206:	e003      	b.n	800a210 <HAL_DMA_IRQHandler+0x30c>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2300      	movs	r3, #0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00d      	beq.n	800a230 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a218:	f003 031f 	and.w	r3, r3, #31
 800a21c:	2201      	movs	r2, #1
 800a21e:	409a      	lsls	r2, r3
 800a220:	6a3b      	ldr	r3, [r7, #32]
 800a222:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a228:	f043 0202 	orr.w	r2, r3, #2
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a234:	f003 031f 	and.w	r3, r3, #31
 800a238:	2204      	movs	r2, #4
 800a23a:	409a      	lsls	r2, r3
 800a23c:	69bb      	ldr	r3, [r7, #24]
 800a23e:	4013      	ands	r3, r2
 800a240:	2b00      	cmp	r3, #0
 800a242:	f000 808f 	beq.w	800a364 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a2c      	ldr	r2, [pc, #176]	@ (800a2fc <HAL_DMA_IRQHandler+0x3f8>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d04a      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a2a      	ldr	r2, [pc, #168]	@ (800a300 <HAL_DMA_IRQHandler+0x3fc>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d045      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a29      	ldr	r2, [pc, #164]	@ (800a304 <HAL_DMA_IRQHandler+0x400>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d040      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a27      	ldr	r2, [pc, #156]	@ (800a308 <HAL_DMA_IRQHandler+0x404>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d03b      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a26      	ldr	r2, [pc, #152]	@ (800a30c <HAL_DMA_IRQHandler+0x408>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d036      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a24      	ldr	r2, [pc, #144]	@ (800a310 <HAL_DMA_IRQHandler+0x40c>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d031      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a23      	ldr	r2, [pc, #140]	@ (800a314 <HAL_DMA_IRQHandler+0x410>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d02c      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a21      	ldr	r2, [pc, #132]	@ (800a318 <HAL_DMA_IRQHandler+0x414>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d027      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a20      	ldr	r2, [pc, #128]	@ (800a31c <HAL_DMA_IRQHandler+0x418>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d022      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a1e      	ldr	r2, [pc, #120]	@ (800a320 <HAL_DMA_IRQHandler+0x41c>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d01d      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a1d      	ldr	r2, [pc, #116]	@ (800a324 <HAL_DMA_IRQHandler+0x420>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d018      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4a1b      	ldr	r2, [pc, #108]	@ (800a328 <HAL_DMA_IRQHandler+0x424>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d013      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	4a1a      	ldr	r2, [pc, #104]	@ (800a32c <HAL_DMA_IRQHandler+0x428>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d00e      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a18      	ldr	r2, [pc, #96]	@ (800a330 <HAL_DMA_IRQHandler+0x42c>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d009      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a17      	ldr	r2, [pc, #92]	@ (800a334 <HAL_DMA_IRQHandler+0x430>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d004      	beq.n	800a2e6 <HAL_DMA_IRQHandler+0x3e2>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a15      	ldr	r2, [pc, #84]	@ (800a338 <HAL_DMA_IRQHandler+0x434>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d12a      	bne.n	800a33c <HAL_DMA_IRQHandler+0x438>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f003 0302 	and.w	r3, r3, #2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	bf14      	ite	ne
 800a2f4:	2301      	movne	r3, #1
 800a2f6:	2300      	moveq	r3, #0
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	e023      	b.n	800a344 <HAL_DMA_IRQHandler+0x440>
 800a2fc:	40020010 	.word	0x40020010
 800a300:	40020028 	.word	0x40020028
 800a304:	40020040 	.word	0x40020040
 800a308:	40020058 	.word	0x40020058
 800a30c:	40020070 	.word	0x40020070
 800a310:	40020088 	.word	0x40020088
 800a314:	400200a0 	.word	0x400200a0
 800a318:	400200b8 	.word	0x400200b8
 800a31c:	40020410 	.word	0x40020410
 800a320:	40020428 	.word	0x40020428
 800a324:	40020440 	.word	0x40020440
 800a328:	40020458 	.word	0x40020458
 800a32c:	40020470 	.word	0x40020470
 800a330:	40020488 	.word	0x40020488
 800a334:	400204a0 	.word	0x400204a0
 800a338:	400204b8 	.word	0x400204b8
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2300      	movs	r3, #0
 800a344:	2b00      	cmp	r3, #0
 800a346:	d00d      	beq.n	800a364 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a34c:	f003 031f 	and.w	r3, r3, #31
 800a350:	2204      	movs	r2, #4
 800a352:	409a      	lsls	r2, r3
 800a354:	6a3b      	ldr	r3, [r7, #32]
 800a356:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a35c:	f043 0204 	orr.w	r2, r3, #4
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a368:	f003 031f 	and.w	r3, r3, #31
 800a36c:	2210      	movs	r2, #16
 800a36e:	409a      	lsls	r2, r3
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	4013      	ands	r3, r2
 800a374:	2b00      	cmp	r3, #0
 800a376:	f000 80a6 	beq.w	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a85      	ldr	r2, [pc, #532]	@ (800a594 <HAL_DMA_IRQHandler+0x690>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d04a      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a83      	ldr	r2, [pc, #524]	@ (800a598 <HAL_DMA_IRQHandler+0x694>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d045      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a82      	ldr	r2, [pc, #520]	@ (800a59c <HAL_DMA_IRQHandler+0x698>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d040      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a80      	ldr	r2, [pc, #512]	@ (800a5a0 <HAL_DMA_IRQHandler+0x69c>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d03b      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a7f      	ldr	r2, [pc, #508]	@ (800a5a4 <HAL_DMA_IRQHandler+0x6a0>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d036      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a7d      	ldr	r2, [pc, #500]	@ (800a5a8 <HAL_DMA_IRQHandler+0x6a4>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d031      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a7c      	ldr	r2, [pc, #496]	@ (800a5ac <HAL_DMA_IRQHandler+0x6a8>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d02c      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a7a      	ldr	r2, [pc, #488]	@ (800a5b0 <HAL_DMA_IRQHandler+0x6ac>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d027      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a79      	ldr	r2, [pc, #484]	@ (800a5b4 <HAL_DMA_IRQHandler+0x6b0>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d022      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a77      	ldr	r2, [pc, #476]	@ (800a5b8 <HAL_DMA_IRQHandler+0x6b4>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d01d      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a76      	ldr	r2, [pc, #472]	@ (800a5bc <HAL_DMA_IRQHandler+0x6b8>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d018      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a74      	ldr	r2, [pc, #464]	@ (800a5c0 <HAL_DMA_IRQHandler+0x6bc>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d013      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a73      	ldr	r2, [pc, #460]	@ (800a5c4 <HAL_DMA_IRQHandler+0x6c0>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d00e      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a71      	ldr	r2, [pc, #452]	@ (800a5c8 <HAL_DMA_IRQHandler+0x6c4>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d009      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a70      	ldr	r2, [pc, #448]	@ (800a5cc <HAL_DMA_IRQHandler+0x6c8>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d004      	beq.n	800a41a <HAL_DMA_IRQHandler+0x516>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a6e      	ldr	r2, [pc, #440]	@ (800a5d0 <HAL_DMA_IRQHandler+0x6cc>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d10a      	bne.n	800a430 <HAL_DMA_IRQHandler+0x52c>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 0308 	and.w	r3, r3, #8
 800a424:	2b00      	cmp	r3, #0
 800a426:	bf14      	ite	ne
 800a428:	2301      	movne	r3, #1
 800a42a:	2300      	moveq	r3, #0
 800a42c:	b2db      	uxtb	r3, r3
 800a42e:	e009      	b.n	800a444 <HAL_DMA_IRQHandler+0x540>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f003 0304 	and.w	r3, r3, #4
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	bf14      	ite	ne
 800a43e:	2301      	movne	r3, #1
 800a440:	2300      	moveq	r3, #0
 800a442:	b2db      	uxtb	r3, r3
 800a444:	2b00      	cmp	r3, #0
 800a446:	d03e      	beq.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a44c:	f003 031f 	and.w	r3, r3, #31
 800a450:	2210      	movs	r2, #16
 800a452:	409a      	lsls	r2, r3
 800a454:	6a3b      	ldr	r3, [r7, #32]
 800a456:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a462:	2b00      	cmp	r3, #0
 800a464:	d018      	beq.n	800a498 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a470:	2b00      	cmp	r3, #0
 800a472:	d108      	bne.n	800a486 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d024      	beq.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	4798      	blx	r3
 800a484:	e01f      	b.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d01b      	beq.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	4798      	blx	r3
 800a496:	e016      	b.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d107      	bne.n	800a4b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681a      	ldr	r2, [r3, #0]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f022 0208 	bic.w	r2, r2, #8
 800a4b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d003      	beq.n	800a4c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4ca:	f003 031f 	and.w	r3, r3, #31
 800a4ce:	2220      	movs	r2, #32
 800a4d0:	409a      	lsls	r2, r3
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	4013      	ands	r3, r2
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	f000 8110 	beq.w	800a6fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a2c      	ldr	r2, [pc, #176]	@ (800a594 <HAL_DMA_IRQHandler+0x690>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d04a      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a2b      	ldr	r2, [pc, #172]	@ (800a598 <HAL_DMA_IRQHandler+0x694>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d045      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a29      	ldr	r2, [pc, #164]	@ (800a59c <HAL_DMA_IRQHandler+0x698>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d040      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a28      	ldr	r2, [pc, #160]	@ (800a5a0 <HAL_DMA_IRQHandler+0x69c>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d03b      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a26      	ldr	r2, [pc, #152]	@ (800a5a4 <HAL_DMA_IRQHandler+0x6a0>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d036      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a25      	ldr	r2, [pc, #148]	@ (800a5a8 <HAL_DMA_IRQHandler+0x6a4>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d031      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a23      	ldr	r2, [pc, #140]	@ (800a5ac <HAL_DMA_IRQHandler+0x6a8>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d02c      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a22      	ldr	r2, [pc, #136]	@ (800a5b0 <HAL_DMA_IRQHandler+0x6ac>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d027      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a20      	ldr	r2, [pc, #128]	@ (800a5b4 <HAL_DMA_IRQHandler+0x6b0>)
 800a532:	4293      	cmp	r3, r2
 800a534:	d022      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4a1f      	ldr	r2, [pc, #124]	@ (800a5b8 <HAL_DMA_IRQHandler+0x6b4>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d01d      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a1d      	ldr	r2, [pc, #116]	@ (800a5bc <HAL_DMA_IRQHandler+0x6b8>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d018      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a1c      	ldr	r2, [pc, #112]	@ (800a5c0 <HAL_DMA_IRQHandler+0x6bc>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d013      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4a1a      	ldr	r2, [pc, #104]	@ (800a5c4 <HAL_DMA_IRQHandler+0x6c0>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d00e      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a19      	ldr	r2, [pc, #100]	@ (800a5c8 <HAL_DMA_IRQHandler+0x6c4>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d009      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a17      	ldr	r2, [pc, #92]	@ (800a5cc <HAL_DMA_IRQHandler+0x6c8>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d004      	beq.n	800a57c <HAL_DMA_IRQHandler+0x678>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a16      	ldr	r2, [pc, #88]	@ (800a5d0 <HAL_DMA_IRQHandler+0x6cc>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d12b      	bne.n	800a5d4 <HAL_DMA_IRQHandler+0x6d0>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f003 0310 	and.w	r3, r3, #16
 800a586:	2b00      	cmp	r3, #0
 800a588:	bf14      	ite	ne
 800a58a:	2301      	movne	r3, #1
 800a58c:	2300      	moveq	r3, #0
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	e02a      	b.n	800a5e8 <HAL_DMA_IRQHandler+0x6e4>
 800a592:	bf00      	nop
 800a594:	40020010 	.word	0x40020010
 800a598:	40020028 	.word	0x40020028
 800a59c:	40020040 	.word	0x40020040
 800a5a0:	40020058 	.word	0x40020058
 800a5a4:	40020070 	.word	0x40020070
 800a5a8:	40020088 	.word	0x40020088
 800a5ac:	400200a0 	.word	0x400200a0
 800a5b0:	400200b8 	.word	0x400200b8
 800a5b4:	40020410 	.word	0x40020410
 800a5b8:	40020428 	.word	0x40020428
 800a5bc:	40020440 	.word	0x40020440
 800a5c0:	40020458 	.word	0x40020458
 800a5c4:	40020470 	.word	0x40020470
 800a5c8:	40020488 	.word	0x40020488
 800a5cc:	400204a0 	.word	0x400204a0
 800a5d0:	400204b8 	.word	0x400204b8
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f003 0302 	and.w	r3, r3, #2
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	bf14      	ite	ne
 800a5e2:	2301      	movne	r3, #1
 800a5e4:	2300      	moveq	r3, #0
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	f000 8087 	beq.w	800a6fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5f2:	f003 031f 	and.w	r3, r3, #31
 800a5f6:	2220      	movs	r2, #32
 800a5f8:	409a      	lsls	r2, r3
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a604:	b2db      	uxtb	r3, r3
 800a606:	2b04      	cmp	r3, #4
 800a608:	d139      	bne.n	800a67e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0216 	bic.w	r2, r2, #22
 800a618:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	695a      	ldr	r2, [r3, #20]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a628:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d103      	bne.n	800a63a <HAL_DMA_IRQHandler+0x736>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a636:	2b00      	cmp	r3, #0
 800a638:	d007      	beq.n	800a64a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f022 0208 	bic.w	r2, r2, #8
 800a648:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a64e:	f003 031f 	and.w	r3, r3, #31
 800a652:	223f      	movs	r2, #63	@ 0x3f
 800a654:	409a      	lsls	r2, r3
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2201      	movs	r2, #1
 800a65e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a66e:	2b00      	cmp	r3, #0
 800a670:	f000 834a 	beq.w	800ad08 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	4798      	blx	r3
          }
          return;
 800a67c:	e344      	b.n	800ad08 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d018      	beq.n	800a6be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a696:	2b00      	cmp	r3, #0
 800a698:	d108      	bne.n	800a6ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d02c      	beq.n	800a6fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	4798      	blx	r3
 800a6aa:	e027      	b.n	800a6fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d023      	beq.n	800a6fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	4798      	blx	r3
 800a6bc:	e01e      	b.n	800a6fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d10f      	bne.n	800a6ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f022 0210 	bic.w	r2, r2, #16
 800a6da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d003      	beq.n	800a6fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a700:	2b00      	cmp	r3, #0
 800a702:	f000 8306 	beq.w	800ad12 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a70a:	f003 0301 	and.w	r3, r3, #1
 800a70e:	2b00      	cmp	r3, #0
 800a710:	f000 8088 	beq.w	800a824 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2204      	movs	r2, #4
 800a718:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a7a      	ldr	r2, [pc, #488]	@ (800a90c <HAL_DMA_IRQHandler+0xa08>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d04a      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a79      	ldr	r2, [pc, #484]	@ (800a910 <HAL_DMA_IRQHandler+0xa0c>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d045      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a77      	ldr	r2, [pc, #476]	@ (800a914 <HAL_DMA_IRQHandler+0xa10>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d040      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a76      	ldr	r2, [pc, #472]	@ (800a918 <HAL_DMA_IRQHandler+0xa14>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d03b      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a74      	ldr	r2, [pc, #464]	@ (800a91c <HAL_DMA_IRQHandler+0xa18>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d036      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a73      	ldr	r2, [pc, #460]	@ (800a920 <HAL_DMA_IRQHandler+0xa1c>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d031      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a71      	ldr	r2, [pc, #452]	@ (800a924 <HAL_DMA_IRQHandler+0xa20>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d02c      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	4a70      	ldr	r2, [pc, #448]	@ (800a928 <HAL_DMA_IRQHandler+0xa24>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d027      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4a6e      	ldr	r2, [pc, #440]	@ (800a92c <HAL_DMA_IRQHandler+0xa28>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d022      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4a6d      	ldr	r2, [pc, #436]	@ (800a930 <HAL_DMA_IRQHandler+0xa2c>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d01d      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4a6b      	ldr	r2, [pc, #428]	@ (800a934 <HAL_DMA_IRQHandler+0xa30>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d018      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4a6a      	ldr	r2, [pc, #424]	@ (800a938 <HAL_DMA_IRQHandler+0xa34>)
 800a790:	4293      	cmp	r3, r2
 800a792:	d013      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a68      	ldr	r2, [pc, #416]	@ (800a93c <HAL_DMA_IRQHandler+0xa38>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d00e      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a67      	ldr	r2, [pc, #412]	@ (800a940 <HAL_DMA_IRQHandler+0xa3c>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d009      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a65      	ldr	r2, [pc, #404]	@ (800a944 <HAL_DMA_IRQHandler+0xa40>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d004      	beq.n	800a7bc <HAL_DMA_IRQHandler+0x8b8>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4a64      	ldr	r2, [pc, #400]	@ (800a948 <HAL_DMA_IRQHandler+0xa44>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d108      	bne.n	800a7ce <HAL_DMA_IRQHandler+0x8ca>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 0201 	bic.w	r2, r2, #1
 800a7ca:	601a      	str	r2, [r3, #0]
 800a7cc:	e007      	b.n	800a7de <HAL_DMA_IRQHandler+0x8da>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f022 0201 	bic.w	r2, r2, #1
 800a7dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	60fb      	str	r3, [r7, #12]
 800a7e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d307      	bcc.n	800a7fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f003 0301 	and.w	r3, r3, #1
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d1f2      	bne.n	800a7de <HAL_DMA_IRQHandler+0x8da>
 800a7f8:	e000      	b.n	800a7fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a7fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0301 	and.w	r3, r3, #1
 800a806:	2b00      	cmp	r3, #0
 800a808:	d004      	beq.n	800a814 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2203      	movs	r2, #3
 800a80e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a812:	e003      	b.n	800a81c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2200      	movs	r2, #0
 800a820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a828:	2b00      	cmp	r3, #0
 800a82a:	f000 8272 	beq.w	800ad12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	4798      	blx	r3
 800a836:	e26c      	b.n	800ad12 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4a43      	ldr	r2, [pc, #268]	@ (800a94c <HAL_DMA_IRQHandler+0xa48>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d022      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a42      	ldr	r2, [pc, #264]	@ (800a950 <HAL_DMA_IRQHandler+0xa4c>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d01d      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a40      	ldr	r2, [pc, #256]	@ (800a954 <HAL_DMA_IRQHandler+0xa50>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d018      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a3f      	ldr	r2, [pc, #252]	@ (800a958 <HAL_DMA_IRQHandler+0xa54>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d013      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4a3d      	ldr	r2, [pc, #244]	@ (800a95c <HAL_DMA_IRQHandler+0xa58>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d00e      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4a3c      	ldr	r2, [pc, #240]	@ (800a960 <HAL_DMA_IRQHandler+0xa5c>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d009      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a3a      	ldr	r2, [pc, #232]	@ (800a964 <HAL_DMA_IRQHandler+0xa60>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d004      	beq.n	800a888 <HAL_DMA_IRQHandler+0x984>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a39      	ldr	r2, [pc, #228]	@ (800a968 <HAL_DMA_IRQHandler+0xa64>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d101      	bne.n	800a88c <HAL_DMA_IRQHandler+0x988>
 800a888:	2301      	movs	r3, #1
 800a88a:	e000      	b.n	800a88e <HAL_DMA_IRQHandler+0x98a>
 800a88c:	2300      	movs	r3, #0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f000 823f 	beq.w	800ad12 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8a0:	f003 031f 	and.w	r3, r3, #31
 800a8a4:	2204      	movs	r2, #4
 800a8a6:	409a      	lsls	r2, r3
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f000 80cd 	beq.w	800aa4c <HAL_DMA_IRQHandler+0xb48>
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	f003 0304 	and.w	r3, r3, #4
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	f000 80c7 	beq.w	800aa4c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8c2:	f003 031f 	and.w	r3, r3, #31
 800a8c6:	2204      	movs	r2, #4
 800a8c8:	409a      	lsls	r2, r3
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d049      	beq.n	800a96c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d109      	bne.n	800a8f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	f000 8210 	beq.w	800ad0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a8f4:	e20a      	b.n	800ad0c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	f000 8206 	beq.w	800ad0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a908:	e200      	b.n	800ad0c <HAL_DMA_IRQHandler+0xe08>
 800a90a:	bf00      	nop
 800a90c:	40020010 	.word	0x40020010
 800a910:	40020028 	.word	0x40020028
 800a914:	40020040 	.word	0x40020040
 800a918:	40020058 	.word	0x40020058
 800a91c:	40020070 	.word	0x40020070
 800a920:	40020088 	.word	0x40020088
 800a924:	400200a0 	.word	0x400200a0
 800a928:	400200b8 	.word	0x400200b8
 800a92c:	40020410 	.word	0x40020410
 800a930:	40020428 	.word	0x40020428
 800a934:	40020440 	.word	0x40020440
 800a938:	40020458 	.word	0x40020458
 800a93c:	40020470 	.word	0x40020470
 800a940:	40020488 	.word	0x40020488
 800a944:	400204a0 	.word	0x400204a0
 800a948:	400204b8 	.word	0x400204b8
 800a94c:	58025408 	.word	0x58025408
 800a950:	5802541c 	.word	0x5802541c
 800a954:	58025430 	.word	0x58025430
 800a958:	58025444 	.word	0x58025444
 800a95c:	58025458 	.word	0x58025458
 800a960:	5802546c 	.word	0x5802546c
 800a964:	58025480 	.word	0x58025480
 800a968:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	f003 0320 	and.w	r3, r3, #32
 800a972:	2b00      	cmp	r3, #0
 800a974:	d160      	bne.n	800aa38 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a7f      	ldr	r2, [pc, #508]	@ (800ab78 <HAL_DMA_IRQHandler+0xc74>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d04a      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a7d      	ldr	r2, [pc, #500]	@ (800ab7c <HAL_DMA_IRQHandler+0xc78>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d045      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a7c      	ldr	r2, [pc, #496]	@ (800ab80 <HAL_DMA_IRQHandler+0xc7c>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d040      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	4a7a      	ldr	r2, [pc, #488]	@ (800ab84 <HAL_DMA_IRQHandler+0xc80>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d03b      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a79      	ldr	r2, [pc, #484]	@ (800ab88 <HAL_DMA_IRQHandler+0xc84>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d036      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4a77      	ldr	r2, [pc, #476]	@ (800ab8c <HAL_DMA_IRQHandler+0xc88>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d031      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a76      	ldr	r2, [pc, #472]	@ (800ab90 <HAL_DMA_IRQHandler+0xc8c>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d02c      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a74      	ldr	r2, [pc, #464]	@ (800ab94 <HAL_DMA_IRQHandler+0xc90>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d027      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a73      	ldr	r2, [pc, #460]	@ (800ab98 <HAL_DMA_IRQHandler+0xc94>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d022      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a71      	ldr	r2, [pc, #452]	@ (800ab9c <HAL_DMA_IRQHandler+0xc98>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d01d      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a70      	ldr	r2, [pc, #448]	@ (800aba0 <HAL_DMA_IRQHandler+0xc9c>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d018      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4a6e      	ldr	r2, [pc, #440]	@ (800aba4 <HAL_DMA_IRQHandler+0xca0>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d013      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	4a6d      	ldr	r2, [pc, #436]	@ (800aba8 <HAL_DMA_IRQHandler+0xca4>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d00e      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a6b      	ldr	r2, [pc, #428]	@ (800abac <HAL_DMA_IRQHandler+0xca8>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d009      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a6a      	ldr	r2, [pc, #424]	@ (800abb0 <HAL_DMA_IRQHandler+0xcac>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d004      	beq.n	800aa16 <HAL_DMA_IRQHandler+0xb12>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a68      	ldr	r2, [pc, #416]	@ (800abb4 <HAL_DMA_IRQHandler+0xcb0>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d108      	bne.n	800aa28 <HAL_DMA_IRQHandler+0xb24>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681a      	ldr	r2, [r3, #0]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f022 0208 	bic.w	r2, r2, #8
 800aa24:	601a      	str	r2, [r3, #0]
 800aa26:	e007      	b.n	800aa38 <HAL_DMA_IRQHandler+0xb34>
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f022 0204 	bic.w	r2, r2, #4
 800aa36:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	f000 8165 	beq.w	800ad0c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa4a:	e15f      	b.n	800ad0c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa50:	f003 031f 	and.w	r3, r3, #31
 800aa54:	2202      	movs	r2, #2
 800aa56:	409a      	lsls	r2, r3
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	f000 80c5 	beq.w	800abec <HAL_DMA_IRQHandler+0xce8>
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	f003 0302 	and.w	r3, r3, #2
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	f000 80bf 	beq.w	800abec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa72:	f003 031f 	and.w	r3, r3, #31
 800aa76:	2202      	movs	r2, #2
 800aa78:	409a      	lsls	r2, r3
 800aa7a:	69fb      	ldr	r3, [r7, #28]
 800aa7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d018      	beq.n	800aaba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d109      	bne.n	800aaa6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f000 813a 	beq.w	800ad10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aaa4:	e134      	b.n	800ad10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	f000 8130 	beq.w	800ad10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aab8:	e12a      	b.n	800ad10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	f003 0320 	and.w	r3, r3, #32
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	f040 8089 	bne.w	800abd8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4a2b      	ldr	r2, [pc, #172]	@ (800ab78 <HAL_DMA_IRQHandler+0xc74>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d04a      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a29      	ldr	r2, [pc, #164]	@ (800ab7c <HAL_DMA_IRQHandler+0xc78>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d045      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4a28      	ldr	r2, [pc, #160]	@ (800ab80 <HAL_DMA_IRQHandler+0xc7c>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d040      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a26      	ldr	r2, [pc, #152]	@ (800ab84 <HAL_DMA_IRQHandler+0xc80>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d03b      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a25      	ldr	r2, [pc, #148]	@ (800ab88 <HAL_DMA_IRQHandler+0xc84>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d036      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a23      	ldr	r2, [pc, #140]	@ (800ab8c <HAL_DMA_IRQHandler+0xc88>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d031      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4a22      	ldr	r2, [pc, #136]	@ (800ab90 <HAL_DMA_IRQHandler+0xc8c>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d02c      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a20      	ldr	r2, [pc, #128]	@ (800ab94 <HAL_DMA_IRQHandler+0xc90>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d027      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a1f      	ldr	r2, [pc, #124]	@ (800ab98 <HAL_DMA_IRQHandler+0xc94>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d022      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a1d      	ldr	r2, [pc, #116]	@ (800ab9c <HAL_DMA_IRQHandler+0xc98>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d01d      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a1c      	ldr	r2, [pc, #112]	@ (800aba0 <HAL_DMA_IRQHandler+0xc9c>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d018      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a1a      	ldr	r2, [pc, #104]	@ (800aba4 <HAL_DMA_IRQHandler+0xca0>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d013      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a19      	ldr	r2, [pc, #100]	@ (800aba8 <HAL_DMA_IRQHandler+0xca4>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d00e      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a17      	ldr	r2, [pc, #92]	@ (800abac <HAL_DMA_IRQHandler+0xca8>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d009      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	4a16      	ldr	r2, [pc, #88]	@ (800abb0 <HAL_DMA_IRQHandler+0xcac>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d004      	beq.n	800ab66 <HAL_DMA_IRQHandler+0xc62>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a14      	ldr	r2, [pc, #80]	@ (800abb4 <HAL_DMA_IRQHandler+0xcb0>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d128      	bne.n	800abb8 <HAL_DMA_IRQHandler+0xcb4>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 0214 	bic.w	r2, r2, #20
 800ab74:	601a      	str	r2, [r3, #0]
 800ab76:	e027      	b.n	800abc8 <HAL_DMA_IRQHandler+0xcc4>
 800ab78:	40020010 	.word	0x40020010
 800ab7c:	40020028 	.word	0x40020028
 800ab80:	40020040 	.word	0x40020040
 800ab84:	40020058 	.word	0x40020058
 800ab88:	40020070 	.word	0x40020070
 800ab8c:	40020088 	.word	0x40020088
 800ab90:	400200a0 	.word	0x400200a0
 800ab94:	400200b8 	.word	0x400200b8
 800ab98:	40020410 	.word	0x40020410
 800ab9c:	40020428 	.word	0x40020428
 800aba0:	40020440 	.word	0x40020440
 800aba4:	40020458 	.word	0x40020458
 800aba8:	40020470 	.word	0x40020470
 800abac:	40020488 	.word	0x40020488
 800abb0:	400204a0 	.word	0x400204a0
 800abb4:	400204b8 	.word	0x400204b8
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f022 020a 	bic.w	r2, r2, #10
 800abc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abdc:	2b00      	cmp	r3, #0
 800abde:	f000 8097 	beq.w	800ad10 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800abea:	e091      	b.n	800ad10 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800abf0:	f003 031f 	and.w	r3, r3, #31
 800abf4:	2208      	movs	r2, #8
 800abf6:	409a      	lsls	r2, r3
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	4013      	ands	r3, r2
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	f000 8088 	beq.w	800ad12 <HAL_DMA_IRQHandler+0xe0e>
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	f003 0308 	and.w	r3, r3, #8
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f000 8082 	beq.w	800ad12 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a41      	ldr	r2, [pc, #260]	@ (800ad18 <HAL_DMA_IRQHandler+0xe14>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d04a      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a3f      	ldr	r2, [pc, #252]	@ (800ad1c <HAL_DMA_IRQHandler+0xe18>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d045      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4a3e      	ldr	r2, [pc, #248]	@ (800ad20 <HAL_DMA_IRQHandler+0xe1c>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d040      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	4a3c      	ldr	r2, [pc, #240]	@ (800ad24 <HAL_DMA_IRQHandler+0xe20>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d03b      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	4a3b      	ldr	r2, [pc, #236]	@ (800ad28 <HAL_DMA_IRQHandler+0xe24>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d036      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	4a39      	ldr	r2, [pc, #228]	@ (800ad2c <HAL_DMA_IRQHandler+0xe28>)
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d031      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	4a38      	ldr	r2, [pc, #224]	@ (800ad30 <HAL_DMA_IRQHandler+0xe2c>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d02c      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a36      	ldr	r2, [pc, #216]	@ (800ad34 <HAL_DMA_IRQHandler+0xe30>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d027      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	4a35      	ldr	r2, [pc, #212]	@ (800ad38 <HAL_DMA_IRQHandler+0xe34>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d022      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	4a33      	ldr	r2, [pc, #204]	@ (800ad3c <HAL_DMA_IRQHandler+0xe38>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d01d      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4a32      	ldr	r2, [pc, #200]	@ (800ad40 <HAL_DMA_IRQHandler+0xe3c>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d018      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	4a30      	ldr	r2, [pc, #192]	@ (800ad44 <HAL_DMA_IRQHandler+0xe40>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d013      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a2f      	ldr	r2, [pc, #188]	@ (800ad48 <HAL_DMA_IRQHandler+0xe44>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d00e      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a2d      	ldr	r2, [pc, #180]	@ (800ad4c <HAL_DMA_IRQHandler+0xe48>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d009      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a2c      	ldr	r2, [pc, #176]	@ (800ad50 <HAL_DMA_IRQHandler+0xe4c>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d004      	beq.n	800acae <HAL_DMA_IRQHandler+0xdaa>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4a2a      	ldr	r2, [pc, #168]	@ (800ad54 <HAL_DMA_IRQHandler+0xe50>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d108      	bne.n	800acc0 <HAL_DMA_IRQHandler+0xdbc>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f022 021c 	bic.w	r2, r2, #28
 800acbc:	601a      	str	r2, [r3, #0]
 800acbe:	e007      	b.n	800acd0 <HAL_DMA_IRQHandler+0xdcc>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f022 020e 	bic.w	r2, r2, #14
 800acce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acd4:	f003 031f 	and.w	r3, r3, #31
 800acd8:	2201      	movs	r2, #1
 800acda:	409a      	lsls	r2, r3
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2201      	movs	r2, #1
 800ace4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2201      	movs	r2, #1
 800acea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d009      	beq.n	800ad12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	4798      	blx	r3
 800ad06:	e004      	b.n	800ad12 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800ad08:	bf00      	nop
 800ad0a:	e002      	b.n	800ad12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ad0c:	bf00      	nop
 800ad0e:	e000      	b.n	800ad12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ad10:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800ad12:	3728      	adds	r7, #40	@ 0x28
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}
 800ad18:	40020010 	.word	0x40020010
 800ad1c:	40020028 	.word	0x40020028
 800ad20:	40020040 	.word	0x40020040
 800ad24:	40020058 	.word	0x40020058
 800ad28:	40020070 	.word	0x40020070
 800ad2c:	40020088 	.word	0x40020088
 800ad30:	400200a0 	.word	0x400200a0
 800ad34:	400200b8 	.word	0x400200b8
 800ad38:	40020410 	.word	0x40020410
 800ad3c:	40020428 	.word	0x40020428
 800ad40:	40020440 	.word	0x40020440
 800ad44:	40020458 	.word	0x40020458
 800ad48:	40020470 	.word	0x40020470
 800ad4c:	40020488 	.word	0x40020488
 800ad50:	400204a0 	.word	0x400204a0
 800ad54:	400204b8 	.word	0x400204b8

0800ad58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b087      	sub	sp, #28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	60f8      	str	r0, [r7, #12]
 800ad60:	60b9      	str	r1, [r7, #8]
 800ad62:	607a      	str	r2, [r7, #4]
 800ad64:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad6a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad70:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	4a7f      	ldr	r2, [pc, #508]	@ (800af74 <DMA_SetConfig+0x21c>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d072      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a7d      	ldr	r2, [pc, #500]	@ (800af78 <DMA_SetConfig+0x220>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d06d      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a7c      	ldr	r2, [pc, #496]	@ (800af7c <DMA_SetConfig+0x224>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d068      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	4a7a      	ldr	r2, [pc, #488]	@ (800af80 <DMA_SetConfig+0x228>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d063      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a79      	ldr	r2, [pc, #484]	@ (800af84 <DMA_SetConfig+0x22c>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d05e      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a77      	ldr	r2, [pc, #476]	@ (800af88 <DMA_SetConfig+0x230>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d059      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a76      	ldr	r2, [pc, #472]	@ (800af8c <DMA_SetConfig+0x234>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d054      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4a74      	ldr	r2, [pc, #464]	@ (800af90 <DMA_SetConfig+0x238>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d04f      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	4a73      	ldr	r2, [pc, #460]	@ (800af94 <DMA_SetConfig+0x23c>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d04a      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a71      	ldr	r2, [pc, #452]	@ (800af98 <DMA_SetConfig+0x240>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d045      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a70      	ldr	r2, [pc, #448]	@ (800af9c <DMA_SetConfig+0x244>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d040      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a6e      	ldr	r2, [pc, #440]	@ (800afa0 <DMA_SetConfig+0x248>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d03b      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a6d      	ldr	r2, [pc, #436]	@ (800afa4 <DMA_SetConfig+0x24c>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d036      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a6b      	ldr	r2, [pc, #428]	@ (800afa8 <DMA_SetConfig+0x250>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d031      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a6a      	ldr	r2, [pc, #424]	@ (800afac <DMA_SetConfig+0x254>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d02c      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a68      	ldr	r2, [pc, #416]	@ (800afb0 <DMA_SetConfig+0x258>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d027      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a67      	ldr	r2, [pc, #412]	@ (800afb4 <DMA_SetConfig+0x25c>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d022      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a65      	ldr	r2, [pc, #404]	@ (800afb8 <DMA_SetConfig+0x260>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d01d      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a64      	ldr	r2, [pc, #400]	@ (800afbc <DMA_SetConfig+0x264>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d018      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a62      	ldr	r2, [pc, #392]	@ (800afc0 <DMA_SetConfig+0x268>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d013      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	4a61      	ldr	r2, [pc, #388]	@ (800afc4 <DMA_SetConfig+0x26c>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d00e      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a5f      	ldr	r2, [pc, #380]	@ (800afc8 <DMA_SetConfig+0x270>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d009      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	4a5e      	ldr	r2, [pc, #376]	@ (800afcc <DMA_SetConfig+0x274>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d004      	beq.n	800ae62 <DMA_SetConfig+0x10a>
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a5c      	ldr	r2, [pc, #368]	@ (800afd0 <DMA_SetConfig+0x278>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d101      	bne.n	800ae66 <DMA_SetConfig+0x10e>
 800ae62:	2301      	movs	r3, #1
 800ae64:	e000      	b.n	800ae68 <DMA_SetConfig+0x110>
 800ae66:	2300      	movs	r3, #0
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d00d      	beq.n	800ae88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae70:	68fa      	ldr	r2, [r7, #12]
 800ae72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800ae74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d004      	beq.n	800ae88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae82:	68fa      	ldr	r2, [r7, #12]
 800ae84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ae86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a39      	ldr	r2, [pc, #228]	@ (800af74 <DMA_SetConfig+0x21c>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d04a      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a38      	ldr	r2, [pc, #224]	@ (800af78 <DMA_SetConfig+0x220>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d045      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a36      	ldr	r2, [pc, #216]	@ (800af7c <DMA_SetConfig+0x224>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d040      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a35      	ldr	r2, [pc, #212]	@ (800af80 <DMA_SetConfig+0x228>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d03b      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a33      	ldr	r2, [pc, #204]	@ (800af84 <DMA_SetConfig+0x22c>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d036      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a32      	ldr	r2, [pc, #200]	@ (800af88 <DMA_SetConfig+0x230>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d031      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a30      	ldr	r2, [pc, #192]	@ (800af8c <DMA_SetConfig+0x234>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d02c      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a2f      	ldr	r2, [pc, #188]	@ (800af90 <DMA_SetConfig+0x238>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d027      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a2d      	ldr	r2, [pc, #180]	@ (800af94 <DMA_SetConfig+0x23c>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d022      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a2c      	ldr	r2, [pc, #176]	@ (800af98 <DMA_SetConfig+0x240>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d01d      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a2a      	ldr	r2, [pc, #168]	@ (800af9c <DMA_SetConfig+0x244>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d018      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	4a29      	ldr	r2, [pc, #164]	@ (800afa0 <DMA_SetConfig+0x248>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d013      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a27      	ldr	r2, [pc, #156]	@ (800afa4 <DMA_SetConfig+0x24c>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d00e      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4a26      	ldr	r2, [pc, #152]	@ (800afa8 <DMA_SetConfig+0x250>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d009      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a24      	ldr	r2, [pc, #144]	@ (800afac <DMA_SetConfig+0x254>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d004      	beq.n	800af28 <DMA_SetConfig+0x1d0>
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4a23      	ldr	r2, [pc, #140]	@ (800afb0 <DMA_SetConfig+0x258>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d101      	bne.n	800af2c <DMA_SetConfig+0x1d4>
 800af28:	2301      	movs	r3, #1
 800af2a:	e000      	b.n	800af2e <DMA_SetConfig+0x1d6>
 800af2c:	2300      	movs	r3, #0
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d059      	beq.n	800afe6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af36:	f003 031f 	and.w	r3, r3, #31
 800af3a:	223f      	movs	r2, #63	@ 0x3f
 800af3c:	409a      	lsls	r2, r3
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800af50:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	2b40      	cmp	r3, #64	@ 0x40
 800af60:	d138      	bne.n	800afd4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800af72:	e086      	b.n	800b082 <DMA_SetConfig+0x32a>
 800af74:	40020010 	.word	0x40020010
 800af78:	40020028 	.word	0x40020028
 800af7c:	40020040 	.word	0x40020040
 800af80:	40020058 	.word	0x40020058
 800af84:	40020070 	.word	0x40020070
 800af88:	40020088 	.word	0x40020088
 800af8c:	400200a0 	.word	0x400200a0
 800af90:	400200b8 	.word	0x400200b8
 800af94:	40020410 	.word	0x40020410
 800af98:	40020428 	.word	0x40020428
 800af9c:	40020440 	.word	0x40020440
 800afa0:	40020458 	.word	0x40020458
 800afa4:	40020470 	.word	0x40020470
 800afa8:	40020488 	.word	0x40020488
 800afac:	400204a0 	.word	0x400204a0
 800afb0:	400204b8 	.word	0x400204b8
 800afb4:	58025408 	.word	0x58025408
 800afb8:	5802541c 	.word	0x5802541c
 800afbc:	58025430 	.word	0x58025430
 800afc0:	58025444 	.word	0x58025444
 800afc4:	58025458 	.word	0x58025458
 800afc8:	5802546c 	.word	0x5802546c
 800afcc:	58025480 	.word	0x58025480
 800afd0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	60da      	str	r2, [r3, #12]
}
 800afe4:	e04d      	b.n	800b082 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a29      	ldr	r2, [pc, #164]	@ (800b090 <DMA_SetConfig+0x338>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d022      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a27      	ldr	r2, [pc, #156]	@ (800b094 <DMA_SetConfig+0x33c>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d01d      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a26      	ldr	r2, [pc, #152]	@ (800b098 <DMA_SetConfig+0x340>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d018      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a24      	ldr	r2, [pc, #144]	@ (800b09c <DMA_SetConfig+0x344>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d013      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4a23      	ldr	r2, [pc, #140]	@ (800b0a0 <DMA_SetConfig+0x348>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d00e      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a21      	ldr	r2, [pc, #132]	@ (800b0a4 <DMA_SetConfig+0x34c>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d009      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	4a20      	ldr	r2, [pc, #128]	@ (800b0a8 <DMA_SetConfig+0x350>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d004      	beq.n	800b036 <DMA_SetConfig+0x2de>
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a1e      	ldr	r2, [pc, #120]	@ (800b0ac <DMA_SetConfig+0x354>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d101      	bne.n	800b03a <DMA_SetConfig+0x2e2>
 800b036:	2301      	movs	r3, #1
 800b038:	e000      	b.n	800b03c <DMA_SetConfig+0x2e4>
 800b03a:	2300      	movs	r3, #0
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d020      	beq.n	800b082 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b044:	f003 031f 	and.w	r3, r3, #31
 800b048:	2201      	movs	r2, #1
 800b04a:	409a      	lsls	r2, r3
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	683a      	ldr	r2, [r7, #0]
 800b056:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	2b40      	cmp	r3, #64	@ 0x40
 800b05e:	d108      	bne.n	800b072 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	68ba      	ldr	r2, [r7, #8]
 800b06e:	60da      	str	r2, [r3, #12]
}
 800b070:	e007      	b.n	800b082 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	68ba      	ldr	r2, [r7, #8]
 800b078:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	60da      	str	r2, [r3, #12]
}
 800b082:	bf00      	nop
 800b084:	371c      	adds	r7, #28
 800b086:	46bd      	mov	sp, r7
 800b088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08c:	4770      	bx	lr
 800b08e:	bf00      	nop
 800b090:	58025408 	.word	0x58025408
 800b094:	5802541c 	.word	0x5802541c
 800b098:	58025430 	.word	0x58025430
 800b09c:	58025444 	.word	0x58025444
 800b0a0:	58025458 	.word	0x58025458
 800b0a4:	5802546c 	.word	0x5802546c
 800b0a8:	58025480 	.word	0x58025480
 800b0ac:	58025494 	.word	0x58025494

0800b0b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b085      	sub	sp, #20
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a42      	ldr	r2, [pc, #264]	@ (800b1c8 <DMA_CalcBaseAndBitshift+0x118>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d04a      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a41      	ldr	r2, [pc, #260]	@ (800b1cc <DMA_CalcBaseAndBitshift+0x11c>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d045      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a3f      	ldr	r2, [pc, #252]	@ (800b1d0 <DMA_CalcBaseAndBitshift+0x120>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d040      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4a3e      	ldr	r2, [pc, #248]	@ (800b1d4 <DMA_CalcBaseAndBitshift+0x124>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d03b      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a3c      	ldr	r2, [pc, #240]	@ (800b1d8 <DMA_CalcBaseAndBitshift+0x128>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d036      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a3b      	ldr	r2, [pc, #236]	@ (800b1dc <DMA_CalcBaseAndBitshift+0x12c>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d031      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4a39      	ldr	r2, [pc, #228]	@ (800b1e0 <DMA_CalcBaseAndBitshift+0x130>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d02c      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	4a38      	ldr	r2, [pc, #224]	@ (800b1e4 <DMA_CalcBaseAndBitshift+0x134>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d027      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a36      	ldr	r2, [pc, #216]	@ (800b1e8 <DMA_CalcBaseAndBitshift+0x138>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d022      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a35      	ldr	r2, [pc, #212]	@ (800b1ec <DMA_CalcBaseAndBitshift+0x13c>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d01d      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	4a33      	ldr	r2, [pc, #204]	@ (800b1f0 <DMA_CalcBaseAndBitshift+0x140>)
 800b122:	4293      	cmp	r3, r2
 800b124:	d018      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4a32      	ldr	r2, [pc, #200]	@ (800b1f4 <DMA_CalcBaseAndBitshift+0x144>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d013      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	4a30      	ldr	r2, [pc, #192]	@ (800b1f8 <DMA_CalcBaseAndBitshift+0x148>)
 800b136:	4293      	cmp	r3, r2
 800b138:	d00e      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4a2f      	ldr	r2, [pc, #188]	@ (800b1fc <DMA_CalcBaseAndBitshift+0x14c>)
 800b140:	4293      	cmp	r3, r2
 800b142:	d009      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4a2d      	ldr	r2, [pc, #180]	@ (800b200 <DMA_CalcBaseAndBitshift+0x150>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d004      	beq.n	800b158 <DMA_CalcBaseAndBitshift+0xa8>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	4a2c      	ldr	r2, [pc, #176]	@ (800b204 <DMA_CalcBaseAndBitshift+0x154>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d101      	bne.n	800b15c <DMA_CalcBaseAndBitshift+0xac>
 800b158:	2301      	movs	r3, #1
 800b15a:	e000      	b.n	800b15e <DMA_CalcBaseAndBitshift+0xae>
 800b15c:	2300      	movs	r3, #0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d024      	beq.n	800b1ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	b2db      	uxtb	r3, r3
 800b168:	3b10      	subs	r3, #16
 800b16a:	4a27      	ldr	r2, [pc, #156]	@ (800b208 <DMA_CalcBaseAndBitshift+0x158>)
 800b16c:	fba2 2303 	umull	r2, r3, r2, r3
 800b170:	091b      	lsrs	r3, r3, #4
 800b172:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f003 0307 	and.w	r3, r3, #7
 800b17a:	4a24      	ldr	r2, [pc, #144]	@ (800b20c <DMA_CalcBaseAndBitshift+0x15c>)
 800b17c:	5cd3      	ldrb	r3, [r2, r3]
 800b17e:	461a      	mov	r2, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	2b03      	cmp	r3, #3
 800b188:	d908      	bls.n	800b19c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	4b1f      	ldr	r3, [pc, #124]	@ (800b210 <DMA_CalcBaseAndBitshift+0x160>)
 800b192:	4013      	ands	r3, r2
 800b194:	1d1a      	adds	r2, r3, #4
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	659a      	str	r2, [r3, #88]	@ 0x58
 800b19a:	e00d      	b.n	800b1b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b210 <DMA_CalcBaseAndBitshift+0x160>)
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1aa:	e005      	b.n	800b1b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3714      	adds	r7, #20
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr
 800b1c8:	40020010 	.word	0x40020010
 800b1cc:	40020028 	.word	0x40020028
 800b1d0:	40020040 	.word	0x40020040
 800b1d4:	40020058 	.word	0x40020058
 800b1d8:	40020070 	.word	0x40020070
 800b1dc:	40020088 	.word	0x40020088
 800b1e0:	400200a0 	.word	0x400200a0
 800b1e4:	400200b8 	.word	0x400200b8
 800b1e8:	40020410 	.word	0x40020410
 800b1ec:	40020428 	.word	0x40020428
 800b1f0:	40020440 	.word	0x40020440
 800b1f4:	40020458 	.word	0x40020458
 800b1f8:	40020470 	.word	0x40020470
 800b1fc:	40020488 	.word	0x40020488
 800b200:	400204a0 	.word	0x400204a0
 800b204:	400204b8 	.word	0x400204b8
 800b208:	aaaaaaab 	.word	0xaaaaaaab
 800b20c:	0801df30 	.word	0x0801df30
 800b210:	fffffc00 	.word	0xfffffc00

0800b214 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b214:	b480      	push	{r7}
 800b216:	b085      	sub	sp, #20
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	699b      	ldr	r3, [r3, #24]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d120      	bne.n	800b26a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	d858      	bhi.n	800b2e2 <DMA_CheckFifoParam+0xce>
 800b230:	a201      	add	r2, pc, #4	@ (adr r2, 800b238 <DMA_CheckFifoParam+0x24>)
 800b232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b236:	bf00      	nop
 800b238:	0800b249 	.word	0x0800b249
 800b23c:	0800b25b 	.word	0x0800b25b
 800b240:	0800b249 	.word	0x0800b249
 800b244:	0800b2e3 	.word	0x0800b2e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d048      	beq.n	800b2e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800b254:	2301      	movs	r3, #1
 800b256:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b258:	e045      	b.n	800b2e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b25e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b262:	d142      	bne.n	800b2ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800b264:	2301      	movs	r3, #1
 800b266:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b268:	e03f      	b.n	800b2ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	699b      	ldr	r3, [r3, #24]
 800b26e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b272:	d123      	bne.n	800b2bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b278:	2b03      	cmp	r3, #3
 800b27a:	d838      	bhi.n	800b2ee <DMA_CheckFifoParam+0xda>
 800b27c:	a201      	add	r2, pc, #4	@ (adr r2, 800b284 <DMA_CheckFifoParam+0x70>)
 800b27e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b282:	bf00      	nop
 800b284:	0800b295 	.word	0x0800b295
 800b288:	0800b29b 	.word	0x0800b29b
 800b28c:	0800b295 	.word	0x0800b295
 800b290:	0800b2ad 	.word	0x0800b2ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800b294:	2301      	movs	r3, #1
 800b296:	73fb      	strb	r3, [r7, #15]
        break;
 800b298:	e030      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b29e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d025      	beq.n	800b2f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b2aa:	e022      	b.n	800b2f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b2b4:	d11f      	bne.n	800b2f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b2ba:	e01c      	b.n	800b2f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c0:	2b02      	cmp	r3, #2
 800b2c2:	d902      	bls.n	800b2ca <DMA_CheckFifoParam+0xb6>
 800b2c4:	2b03      	cmp	r3, #3
 800b2c6:	d003      	beq.n	800b2d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800b2c8:	e018      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	73fb      	strb	r3, [r7, #15]
        break;
 800b2ce:	e015      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00e      	beq.n	800b2fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	73fb      	strb	r3, [r7, #15]
    break;
 800b2e0:	e00b      	b.n	800b2fa <DMA_CheckFifoParam+0xe6>
        break;
 800b2e2:	bf00      	nop
 800b2e4:	e00a      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        break;
 800b2e6:	bf00      	nop
 800b2e8:	e008      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        break;
 800b2ea:	bf00      	nop
 800b2ec:	e006      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        break;
 800b2ee:	bf00      	nop
 800b2f0:	e004      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        break;
 800b2f2:	bf00      	nop
 800b2f4:	e002      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
        break;
 800b2f6:	bf00      	nop
 800b2f8:	e000      	b.n	800b2fc <DMA_CheckFifoParam+0xe8>
    break;
 800b2fa:	bf00      	nop
    }
  }

  return status;
 800b2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3714      	adds	r7, #20
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop

0800b30c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b085      	sub	sp, #20
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4a38      	ldr	r2, [pc, #224]	@ (800b400 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d022      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a36      	ldr	r2, [pc, #216]	@ (800b404 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d01d      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	4a35      	ldr	r2, [pc, #212]	@ (800b408 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d018      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a33      	ldr	r2, [pc, #204]	@ (800b40c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d013      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a32      	ldr	r2, [pc, #200]	@ (800b410 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d00e      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a30      	ldr	r2, [pc, #192]	@ (800b414 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d009      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a2f      	ldr	r2, [pc, #188]	@ (800b418 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d004      	beq.n	800b36a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a2d      	ldr	r2, [pc, #180]	@ (800b41c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d101      	bne.n	800b36e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800b36a:	2301      	movs	r3, #1
 800b36c:	e000      	b.n	800b370 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800b36e:	2300      	movs	r3, #0
 800b370:	2b00      	cmp	r3, #0
 800b372:	d01a      	beq.n	800b3aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	3b08      	subs	r3, #8
 800b37c:	4a28      	ldr	r2, [pc, #160]	@ (800b420 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800b37e:	fba2 2303 	umull	r2, r3, r2, r3
 800b382:	091b      	lsrs	r3, r3, #4
 800b384:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800b386:	68fa      	ldr	r2, [r7, #12]
 800b388:	4b26      	ldr	r3, [pc, #152]	@ (800b424 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800b38a:	4413      	add	r3, r2
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	461a      	mov	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	4a24      	ldr	r2, [pc, #144]	@ (800b428 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800b398:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f003 031f 	and.w	r3, r3, #31
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	409a      	lsls	r2, r3
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800b3a8:	e024      	b.n	800b3f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	3b10      	subs	r3, #16
 800b3b2:	4a1e      	ldr	r2, [pc, #120]	@ (800b42c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800b3b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b3b8:	091b      	lsrs	r3, r3, #4
 800b3ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	4a1c      	ldr	r2, [pc, #112]	@ (800b430 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d806      	bhi.n	800b3d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	4a1b      	ldr	r2, [pc, #108]	@ (800b434 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d902      	bls.n	800b3d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	3308      	adds	r3, #8
 800b3d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800b3d2:	68fa      	ldr	r2, [r7, #12]
 800b3d4:	4b18      	ldr	r3, [pc, #96]	@ (800b438 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800b3d6:	4413      	add	r3, r2
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	461a      	mov	r2, r3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	4a16      	ldr	r2, [pc, #88]	@ (800b43c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800b3e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f003 031f 	and.w	r3, r3, #31
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	409a      	lsls	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b3f4:	bf00      	nop
 800b3f6:	3714      	adds	r7, #20
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	58025408 	.word	0x58025408
 800b404:	5802541c 	.word	0x5802541c
 800b408:	58025430 	.word	0x58025430
 800b40c:	58025444 	.word	0x58025444
 800b410:	58025458 	.word	0x58025458
 800b414:	5802546c 	.word	0x5802546c
 800b418:	58025480 	.word	0x58025480
 800b41c:	58025494 	.word	0x58025494
 800b420:	cccccccd 	.word	0xcccccccd
 800b424:	16009600 	.word	0x16009600
 800b428:	58025880 	.word	0x58025880
 800b42c:	aaaaaaab 	.word	0xaaaaaaab
 800b430:	400204b8 	.word	0x400204b8
 800b434:	4002040f 	.word	0x4002040f
 800b438:	10008200 	.word	0x10008200
 800b43c:	40020880 	.word	0x40020880

0800b440 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b440:	b480      	push	{r7}
 800b442:	b085      	sub	sp, #20
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	b2db      	uxtb	r3, r3
 800b44e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d04a      	beq.n	800b4ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2b08      	cmp	r3, #8
 800b45a:	d847      	bhi.n	800b4ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a25      	ldr	r2, [pc, #148]	@ (800b4f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d022      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	4a24      	ldr	r2, [pc, #144]	@ (800b4fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d01d      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	4a22      	ldr	r2, [pc, #136]	@ (800b500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d018      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	4a21      	ldr	r2, [pc, #132]	@ (800b504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d013      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4a1f      	ldr	r2, [pc, #124]	@ (800b508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d00e      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a1e      	ldr	r2, [pc, #120]	@ (800b50c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d009      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a1c      	ldr	r2, [pc, #112]	@ (800b510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d004      	beq.n	800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4a1b      	ldr	r2, [pc, #108]	@ (800b514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d101      	bne.n	800b4b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	e000      	b.n	800b4b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00a      	beq.n	800b4cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	4b17      	ldr	r3, [pc, #92]	@ (800b518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800b4ba:	4413      	add	r3, r2
 800b4bc:	009b      	lsls	r3, r3, #2
 800b4be:	461a      	mov	r2, r3
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a15      	ldr	r2, [pc, #84]	@ (800b51c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800b4c8:	671a      	str	r2, [r3, #112]	@ 0x70
 800b4ca:	e009      	b.n	800b4e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b4cc:	68fa      	ldr	r2, [r7, #12]
 800b4ce:	4b14      	ldr	r3, [pc, #80]	@ (800b520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800b4d0:	4413      	add	r3, r2
 800b4d2:	009b      	lsls	r3, r3, #2
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a11      	ldr	r2, [pc, #68]	@ (800b524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800b4de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	409a      	lsls	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800b4ec:	bf00      	nop
 800b4ee:	3714      	adds	r7, #20
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr
 800b4f8:	58025408 	.word	0x58025408
 800b4fc:	5802541c 	.word	0x5802541c
 800b500:	58025430 	.word	0x58025430
 800b504:	58025444 	.word	0x58025444
 800b508:	58025458 	.word	0x58025458
 800b50c:	5802546c 	.word	0x5802546c
 800b510:	58025480 	.word	0x58025480
 800b514:	58025494 	.word	0x58025494
 800b518:	1600963f 	.word	0x1600963f
 800b51c:	58025940 	.word	0x58025940
 800b520:	1000823f 	.word	0x1000823f
 800b524:	40020940 	.word	0x40020940

0800b528 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b528:	b480      	push	{r7}
 800b52a:	b089      	sub	sp, #36	@ 0x24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b532:	2300      	movs	r3, #0
 800b534:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b536:	4b86      	ldr	r3, [pc, #536]	@ (800b750 <HAL_GPIO_Init+0x228>)
 800b538:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b53a:	e18c      	b.n	800b856 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	681a      	ldr	r2, [r3, #0]
 800b540:	2101      	movs	r1, #1
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	fa01 f303 	lsl.w	r3, r1, r3
 800b548:	4013      	ands	r3, r2
 800b54a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	f000 817e 	beq.w	800b850 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	f003 0303 	and.w	r3, r3, #3
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d005      	beq.n	800b56c <HAL_GPIO_Init+0x44>
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	f003 0303 	and.w	r3, r3, #3
 800b568:	2b02      	cmp	r3, #2
 800b56a:	d130      	bne.n	800b5ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b572:	69fb      	ldr	r3, [r7, #28]
 800b574:	005b      	lsls	r3, r3, #1
 800b576:	2203      	movs	r2, #3
 800b578:	fa02 f303 	lsl.w	r3, r2, r3
 800b57c:	43db      	mvns	r3, r3
 800b57e:	69ba      	ldr	r2, [r7, #24]
 800b580:	4013      	ands	r3, r2
 800b582:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	68da      	ldr	r2, [r3, #12]
 800b588:	69fb      	ldr	r3, [r7, #28]
 800b58a:	005b      	lsls	r3, r3, #1
 800b58c:	fa02 f303 	lsl.w	r3, r2, r3
 800b590:	69ba      	ldr	r2, [r7, #24]
 800b592:	4313      	orrs	r3, r2
 800b594:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	69ba      	ldr	r2, [r7, #24]
 800b59a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	69fb      	ldr	r3, [r7, #28]
 800b5a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5aa:	43db      	mvns	r3, r3
 800b5ac:	69ba      	ldr	r2, [r7, #24]
 800b5ae:	4013      	ands	r3, r2
 800b5b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	091b      	lsrs	r3, r3, #4
 800b5b8:	f003 0201 	and.w	r2, r3, #1
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	fa02 f303 	lsl.w	r3, r2, r3
 800b5c2:	69ba      	ldr	r2, [r7, #24]
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	69ba      	ldr	r2, [r7, #24]
 800b5cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	685b      	ldr	r3, [r3, #4]
 800b5d2:	f003 0303 	and.w	r3, r3, #3
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d017      	beq.n	800b60a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b5e0:	69fb      	ldr	r3, [r7, #28]
 800b5e2:	005b      	lsls	r3, r3, #1
 800b5e4:	2203      	movs	r2, #3
 800b5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ea:	43db      	mvns	r3, r3
 800b5ec:	69ba      	ldr	r2, [r7, #24]
 800b5ee:	4013      	ands	r3, r2
 800b5f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	689a      	ldr	r2, [r3, #8]
 800b5f6:	69fb      	ldr	r3, [r7, #28]
 800b5f8:	005b      	lsls	r3, r3, #1
 800b5fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b5fe:	69ba      	ldr	r2, [r7, #24]
 800b600:	4313      	orrs	r3, r2
 800b602:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	69ba      	ldr	r2, [r7, #24]
 800b608:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	f003 0303 	and.w	r3, r3, #3
 800b612:	2b02      	cmp	r3, #2
 800b614:	d123      	bne.n	800b65e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b616:	69fb      	ldr	r3, [r7, #28]
 800b618:	08da      	lsrs	r2, r3, #3
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	3208      	adds	r2, #8
 800b61e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	f003 0307 	and.w	r3, r3, #7
 800b62a:	009b      	lsls	r3, r3, #2
 800b62c:	220f      	movs	r2, #15
 800b62e:	fa02 f303 	lsl.w	r3, r2, r3
 800b632:	43db      	mvns	r3, r3
 800b634:	69ba      	ldr	r2, [r7, #24]
 800b636:	4013      	ands	r3, r2
 800b638:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	691a      	ldr	r2, [r3, #16]
 800b63e:	69fb      	ldr	r3, [r7, #28]
 800b640:	f003 0307 	and.w	r3, r3, #7
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	fa02 f303 	lsl.w	r3, r2, r3
 800b64a:	69ba      	ldr	r2, [r7, #24]
 800b64c:	4313      	orrs	r3, r2
 800b64e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b650:	69fb      	ldr	r3, [r7, #28]
 800b652:	08da      	lsrs	r2, r3, #3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	3208      	adds	r2, #8
 800b658:	69b9      	ldr	r1, [r7, #24]
 800b65a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b664:	69fb      	ldr	r3, [r7, #28]
 800b666:	005b      	lsls	r3, r3, #1
 800b668:	2203      	movs	r2, #3
 800b66a:	fa02 f303 	lsl.w	r3, r2, r3
 800b66e:	43db      	mvns	r3, r3
 800b670:	69ba      	ldr	r2, [r7, #24]
 800b672:	4013      	ands	r3, r2
 800b674:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	f003 0203 	and.w	r2, r3, #3
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	005b      	lsls	r3, r3, #1
 800b682:	fa02 f303 	lsl.w	r3, r2, r3
 800b686:	69ba      	ldr	r2, [r7, #24]
 800b688:	4313      	orrs	r3, r2
 800b68a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	69ba      	ldr	r2, [r7, #24]
 800b690:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	f000 80d8 	beq.w	800b850 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b6a0:	4b2c      	ldr	r3, [pc, #176]	@ (800b754 <HAL_GPIO_Init+0x22c>)
 800b6a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6a6:	4a2b      	ldr	r2, [pc, #172]	@ (800b754 <HAL_GPIO_Init+0x22c>)
 800b6a8:	f043 0302 	orr.w	r3, r3, #2
 800b6ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b6b0:	4b28      	ldr	r3, [pc, #160]	@ (800b754 <HAL_GPIO_Init+0x22c>)
 800b6b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6b6:	f003 0302 	and.w	r3, r3, #2
 800b6ba:	60fb      	str	r3, [r7, #12]
 800b6bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b6be:	4a26      	ldr	r2, [pc, #152]	@ (800b758 <HAL_GPIO_Init+0x230>)
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	089b      	lsrs	r3, r3, #2
 800b6c4:	3302      	adds	r3, #2
 800b6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b6cc:	69fb      	ldr	r3, [r7, #28]
 800b6ce:	f003 0303 	and.w	r3, r3, #3
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	220f      	movs	r2, #15
 800b6d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6da:	43db      	mvns	r3, r3
 800b6dc:	69ba      	ldr	r2, [r7, #24]
 800b6de:	4013      	ands	r3, r2
 800b6e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a1d      	ldr	r2, [pc, #116]	@ (800b75c <HAL_GPIO_Init+0x234>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d04a      	beq.n	800b780 <HAL_GPIO_Init+0x258>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4a1c      	ldr	r2, [pc, #112]	@ (800b760 <HAL_GPIO_Init+0x238>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d02b      	beq.n	800b74a <HAL_GPIO_Init+0x222>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a1b      	ldr	r2, [pc, #108]	@ (800b764 <HAL_GPIO_Init+0x23c>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d025      	beq.n	800b746 <HAL_GPIO_Init+0x21e>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	4a1a      	ldr	r2, [pc, #104]	@ (800b768 <HAL_GPIO_Init+0x240>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d01f      	beq.n	800b742 <HAL_GPIO_Init+0x21a>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	4a19      	ldr	r2, [pc, #100]	@ (800b76c <HAL_GPIO_Init+0x244>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d019      	beq.n	800b73e <HAL_GPIO_Init+0x216>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	4a18      	ldr	r2, [pc, #96]	@ (800b770 <HAL_GPIO_Init+0x248>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d013      	beq.n	800b73a <HAL_GPIO_Init+0x212>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	4a17      	ldr	r2, [pc, #92]	@ (800b774 <HAL_GPIO_Init+0x24c>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d00d      	beq.n	800b736 <HAL_GPIO_Init+0x20e>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	4a16      	ldr	r2, [pc, #88]	@ (800b778 <HAL_GPIO_Init+0x250>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d007      	beq.n	800b732 <HAL_GPIO_Init+0x20a>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	4a15      	ldr	r2, [pc, #84]	@ (800b77c <HAL_GPIO_Init+0x254>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d101      	bne.n	800b72e <HAL_GPIO_Init+0x206>
 800b72a:	2309      	movs	r3, #9
 800b72c:	e029      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b72e:	230a      	movs	r3, #10
 800b730:	e027      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b732:	2307      	movs	r3, #7
 800b734:	e025      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b736:	2306      	movs	r3, #6
 800b738:	e023      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b73a:	2305      	movs	r3, #5
 800b73c:	e021      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b73e:	2304      	movs	r3, #4
 800b740:	e01f      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b742:	2303      	movs	r3, #3
 800b744:	e01d      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b746:	2302      	movs	r3, #2
 800b748:	e01b      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b74a:	2301      	movs	r3, #1
 800b74c:	e019      	b.n	800b782 <HAL_GPIO_Init+0x25a>
 800b74e:	bf00      	nop
 800b750:	58000080 	.word	0x58000080
 800b754:	58024400 	.word	0x58024400
 800b758:	58000400 	.word	0x58000400
 800b75c:	58020000 	.word	0x58020000
 800b760:	58020400 	.word	0x58020400
 800b764:	58020800 	.word	0x58020800
 800b768:	58020c00 	.word	0x58020c00
 800b76c:	58021000 	.word	0x58021000
 800b770:	58021400 	.word	0x58021400
 800b774:	58021800 	.word	0x58021800
 800b778:	58021c00 	.word	0x58021c00
 800b77c:	58022400 	.word	0x58022400
 800b780:	2300      	movs	r3, #0
 800b782:	69fa      	ldr	r2, [r7, #28]
 800b784:	f002 0203 	and.w	r2, r2, #3
 800b788:	0092      	lsls	r2, r2, #2
 800b78a:	4093      	lsls	r3, r2
 800b78c:	69ba      	ldr	r2, [r7, #24]
 800b78e:	4313      	orrs	r3, r2
 800b790:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b792:	4938      	ldr	r1, [pc, #224]	@ (800b874 <HAL_GPIO_Init+0x34c>)
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	089b      	lsrs	r3, r3, #2
 800b798:	3302      	adds	r3, #2
 800b79a:	69ba      	ldr	r2, [r7, #24]
 800b79c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b7a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	43db      	mvns	r3, r3
 800b7ac:	69ba      	ldr	r2, [r7, #24]
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d003      	beq.n	800b7c6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b7c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b7ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	43db      	mvns	r3, r3
 800b7da:	69ba      	ldr	r2, [r7, #24]
 800b7dc:	4013      	ands	r3, r2
 800b7de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d003      	beq.n	800b7f4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b7ec:	69ba      	ldr	r2, [r7, #24]
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	4313      	orrs	r3, r2
 800b7f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b7f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	43db      	mvns	r3, r3
 800b806:	69ba      	ldr	r2, [r7, #24]
 800b808:	4013      	ands	r3, r2
 800b80a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b814:	2b00      	cmp	r3, #0
 800b816:	d003      	beq.n	800b820 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b818:	69ba      	ldr	r2, [r7, #24]
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	4313      	orrs	r3, r2
 800b81e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	43db      	mvns	r3, r3
 800b830:	69ba      	ldr	r2, [r7, #24]
 800b832:	4013      	ands	r3, r2
 800b834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d003      	beq.n	800b84a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b842:	69ba      	ldr	r2, [r7, #24]
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	4313      	orrs	r3, r2
 800b848:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	69ba      	ldr	r2, [r7, #24]
 800b84e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b850:	69fb      	ldr	r3, [r7, #28]
 800b852:	3301      	adds	r3, #1
 800b854:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	69fb      	ldr	r3, [r7, #28]
 800b85c:	fa22 f303 	lsr.w	r3, r2, r3
 800b860:	2b00      	cmp	r3, #0
 800b862:	f47f ae6b 	bne.w	800b53c <HAL_GPIO_Init+0x14>
  }
}
 800b866:	bf00      	nop
 800b868:	bf00      	nop
 800b86a:	3724      	adds	r7, #36	@ 0x24
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr
 800b874:	58000400 	.word	0x58000400

0800b878 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	460b      	mov	r3, r1
 800b882:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	691a      	ldr	r2, [r3, #16]
 800b888:	887b      	ldrh	r3, [r7, #2]
 800b88a:	4013      	ands	r3, r2
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d002      	beq.n	800b896 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b890:	2301      	movs	r3, #1
 800b892:	73fb      	strb	r3, [r7, #15]
 800b894:	e001      	b.n	800b89a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b896:	2300      	movs	r3, #0
 800b898:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b89a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	807b      	strh	r3, [r7, #2]
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b8b8:	787b      	ldrb	r3, [r7, #1]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d003      	beq.n	800b8c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b8be:	887a      	ldrh	r2, [r7, #2]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b8c4:	e003      	b.n	800b8ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b8c6:	887b      	ldrh	r3, [r7, #2]
 800b8c8:	041a      	lsls	r2, r3, #16
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	619a      	str	r2, [r3, #24]
}
 800b8ce:	bf00      	nop
 800b8d0:	370c      	adds	r7, #12
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d8:	4770      	bx	lr

0800b8da <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b082      	sub	sp, #8
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800b8e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b8ec:	88fb      	ldrh	r3, [r7, #6]
 800b8ee:	4013      	ands	r3, r2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d008      	beq.n	800b906 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b8f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8f8:	88fb      	ldrh	r3, [r7, #6]
 800b8fa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b8fe:	88fb      	ldrh	r3, [r7, #6]
 800b900:	4618      	mov	r0, r3
 800b902:	f7f5 fcf3 	bl	80012ec <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800b906:	bf00      	nop
 800b908:	3708      	adds	r7, #8
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
	...

0800b910 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d101      	bne.n	800b922 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b91e:	2301      	movs	r3, #1
 800b920:	e08b      	b.n	800ba3a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d106      	bne.n	800b93c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2200      	movs	r2, #0
 800b932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f7f6 fe3c 	bl	80025b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2224      	movs	r2, #36	@ 0x24
 800b940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f022 0201 	bic.w	r2, r2, #1
 800b952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	685a      	ldr	r2, [r3, #4]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b960:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	689a      	ldr	r2, [r3, #8]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b970:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	68db      	ldr	r3, [r3, #12]
 800b976:	2b01      	cmp	r3, #1
 800b978:	d107      	bne.n	800b98a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	689a      	ldr	r2, [r3, #8]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b986:	609a      	str	r2, [r3, #8]
 800b988:	e006      	b.n	800b998 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	689a      	ldr	r2, [r3, #8]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b996:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	2b02      	cmp	r3, #2
 800b99e:	d108      	bne.n	800b9b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	685a      	ldr	r2, [r3, #4]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9ae:	605a      	str	r2, [r3, #4]
 800b9b0:	e007      	b.n	800b9c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b9c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	6859      	ldr	r1, [r3, #4]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	4b1d      	ldr	r3, [pc, #116]	@ (800ba44 <HAL_I2C_Init+0x134>)
 800b9ce:	430b      	orrs	r3, r1
 800b9d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	68da      	ldr	r2, [r3, #12]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b9e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	691a      	ldr	r2, [r3, #16]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	695b      	ldr	r3, [r3, #20]
 800b9ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	699b      	ldr	r3, [r3, #24]
 800b9f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	430a      	orrs	r2, r1
 800b9fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	69d9      	ldr	r1, [r3, #28]
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6a1a      	ldr	r2, [r3, #32]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	430a      	orrs	r2, r1
 800ba0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	681a      	ldr	r2, [r3, #0]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f042 0201 	orr.w	r2, r2, #1
 800ba1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2220      	movs	r2, #32
 800ba26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ba38:	2300      	movs	r3, #0
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3708      	adds	r7, #8
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	02008000 	.word	0x02008000

0800ba48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba58:	b2db      	uxtb	r3, r3
 800ba5a:	2b20      	cmp	r3, #32
 800ba5c:	d138      	bne.n	800bad0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d101      	bne.n	800ba6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ba68:	2302      	movs	r3, #2
 800ba6a:	e032      	b.n	800bad2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2224      	movs	r2, #36	@ 0x24
 800ba78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	681a      	ldr	r2, [r3, #0]
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f022 0201 	bic.w	r2, r2, #1
 800ba8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ba9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	6819      	ldr	r1, [r3, #0]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	683a      	ldr	r2, [r7, #0]
 800baa8:	430a      	orrs	r2, r1
 800baaa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f042 0201 	orr.w	r2, r2, #1
 800baba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2220      	movs	r2, #32
 800bac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bacc:	2300      	movs	r3, #0
 800bace:	e000      	b.n	800bad2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bad0:	2302      	movs	r3, #2
  }
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	370c      	adds	r7, #12
 800bad6:	46bd      	mov	sp, r7
 800bad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800badc:	4770      	bx	lr

0800bade <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bade:	b480      	push	{r7}
 800bae0:	b085      	sub	sp, #20
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	6078      	str	r0, [r7, #4]
 800bae6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	2b20      	cmp	r3, #32
 800baf2:	d139      	bne.n	800bb68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d101      	bne.n	800bb02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bafe:	2302      	movs	r3, #2
 800bb00:	e033      	b.n	800bb6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2201      	movs	r2, #1
 800bb06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2224      	movs	r2, #36	@ 0x24
 800bb0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f022 0201 	bic.w	r2, r2, #1
 800bb20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bb30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	021b      	lsls	r3, r3, #8
 800bb36:	68fa      	ldr	r2, [r7, #12]
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	68fa      	ldr	r2, [r7, #12]
 800bb42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	f042 0201 	orr.w	r2, r2, #1
 800bb52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2220      	movs	r2, #32
 800bb58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb64:	2300      	movs	r3, #0
 800bb66:	e000      	b.n	800bb6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bb68:	2302      	movs	r3, #2
  }
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3714      	adds	r7, #20
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb76:	b580      	push	{r7, lr}
 800bb78:	b086      	sub	sp, #24
 800bb7a:	af02      	add	r7, sp, #8
 800bb7c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d101      	bne.n	800bb88 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bb84:	2301      	movs	r3, #1
 800bb86:	e0fe      	b.n	800bd86 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bb8e:	b2db      	uxtb	r3, r3
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d106      	bne.n	800bba2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f00c fb5f 	bl	8018260 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2203      	movs	r2, #3
 800bba6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f008 ff1b 	bl	80149ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6818      	ldr	r0, [r3, #0]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	7c1a      	ldrb	r2, [r3, #16]
 800bbbc:	f88d 2000 	strb.w	r2, [sp]
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bbc4:	f008 fdec 	bl	80147a0 <USB_CoreInit>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d005      	beq.n	800bbda <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2202      	movs	r2, #2
 800bbd2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e0d5      	b.n	800bd86 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	2100      	movs	r1, #0
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f008 ff13 	bl	8014a0c <USB_SetCurrentMode>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d005      	beq.n	800bbf8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2202      	movs	r2, #2
 800bbf0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	e0c6      	b.n	800bd86 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
 800bbfc:	e04a      	b.n	800bc94 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bbfe:	7bfa      	ldrb	r2, [r7, #15]
 800bc00:	6879      	ldr	r1, [r7, #4]
 800bc02:	4613      	mov	r3, r2
 800bc04:	00db      	lsls	r3, r3, #3
 800bc06:	4413      	add	r3, r2
 800bc08:	009b      	lsls	r3, r3, #2
 800bc0a:	440b      	add	r3, r1
 800bc0c:	3315      	adds	r3, #21
 800bc0e:	2201      	movs	r2, #1
 800bc10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bc12:	7bfa      	ldrb	r2, [r7, #15]
 800bc14:	6879      	ldr	r1, [r7, #4]
 800bc16:	4613      	mov	r3, r2
 800bc18:	00db      	lsls	r3, r3, #3
 800bc1a:	4413      	add	r3, r2
 800bc1c:	009b      	lsls	r3, r3, #2
 800bc1e:	440b      	add	r3, r1
 800bc20:	3314      	adds	r3, #20
 800bc22:	7bfa      	ldrb	r2, [r7, #15]
 800bc24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bc26:	7bfa      	ldrb	r2, [r7, #15]
 800bc28:	7bfb      	ldrb	r3, [r7, #15]
 800bc2a:	b298      	uxth	r0, r3
 800bc2c:	6879      	ldr	r1, [r7, #4]
 800bc2e:	4613      	mov	r3, r2
 800bc30:	00db      	lsls	r3, r3, #3
 800bc32:	4413      	add	r3, r2
 800bc34:	009b      	lsls	r3, r3, #2
 800bc36:	440b      	add	r3, r1
 800bc38:	332e      	adds	r3, #46	@ 0x2e
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bc3e:	7bfa      	ldrb	r2, [r7, #15]
 800bc40:	6879      	ldr	r1, [r7, #4]
 800bc42:	4613      	mov	r3, r2
 800bc44:	00db      	lsls	r3, r3, #3
 800bc46:	4413      	add	r3, r2
 800bc48:	009b      	lsls	r3, r3, #2
 800bc4a:	440b      	add	r3, r1
 800bc4c:	3318      	adds	r3, #24
 800bc4e:	2200      	movs	r2, #0
 800bc50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bc52:	7bfa      	ldrb	r2, [r7, #15]
 800bc54:	6879      	ldr	r1, [r7, #4]
 800bc56:	4613      	mov	r3, r2
 800bc58:	00db      	lsls	r3, r3, #3
 800bc5a:	4413      	add	r3, r2
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	440b      	add	r3, r1
 800bc60:	331c      	adds	r3, #28
 800bc62:	2200      	movs	r2, #0
 800bc64:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc66:	7bfa      	ldrb	r2, [r7, #15]
 800bc68:	6879      	ldr	r1, [r7, #4]
 800bc6a:	4613      	mov	r3, r2
 800bc6c:	00db      	lsls	r3, r3, #3
 800bc6e:	4413      	add	r3, r2
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	440b      	add	r3, r1
 800bc74:	3320      	adds	r3, #32
 800bc76:	2200      	movs	r2, #0
 800bc78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc7a:	7bfa      	ldrb	r2, [r7, #15]
 800bc7c:	6879      	ldr	r1, [r7, #4]
 800bc7e:	4613      	mov	r3, r2
 800bc80:	00db      	lsls	r3, r3, #3
 800bc82:	4413      	add	r3, r2
 800bc84:	009b      	lsls	r3, r3, #2
 800bc86:	440b      	add	r3, r1
 800bc88:	3324      	adds	r3, #36	@ 0x24
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc8e:	7bfb      	ldrb	r3, [r7, #15]
 800bc90:	3301      	adds	r3, #1
 800bc92:	73fb      	strb	r3, [r7, #15]
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	791b      	ldrb	r3, [r3, #4]
 800bc98:	7bfa      	ldrb	r2, [r7, #15]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d3af      	bcc.n	800bbfe <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc9e:	2300      	movs	r3, #0
 800bca0:	73fb      	strb	r3, [r7, #15]
 800bca2:	e044      	b.n	800bd2e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bca4:	7bfa      	ldrb	r2, [r7, #15]
 800bca6:	6879      	ldr	r1, [r7, #4]
 800bca8:	4613      	mov	r3, r2
 800bcaa:	00db      	lsls	r3, r3, #3
 800bcac:	4413      	add	r3, r2
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	440b      	add	r3, r1
 800bcb2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bcba:	7bfa      	ldrb	r2, [r7, #15]
 800bcbc:	6879      	ldr	r1, [r7, #4]
 800bcbe:	4613      	mov	r3, r2
 800bcc0:	00db      	lsls	r3, r3, #3
 800bcc2:	4413      	add	r3, r2
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	440b      	add	r3, r1
 800bcc8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bccc:	7bfa      	ldrb	r2, [r7, #15]
 800bcce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bcd0:	7bfa      	ldrb	r2, [r7, #15]
 800bcd2:	6879      	ldr	r1, [r7, #4]
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	00db      	lsls	r3, r3, #3
 800bcd8:	4413      	add	r3, r2
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	440b      	add	r3, r1
 800bcde:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bce2:	2200      	movs	r2, #0
 800bce4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bce6:	7bfa      	ldrb	r2, [r7, #15]
 800bce8:	6879      	ldr	r1, [r7, #4]
 800bcea:	4613      	mov	r3, r2
 800bcec:	00db      	lsls	r3, r3, #3
 800bcee:	4413      	add	r3, r2
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	440b      	add	r3, r1
 800bcf4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bcfc:	7bfa      	ldrb	r2, [r7, #15]
 800bcfe:	6879      	ldr	r1, [r7, #4]
 800bd00:	4613      	mov	r3, r2
 800bd02:	00db      	lsls	r3, r3, #3
 800bd04:	4413      	add	r3, r2
 800bd06:	009b      	lsls	r3, r3, #2
 800bd08:	440b      	add	r3, r1
 800bd0a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bd0e:	2200      	movs	r2, #0
 800bd10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bd12:	7bfa      	ldrb	r2, [r7, #15]
 800bd14:	6879      	ldr	r1, [r7, #4]
 800bd16:	4613      	mov	r3, r2
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	4413      	add	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	440b      	add	r3, r1
 800bd20:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bd24:	2200      	movs	r2, #0
 800bd26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	73fb      	strb	r3, [r7, #15]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	791b      	ldrb	r3, [r3, #4]
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d3b5      	bcc.n	800bca4 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6818      	ldr	r0, [r3, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	7c1a      	ldrb	r2, [r3, #16]
 800bd40:	f88d 2000 	strb.w	r2, [sp]
 800bd44:	3304      	adds	r3, #4
 800bd46:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bd48:	f008 feac 	bl	8014aa4 <USB_DevInit>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d005      	beq.n	800bd5e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2202      	movs	r2, #2
 800bd56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e013      	b.n	800bd86 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2200      	movs	r2, #0
 800bd62:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	7b1b      	ldrb	r3, [r3, #12]
 800bd70:	2b01      	cmp	r3, #1
 800bd72:	d102      	bne.n	800bd7a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f001 f96d 	bl	800d054 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f009 feeb 	bl	8015b5a <USB_DevDisconnect>

  return HAL_OK;
 800bd84:	2300      	movs	r3, #0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3710      	adds	r7, #16
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}

0800bd8e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd8e:	b580      	push	{r7, lr}
 800bd90:	b084      	sub	sp, #16
 800bd92:	af00      	add	r7, sp, #0
 800bd94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	d101      	bne.n	800bdaa <HAL_PCD_Start+0x1c>
 800bda6:	2302      	movs	r3, #2
 800bda8:	e022      	b.n	800bdf0 <HAL_PCD_Start+0x62>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2201      	movs	r2, #1
 800bdae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	68db      	ldr	r3, [r3, #12]
 800bdb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d009      	beq.n	800bdd2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	d105      	bne.n	800bdd2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f008 fdf6 	bl	80149c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	4618      	mov	r0, r3
 800bde2:	f009 fe99 	bl	8015b18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bdee:	2300      	movs	r3, #0
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bdf8:	b590      	push	{r4, r7, lr}
 800bdfa:	b08d      	sub	sp, #52	@ 0x34
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be06:	6a3b      	ldr	r3, [r7, #32]
 800be08:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4618      	mov	r0, r3
 800be10:	f009 ff57 	bl	8015cc2 <USB_GetMode>
 800be14:	4603      	mov	r3, r0
 800be16:	2b00      	cmp	r3, #0
 800be18:	f040 84b9 	bne.w	800c78e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4618      	mov	r0, r3
 800be22:	f009 febb 	bl	8015b9c <USB_ReadInterrupts>
 800be26:	4603      	mov	r3, r0
 800be28:	2b00      	cmp	r3, #0
 800be2a:	f000 84af 	beq.w	800c78c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800be2e:	69fb      	ldr	r3, [r7, #28]
 800be30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	0a1b      	lsrs	r3, r3, #8
 800be38:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	4618      	mov	r0, r3
 800be48:	f009 fea8 	bl	8015b9c <USB_ReadInterrupts>
 800be4c:	4603      	mov	r3, r0
 800be4e:	f003 0302 	and.w	r3, r3, #2
 800be52:	2b02      	cmp	r3, #2
 800be54:	d107      	bne.n	800be66 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	695a      	ldr	r2, [r3, #20]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f002 0202 	and.w	r2, r2, #2
 800be64:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4618      	mov	r0, r3
 800be6c:	f009 fe96 	bl	8015b9c <USB_ReadInterrupts>
 800be70:	4603      	mov	r3, r0
 800be72:	f003 0310 	and.w	r3, r3, #16
 800be76:	2b10      	cmp	r3, #16
 800be78:	d161      	bne.n	800bf3e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	699a      	ldr	r2, [r3, #24]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f022 0210 	bic.w	r2, r2, #16
 800be88:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800be8a:	6a3b      	ldr	r3, [r7, #32]
 800be8c:	6a1b      	ldr	r3, [r3, #32]
 800be8e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	f003 020f 	and.w	r2, r3, #15
 800be96:	4613      	mov	r3, r2
 800be98:	00db      	lsls	r3, r3, #3
 800be9a:	4413      	add	r3, r2
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	4413      	add	r3, r2
 800bea6:	3304      	adds	r3, #4
 800bea8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	0c5b      	lsrs	r3, r3, #17
 800beae:	f003 030f 	and.w	r3, r3, #15
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	d124      	bne.n	800bf00 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800beb6:	69ba      	ldr	r2, [r7, #24]
 800beb8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800bebc:	4013      	ands	r3, r2
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d035      	beq.n	800bf2e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	091b      	lsrs	r3, r3, #4
 800beca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800becc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bed0:	b29b      	uxth	r3, r3
 800bed2:	461a      	mov	r2, r3
 800bed4:	6a38      	ldr	r0, [r7, #32]
 800bed6:	f009 fccd 	bl	8015874 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	68da      	ldr	r2, [r3, #12]
 800bede:	69bb      	ldr	r3, [r7, #24]
 800bee0:	091b      	lsrs	r3, r3, #4
 800bee2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bee6:	441a      	add	r2, r3
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	695a      	ldr	r2, [r3, #20]
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	091b      	lsrs	r3, r3, #4
 800bef4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bef8:	441a      	add	r2, r3
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	615a      	str	r2, [r3, #20]
 800befe:	e016      	b.n	800bf2e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bf00:	69bb      	ldr	r3, [r7, #24]
 800bf02:	0c5b      	lsrs	r3, r3, #17
 800bf04:	f003 030f 	and.w	r3, r3, #15
 800bf08:	2b06      	cmp	r3, #6
 800bf0a:	d110      	bne.n	800bf2e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bf12:	2208      	movs	r2, #8
 800bf14:	4619      	mov	r1, r3
 800bf16:	6a38      	ldr	r0, [r7, #32]
 800bf18:	f009 fcac 	bl	8015874 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bf1c:	697b      	ldr	r3, [r7, #20]
 800bf1e:	695a      	ldr	r2, [r3, #20]
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	091b      	lsrs	r3, r3, #4
 800bf24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bf28:	441a      	add	r2, r3
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	699a      	ldr	r2, [r3, #24]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f042 0210 	orr.w	r2, r2, #16
 800bf3c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	4618      	mov	r0, r3
 800bf44:	f009 fe2a 	bl	8015b9c <USB_ReadInterrupts>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bf52:	f040 80a7 	bne.w	800c0a4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bf56:	2300      	movs	r3, #0
 800bf58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f009 fe2f 	bl	8015bc2 <USB_ReadDevAllOutEpInterrupt>
 800bf64:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bf66:	e099      	b.n	800c09c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bf68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf6a:	f003 0301 	and.w	r3, r3, #1
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	f000 808e 	beq.w	800c090 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf7a:	b2d2      	uxtb	r2, r2
 800bf7c:	4611      	mov	r1, r2
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f009 fe53 	bl	8015c2a <USB_ReadDevOutEPInterrupt>
 800bf84:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	f003 0301 	and.w	r3, r3, #1
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00c      	beq.n	800bfaa <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf92:	015a      	lsls	r2, r3, #5
 800bf94:	69fb      	ldr	r3, [r7, #28]
 800bf96:	4413      	add	r3, r2
 800bf98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bfa2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f000 fecf 	bl	800cd48 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	f003 0308 	and.w	r3, r3, #8
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00c      	beq.n	800bfce <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb6:	015a      	lsls	r2, r3, #5
 800bfb8:	69fb      	ldr	r3, [r7, #28]
 800bfba:	4413      	add	r3, r2
 800bfbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	2308      	movs	r3, #8
 800bfc4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bfc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 ffa5 	bl	800cf18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	f003 0310 	and.w	r3, r3, #16
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d008      	beq.n	800bfea <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bfd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfda:	015a      	lsls	r2, r3, #5
 800bfdc:	69fb      	ldr	r3, [r7, #28]
 800bfde:	4413      	add	r3, r2
 800bfe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	2310      	movs	r3, #16
 800bfe8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	f003 0302 	and.w	r3, r3, #2
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d030      	beq.n	800c056 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bff4:	6a3b      	ldr	r3, [r7, #32]
 800bff6:	695b      	ldr	r3, [r3, #20]
 800bff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bffc:	2b80      	cmp	r3, #128	@ 0x80
 800bffe:	d109      	bne.n	800c014 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	69fa      	ldr	r2, [r7, #28]
 800c00a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c00e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c012:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c016:	4613      	mov	r3, r2
 800c018:	00db      	lsls	r3, r3, #3
 800c01a:	4413      	add	r3, r2
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	4413      	add	r3, r2
 800c026:	3304      	adds	r3, #4
 800c028:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	78db      	ldrb	r3, [r3, #3]
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d108      	bne.n	800c044 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	2200      	movs	r2, #0
 800c036:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	4619      	mov	r1, r3
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f00c fa06 	bl	8018450 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c046:	015a      	lsls	r2, r3, #5
 800c048:	69fb      	ldr	r3, [r7, #28]
 800c04a:	4413      	add	r3, r2
 800c04c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c050:	461a      	mov	r2, r3
 800c052:	2302      	movs	r3, #2
 800c054:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	f003 0320 	and.w	r3, r3, #32
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d008      	beq.n	800c072 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	015a      	lsls	r2, r3, #5
 800c064:	69fb      	ldr	r3, [r7, #28]
 800c066:	4413      	add	r3, r2
 800c068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c06c:	461a      	mov	r2, r3
 800c06e:	2320      	movs	r3, #32
 800c070:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d009      	beq.n	800c090 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07e:	015a      	lsls	r2, r3, #5
 800c080:	69fb      	ldr	r3, [r7, #28]
 800c082:	4413      	add	r3, r2
 800c084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c088:	461a      	mov	r2, r3
 800c08a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c08e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c092:	3301      	adds	r3, #1
 800c094:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c098:	085b      	lsrs	r3, r3, #1
 800c09a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f47f af62 	bne.w	800bf68 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f009 fd77 	bl	8015b9c <USB_ReadInterrupts>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c0b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c0b8:	f040 80db 	bne.w	800c272 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f009 fd98 	bl	8015bf6 <USB_ReadDevAllInEpInterrupt>
 800c0c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c0cc:	e0cd      	b.n	800c26a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f000 80c2 	beq.w	800c25e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0e0:	b2d2      	uxtb	r2, r2
 800c0e2:	4611      	mov	r1, r2
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f009 fdbe 	bl	8015c66 <USB_ReadDevInEPInterrupt>
 800c0ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d057      	beq.n	800c1a6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f8:	f003 030f 	and.w	r3, r3, #15
 800c0fc:	2201      	movs	r2, #1
 800c0fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c102:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c104:	69fb      	ldr	r3, [r7, #28]
 800c106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c10a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	43db      	mvns	r3, r3
 800c110:	69f9      	ldr	r1, [r7, #28]
 800c112:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c116:	4013      	ands	r3, r2
 800c118:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11c:	015a      	lsls	r2, r3, #5
 800c11e:	69fb      	ldr	r3, [r7, #28]
 800c120:	4413      	add	r3, r2
 800c122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c126:	461a      	mov	r2, r3
 800c128:	2301      	movs	r3, #1
 800c12a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	799b      	ldrb	r3, [r3, #6]
 800c130:	2b01      	cmp	r3, #1
 800c132:	d132      	bne.n	800c19a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c134:	6879      	ldr	r1, [r7, #4]
 800c136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c138:	4613      	mov	r3, r2
 800c13a:	00db      	lsls	r3, r3, #3
 800c13c:	4413      	add	r3, r2
 800c13e:	009b      	lsls	r3, r3, #2
 800c140:	440b      	add	r3, r1
 800c142:	3320      	adds	r3, #32
 800c144:	6819      	ldr	r1, [r3, #0]
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c14a:	4613      	mov	r3, r2
 800c14c:	00db      	lsls	r3, r3, #3
 800c14e:	4413      	add	r3, r2
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	4403      	add	r3, r0
 800c154:	331c      	adds	r3, #28
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4419      	add	r1, r3
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c15e:	4613      	mov	r3, r2
 800c160:	00db      	lsls	r3, r3, #3
 800c162:	4413      	add	r3, r2
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	4403      	add	r3, r0
 800c168:	3320      	adds	r3, #32
 800c16a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d113      	bne.n	800c19a <HAL_PCD_IRQHandler+0x3a2>
 800c172:	6879      	ldr	r1, [r7, #4]
 800c174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c176:	4613      	mov	r3, r2
 800c178:	00db      	lsls	r3, r3, #3
 800c17a:	4413      	add	r3, r2
 800c17c:	009b      	lsls	r3, r3, #2
 800c17e:	440b      	add	r3, r1
 800c180:	3324      	adds	r3, #36	@ 0x24
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d108      	bne.n	800c19a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6818      	ldr	r0, [r3, #0]
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c192:	461a      	mov	r2, r3
 800c194:	2101      	movs	r1, #1
 800c196:	f009 fdc7 	bl	8015d28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	4619      	mov	r1, r3
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f00c f8d0 	bl	8018346 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	f003 0308 	and.w	r3, r3, #8
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d008      	beq.n	800c1c2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b2:	015a      	lsls	r2, r3, #5
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	4413      	add	r3, r2
 800c1b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1bc:	461a      	mov	r2, r3
 800c1be:	2308      	movs	r3, #8
 800c1c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	f003 0310 	and.w	r3, r3, #16
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d008      	beq.n	800c1de <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ce:	015a      	lsls	r2, r3, #5
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	4413      	add	r3, r2
 800c1d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1d8:	461a      	mov	r2, r3
 800c1da:	2310      	movs	r3, #16
 800c1dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d008      	beq.n	800c1fa <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ea:	015a      	lsls	r2, r3, #5
 800c1ec:	69fb      	ldr	r3, [r7, #28]
 800c1ee:	4413      	add	r3, r2
 800c1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	2340      	movs	r3, #64	@ 0x40
 800c1f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	f003 0302 	and.w	r3, r3, #2
 800c200:	2b00      	cmp	r3, #0
 800c202:	d023      	beq.n	800c24c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c204:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c206:	6a38      	ldr	r0, [r7, #32]
 800c208:	f008 fdaa 	bl	8014d60 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c20c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c20e:	4613      	mov	r3, r2
 800c210:	00db      	lsls	r3, r3, #3
 800c212:	4413      	add	r3, r2
 800c214:	009b      	lsls	r3, r3, #2
 800c216:	3310      	adds	r3, #16
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	4413      	add	r3, r2
 800c21c:	3304      	adds	r3, #4
 800c21e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	78db      	ldrb	r3, [r3, #3]
 800c224:	2b01      	cmp	r3, #1
 800c226:	d108      	bne.n	800c23a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	2200      	movs	r2, #0
 800c22c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c230:	b2db      	uxtb	r3, r3
 800c232:	4619      	mov	r1, r3
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f00c f91d 	bl	8018474 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c23c:	015a      	lsls	r2, r3, #5
 800c23e:	69fb      	ldr	r3, [r7, #28]
 800c240:	4413      	add	r3, r2
 800c242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c246:	461a      	mov	r2, r3
 800c248:	2302      	movs	r3, #2
 800c24a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c252:	2b00      	cmp	r3, #0
 800c254:	d003      	beq.n	800c25e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c256:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f000 fce8 	bl	800cc2e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c260:	3301      	adds	r3, #1
 800c262:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c266:	085b      	lsrs	r3, r3, #1
 800c268:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	f47f af2e 	bne.w	800c0ce <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4618      	mov	r0, r3
 800c278:	f009 fc90 	bl	8015b9c <USB_ReadInterrupts>
 800c27c:	4603      	mov	r3, r0
 800c27e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c282:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c286:	d122      	bne.n	800c2ce <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c28e:	685b      	ldr	r3, [r3, #4]
 800c290:	69fa      	ldr	r2, [r7, #28]
 800c292:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c296:	f023 0301 	bic.w	r3, r3, #1
 800c29a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c2a2:	2b01      	cmp	r3, #1
 800c2a4:	d108      	bne.n	800c2b8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f000 fef3 	bl	800d09c <HAL_PCDEx_LPM_Callback>
 800c2b6:	e002      	b.n	800c2be <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f00c f8bb 	bl	8018434 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	695a      	ldr	r2, [r3, #20]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c2cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f009 fc62 	bl	8015b9c <USB_ReadInterrupts>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c2e2:	d112      	bne.n	800c30a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	f003 0301 	and.w	r3, r3, #1
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d102      	bne.n	800c2fa <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f00c f877 	bl	80183e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	695a      	ldr	r2, [r3, #20]
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c308:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4618      	mov	r0, r3
 800c310:	f009 fc44 	bl	8015b9c <USB_ReadInterrupts>
 800c314:	4603      	mov	r3, r0
 800c316:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c31a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c31e:	d121      	bne.n	800c364 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	695a      	ldr	r2, [r3, #20]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c32e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c336:	2b00      	cmp	r3, #0
 800c338:	d111      	bne.n	800c35e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2201      	movs	r2, #1
 800c33e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c348:	089b      	lsrs	r3, r3, #2
 800c34a:	f003 020f 	and.w	r2, r3, #15
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c354:	2101      	movs	r1, #1
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 fea0 	bl	800d09c <HAL_PCDEx_LPM_Callback>
 800c35c:	e002      	b.n	800c364 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f00c f842 	bl	80183e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4618      	mov	r0, r3
 800c36a:	f009 fc17 	bl	8015b9c <USB_ReadInterrupts>
 800c36e:	4603      	mov	r3, r0
 800c370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c378:	f040 80b7 	bne.w	800c4ea <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c37c:	69fb      	ldr	r3, [r7, #28]
 800c37e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	69fa      	ldr	r2, [r7, #28]
 800c386:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c38a:	f023 0301 	bic.w	r3, r3, #1
 800c38e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	2110      	movs	r1, #16
 800c396:	4618      	mov	r0, r3
 800c398:	f008 fce2 	bl	8014d60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c39c:	2300      	movs	r3, #0
 800c39e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3a0:	e046      	b.n	800c430 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a4:	015a      	lsls	r2, r3, #5
 800c3a6:	69fb      	ldr	r3, [r7, #28]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c3b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b8:	015a      	lsls	r2, r3, #5
 800c3ba:	69fb      	ldr	r3, [r7, #28]
 800c3bc:	4413      	add	r3, r2
 800c3be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3c6:	0151      	lsls	r1, r2, #5
 800c3c8:	69fa      	ldr	r2, [r7, #28]
 800c3ca:	440a      	add	r2, r1
 800c3cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d8:	015a      	lsls	r2, r3, #5
 800c3da:	69fb      	ldr	r3, [r7, #28]
 800c3dc:	4413      	add	r3, r2
 800c3de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c3e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c3ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ec:	015a      	lsls	r2, r3, #5
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3fa:	0151      	lsls	r1, r2, #5
 800c3fc:	69fa      	ldr	r2, [r7, #28]
 800c3fe:	440a      	add	r2, r1
 800c400:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c404:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c408:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c40c:	015a      	lsls	r2, r3, #5
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	4413      	add	r3, r2
 800c412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c41a:	0151      	lsls	r1, r2, #5
 800c41c:	69fa      	ldr	r2, [r7, #28]
 800c41e:	440a      	add	r2, r1
 800c420:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c424:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c428:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c42c:	3301      	adds	r3, #1
 800c42e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	791b      	ldrb	r3, [r3, #4]
 800c434:	461a      	mov	r2, r3
 800c436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c438:	4293      	cmp	r3, r2
 800c43a:	d3b2      	bcc.n	800c3a2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c43c:	69fb      	ldr	r3, [r7, #28]
 800c43e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c442:	69db      	ldr	r3, [r3, #28]
 800c444:	69fa      	ldr	r2, [r7, #28]
 800c446:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c44a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c44e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	7bdb      	ldrb	r3, [r3, #15]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d016      	beq.n	800c486 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c458:	69fb      	ldr	r3, [r7, #28]
 800c45a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c45e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c462:	69fa      	ldr	r2, [r7, #28]
 800c464:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c468:	f043 030b 	orr.w	r3, r3, #11
 800c46c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c470:	69fb      	ldr	r3, [r7, #28]
 800c472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c478:	69fa      	ldr	r2, [r7, #28]
 800c47a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c47e:	f043 030b 	orr.w	r3, r3, #11
 800c482:	6453      	str	r3, [r2, #68]	@ 0x44
 800c484:	e015      	b.n	800c4b2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c48c:	695a      	ldr	r2, [r3, #20]
 800c48e:	69fb      	ldr	r3, [r7, #28]
 800c490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c494:	4619      	mov	r1, r3
 800c496:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c49a:	4313      	orrs	r3, r2
 800c49c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c49e:	69fb      	ldr	r3, [r7, #28]
 800c4a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4a4:	691b      	ldr	r3, [r3, #16]
 800c4a6:	69fa      	ldr	r2, [r7, #28]
 800c4a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4ac:	f043 030b 	orr.w	r3, r3, #11
 800c4b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c4b2:	69fb      	ldr	r3, [r7, #28]
 800c4b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	69fa      	ldr	r2, [r7, #28]
 800c4bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c4c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6818      	ldr	r0, [r3, #0]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	f009 fc27 	bl	8015d28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	695a      	ldr	r2, [r3, #20]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c4e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f009 fb54 	bl	8015b9c <USB_ReadInterrupts>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c4fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4fe:	d123      	bne.n	800c548 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4618      	mov	r0, r3
 800c506:	f009 fbeb 	bl	8015ce0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4618      	mov	r0, r3
 800c510:	f008 fc9f 	bl	8014e52 <USB_GetDevSpeed>
 800c514:	4603      	mov	r3, r0
 800c516:	461a      	mov	r2, r3
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681c      	ldr	r4, [r3, #0]
 800c520:	f001 fd1c 	bl	800df5c <HAL_RCC_GetHCLKFreq>
 800c524:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c52a:	461a      	mov	r2, r3
 800c52c:	4620      	mov	r0, r4
 800c52e:	f008 f9a9 	bl	8014884 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f00b ff2f 	bl	8018396 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	695a      	ldr	r2, [r3, #20]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c546:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	4618      	mov	r0, r3
 800c54e:	f009 fb25 	bl	8015b9c <USB_ReadInterrupts>
 800c552:	4603      	mov	r3, r0
 800c554:	f003 0308 	and.w	r3, r3, #8
 800c558:	2b08      	cmp	r3, #8
 800c55a:	d10a      	bne.n	800c572 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f00b ff0c 	bl	801837a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	695a      	ldr	r2, [r3, #20]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f002 0208 	and.w	r2, r2, #8
 800c570:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	4618      	mov	r0, r3
 800c578:	f009 fb10 	bl	8015b9c <USB_ReadInterrupts>
 800c57c:	4603      	mov	r3, r0
 800c57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c582:	2b80      	cmp	r3, #128	@ 0x80
 800c584:	d123      	bne.n	800c5ce <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c586:	6a3b      	ldr	r3, [r7, #32]
 800c588:	699b      	ldr	r3, [r3, #24]
 800c58a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c58e:	6a3b      	ldr	r3, [r7, #32]
 800c590:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c592:	2301      	movs	r3, #1
 800c594:	627b      	str	r3, [r7, #36]	@ 0x24
 800c596:	e014      	b.n	800c5c2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c598:	6879      	ldr	r1, [r7, #4]
 800c59a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c59c:	4613      	mov	r3, r2
 800c59e:	00db      	lsls	r3, r3, #3
 800c5a0:	4413      	add	r3, r2
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	440b      	add	r3, r1
 800c5a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d105      	bne.n	800c5bc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f000 fb08 	bl	800cbcc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5be:	3301      	adds	r3, #1
 800c5c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	791b      	ldrb	r3, [r3, #4]
 800c5c6:	461a      	mov	r2, r3
 800c5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d3e4      	bcc.n	800c598 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f009 fae2 	bl	8015b9c <USB_ReadInterrupts>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c5de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5e2:	d13c      	bne.n	800c65e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5e8:	e02b      	b.n	800c642 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ec:	015a      	lsls	r2, r3, #5
 800c5ee:	69fb      	ldr	r3, [r7, #28]
 800c5f0:	4413      	add	r3, r2
 800c5f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5fa:	6879      	ldr	r1, [r7, #4]
 800c5fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5fe:	4613      	mov	r3, r2
 800c600:	00db      	lsls	r3, r3, #3
 800c602:	4413      	add	r3, r2
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	440b      	add	r3, r1
 800c608:	3318      	adds	r3, #24
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d115      	bne.n	800c63c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c610:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c612:	2b00      	cmp	r3, #0
 800c614:	da12      	bge.n	800c63c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c616:	6879      	ldr	r1, [r7, #4]
 800c618:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c61a:	4613      	mov	r3, r2
 800c61c:	00db      	lsls	r3, r3, #3
 800c61e:	4413      	add	r3, r2
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	440b      	add	r3, r1
 800c624:	3317      	adds	r3, #23
 800c626:	2201      	movs	r2, #1
 800c628:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c62c:	b2db      	uxtb	r3, r3
 800c62e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c632:	b2db      	uxtb	r3, r3
 800c634:	4619      	mov	r1, r3
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 fac8 	bl	800cbcc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63e:	3301      	adds	r3, #1
 800c640:	627b      	str	r3, [r7, #36]	@ 0x24
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	791b      	ldrb	r3, [r3, #4]
 800c646:	461a      	mov	r2, r3
 800c648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d3cd      	bcc.n	800c5ea <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	695a      	ldr	r2, [r3, #20]
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c65c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4618      	mov	r0, r3
 800c664:	f009 fa9a 	bl	8015b9c <USB_ReadInterrupts>
 800c668:	4603      	mov	r3, r0
 800c66a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c66e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c672:	d156      	bne.n	800c722 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c674:	2301      	movs	r3, #1
 800c676:	627b      	str	r3, [r7, #36]	@ 0x24
 800c678:	e045      	b.n	800c706 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67c:	015a      	lsls	r2, r3, #5
 800c67e:	69fb      	ldr	r3, [r7, #28]
 800c680:	4413      	add	r3, r2
 800c682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c68a:	6879      	ldr	r1, [r7, #4]
 800c68c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c68e:	4613      	mov	r3, r2
 800c690:	00db      	lsls	r3, r3, #3
 800c692:	4413      	add	r3, r2
 800c694:	009b      	lsls	r3, r3, #2
 800c696:	440b      	add	r3, r1
 800c698:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	2b01      	cmp	r3, #1
 800c6a0:	d12e      	bne.n	800c700 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c6a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	da2b      	bge.n	800c700 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c6b4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d121      	bne.n	800c700 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c6bc:	6879      	ldr	r1, [r7, #4]
 800c6be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6c0:	4613      	mov	r3, r2
 800c6c2:	00db      	lsls	r3, r3, #3
 800c6c4:	4413      	add	r3, r2
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	440b      	add	r3, r1
 800c6ca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c6d2:	6a3b      	ldr	r3, [r7, #32]
 800c6d4:	699b      	ldr	r3, [r3, #24]
 800c6d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c6de:	6a3b      	ldr	r3, [r7, #32]
 800c6e0:	695b      	ldr	r3, [r3, #20]
 800c6e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d10a      	bne.n	800c700 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c6ea:	69fb      	ldr	r3, [r7, #28]
 800c6ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6f0:	685b      	ldr	r3, [r3, #4]
 800c6f2:	69fa      	ldr	r2, [r7, #28]
 800c6f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c6f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c6fc:	6053      	str	r3, [r2, #4]
            break;
 800c6fe:	e008      	b.n	800c712 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c702:	3301      	adds	r3, #1
 800c704:	627b      	str	r3, [r7, #36]	@ 0x24
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	791b      	ldrb	r3, [r3, #4]
 800c70a:	461a      	mov	r2, r3
 800c70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70e:	4293      	cmp	r3, r2
 800c710:	d3b3      	bcc.n	800c67a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	695a      	ldr	r2, [r3, #20]
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c720:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4618      	mov	r0, r3
 800c728:	f009 fa38 	bl	8015b9c <USB_ReadInterrupts>
 800c72c:	4603      	mov	r3, r0
 800c72e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c736:	d10a      	bne.n	800c74e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f00b fead 	bl	8018498 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	695a      	ldr	r2, [r3, #20]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c74c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4618      	mov	r0, r3
 800c754:	f009 fa22 	bl	8015b9c <USB_ReadInterrupts>
 800c758:	4603      	mov	r3, r0
 800c75a:	f003 0304 	and.w	r3, r3, #4
 800c75e:	2b04      	cmp	r3, #4
 800c760:	d115      	bne.n	800c78e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	f003 0304 	and.w	r3, r3, #4
 800c770:	2b00      	cmp	r3, #0
 800c772:	d002      	beq.n	800c77a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f00b fe9d 	bl	80184b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	6859      	ldr	r1, [r3, #4]
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	69ba      	ldr	r2, [r7, #24]
 800c786:	430a      	orrs	r2, r1
 800c788:	605a      	str	r2, [r3, #4]
 800c78a:	e000      	b.n	800c78e <HAL_PCD_IRQHandler+0x996>
      return;
 800c78c:	bf00      	nop
    }
  }
}
 800c78e:	3734      	adds	r7, #52	@ 0x34
 800c790:	46bd      	mov	sp, r7
 800c792:	bd90      	pop	{r4, r7, pc}

0800c794 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	460b      	mov	r3, r1
 800c79e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c7a6:	2b01      	cmp	r3, #1
 800c7a8:	d101      	bne.n	800c7ae <HAL_PCD_SetAddress+0x1a>
 800c7aa:	2302      	movs	r3, #2
 800c7ac:	e012      	b.n	800c7d4 <HAL_PCD_SetAddress+0x40>
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2201      	movs	r2, #1
 800c7b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	78fa      	ldrb	r2, [r7, #3]
 800c7ba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	78fa      	ldrb	r2, [r7, #3]
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f009 f981 	bl	8015acc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c7d2:	2300      	movs	r3, #0
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	4608      	mov	r0, r1
 800c7e6:	4611      	mov	r1, r2
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	70fb      	strb	r3, [r7, #3]
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	803b      	strh	r3, [r7, #0]
 800c7f2:	4613      	mov	r3, r2
 800c7f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c7fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	da0f      	bge.n	800c822 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c802:	78fb      	ldrb	r3, [r7, #3]
 800c804:	f003 020f 	and.w	r2, r3, #15
 800c808:	4613      	mov	r3, r2
 800c80a:	00db      	lsls	r3, r3, #3
 800c80c:	4413      	add	r3, r2
 800c80e:	009b      	lsls	r3, r3, #2
 800c810:	3310      	adds	r3, #16
 800c812:	687a      	ldr	r2, [r7, #4]
 800c814:	4413      	add	r3, r2
 800c816:	3304      	adds	r3, #4
 800c818:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2201      	movs	r2, #1
 800c81e:	705a      	strb	r2, [r3, #1]
 800c820:	e00f      	b.n	800c842 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c822:	78fb      	ldrb	r3, [r7, #3]
 800c824:	f003 020f 	and.w	r2, r3, #15
 800c828:	4613      	mov	r3, r2
 800c82a:	00db      	lsls	r3, r3, #3
 800c82c:	4413      	add	r3, r2
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	4413      	add	r3, r2
 800c838:	3304      	adds	r3, #4
 800c83a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2200      	movs	r2, #0
 800c840:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c842:	78fb      	ldrb	r3, [r7, #3]
 800c844:	f003 030f 	and.w	r3, r3, #15
 800c848:	b2da      	uxtb	r2, r3
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800c84e:	883a      	ldrh	r2, [r7, #0]
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	78ba      	ldrb	r2, [r7, #2]
 800c858:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	785b      	ldrb	r3, [r3, #1]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d004      	beq.n	800c86c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	461a      	mov	r2, r3
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c86c:	78bb      	ldrb	r3, [r7, #2]
 800c86e:	2b02      	cmp	r3, #2
 800c870:	d102      	bne.n	800c878 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2200      	movs	r2, #0
 800c876:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c87e:	2b01      	cmp	r3, #1
 800c880:	d101      	bne.n	800c886 <HAL_PCD_EP_Open+0xaa>
 800c882:	2302      	movs	r3, #2
 800c884:	e00e      	b.n	800c8a4 <HAL_PCD_EP_Open+0xc8>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2201      	movs	r2, #1
 800c88a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	68f9      	ldr	r1, [r7, #12]
 800c894:	4618      	mov	r0, r3
 800c896:	f008 fb01 	bl	8014e9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c8a2:	7afb      	ldrb	r3, [r7, #11]
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3710      	adds	r7, #16
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c8b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	da0f      	bge.n	800c8e0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c8c0:	78fb      	ldrb	r3, [r7, #3]
 800c8c2:	f003 020f 	and.w	r2, r3, #15
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	00db      	lsls	r3, r3, #3
 800c8ca:	4413      	add	r3, r2
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	3310      	adds	r3, #16
 800c8d0:	687a      	ldr	r2, [r7, #4]
 800c8d2:	4413      	add	r3, r2
 800c8d4:	3304      	adds	r3, #4
 800c8d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	2201      	movs	r2, #1
 800c8dc:	705a      	strb	r2, [r3, #1]
 800c8de:	e00f      	b.n	800c900 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c8e0:	78fb      	ldrb	r3, [r7, #3]
 800c8e2:	f003 020f 	and.w	r2, r3, #15
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	00db      	lsls	r3, r3, #3
 800c8ea:	4413      	add	r3, r2
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	4413      	add	r3, r2
 800c8f6:	3304      	adds	r3, #4
 800c8f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c900:	78fb      	ldrb	r3, [r7, #3]
 800c902:	f003 030f 	and.w	r3, r3, #15
 800c906:	b2da      	uxtb	r2, r3
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c912:	2b01      	cmp	r3, #1
 800c914:	d101      	bne.n	800c91a <HAL_PCD_EP_Close+0x6e>
 800c916:	2302      	movs	r3, #2
 800c918:	e00e      	b.n	800c938 <HAL_PCD_EP_Close+0x8c>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2201      	movs	r2, #1
 800c91e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	68f9      	ldr	r1, [r7, #12]
 800c928:	4618      	mov	r0, r3
 800c92a:	f008 fb3f 	bl	8014fac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2200      	movs	r2, #0
 800c932:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3710      	adds	r7, #16
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b086      	sub	sp, #24
 800c944:	af00      	add	r7, sp, #0
 800c946:	60f8      	str	r0, [r7, #12]
 800c948:	607a      	str	r2, [r7, #4]
 800c94a:	603b      	str	r3, [r7, #0]
 800c94c:	460b      	mov	r3, r1
 800c94e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c950:	7afb      	ldrb	r3, [r7, #11]
 800c952:	f003 020f 	and.w	r2, r3, #15
 800c956:	4613      	mov	r3, r2
 800c958:	00db      	lsls	r3, r3, #3
 800c95a:	4413      	add	r3, r2
 800c95c:	009b      	lsls	r3, r3, #2
 800c95e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	4413      	add	r3, r2
 800c966:	3304      	adds	r3, #4
 800c968:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	687a      	ldr	r2, [r7, #4]
 800c96e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	2200      	movs	r2, #0
 800c97a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	2200      	movs	r2, #0
 800c980:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c982:	7afb      	ldrb	r3, [r7, #11]
 800c984:	f003 030f 	and.w	r3, r3, #15
 800c988:	b2da      	uxtb	r2, r3
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	799b      	ldrb	r3, [r3, #6]
 800c992:	2b01      	cmp	r3, #1
 800c994:	d102      	bne.n	800c99c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6818      	ldr	r0, [r3, #0]
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	799b      	ldrb	r3, [r3, #6]
 800c9a4:	461a      	mov	r2, r3
 800c9a6:	6979      	ldr	r1, [r7, #20]
 800c9a8:	f008 fbdc 	bl	8015164 <USB_EPStartXfer>

  return HAL_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3718      	adds	r7, #24
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}

0800c9b6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c9b6:	b480      	push	{r7}
 800c9b8:	b083      	sub	sp, #12
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	6078      	str	r0, [r7, #4]
 800c9be:	460b      	mov	r3, r1
 800c9c0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c9c2:	78fb      	ldrb	r3, [r7, #3]
 800c9c4:	f003 020f 	and.w	r2, r3, #15
 800c9c8:	6879      	ldr	r1, [r7, #4]
 800c9ca:	4613      	mov	r3, r2
 800c9cc:	00db      	lsls	r3, r3, #3
 800c9ce:	4413      	add	r3, r2
 800c9d0:	009b      	lsls	r3, r3, #2
 800c9d2:	440b      	add	r3, r1
 800c9d4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c9d8:	681b      	ldr	r3, [r3, #0]
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	370c      	adds	r7, #12
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr

0800c9e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b086      	sub	sp, #24
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	60f8      	str	r0, [r7, #12]
 800c9ee:	607a      	str	r2, [r7, #4]
 800c9f0:	603b      	str	r3, [r7, #0]
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9f6:	7afb      	ldrb	r3, [r7, #11]
 800c9f8:	f003 020f 	and.w	r2, r3, #15
 800c9fc:	4613      	mov	r3, r2
 800c9fe:	00db      	lsls	r3, r3, #3
 800ca00:	4413      	add	r3, r2
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	3310      	adds	r3, #16
 800ca06:	68fa      	ldr	r2, [r7, #12]
 800ca08:	4413      	add	r3, r2
 800ca0a:	3304      	adds	r3, #4
 800ca0c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	683a      	ldr	r2, [r7, #0]
 800ca18:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	2201      	movs	r2, #1
 800ca24:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca26:	7afb      	ldrb	r3, [r7, #11]
 800ca28:	f003 030f 	and.w	r3, r3, #15
 800ca2c:	b2da      	uxtb	r2, r3
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	799b      	ldrb	r3, [r3, #6]
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d102      	bne.n	800ca40 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ca3a:	687a      	ldr	r2, [r7, #4]
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6818      	ldr	r0, [r3, #0]
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	799b      	ldrb	r3, [r3, #6]
 800ca48:	461a      	mov	r2, r3
 800ca4a:	6979      	ldr	r1, [r7, #20]
 800ca4c:	f008 fb8a 	bl	8015164 <USB_EPStartXfer>

  return HAL_OK;
 800ca50:	2300      	movs	r3, #0
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3718      	adds	r7, #24
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}

0800ca5a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca5a:	b580      	push	{r7, lr}
 800ca5c:	b084      	sub	sp, #16
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
 800ca62:	460b      	mov	r3, r1
 800ca64:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ca66:	78fb      	ldrb	r3, [r7, #3]
 800ca68:	f003 030f 	and.w	r3, r3, #15
 800ca6c:	687a      	ldr	r2, [r7, #4]
 800ca6e:	7912      	ldrb	r2, [r2, #4]
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d901      	bls.n	800ca78 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ca74:	2301      	movs	r3, #1
 800ca76:	e04f      	b.n	800cb18 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	da0f      	bge.n	800caa0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca80:	78fb      	ldrb	r3, [r7, #3]
 800ca82:	f003 020f 	and.w	r2, r3, #15
 800ca86:	4613      	mov	r3, r2
 800ca88:	00db      	lsls	r3, r3, #3
 800ca8a:	4413      	add	r3, r2
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	3310      	adds	r3, #16
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	4413      	add	r3, r2
 800ca94:	3304      	adds	r3, #4
 800ca96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	705a      	strb	r2, [r3, #1]
 800ca9e:	e00d      	b.n	800cabc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800caa0:	78fa      	ldrb	r2, [r7, #3]
 800caa2:	4613      	mov	r3, r2
 800caa4:	00db      	lsls	r3, r3, #3
 800caa6:	4413      	add	r3, r2
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800caae:	687a      	ldr	r2, [r7, #4]
 800cab0:	4413      	add	r3, r2
 800cab2:	3304      	adds	r3, #4
 800cab4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	2200      	movs	r2, #0
 800caba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2201      	movs	r2, #1
 800cac0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cac2:	78fb      	ldrb	r3, [r7, #3]
 800cac4:	f003 030f 	and.w	r3, r3, #15
 800cac8:	b2da      	uxtb	r2, r3
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	d101      	bne.n	800cadc <HAL_PCD_EP_SetStall+0x82>
 800cad8:	2302      	movs	r3, #2
 800cada:	e01d      	b.n	800cb18 <HAL_PCD_EP_SetStall+0xbe>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2201      	movs	r2, #1
 800cae0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68f9      	ldr	r1, [r7, #12]
 800caea:	4618      	mov	r0, r3
 800caec:	f008 ff1a 	bl	8015924 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800caf0:	78fb      	ldrb	r3, [r7, #3]
 800caf2:	f003 030f 	and.w	r3, r3, #15
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d109      	bne.n	800cb0e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6818      	ldr	r0, [r3, #0]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	7999      	ldrb	r1, [r3, #6]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb08:	461a      	mov	r2, r3
 800cb0a:	f009 f90d 	bl	8015d28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2200      	movs	r2, #0
 800cb12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb16:	2300      	movs	r3, #0
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b084      	sub	sp, #16
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	460b      	mov	r3, r1
 800cb2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cb2c:	78fb      	ldrb	r3, [r7, #3]
 800cb2e:	f003 030f 	and.w	r3, r3, #15
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	7912      	ldrb	r2, [r2, #4]
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d901      	bls.n	800cb3e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	e042      	b.n	800cbc4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cb3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	da0f      	bge.n	800cb66 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb46:	78fb      	ldrb	r3, [r7, #3]
 800cb48:	f003 020f 	and.w	r2, r3, #15
 800cb4c:	4613      	mov	r3, r2
 800cb4e:	00db      	lsls	r3, r3, #3
 800cb50:	4413      	add	r3, r2
 800cb52:	009b      	lsls	r3, r3, #2
 800cb54:	3310      	adds	r3, #16
 800cb56:	687a      	ldr	r2, [r7, #4]
 800cb58:	4413      	add	r3, r2
 800cb5a:	3304      	adds	r3, #4
 800cb5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2201      	movs	r2, #1
 800cb62:	705a      	strb	r2, [r3, #1]
 800cb64:	e00f      	b.n	800cb86 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb66:	78fb      	ldrb	r3, [r7, #3]
 800cb68:	f003 020f 	and.w	r2, r3, #15
 800cb6c:	4613      	mov	r3, r2
 800cb6e:	00db      	lsls	r3, r3, #3
 800cb70:	4413      	add	r3, r2
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb78:	687a      	ldr	r2, [r7, #4]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	3304      	adds	r3, #4
 800cb7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2200      	movs	r2, #0
 800cb84:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb8c:	78fb      	ldrb	r3, [r7, #3]
 800cb8e:	f003 030f 	and.w	r3, r3, #15
 800cb92:	b2da      	uxtb	r2, r3
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d101      	bne.n	800cba6 <HAL_PCD_EP_ClrStall+0x86>
 800cba2:	2302      	movs	r3, #2
 800cba4:	e00e      	b.n	800cbc4 <HAL_PCD_EP_ClrStall+0xa4>
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2201      	movs	r2, #1
 800cbaa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	68f9      	ldr	r1, [r7, #12]
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f008 ff23 	bl	8015a00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cbc2:	2300      	movs	r3, #0
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	3710      	adds	r7, #16
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b084      	sub	sp, #16
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	460b      	mov	r3, r1
 800cbd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cbd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	da0c      	bge.n	800cbfa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cbe0:	78fb      	ldrb	r3, [r7, #3]
 800cbe2:	f003 020f 	and.w	r2, r3, #15
 800cbe6:	4613      	mov	r3, r2
 800cbe8:	00db      	lsls	r3, r3, #3
 800cbea:	4413      	add	r3, r2
 800cbec:	009b      	lsls	r3, r3, #2
 800cbee:	3310      	adds	r3, #16
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	4413      	add	r3, r2
 800cbf4:	3304      	adds	r3, #4
 800cbf6:	60fb      	str	r3, [r7, #12]
 800cbf8:	e00c      	b.n	800cc14 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cbfa:	78fb      	ldrb	r3, [r7, #3]
 800cbfc:	f003 020f 	and.w	r2, r3, #15
 800cc00:	4613      	mov	r3, r2
 800cc02:	00db      	lsls	r3, r3, #3
 800cc04:	4413      	add	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	4413      	add	r3, r2
 800cc10:	3304      	adds	r3, #4
 800cc12:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	68f9      	ldr	r1, [r7, #12]
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f008 fd42 	bl	80156a4 <USB_EPStopXfer>
 800cc20:	4603      	mov	r3, r0
 800cc22:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cc24:	7afb      	ldrb	r3, [r7, #11]
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	3710      	adds	r7, #16
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bd80      	pop	{r7, pc}

0800cc2e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cc2e:	b580      	push	{r7, lr}
 800cc30:	b08a      	sub	sp, #40	@ 0x28
 800cc32:	af02      	add	r7, sp, #8
 800cc34:	6078      	str	r0, [r7, #4]
 800cc36:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	4613      	mov	r3, r2
 800cc46:	00db      	lsls	r3, r3, #3
 800cc48:	4413      	add	r3, r2
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	3310      	adds	r3, #16
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	4413      	add	r3, r2
 800cc52:	3304      	adds	r3, #4
 800cc54:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	695a      	ldr	r2, [r3, #20]
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	691b      	ldr	r3, [r3, #16]
 800cc5e:	429a      	cmp	r2, r3
 800cc60:	d901      	bls.n	800cc66 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cc62:	2301      	movs	r3, #1
 800cc64:	e06b      	b.n	800cd3e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	691a      	ldr	r2, [r3, #16]
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	695b      	ldr	r3, [r3, #20]
 800cc6e:	1ad3      	subs	r3, r2, r3
 800cc70:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	689b      	ldr	r3, [r3, #8]
 800cc76:	69fa      	ldr	r2, [r7, #28]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d902      	bls.n	800cc82 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	689b      	ldr	r3, [r3, #8]
 800cc80:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cc82:	69fb      	ldr	r3, [r7, #28]
 800cc84:	3303      	adds	r3, #3
 800cc86:	089b      	lsrs	r3, r3, #2
 800cc88:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc8a:	e02a      	b.n	800cce2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	691a      	ldr	r2, [r3, #16]
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	695b      	ldr	r3, [r3, #20]
 800cc94:	1ad3      	subs	r3, r2, r3
 800cc96:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	69fa      	ldr	r2, [r7, #28]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d902      	bls.n	800cca8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	689b      	ldr	r3, [r3, #8]
 800cca6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cca8:	69fb      	ldr	r3, [r7, #28]
 800ccaa:	3303      	adds	r3, #3
 800ccac:	089b      	lsrs	r3, r3, #2
 800ccae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	68d9      	ldr	r1, [r3, #12]
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	b2da      	uxtb	r2, r3
 800ccb8:	69fb      	ldr	r3, [r7, #28]
 800ccba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ccc0:	9300      	str	r3, [sp, #0]
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	6978      	ldr	r0, [r7, #20]
 800ccc6:	f008 fd97 	bl	80157f8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	68da      	ldr	r2, [r3, #12]
 800ccce:	69fb      	ldr	r3, [r7, #28]
 800ccd0:	441a      	add	r2, r3
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	695a      	ldr	r2, [r3, #20]
 800ccda:	69fb      	ldr	r3, [r7, #28]
 800ccdc:	441a      	add	r2, r3
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	015a      	lsls	r2, r3, #5
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	4413      	add	r3, r2
 800ccea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800ccf2:	69ba      	ldr	r2, [r7, #24]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d809      	bhi.n	800cd0c <PCD_WriteEmptyTxFifo+0xde>
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	695a      	ldr	r2, [r3, #20]
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d203      	bcs.n	800cd0c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	691b      	ldr	r3, [r3, #16]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d1bf      	bne.n	800cc8c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	691a      	ldr	r2, [r3, #16]
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	695b      	ldr	r3, [r3, #20]
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d811      	bhi.n	800cd3c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	f003 030f 	and.w	r3, r3, #15
 800cd1e:	2201      	movs	r2, #1
 800cd20:	fa02 f303 	lsl.w	r3, r2, r3
 800cd24:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	43db      	mvns	r3, r3
 800cd32:	6939      	ldr	r1, [r7, #16]
 800cd34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd38:	4013      	ands	r3, r2
 800cd3a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800cd3c:	2300      	movs	r3, #0
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3720      	adds	r7, #32
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
	...

0800cd48 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b088      	sub	sp, #32
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
 800cd50:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cd5c:	69fb      	ldr	r3, [r7, #28]
 800cd5e:	333c      	adds	r3, #60	@ 0x3c
 800cd60:	3304      	adds	r3, #4
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	015a      	lsls	r2, r3, #5
 800cd6a:	69bb      	ldr	r3, [r7, #24]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	799b      	ldrb	r3, [r3, #6]
 800cd7a:	2b01      	cmp	r3, #1
 800cd7c:	d17b      	bne.n	800ce76 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	f003 0308 	and.w	r3, r3, #8
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d015      	beq.n	800cdb4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	4a61      	ldr	r2, [pc, #388]	@ (800cf10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	f240 80b9 	bls.w	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	f000 80b3 	beq.w	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	015a      	lsls	r2, r3, #5
 800cda2:	69bb      	ldr	r3, [r7, #24]
 800cda4:	4413      	add	r3, r2
 800cda6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdaa:	461a      	mov	r2, r3
 800cdac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdb0:	6093      	str	r3, [r2, #8]
 800cdb2:	e0a7      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cdb4:	693b      	ldr	r3, [r7, #16]
 800cdb6:	f003 0320 	and.w	r3, r3, #32
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d009      	beq.n	800cdd2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	015a      	lsls	r2, r3, #5
 800cdc2:	69bb      	ldr	r3, [r7, #24]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdca:	461a      	mov	r2, r3
 800cdcc:	2320      	movs	r3, #32
 800cdce:	6093      	str	r3, [r2, #8]
 800cdd0:	e098      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f040 8093 	bne.w	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	4a4b      	ldr	r2, [pc, #300]	@ (800cf10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d90f      	bls.n	800ce06 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d00a      	beq.n	800ce06 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	015a      	lsls	r2, r3, #5
 800cdf4:	69bb      	ldr	r3, [r7, #24]
 800cdf6:	4413      	add	r3, r2
 800cdf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce02:	6093      	str	r3, [r2, #8]
 800ce04:	e07e      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800ce06:	683a      	ldr	r2, [r7, #0]
 800ce08:	4613      	mov	r3, r2
 800ce0a:	00db      	lsls	r3, r3, #3
 800ce0c:	4413      	add	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	4413      	add	r3, r2
 800ce18:	3304      	adds	r3, #4
 800ce1a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	6a1a      	ldr	r2, [r3, #32]
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	0159      	lsls	r1, r3, #5
 800ce24:	69bb      	ldr	r3, [r7, #24]
 800ce26:	440b      	add	r3, r1
 800ce28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce2c:	691b      	ldr	r3, [r3, #16]
 800ce2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce32:	1ad2      	subs	r2, r2, r3
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d114      	bne.n	800ce68 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	691b      	ldr	r3, [r3, #16]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d109      	bne.n	800ce5a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6818      	ldr	r0, [r3, #0]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce50:	461a      	mov	r2, r3
 800ce52:	2101      	movs	r1, #1
 800ce54:	f008 ff68 	bl	8015d28 <USB_EP0_OutStart>
 800ce58:	e006      	b.n	800ce68 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	68da      	ldr	r2, [r3, #12]
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	695b      	ldr	r3, [r3, #20]
 800ce62:	441a      	add	r2, r3
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	b2db      	uxtb	r3, r3
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f00b fa4e 	bl	8018310 <HAL_PCD_DataOutStageCallback>
 800ce74:	e046      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	4a26      	ldr	r2, [pc, #152]	@ (800cf14 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d124      	bne.n	800cec8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d00a      	beq.n	800ce9e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	015a      	lsls	r2, r3, #5
 800ce8c:	69bb      	ldr	r3, [r7, #24]
 800ce8e:	4413      	add	r3, r2
 800ce90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce94:	461a      	mov	r2, r3
 800ce96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce9a:	6093      	str	r3, [r2, #8]
 800ce9c:	e032      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	f003 0320 	and.w	r3, r3, #32
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d008      	beq.n	800ceba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	015a      	lsls	r2, r3, #5
 800ceac:	69bb      	ldr	r3, [r7, #24]
 800ceae:	4413      	add	r3, r2
 800ceb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	2320      	movs	r3, #32
 800ceb8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	b2db      	uxtb	r3, r3
 800cebe:	4619      	mov	r1, r3
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f00b fa25 	bl	8018310 <HAL_PCD_DataOutStageCallback>
 800cec6:	e01d      	b.n	800cf04 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d114      	bne.n	800cef8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800cece:	6879      	ldr	r1, [r7, #4]
 800ced0:	683a      	ldr	r2, [r7, #0]
 800ced2:	4613      	mov	r3, r2
 800ced4:	00db      	lsls	r3, r3, #3
 800ced6:	4413      	add	r3, r2
 800ced8:	009b      	lsls	r3, r3, #2
 800ceda:	440b      	add	r3, r1
 800cedc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d108      	bne.n	800cef8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6818      	ldr	r0, [r3, #0]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cef0:	461a      	mov	r2, r3
 800cef2:	2100      	movs	r1, #0
 800cef4:	f008 ff18 	bl	8015d28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	b2db      	uxtb	r3, r3
 800cefc:	4619      	mov	r1, r3
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f00b fa06 	bl	8018310 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cf04:	2300      	movs	r3, #0
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	3720      	adds	r7, #32
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	4f54300a 	.word	0x4f54300a
 800cf14:	4f54310a 	.word	0x4f54310a

0800cf18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b086      	sub	sp, #24
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
 800cf20:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	333c      	adds	r3, #60	@ 0x3c
 800cf30:	3304      	adds	r3, #4
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	015a      	lsls	r2, r3, #5
 800cf3a:	693b      	ldr	r3, [r7, #16]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf42:	689b      	ldr	r3, [r3, #8]
 800cf44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	4a15      	ldr	r2, [pc, #84]	@ (800cfa0 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d90e      	bls.n	800cf6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d009      	beq.n	800cf6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	015a      	lsls	r2, r3, #5
 800cf5c:	693b      	ldr	r3, [r7, #16]
 800cf5e:	4413      	add	r3, r2
 800cf60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf64:	461a      	mov	r2, r3
 800cf66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f00b f9bd 	bl	80182ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	4a0a      	ldr	r2, [pc, #40]	@ (800cfa0 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d90c      	bls.n	800cf94 <PCD_EP_OutSetupPacket_int+0x7c>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	799b      	ldrb	r3, [r3, #6]
 800cf7e:	2b01      	cmp	r3, #1
 800cf80:	d108      	bne.n	800cf94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6818      	ldr	r0, [r3, #0]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	2101      	movs	r1, #1
 800cf90:	f008 feca 	bl	8015d28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cf94:	2300      	movs	r3, #0
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3718      	adds	r7, #24
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	4f54300a 	.word	0x4f54300a

0800cfa4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b085      	sub	sp, #20
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
 800cfac:	460b      	mov	r3, r1
 800cfae:	70fb      	strb	r3, [r7, #3]
 800cfb0:	4613      	mov	r3, r2
 800cfb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cfbc:	78fb      	ldrb	r3, [r7, #3]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d107      	bne.n	800cfd2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cfc2:	883b      	ldrh	r3, [r7, #0]
 800cfc4:	0419      	lsls	r1, r3, #16
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	68ba      	ldr	r2, [r7, #8]
 800cfcc:	430a      	orrs	r2, r1
 800cfce:	629a      	str	r2, [r3, #40]	@ 0x28
 800cfd0:	e028      	b.n	800d024 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfd8:	0c1b      	lsrs	r3, r3, #16
 800cfda:	68ba      	ldr	r2, [r7, #8]
 800cfdc:	4413      	add	r3, r2
 800cfde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	73fb      	strb	r3, [r7, #15]
 800cfe4:	e00d      	b.n	800d002 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681a      	ldr	r2, [r3, #0]
 800cfea:	7bfb      	ldrb	r3, [r7, #15]
 800cfec:	3340      	adds	r3, #64	@ 0x40
 800cfee:	009b      	lsls	r3, r3, #2
 800cff0:	4413      	add	r3, r2
 800cff2:	685b      	ldr	r3, [r3, #4]
 800cff4:	0c1b      	lsrs	r3, r3, #16
 800cff6:	68ba      	ldr	r2, [r7, #8]
 800cff8:	4413      	add	r3, r2
 800cffa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cffc:	7bfb      	ldrb	r3, [r7, #15]
 800cffe:	3301      	adds	r3, #1
 800d000:	73fb      	strb	r3, [r7, #15]
 800d002:	7bfa      	ldrb	r2, [r7, #15]
 800d004:	78fb      	ldrb	r3, [r7, #3]
 800d006:	3b01      	subs	r3, #1
 800d008:	429a      	cmp	r2, r3
 800d00a:	d3ec      	bcc.n	800cfe6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d00c:	883b      	ldrh	r3, [r7, #0]
 800d00e:	0418      	lsls	r0, r3, #16
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6819      	ldr	r1, [r3, #0]
 800d014:	78fb      	ldrb	r3, [r7, #3]
 800d016:	3b01      	subs	r3, #1
 800d018:	68ba      	ldr	r2, [r7, #8]
 800d01a:	4302      	orrs	r2, r0
 800d01c:	3340      	adds	r3, #64	@ 0x40
 800d01e:	009b      	lsls	r3, r3, #2
 800d020:	440b      	add	r3, r1
 800d022:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d024:	2300      	movs	r3, #0
}
 800d026:	4618      	mov	r0, r3
 800d028:	3714      	adds	r7, #20
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr

0800d032 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d032:	b480      	push	{r7}
 800d034:	b083      	sub	sp, #12
 800d036:	af00      	add	r7, sp, #0
 800d038:	6078      	str	r0, [r7, #4]
 800d03a:	460b      	mov	r3, r1
 800d03c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	887a      	ldrh	r2, [r7, #2]
 800d044:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d046:	2300      	movs	r3, #0
}
 800d048:	4618      	mov	r0, r3
 800d04a:	370c      	adds	r7, #12
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr

0800d054 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d054:	b480      	push	{r7}
 800d056:	b085      	sub	sp, #20
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2201      	movs	r2, #1
 800d066:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2200      	movs	r2, #0
 800d06e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	699b      	ldr	r3, [r3, #24]
 800d076:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d082:	4b05      	ldr	r3, [pc, #20]	@ (800d098 <HAL_PCDEx_ActivateLPM+0x44>)
 800d084:	4313      	orrs	r3, r2
 800d086:	68fa      	ldr	r2, [r7, #12]
 800d088:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d08a:	2300      	movs	r3, #0
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3714      	adds	r7, #20
 800d090:	46bd      	mov	sp, r7
 800d092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d096:	4770      	bx	lr
 800d098:	10000003 	.word	0x10000003

0800d09c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d0a8:	bf00      	nop
 800d0aa:	370c      	adds	r7, #12
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b2:	4770      	bx	lr

0800d0b4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b084      	sub	sp, #16
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d0bc:	4b19      	ldr	r3, [pc, #100]	@ (800d124 <HAL_PWREx_ConfigSupply+0x70>)
 800d0be:	68db      	ldr	r3, [r3, #12]
 800d0c0:	f003 0304 	and.w	r3, r3, #4
 800d0c4:	2b04      	cmp	r3, #4
 800d0c6:	d00a      	beq.n	800d0de <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d0c8:	4b16      	ldr	r3, [pc, #88]	@ (800d124 <HAL_PWREx_ConfigSupply+0x70>)
 800d0ca:	68db      	ldr	r3, [r3, #12]
 800d0cc:	f003 0307 	and.w	r3, r3, #7
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d001      	beq.n	800d0da <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	e01f      	b.n	800d11a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	e01d      	b.n	800d11a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d0de:	4b11      	ldr	r3, [pc, #68]	@ (800d124 <HAL_PWREx_ConfigSupply+0x70>)
 800d0e0:	68db      	ldr	r3, [r3, #12]
 800d0e2:	f023 0207 	bic.w	r2, r3, #7
 800d0e6:	490f      	ldr	r1, [pc, #60]	@ (800d124 <HAL_PWREx_ConfigSupply+0x70>)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d0ee:	f7fa f963 	bl	80073b8 <HAL_GetTick>
 800d0f2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d0f4:	e009      	b.n	800d10a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d0f6:	f7fa f95f 	bl	80073b8 <HAL_GetTick>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d104:	d901      	bls.n	800d10a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d106:	2301      	movs	r3, #1
 800d108:	e007      	b.n	800d11a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d10a:	4b06      	ldr	r3, [pc, #24]	@ (800d124 <HAL_PWREx_ConfigSupply+0x70>)
 800d10c:	685b      	ldr	r3, [r3, #4]
 800d10e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d116:	d1ee      	bne.n	800d0f6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d118:	2300      	movs	r3, #0
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3710      	adds	r7, #16
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	58024800 	.word	0x58024800

0800d128 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d128:	b480      	push	{r7}
 800d12a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d12c:	4b05      	ldr	r3, [pc, #20]	@ (800d144 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d12e:	68db      	ldr	r3, [r3, #12]
 800d130:	4a04      	ldr	r2, [pc, #16]	@ (800d144 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d136:	60d3      	str	r3, [r2, #12]
}
 800d138:	bf00      	nop
 800d13a:	46bd      	mov	sp, r7
 800d13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d140:	4770      	bx	lr
 800d142:	bf00      	nop
 800d144:	58024800 	.word	0x58024800

0800d148 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b08c      	sub	sp, #48	@ 0x30
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d101      	bne.n	800d15a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d156:	2301      	movs	r3, #1
 800d158:	e3c8      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f003 0301 	and.w	r3, r3, #1
 800d162:	2b00      	cmp	r3, #0
 800d164:	f000 8087 	beq.w	800d276 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d168:	4b88      	ldr	r3, [pc, #544]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d16a:	691b      	ldr	r3, [r3, #16]
 800d16c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d170:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d172:	4b86      	ldr	r3, [pc, #536]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d176:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d17a:	2b10      	cmp	r3, #16
 800d17c:	d007      	beq.n	800d18e <HAL_RCC_OscConfig+0x46>
 800d17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d180:	2b18      	cmp	r3, #24
 800d182:	d110      	bne.n	800d1a6 <HAL_RCC_OscConfig+0x5e>
 800d184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d186:	f003 0303 	and.w	r3, r3, #3
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	d10b      	bne.n	800d1a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d18e:	4b7f      	ldr	r3, [pc, #508]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d196:	2b00      	cmp	r3, #0
 800d198:	d06c      	beq.n	800d274 <HAL_RCC_OscConfig+0x12c>
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d168      	bne.n	800d274 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e3a2      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	685b      	ldr	r3, [r3, #4]
 800d1aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1ae:	d106      	bne.n	800d1be <HAL_RCC_OscConfig+0x76>
 800d1b0:	4b76      	ldr	r3, [pc, #472]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a75      	ldr	r2, [pc, #468]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1ba:	6013      	str	r3, [r2, #0]
 800d1bc:	e02e      	b.n	800d21c <HAL_RCC_OscConfig+0xd4>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	685b      	ldr	r3, [r3, #4]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d10c      	bne.n	800d1e0 <HAL_RCC_OscConfig+0x98>
 800d1c6:	4b71      	ldr	r3, [pc, #452]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	4a70      	ldr	r2, [pc, #448]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d1d0:	6013      	str	r3, [r2, #0]
 800d1d2:	4b6e      	ldr	r3, [pc, #440]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	4a6d      	ldr	r2, [pc, #436]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1dc:	6013      	str	r3, [r2, #0]
 800d1de:	e01d      	b.n	800d21c <HAL_RCC_OscConfig+0xd4>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	685b      	ldr	r3, [r3, #4]
 800d1e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d1e8:	d10c      	bne.n	800d204 <HAL_RCC_OscConfig+0xbc>
 800d1ea:	4b68      	ldr	r3, [pc, #416]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	4a67      	ldr	r2, [pc, #412]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d1f4:	6013      	str	r3, [r2, #0]
 800d1f6:	4b65      	ldr	r3, [pc, #404]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	4a64      	ldr	r2, [pc, #400]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d1fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d200:	6013      	str	r3, [r2, #0]
 800d202:	e00b      	b.n	800d21c <HAL_RCC_OscConfig+0xd4>
 800d204:	4b61      	ldr	r3, [pc, #388]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	4a60      	ldr	r2, [pc, #384]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d20a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d20e:	6013      	str	r3, [r2, #0]
 800d210:	4b5e      	ldr	r3, [pc, #376]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4a5d      	ldr	r2, [pc, #372]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d21a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	685b      	ldr	r3, [r3, #4]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d013      	beq.n	800d24c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d224:	f7fa f8c8 	bl	80073b8 <HAL_GetTick>
 800d228:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d22a:	e008      	b.n	800d23e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d22c:	f7fa f8c4 	bl	80073b8 <HAL_GetTick>
 800d230:	4602      	mov	r2, r0
 800d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d234:	1ad3      	subs	r3, r2, r3
 800d236:	2b64      	cmp	r3, #100	@ 0x64
 800d238:	d901      	bls.n	800d23e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800d23a:	2303      	movs	r3, #3
 800d23c:	e356      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d23e:	4b53      	ldr	r3, [pc, #332]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d246:	2b00      	cmp	r3, #0
 800d248:	d0f0      	beq.n	800d22c <HAL_RCC_OscConfig+0xe4>
 800d24a:	e014      	b.n	800d276 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d24c:	f7fa f8b4 	bl	80073b8 <HAL_GetTick>
 800d250:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d252:	e008      	b.n	800d266 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d254:	f7fa f8b0 	bl	80073b8 <HAL_GetTick>
 800d258:	4602      	mov	r2, r0
 800d25a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d25c:	1ad3      	subs	r3, r2, r3
 800d25e:	2b64      	cmp	r3, #100	@ 0x64
 800d260:	d901      	bls.n	800d266 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800d262:	2303      	movs	r3, #3
 800d264:	e342      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d266:	4b49      	ldr	r3, [pc, #292]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d1f0      	bne.n	800d254 <HAL_RCC_OscConfig+0x10c>
 800d272:	e000      	b.n	800d276 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	f003 0302 	and.w	r3, r3, #2
 800d27e:	2b00      	cmp	r3, #0
 800d280:	f000 808c 	beq.w	800d39c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d284:	4b41      	ldr	r3, [pc, #260]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d286:	691b      	ldr	r3, [r3, #16]
 800d288:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d28c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d28e:	4b3f      	ldr	r3, [pc, #252]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d292:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d294:	6a3b      	ldr	r3, [r7, #32]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d007      	beq.n	800d2aa <HAL_RCC_OscConfig+0x162>
 800d29a:	6a3b      	ldr	r3, [r7, #32]
 800d29c:	2b18      	cmp	r3, #24
 800d29e:	d137      	bne.n	800d310 <HAL_RCC_OscConfig+0x1c8>
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	f003 0303 	and.w	r3, r3, #3
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d132      	bne.n	800d310 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2aa:	4b38      	ldr	r3, [pc, #224]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f003 0304 	and.w	r3, r3, #4
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d005      	beq.n	800d2c2 <HAL_RCC_OscConfig+0x17a>
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	68db      	ldr	r3, [r3, #12]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d101      	bne.n	800d2c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	e314      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d2c2:	4b32      	ldr	r3, [pc, #200]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f023 0219 	bic.w	r2, r3, #25
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	68db      	ldr	r3, [r3, #12]
 800d2ce:	492f      	ldr	r1, [pc, #188]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d2d0:	4313      	orrs	r3, r2
 800d2d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2d4:	f7fa f870 	bl	80073b8 <HAL_GetTick>
 800d2d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2da:	e008      	b.n	800d2ee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d2dc:	f7fa f86c 	bl	80073b8 <HAL_GetTick>
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e4:	1ad3      	subs	r3, r2, r3
 800d2e6:	2b02      	cmp	r3, #2
 800d2e8:	d901      	bls.n	800d2ee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800d2ea:	2303      	movs	r3, #3
 800d2ec:	e2fe      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2ee:	4b27      	ldr	r3, [pc, #156]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	f003 0304 	and.w	r3, r3, #4
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d0f0      	beq.n	800d2dc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2fa:	4b24      	ldr	r3, [pc, #144]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d2fc:	685b      	ldr	r3, [r3, #4]
 800d2fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	691b      	ldr	r3, [r3, #16]
 800d306:	061b      	lsls	r3, r3, #24
 800d308:	4920      	ldr	r1, [pc, #128]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d30a:	4313      	orrs	r3, r2
 800d30c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d30e:	e045      	b.n	800d39c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	68db      	ldr	r3, [r3, #12]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d026      	beq.n	800d366 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d318:	4b1c      	ldr	r3, [pc, #112]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f023 0219 	bic.w	r2, r3, #25
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	4919      	ldr	r1, [pc, #100]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d326:	4313      	orrs	r3, r2
 800d328:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d32a:	f7fa f845 	bl	80073b8 <HAL_GetTick>
 800d32e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d330:	e008      	b.n	800d344 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d332:	f7fa f841 	bl	80073b8 <HAL_GetTick>
 800d336:	4602      	mov	r2, r0
 800d338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33a:	1ad3      	subs	r3, r2, r3
 800d33c:	2b02      	cmp	r3, #2
 800d33e:	d901      	bls.n	800d344 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800d340:	2303      	movs	r3, #3
 800d342:	e2d3      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d344:	4b11      	ldr	r3, [pc, #68]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	f003 0304 	and.w	r3, r3, #4
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d0f0      	beq.n	800d332 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d350:	4b0e      	ldr	r3, [pc, #56]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d352:	685b      	ldr	r3, [r3, #4]
 800d354:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	691b      	ldr	r3, [r3, #16]
 800d35c:	061b      	lsls	r3, r3, #24
 800d35e:	490b      	ldr	r1, [pc, #44]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d360:	4313      	orrs	r3, r2
 800d362:	604b      	str	r3, [r1, #4]
 800d364:	e01a      	b.n	800d39c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d366:	4b09      	ldr	r3, [pc, #36]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4a08      	ldr	r2, [pc, #32]	@ (800d38c <HAL_RCC_OscConfig+0x244>)
 800d36c:	f023 0301 	bic.w	r3, r3, #1
 800d370:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d372:	f7fa f821 	bl	80073b8 <HAL_GetTick>
 800d376:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d378:	e00a      	b.n	800d390 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d37a:	f7fa f81d 	bl	80073b8 <HAL_GetTick>
 800d37e:	4602      	mov	r2, r0
 800d380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d382:	1ad3      	subs	r3, r2, r3
 800d384:	2b02      	cmp	r3, #2
 800d386:	d903      	bls.n	800d390 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800d388:	2303      	movs	r3, #3
 800d38a:	e2af      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
 800d38c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d390:	4b96      	ldr	r3, [pc, #600]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	f003 0304 	and.w	r3, r3, #4
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d1ee      	bne.n	800d37a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f003 0310 	and.w	r3, r3, #16
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d06a      	beq.n	800d47e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d3a8:	4b90      	ldr	r3, [pc, #576]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d3aa:	691b      	ldr	r3, [r3, #16]
 800d3ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3b0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d3b2:	4b8e      	ldr	r3, [pc, #568]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	2b08      	cmp	r3, #8
 800d3bc:	d007      	beq.n	800d3ce <HAL_RCC_OscConfig+0x286>
 800d3be:	69bb      	ldr	r3, [r7, #24]
 800d3c0:	2b18      	cmp	r3, #24
 800d3c2:	d11b      	bne.n	800d3fc <HAL_RCC_OscConfig+0x2b4>
 800d3c4:	697b      	ldr	r3, [r7, #20]
 800d3c6:	f003 0303 	and.w	r3, r3, #3
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	d116      	bne.n	800d3fc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d3ce:	4b87      	ldr	r3, [pc, #540]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d005      	beq.n	800d3e6 <HAL_RCC_OscConfig+0x29e>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	69db      	ldr	r3, [r3, #28]
 800d3de:	2b80      	cmp	r3, #128	@ 0x80
 800d3e0:	d001      	beq.n	800d3e6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e282      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d3e6:	4b81      	ldr	r3, [pc, #516]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d3e8:	68db      	ldr	r3, [r3, #12]
 800d3ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	6a1b      	ldr	r3, [r3, #32]
 800d3f2:	061b      	lsls	r3, r3, #24
 800d3f4:	497d      	ldr	r1, [pc, #500]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d3f6:	4313      	orrs	r3, r2
 800d3f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d3fa:	e040      	b.n	800d47e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	69db      	ldr	r3, [r3, #28]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d023      	beq.n	800d44c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d404:	4b79      	ldr	r3, [pc, #484]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	4a78      	ldr	r2, [pc, #480]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d40a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d40e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d410:	f7f9 ffd2 	bl	80073b8 <HAL_GetTick>
 800d414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d416:	e008      	b.n	800d42a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d418:	f7f9 ffce 	bl	80073b8 <HAL_GetTick>
 800d41c:	4602      	mov	r2, r0
 800d41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	2b02      	cmp	r3, #2
 800d424:	d901      	bls.n	800d42a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d426:	2303      	movs	r3, #3
 800d428:	e260      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d42a:	4b70      	ldr	r3, [pc, #448]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d432:	2b00      	cmp	r3, #0
 800d434:	d0f0      	beq.n	800d418 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d436:	4b6d      	ldr	r3, [pc, #436]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a1b      	ldr	r3, [r3, #32]
 800d442:	061b      	lsls	r3, r3, #24
 800d444:	4969      	ldr	r1, [pc, #420]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d446:	4313      	orrs	r3, r2
 800d448:	60cb      	str	r3, [r1, #12]
 800d44a:	e018      	b.n	800d47e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d44c:	4b67      	ldr	r3, [pc, #412]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a66      	ldr	r2, [pc, #408]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d452:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d458:	f7f9 ffae 	bl	80073b8 <HAL_GetTick>
 800d45c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d45e:	e008      	b.n	800d472 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d460:	f7f9 ffaa 	bl	80073b8 <HAL_GetTick>
 800d464:	4602      	mov	r2, r0
 800d466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d468:	1ad3      	subs	r3, r2, r3
 800d46a:	2b02      	cmp	r3, #2
 800d46c:	d901      	bls.n	800d472 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800d46e:	2303      	movs	r3, #3
 800d470:	e23c      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d472:	4b5e      	ldr	r3, [pc, #376]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d1f0      	bne.n	800d460 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	f003 0308 	and.w	r3, r3, #8
 800d486:	2b00      	cmp	r3, #0
 800d488:	d036      	beq.n	800d4f8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	695b      	ldr	r3, [r3, #20]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d019      	beq.n	800d4c6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d492:	4b56      	ldr	r3, [pc, #344]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d496:	4a55      	ldr	r2, [pc, #340]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d498:	f043 0301 	orr.w	r3, r3, #1
 800d49c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d49e:	f7f9 ff8b 	bl	80073b8 <HAL_GetTick>
 800d4a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d4a4:	e008      	b.n	800d4b8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d4a6:	f7f9 ff87 	bl	80073b8 <HAL_GetTick>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ae:	1ad3      	subs	r3, r2, r3
 800d4b0:	2b02      	cmp	r3, #2
 800d4b2:	d901      	bls.n	800d4b8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800d4b4:	2303      	movs	r3, #3
 800d4b6:	e219      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d4b8:	4b4c      	ldr	r3, [pc, #304]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d4ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4bc:	f003 0302 	and.w	r3, r3, #2
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d0f0      	beq.n	800d4a6 <HAL_RCC_OscConfig+0x35e>
 800d4c4:	e018      	b.n	800d4f8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d4c6:	4b49      	ldr	r3, [pc, #292]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d4c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4ca:	4a48      	ldr	r2, [pc, #288]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d4cc:	f023 0301 	bic.w	r3, r3, #1
 800d4d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4d2:	f7f9 ff71 	bl	80073b8 <HAL_GetTick>
 800d4d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d4d8:	e008      	b.n	800d4ec <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d4da:	f7f9 ff6d 	bl	80073b8 <HAL_GetTick>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4e2:	1ad3      	subs	r3, r2, r3
 800d4e4:	2b02      	cmp	r3, #2
 800d4e6:	d901      	bls.n	800d4ec <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800d4e8:	2303      	movs	r3, #3
 800d4ea:	e1ff      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d4ec:	4b3f      	ldr	r3, [pc, #252]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d4ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4f0:	f003 0302 	and.w	r3, r3, #2
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d1f0      	bne.n	800d4da <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f003 0320 	and.w	r3, r3, #32
 800d500:	2b00      	cmp	r3, #0
 800d502:	d036      	beq.n	800d572 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	699b      	ldr	r3, [r3, #24]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d019      	beq.n	800d540 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d50c:	4b37      	ldr	r3, [pc, #220]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a36      	ldr	r2, [pc, #216]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d512:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d516:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d518:	f7f9 ff4e 	bl	80073b8 <HAL_GetTick>
 800d51c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d51e:	e008      	b.n	800d532 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d520:	f7f9 ff4a 	bl	80073b8 <HAL_GetTick>
 800d524:	4602      	mov	r2, r0
 800d526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d528:	1ad3      	subs	r3, r2, r3
 800d52a:	2b02      	cmp	r3, #2
 800d52c:	d901      	bls.n	800d532 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800d52e:	2303      	movs	r3, #3
 800d530:	e1dc      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d532:	4b2e      	ldr	r3, [pc, #184]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d0f0      	beq.n	800d520 <HAL_RCC_OscConfig+0x3d8>
 800d53e:	e018      	b.n	800d572 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d540:	4b2a      	ldr	r3, [pc, #168]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	4a29      	ldr	r2, [pc, #164]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d546:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d54a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d54c:	f7f9 ff34 	bl	80073b8 <HAL_GetTick>
 800d550:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d552:	e008      	b.n	800d566 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d554:	f7f9 ff30 	bl	80073b8 <HAL_GetTick>
 800d558:	4602      	mov	r2, r0
 800d55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55c:	1ad3      	subs	r3, r2, r3
 800d55e:	2b02      	cmp	r3, #2
 800d560:	d901      	bls.n	800d566 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800d562:	2303      	movs	r3, #3
 800d564:	e1c2      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d566:	4b21      	ldr	r3, [pc, #132]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d1f0      	bne.n	800d554 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f003 0304 	and.w	r3, r3, #4
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	f000 8086 	beq.w	800d68c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d580:	4b1b      	ldr	r3, [pc, #108]	@ (800d5f0 <HAL_RCC_OscConfig+0x4a8>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a1a      	ldr	r2, [pc, #104]	@ (800d5f0 <HAL_RCC_OscConfig+0x4a8>)
 800d586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d58a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d58c:	f7f9 ff14 	bl	80073b8 <HAL_GetTick>
 800d590:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d592:	e008      	b.n	800d5a6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d594:	f7f9 ff10 	bl	80073b8 <HAL_GetTick>
 800d598:	4602      	mov	r2, r0
 800d59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d59c:	1ad3      	subs	r3, r2, r3
 800d59e:	2b64      	cmp	r3, #100	@ 0x64
 800d5a0:	d901      	bls.n	800d5a6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800d5a2:	2303      	movs	r3, #3
 800d5a4:	e1a2      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d5a6:	4b12      	ldr	r3, [pc, #72]	@ (800d5f0 <HAL_RCC_OscConfig+0x4a8>)
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d0f0      	beq.n	800d594 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	689b      	ldr	r3, [r3, #8]
 800d5b6:	2b01      	cmp	r3, #1
 800d5b8:	d106      	bne.n	800d5c8 <HAL_RCC_OscConfig+0x480>
 800d5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5be:	4a0b      	ldr	r2, [pc, #44]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5c0:	f043 0301 	orr.w	r3, r3, #1
 800d5c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5c6:	e032      	b.n	800d62e <HAL_RCC_OscConfig+0x4e6>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	689b      	ldr	r3, [r3, #8]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d111      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x4ac>
 800d5d0:	4b06      	ldr	r3, [pc, #24]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5d4:	4a05      	ldr	r2, [pc, #20]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5d6:	f023 0301 	bic.w	r3, r3, #1
 800d5da:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5dc:	4b03      	ldr	r3, [pc, #12]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5e0:	4a02      	ldr	r2, [pc, #8]	@ (800d5ec <HAL_RCC_OscConfig+0x4a4>)
 800d5e2:	f023 0304 	bic.w	r3, r3, #4
 800d5e6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5e8:	e021      	b.n	800d62e <HAL_RCC_OscConfig+0x4e6>
 800d5ea:	bf00      	nop
 800d5ec:	58024400 	.word	0x58024400
 800d5f0:	58024800 	.word	0x58024800
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	689b      	ldr	r3, [r3, #8]
 800d5f8:	2b05      	cmp	r3, #5
 800d5fa:	d10c      	bne.n	800d616 <HAL_RCC_OscConfig+0x4ce>
 800d5fc:	4b83      	ldr	r3, [pc, #524]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d5fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d600:	4a82      	ldr	r2, [pc, #520]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d602:	f043 0304 	orr.w	r3, r3, #4
 800d606:	6713      	str	r3, [r2, #112]	@ 0x70
 800d608:	4b80      	ldr	r3, [pc, #512]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d60a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d60c:	4a7f      	ldr	r2, [pc, #508]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d60e:	f043 0301 	orr.w	r3, r3, #1
 800d612:	6713      	str	r3, [r2, #112]	@ 0x70
 800d614:	e00b      	b.n	800d62e <HAL_RCC_OscConfig+0x4e6>
 800d616:	4b7d      	ldr	r3, [pc, #500]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d61a:	4a7c      	ldr	r2, [pc, #496]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d61c:	f023 0301 	bic.w	r3, r3, #1
 800d620:	6713      	str	r3, [r2, #112]	@ 0x70
 800d622:	4b7a      	ldr	r3, [pc, #488]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d626:	4a79      	ldr	r2, [pc, #484]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d628:	f023 0304 	bic.w	r3, r3, #4
 800d62c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	689b      	ldr	r3, [r3, #8]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d015      	beq.n	800d662 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d636:	f7f9 febf 	bl	80073b8 <HAL_GetTick>
 800d63a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d63c:	e00a      	b.n	800d654 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d63e:	f7f9 febb 	bl	80073b8 <HAL_GetTick>
 800d642:	4602      	mov	r2, r0
 800d644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d646:	1ad3      	subs	r3, r2, r3
 800d648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d64c:	4293      	cmp	r3, r2
 800d64e:	d901      	bls.n	800d654 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800d650:	2303      	movs	r3, #3
 800d652:	e14b      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d654:	4b6d      	ldr	r3, [pc, #436]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d658:	f003 0302 	and.w	r3, r3, #2
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d0ee      	beq.n	800d63e <HAL_RCC_OscConfig+0x4f6>
 800d660:	e014      	b.n	800d68c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d662:	f7f9 fea9 	bl	80073b8 <HAL_GetTick>
 800d666:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d668:	e00a      	b.n	800d680 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d66a:	f7f9 fea5 	bl	80073b8 <HAL_GetTick>
 800d66e:	4602      	mov	r2, r0
 800d670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d672:	1ad3      	subs	r3, r2, r3
 800d674:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d678:	4293      	cmp	r3, r2
 800d67a:	d901      	bls.n	800d680 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800d67c:	2303      	movs	r3, #3
 800d67e:	e135      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d680:	4b62      	ldr	r3, [pc, #392]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d684:	f003 0302 	and.w	r3, r3, #2
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1ee      	bne.n	800d66a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d690:	2b00      	cmp	r3, #0
 800d692:	f000 812a 	beq.w	800d8ea <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d696:	4b5d      	ldr	r3, [pc, #372]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d698:	691b      	ldr	r3, [r3, #16]
 800d69a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d69e:	2b18      	cmp	r3, #24
 800d6a0:	f000 80ba 	beq.w	800d818 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6a8:	2b02      	cmp	r3, #2
 800d6aa:	f040 8095 	bne.w	800d7d8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d6ae:	4b57      	ldr	r3, [pc, #348]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4a56      	ldr	r2, [pc, #344]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d6b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d6b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6ba:	f7f9 fe7d 	bl	80073b8 <HAL_GetTick>
 800d6be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d6c0:	e008      	b.n	800d6d4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d6c2:	f7f9 fe79 	bl	80073b8 <HAL_GetTick>
 800d6c6:	4602      	mov	r2, r0
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ca:	1ad3      	subs	r3, r2, r3
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	d901      	bls.n	800d6d4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800d6d0:	2303      	movs	r3, #3
 800d6d2:	e10b      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d6d4:	4b4d      	ldr	r3, [pc, #308]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d1f0      	bne.n	800d6c2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d6e0:	4b4a      	ldr	r3, [pc, #296]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d6e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d6e4:	4b4a      	ldr	r3, [pc, #296]	@ (800d810 <HAL_RCC_OscConfig+0x6c8>)
 800d6e6:	4013      	ands	r3, r2
 800d6e8:	687a      	ldr	r2, [r7, #4]
 800d6ea:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d6ec:	687a      	ldr	r2, [r7, #4]
 800d6ee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d6f0:	0112      	lsls	r2, r2, #4
 800d6f2:	430a      	orrs	r2, r1
 800d6f4:	4945      	ldr	r1, [pc, #276]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d6f6:	4313      	orrs	r3, r2
 800d6f8:	628b      	str	r3, [r1, #40]	@ 0x28
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6fe:	3b01      	subs	r3, #1
 800d700:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d708:	3b01      	subs	r3, #1
 800d70a:	025b      	lsls	r3, r3, #9
 800d70c:	b29b      	uxth	r3, r3
 800d70e:	431a      	orrs	r2, r3
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d714:	3b01      	subs	r3, #1
 800d716:	041b      	lsls	r3, r3, #16
 800d718:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d71c:	431a      	orrs	r2, r3
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d722:	3b01      	subs	r3, #1
 800d724:	061b      	lsls	r3, r3, #24
 800d726:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d72a:	4938      	ldr	r1, [pc, #224]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d72c:	4313      	orrs	r3, r2
 800d72e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d730:	4b36      	ldr	r3, [pc, #216]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d734:	4a35      	ldr	r2, [pc, #212]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d736:	f023 0301 	bic.w	r3, r3, #1
 800d73a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d73c:	4b33      	ldr	r3, [pc, #204]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d73e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d740:	4b34      	ldr	r3, [pc, #208]	@ (800d814 <HAL_RCC_OscConfig+0x6cc>)
 800d742:	4013      	ands	r3, r2
 800d744:	687a      	ldr	r2, [r7, #4]
 800d746:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d748:	00d2      	lsls	r2, r2, #3
 800d74a:	4930      	ldr	r1, [pc, #192]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d74c:	4313      	orrs	r3, r2
 800d74e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d750:	4b2e      	ldr	r3, [pc, #184]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d754:	f023 020c 	bic.w	r2, r3, #12
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d75c:	492b      	ldr	r1, [pc, #172]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d75e:	4313      	orrs	r3, r2
 800d760:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d762:	4b2a      	ldr	r3, [pc, #168]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d766:	f023 0202 	bic.w	r2, r3, #2
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d76e:	4927      	ldr	r1, [pc, #156]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d770:	4313      	orrs	r3, r2
 800d772:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d774:	4b25      	ldr	r3, [pc, #148]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d778:	4a24      	ldr	r2, [pc, #144]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d77a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d77e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d780:	4b22      	ldr	r3, [pc, #136]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d784:	4a21      	ldr	r2, [pc, #132]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d78a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d78c:	4b1f      	ldr	r3, [pc, #124]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d78e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d790:	4a1e      	ldr	r2, [pc, #120]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d792:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d796:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d798:	4b1c      	ldr	r3, [pc, #112]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d79a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d79c:	4a1b      	ldr	r2, [pc, #108]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d79e:	f043 0301 	orr.w	r3, r3, #1
 800d7a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d7a4:	4b19      	ldr	r3, [pc, #100]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a18      	ldr	r2, [pc, #96]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d7aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d7ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7b0:	f7f9 fe02 	bl	80073b8 <HAL_GetTick>
 800d7b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d7b6:	e008      	b.n	800d7ca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7b8:	f7f9 fdfe 	bl	80073b8 <HAL_GetTick>
 800d7bc:	4602      	mov	r2, r0
 800d7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c0:	1ad3      	subs	r3, r2, r3
 800d7c2:	2b02      	cmp	r3, #2
 800d7c4:	d901      	bls.n	800d7ca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800d7c6:	2303      	movs	r3, #3
 800d7c8:	e090      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d7ca:	4b10      	ldr	r3, [pc, #64]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d0f0      	beq.n	800d7b8 <HAL_RCC_OscConfig+0x670>
 800d7d6:	e088      	b.n	800d8ea <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d7d8:	4b0c      	ldr	r3, [pc, #48]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a0b      	ldr	r2, [pc, #44]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d7de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d7e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7e4:	f7f9 fde8 	bl	80073b8 <HAL_GetTick>
 800d7e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d7ea:	e008      	b.n	800d7fe <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7ec:	f7f9 fde4 	bl	80073b8 <HAL_GetTick>
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f4:	1ad3      	subs	r3, r2, r3
 800d7f6:	2b02      	cmp	r3, #2
 800d7f8:	d901      	bls.n	800d7fe <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800d7fa:	2303      	movs	r3, #3
 800d7fc:	e076      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d7fe:	4b03      	ldr	r3, [pc, #12]	@ (800d80c <HAL_RCC_OscConfig+0x6c4>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1f0      	bne.n	800d7ec <HAL_RCC_OscConfig+0x6a4>
 800d80a:	e06e      	b.n	800d8ea <HAL_RCC_OscConfig+0x7a2>
 800d80c:	58024400 	.word	0x58024400
 800d810:	fffffc0c 	.word	0xfffffc0c
 800d814:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d818:	4b36      	ldr	r3, [pc, #216]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d81c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d81e:	4b35      	ldr	r3, [pc, #212]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d822:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d031      	beq.n	800d890 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	f003 0203 	and.w	r2, r3, #3
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d836:	429a      	cmp	r2, r3
 800d838:	d12a      	bne.n	800d890 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	091b      	lsrs	r3, r3, #4
 800d83e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d846:	429a      	cmp	r2, r3
 800d848:	d122      	bne.n	800d890 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d854:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d856:	429a      	cmp	r2, r3
 800d858:	d11a      	bne.n	800d890 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	0a5b      	lsrs	r3, r3, #9
 800d85e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d866:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d868:	429a      	cmp	r2, r3
 800d86a:	d111      	bne.n	800d890 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	0c1b      	lsrs	r3, r3, #16
 800d870:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d878:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d87a:	429a      	cmp	r2, r3
 800d87c:	d108      	bne.n	800d890 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	0e1b      	lsrs	r3, r3, #24
 800d882:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d88a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d88c:	429a      	cmp	r2, r3
 800d88e:	d001      	beq.n	800d894 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800d890:	2301      	movs	r3, #1
 800d892:	e02b      	b.n	800d8ec <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d894:	4b17      	ldr	r3, [pc, #92]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d898:	08db      	lsrs	r3, r3, #3
 800d89a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d89e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8a4:	693a      	ldr	r2, [r7, #16]
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d01f      	beq.n	800d8ea <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d8aa:	4b12      	ldr	r3, [pc, #72]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8ae:	4a11      	ldr	r2, [pc, #68]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8b0:	f023 0301 	bic.w	r3, r3, #1
 800d8b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d8b6:	f7f9 fd7f 	bl	80073b8 <HAL_GetTick>
 800d8ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d8bc:	bf00      	nop
 800d8be:	f7f9 fd7b 	bl	80073b8 <HAL_GetTick>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c6:	4293      	cmp	r3, r2
 800d8c8:	d0f9      	beq.n	800d8be <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d8ca:	4b0a      	ldr	r3, [pc, #40]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d8ce:	4b0a      	ldr	r3, [pc, #40]	@ (800d8f8 <HAL_RCC_OscConfig+0x7b0>)
 800d8d0:	4013      	ands	r3, r2
 800d8d2:	687a      	ldr	r2, [r7, #4]
 800d8d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d8d6:	00d2      	lsls	r2, r2, #3
 800d8d8:	4906      	ldr	r1, [pc, #24]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d8de:	4b05      	ldr	r3, [pc, #20]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8e2:	4a04      	ldr	r2, [pc, #16]	@ (800d8f4 <HAL_RCC_OscConfig+0x7ac>)
 800d8e4:	f043 0301 	orr.w	r3, r3, #1
 800d8e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d8ea:	2300      	movs	r3, #0
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3730      	adds	r7, #48	@ 0x30
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}
 800d8f4:	58024400 	.word	0x58024400
 800d8f8:	ffff0007 	.word	0xffff0007

0800d8fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b086      	sub	sp, #24
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d101      	bne.n	800d910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d90c:	2301      	movs	r3, #1
 800d90e:	e19c      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d910:	4b8a      	ldr	r3, [pc, #552]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f003 030f 	and.w	r3, r3, #15
 800d918:	683a      	ldr	r2, [r7, #0]
 800d91a:	429a      	cmp	r2, r3
 800d91c:	d910      	bls.n	800d940 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d91e:	4b87      	ldr	r3, [pc, #540]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	f023 020f 	bic.w	r2, r3, #15
 800d926:	4985      	ldr	r1, [pc, #532]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d92e:	4b83      	ldr	r3, [pc, #524]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f003 030f 	and.w	r3, r3, #15
 800d936:	683a      	ldr	r2, [r7, #0]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d001      	beq.n	800d940 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d93c:	2301      	movs	r3, #1
 800d93e:	e184      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	f003 0304 	and.w	r3, r3, #4
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d010      	beq.n	800d96e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	691a      	ldr	r2, [r3, #16]
 800d950:	4b7b      	ldr	r3, [pc, #492]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d952:	699b      	ldr	r3, [r3, #24]
 800d954:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d958:	429a      	cmp	r2, r3
 800d95a:	d908      	bls.n	800d96e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d95c:	4b78      	ldr	r3, [pc, #480]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d95e:	699b      	ldr	r3, [r3, #24]
 800d960:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	4975      	ldr	r1, [pc, #468]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d96a:	4313      	orrs	r3, r2
 800d96c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	f003 0308 	and.w	r3, r3, #8
 800d976:	2b00      	cmp	r3, #0
 800d978:	d010      	beq.n	800d99c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	695a      	ldr	r2, [r3, #20]
 800d97e:	4b70      	ldr	r3, [pc, #448]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d980:	69db      	ldr	r3, [r3, #28]
 800d982:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d986:	429a      	cmp	r2, r3
 800d988:	d908      	bls.n	800d99c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d98a:	4b6d      	ldr	r3, [pc, #436]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d98c:	69db      	ldr	r3, [r3, #28]
 800d98e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	695b      	ldr	r3, [r3, #20]
 800d996:	496a      	ldr	r1, [pc, #424]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d998:	4313      	orrs	r3, r2
 800d99a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f003 0310 	and.w	r3, r3, #16
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d010      	beq.n	800d9ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	699a      	ldr	r2, [r3, #24]
 800d9ac:	4b64      	ldr	r3, [pc, #400]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9ae:	69db      	ldr	r3, [r3, #28]
 800d9b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d9b4:	429a      	cmp	r2, r3
 800d9b6:	d908      	bls.n	800d9ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d9b8:	4b61      	ldr	r3, [pc, #388]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9ba:	69db      	ldr	r3, [r3, #28]
 800d9bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	699b      	ldr	r3, [r3, #24]
 800d9c4:	495e      	ldr	r1, [pc, #376]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f003 0320 	and.w	r3, r3, #32
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d010      	beq.n	800d9f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	69da      	ldr	r2, [r3, #28]
 800d9da:	4b59      	ldr	r3, [pc, #356]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9dc:	6a1b      	ldr	r3, [r3, #32]
 800d9de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	d908      	bls.n	800d9f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d9e6:	4b56      	ldr	r3, [pc, #344]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9e8:	6a1b      	ldr	r3, [r3, #32]
 800d9ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	69db      	ldr	r3, [r3, #28]
 800d9f2:	4953      	ldr	r1, [pc, #332]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800d9f4:	4313      	orrs	r3, r2
 800d9f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f003 0302 	and.w	r3, r3, #2
 800da00:	2b00      	cmp	r3, #0
 800da02:	d010      	beq.n	800da26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	68da      	ldr	r2, [r3, #12]
 800da08:	4b4d      	ldr	r3, [pc, #308]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da0a:	699b      	ldr	r3, [r3, #24]
 800da0c:	f003 030f 	and.w	r3, r3, #15
 800da10:	429a      	cmp	r2, r3
 800da12:	d908      	bls.n	800da26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da14:	4b4a      	ldr	r3, [pc, #296]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da16:	699b      	ldr	r3, [r3, #24]
 800da18:	f023 020f 	bic.w	r2, r3, #15
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	68db      	ldr	r3, [r3, #12]
 800da20:	4947      	ldr	r1, [pc, #284]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da22:	4313      	orrs	r3, r2
 800da24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 0301 	and.w	r3, r3, #1
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d055      	beq.n	800dade <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800da32:	4b43      	ldr	r3, [pc, #268]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da34:	699b      	ldr	r3, [r3, #24]
 800da36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	4940      	ldr	r1, [pc, #256]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da40:	4313      	orrs	r3, r2
 800da42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	685b      	ldr	r3, [r3, #4]
 800da48:	2b02      	cmp	r3, #2
 800da4a:	d107      	bne.n	800da5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800da4c:	4b3c      	ldr	r3, [pc, #240]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da54:	2b00      	cmp	r3, #0
 800da56:	d121      	bne.n	800da9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da58:	2301      	movs	r3, #1
 800da5a:	e0f6      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	2b03      	cmp	r3, #3
 800da62:	d107      	bne.n	800da74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800da64:	4b36      	ldr	r3, [pc, #216]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d115      	bne.n	800da9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da70:	2301      	movs	r3, #1
 800da72:	e0ea      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	685b      	ldr	r3, [r3, #4]
 800da78:	2b01      	cmp	r3, #1
 800da7a:	d107      	bne.n	800da8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800da7c:	4b30      	ldr	r3, [pc, #192]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da84:	2b00      	cmp	r3, #0
 800da86:	d109      	bne.n	800da9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da88:	2301      	movs	r3, #1
 800da8a:	e0de      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da8c:	4b2c      	ldr	r3, [pc, #176]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	f003 0304 	and.w	r3, r3, #4
 800da94:	2b00      	cmp	r3, #0
 800da96:	d101      	bne.n	800da9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da98:	2301      	movs	r3, #1
 800da9a:	e0d6      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800da9c:	4b28      	ldr	r3, [pc, #160]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800da9e:	691b      	ldr	r3, [r3, #16]
 800daa0:	f023 0207 	bic.w	r2, r3, #7
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	685b      	ldr	r3, [r3, #4]
 800daa8:	4925      	ldr	r1, [pc, #148]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800daaa:	4313      	orrs	r3, r2
 800daac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800daae:	f7f9 fc83 	bl	80073b8 <HAL_GetTick>
 800dab2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dab4:	e00a      	b.n	800dacc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dab6:	f7f9 fc7f 	bl	80073b8 <HAL_GetTick>
 800daba:	4602      	mov	r2, r0
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	1ad3      	subs	r3, r2, r3
 800dac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dac4:	4293      	cmp	r3, r2
 800dac6:	d901      	bls.n	800dacc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800dac8:	2303      	movs	r3, #3
 800daca:	e0be      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dacc:	4b1c      	ldr	r3, [pc, #112]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800dace:	691b      	ldr	r3, [r3, #16]
 800dad0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	00db      	lsls	r3, r3, #3
 800dada:	429a      	cmp	r2, r3
 800dadc:	d1eb      	bne.n	800dab6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f003 0302 	and.w	r3, r3, #2
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d010      	beq.n	800db0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68da      	ldr	r2, [r3, #12]
 800daee:	4b14      	ldr	r3, [pc, #80]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800daf0:	699b      	ldr	r3, [r3, #24]
 800daf2:	f003 030f 	and.w	r3, r3, #15
 800daf6:	429a      	cmp	r2, r3
 800daf8:	d208      	bcs.n	800db0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dafa:	4b11      	ldr	r3, [pc, #68]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800dafc:	699b      	ldr	r3, [r3, #24]
 800dafe:	f023 020f 	bic.w	r2, r3, #15
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	68db      	ldr	r3, [r3, #12]
 800db06:	490e      	ldr	r1, [pc, #56]	@ (800db40 <HAL_RCC_ClockConfig+0x244>)
 800db08:	4313      	orrs	r3, r2
 800db0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800db0c:	4b0b      	ldr	r3, [pc, #44]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f003 030f 	and.w	r3, r3, #15
 800db14:	683a      	ldr	r2, [r7, #0]
 800db16:	429a      	cmp	r2, r3
 800db18:	d214      	bcs.n	800db44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db1a:	4b08      	ldr	r3, [pc, #32]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f023 020f 	bic.w	r2, r3, #15
 800db22:	4906      	ldr	r1, [pc, #24]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	4313      	orrs	r3, r2
 800db28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800db2a:	4b04      	ldr	r3, [pc, #16]	@ (800db3c <HAL_RCC_ClockConfig+0x240>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	f003 030f 	and.w	r3, r3, #15
 800db32:	683a      	ldr	r2, [r7, #0]
 800db34:	429a      	cmp	r2, r3
 800db36:	d005      	beq.n	800db44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800db38:	2301      	movs	r3, #1
 800db3a:	e086      	b.n	800dc4a <HAL_RCC_ClockConfig+0x34e>
 800db3c:	52002000 	.word	0x52002000
 800db40:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f003 0304 	and.w	r3, r3, #4
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d010      	beq.n	800db72 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	691a      	ldr	r2, [r3, #16]
 800db54:	4b3f      	ldr	r3, [pc, #252]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db5c:	429a      	cmp	r2, r3
 800db5e:	d208      	bcs.n	800db72 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800db60:	4b3c      	ldr	r3, [pc, #240]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db62:	699b      	ldr	r3, [r3, #24]
 800db64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	691b      	ldr	r3, [r3, #16]
 800db6c:	4939      	ldr	r1, [pc, #228]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db6e:	4313      	orrs	r3, r2
 800db70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f003 0308 	and.w	r3, r3, #8
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d010      	beq.n	800dba0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	695a      	ldr	r2, [r3, #20]
 800db82:	4b34      	ldr	r3, [pc, #208]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db84:	69db      	ldr	r3, [r3, #28]
 800db86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d208      	bcs.n	800dba0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800db8e:	4b31      	ldr	r3, [pc, #196]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db90:	69db      	ldr	r3, [r3, #28]
 800db92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	695b      	ldr	r3, [r3, #20]
 800db9a:	492e      	ldr	r1, [pc, #184]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800db9c:	4313      	orrs	r3, r2
 800db9e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	f003 0310 	and.w	r3, r3, #16
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d010      	beq.n	800dbce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	699a      	ldr	r2, [r3, #24]
 800dbb0:	4b28      	ldr	r3, [pc, #160]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbb2:	69db      	ldr	r3, [r3, #28]
 800dbb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dbb8:	429a      	cmp	r2, r3
 800dbba:	d208      	bcs.n	800dbce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800dbbc:	4b25      	ldr	r3, [pc, #148]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbbe:	69db      	ldr	r3, [r3, #28]
 800dbc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	699b      	ldr	r3, [r3, #24]
 800dbc8:	4922      	ldr	r1, [pc, #136]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbca:	4313      	orrs	r3, r2
 800dbcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f003 0320 	and.w	r3, r3, #32
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d010      	beq.n	800dbfc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	69da      	ldr	r2, [r3, #28]
 800dbde:	4b1d      	ldr	r3, [pc, #116]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbe0:	6a1b      	ldr	r3, [r3, #32]
 800dbe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d208      	bcs.n	800dbfc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dbea:	4b1a      	ldr	r3, [pc, #104]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbec:	6a1b      	ldr	r3, [r3, #32]
 800dbee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	69db      	ldr	r3, [r3, #28]
 800dbf6:	4917      	ldr	r1, [pc, #92]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dbf8:	4313      	orrs	r3, r2
 800dbfa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800dbfc:	f000 f834 	bl	800dc68 <HAL_RCC_GetSysClockFreq>
 800dc00:	4602      	mov	r2, r0
 800dc02:	4b14      	ldr	r3, [pc, #80]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dc04:	699b      	ldr	r3, [r3, #24]
 800dc06:	0a1b      	lsrs	r3, r3, #8
 800dc08:	f003 030f 	and.w	r3, r3, #15
 800dc0c:	4912      	ldr	r1, [pc, #72]	@ (800dc58 <HAL_RCC_ClockConfig+0x35c>)
 800dc0e:	5ccb      	ldrb	r3, [r1, r3]
 800dc10:	f003 031f 	and.w	r3, r3, #31
 800dc14:	fa22 f303 	lsr.w	r3, r2, r3
 800dc18:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dc1a:	4b0e      	ldr	r3, [pc, #56]	@ (800dc54 <HAL_RCC_ClockConfig+0x358>)
 800dc1c:	699b      	ldr	r3, [r3, #24]
 800dc1e:	f003 030f 	and.w	r3, r3, #15
 800dc22:	4a0d      	ldr	r2, [pc, #52]	@ (800dc58 <HAL_RCC_ClockConfig+0x35c>)
 800dc24:	5cd3      	ldrb	r3, [r2, r3]
 800dc26:	f003 031f 	and.w	r3, r3, #31
 800dc2a:	693a      	ldr	r2, [r7, #16]
 800dc2c:	fa22 f303 	lsr.w	r3, r2, r3
 800dc30:	4a0a      	ldr	r2, [pc, #40]	@ (800dc5c <HAL_RCC_ClockConfig+0x360>)
 800dc32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dc34:	4a0a      	ldr	r2, [pc, #40]	@ (800dc60 <HAL_RCC_ClockConfig+0x364>)
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dc3a:	4b0a      	ldr	r3, [pc, #40]	@ (800dc64 <HAL_RCC_ClockConfig+0x368>)
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f7f9 fb70 	bl	8007324 <HAL_InitTick>
 800dc44:	4603      	mov	r3, r0
 800dc46:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dc48:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	3718      	adds	r7, #24
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}
 800dc52:	bf00      	nop
 800dc54:	58024400 	.word	0x58024400
 800dc58:	0801d938 	.word	0x0801d938
 800dc5c:	24000004 	.word	0x24000004
 800dc60:	24000000 	.word	0x24000000
 800dc64:	24000008 	.word	0x24000008

0800dc68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b089      	sub	sp, #36	@ 0x24
 800dc6c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dc6e:	4bb3      	ldr	r3, [pc, #716]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc70:	691b      	ldr	r3, [r3, #16]
 800dc72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dc76:	2b18      	cmp	r3, #24
 800dc78:	f200 8155 	bhi.w	800df26 <HAL_RCC_GetSysClockFreq+0x2be>
 800dc7c:	a201      	add	r2, pc, #4	@ (adr r2, 800dc84 <HAL_RCC_GetSysClockFreq+0x1c>)
 800dc7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc82:	bf00      	nop
 800dc84:	0800dce9 	.word	0x0800dce9
 800dc88:	0800df27 	.word	0x0800df27
 800dc8c:	0800df27 	.word	0x0800df27
 800dc90:	0800df27 	.word	0x0800df27
 800dc94:	0800df27 	.word	0x0800df27
 800dc98:	0800df27 	.word	0x0800df27
 800dc9c:	0800df27 	.word	0x0800df27
 800dca0:	0800df27 	.word	0x0800df27
 800dca4:	0800dd0f 	.word	0x0800dd0f
 800dca8:	0800df27 	.word	0x0800df27
 800dcac:	0800df27 	.word	0x0800df27
 800dcb0:	0800df27 	.word	0x0800df27
 800dcb4:	0800df27 	.word	0x0800df27
 800dcb8:	0800df27 	.word	0x0800df27
 800dcbc:	0800df27 	.word	0x0800df27
 800dcc0:	0800df27 	.word	0x0800df27
 800dcc4:	0800dd15 	.word	0x0800dd15
 800dcc8:	0800df27 	.word	0x0800df27
 800dccc:	0800df27 	.word	0x0800df27
 800dcd0:	0800df27 	.word	0x0800df27
 800dcd4:	0800df27 	.word	0x0800df27
 800dcd8:	0800df27 	.word	0x0800df27
 800dcdc:	0800df27 	.word	0x0800df27
 800dce0:	0800df27 	.word	0x0800df27
 800dce4:	0800dd1b 	.word	0x0800dd1b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dce8:	4b94      	ldr	r3, [pc, #592]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f003 0320 	and.w	r3, r3, #32
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d009      	beq.n	800dd08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dcf4:	4b91      	ldr	r3, [pc, #580]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	08db      	lsrs	r3, r3, #3
 800dcfa:	f003 0303 	and.w	r3, r3, #3
 800dcfe:	4a90      	ldr	r2, [pc, #576]	@ (800df40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd00:	fa22 f303 	lsr.w	r3, r2, r3
 800dd04:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800dd06:	e111      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800dd08:	4b8d      	ldr	r3, [pc, #564]	@ (800df40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd0a:	61bb      	str	r3, [r7, #24]
      break;
 800dd0c:	e10e      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800dd0e:	4b8d      	ldr	r3, [pc, #564]	@ (800df44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dd10:	61bb      	str	r3, [r7, #24]
      break;
 800dd12:	e10b      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800dd14:	4b8c      	ldr	r3, [pc, #560]	@ (800df48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800dd16:	61bb      	str	r3, [r7, #24]
      break;
 800dd18:	e108      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dd1a:	4b88      	ldr	r3, [pc, #544]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd1e:	f003 0303 	and.w	r3, r3, #3
 800dd22:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800dd24:	4b85      	ldr	r3, [pc, #532]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd28:	091b      	lsrs	r3, r3, #4
 800dd2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dd2e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800dd30:	4b82      	ldr	r3, [pc, #520]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd34:	f003 0301 	and.w	r3, r3, #1
 800dd38:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800dd3a:	4b80      	ldr	r3, [pc, #512]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd3e:	08db      	lsrs	r3, r3, #3
 800dd40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dd44:	68fa      	ldr	r2, [r7, #12]
 800dd46:	fb02 f303 	mul.w	r3, r2, r3
 800dd4a:	ee07 3a90 	vmov	s15, r3
 800dd4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd52:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	f000 80e1 	beq.w	800df20 <HAL_RCC_GetSysClockFreq+0x2b8>
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	2b02      	cmp	r3, #2
 800dd62:	f000 8083 	beq.w	800de6c <HAL_RCC_GetSysClockFreq+0x204>
 800dd66:	697b      	ldr	r3, [r7, #20]
 800dd68:	2b02      	cmp	r3, #2
 800dd6a:	f200 80a1 	bhi.w	800deb0 <HAL_RCC_GetSysClockFreq+0x248>
 800dd6e:	697b      	ldr	r3, [r7, #20]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d003      	beq.n	800dd7c <HAL_RCC_GetSysClockFreq+0x114>
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d056      	beq.n	800de28 <HAL_RCC_GetSysClockFreq+0x1c0>
 800dd7a:	e099      	b.n	800deb0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd7c:	4b6f      	ldr	r3, [pc, #444]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	f003 0320 	and.w	r3, r3, #32
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d02d      	beq.n	800dde4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd88:	4b6c      	ldr	r3, [pc, #432]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	08db      	lsrs	r3, r3, #3
 800dd8e:	f003 0303 	and.w	r3, r3, #3
 800dd92:	4a6b      	ldr	r2, [pc, #428]	@ (800df40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd94:	fa22 f303 	lsr.w	r3, r2, r3
 800dd98:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	ee07 3a90 	vmov	s15, r3
 800dda0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	ee07 3a90 	vmov	s15, r3
 800ddaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ddb2:	4b62      	ldr	r3, [pc, #392]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddba:	ee07 3a90 	vmov	s15, r3
 800ddbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ddc2:	ed97 6a02 	vldr	s12, [r7, #8]
 800ddc6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800df4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ddca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ddce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ddd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ddd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ddda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddde:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800dde2:	e087      	b.n	800def4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	ee07 3a90 	vmov	s15, r3
 800ddea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800df50 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ddf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ddf6:	4b51      	ldr	r3, [pc, #324]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddfe:	ee07 3a90 	vmov	s15, r3
 800de02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de06:	ed97 6a02 	vldr	s12, [r7, #8]
 800de0a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800df4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800de0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de26:	e065      	b.n	800def4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	ee07 3a90 	vmov	s15, r3
 800de2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de32:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800df54 <HAL_RCC_GetSysClockFreq+0x2ec>
 800de36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de3a:	4b40      	ldr	r3, [pc, #256]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de42:	ee07 3a90 	vmov	s15, r3
 800de46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de4a:	ed97 6a02 	vldr	s12, [r7, #8]
 800de4e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800df4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800de52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de6a:	e043      	b.n	800def4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	ee07 3a90 	vmov	s15, r3
 800de72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de76:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800df58 <HAL_RCC_GetSysClockFreq+0x2f0>
 800de7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de7e:	4b2f      	ldr	r3, [pc, #188]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de86:	ee07 3a90 	vmov	s15, r3
 800de8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de8e:	ed97 6a02 	vldr	s12, [r7, #8]
 800de92:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800df4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800de96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800deaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800deae:	e021      	b.n	800def4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800deb0:	693b      	ldr	r3, [r7, #16]
 800deb2:	ee07 3a90 	vmov	s15, r3
 800deb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800deba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800df54 <HAL_RCC_GetSysClockFreq+0x2ec>
 800debe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dec2:	4b1e      	ldr	r3, [pc, #120]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800deca:	ee07 3a90 	vmov	s15, r3
 800dece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ded2:	ed97 6a02 	vldr	s12, [r7, #8]
 800ded6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800df4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800deda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800deea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800deee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800def2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800def4:	4b11      	ldr	r3, [pc, #68]	@ (800df3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800def6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800def8:	0a5b      	lsrs	r3, r3, #9
 800defa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800defe:	3301      	adds	r3, #1
 800df00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	ee07 3a90 	vmov	s15, r3
 800df08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800df0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800df10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800df14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800df18:	ee17 3a90 	vmov	r3, s15
 800df1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800df1e:	e005      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800df20:	2300      	movs	r3, #0
 800df22:	61bb      	str	r3, [r7, #24]
      break;
 800df24:	e002      	b.n	800df2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800df26:	4b07      	ldr	r3, [pc, #28]	@ (800df44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800df28:	61bb      	str	r3, [r7, #24]
      break;
 800df2a:	bf00      	nop
  }

  return sysclockfreq;
 800df2c:	69bb      	ldr	r3, [r7, #24]
}
 800df2e:	4618      	mov	r0, r3
 800df30:	3724      	adds	r7, #36	@ 0x24
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	58024400 	.word	0x58024400
 800df40:	03d09000 	.word	0x03d09000
 800df44:	003d0900 	.word	0x003d0900
 800df48:	016e3600 	.word	0x016e3600
 800df4c:	46000000 	.word	0x46000000
 800df50:	4c742400 	.word	0x4c742400
 800df54:	4a742400 	.word	0x4a742400
 800df58:	4bb71b00 	.word	0x4bb71b00

0800df5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b082      	sub	sp, #8
 800df60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800df62:	f7ff fe81 	bl	800dc68 <HAL_RCC_GetSysClockFreq>
 800df66:	4602      	mov	r2, r0
 800df68:	4b10      	ldr	r3, [pc, #64]	@ (800dfac <HAL_RCC_GetHCLKFreq+0x50>)
 800df6a:	699b      	ldr	r3, [r3, #24]
 800df6c:	0a1b      	lsrs	r3, r3, #8
 800df6e:	f003 030f 	and.w	r3, r3, #15
 800df72:	490f      	ldr	r1, [pc, #60]	@ (800dfb0 <HAL_RCC_GetHCLKFreq+0x54>)
 800df74:	5ccb      	ldrb	r3, [r1, r3]
 800df76:	f003 031f 	and.w	r3, r3, #31
 800df7a:	fa22 f303 	lsr.w	r3, r2, r3
 800df7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800df80:	4b0a      	ldr	r3, [pc, #40]	@ (800dfac <HAL_RCC_GetHCLKFreq+0x50>)
 800df82:	699b      	ldr	r3, [r3, #24]
 800df84:	f003 030f 	and.w	r3, r3, #15
 800df88:	4a09      	ldr	r2, [pc, #36]	@ (800dfb0 <HAL_RCC_GetHCLKFreq+0x54>)
 800df8a:	5cd3      	ldrb	r3, [r2, r3]
 800df8c:	f003 031f 	and.w	r3, r3, #31
 800df90:	687a      	ldr	r2, [r7, #4]
 800df92:	fa22 f303 	lsr.w	r3, r2, r3
 800df96:	4a07      	ldr	r2, [pc, #28]	@ (800dfb4 <HAL_RCC_GetHCLKFreq+0x58>)
 800df98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800df9a:	4a07      	ldr	r2, [pc, #28]	@ (800dfb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800dfa0:	4b04      	ldr	r3, [pc, #16]	@ (800dfb4 <HAL_RCC_GetHCLKFreq+0x58>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	3708      	adds	r7, #8
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}
 800dfac:	58024400 	.word	0x58024400
 800dfb0:	0801d938 	.word	0x0801d938
 800dfb4:	24000004 	.word	0x24000004
 800dfb8:	24000000 	.word	0x24000000

0800dfbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800dfc0:	f7ff ffcc 	bl	800df5c <HAL_RCC_GetHCLKFreq>
 800dfc4:	4602      	mov	r2, r0
 800dfc6:	4b06      	ldr	r3, [pc, #24]	@ (800dfe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dfc8:	69db      	ldr	r3, [r3, #28]
 800dfca:	091b      	lsrs	r3, r3, #4
 800dfcc:	f003 0307 	and.w	r3, r3, #7
 800dfd0:	4904      	ldr	r1, [pc, #16]	@ (800dfe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dfd2:	5ccb      	ldrb	r3, [r1, r3]
 800dfd4:	f003 031f 	and.w	r3, r3, #31
 800dfd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	bd80      	pop	{r7, pc}
 800dfe0:	58024400 	.word	0x58024400
 800dfe4:	0801d938 	.word	0x0801d938

0800dfe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800dfec:	f7ff ffb6 	bl	800df5c <HAL_RCC_GetHCLKFreq>
 800dff0:	4602      	mov	r2, r0
 800dff2:	4b06      	ldr	r3, [pc, #24]	@ (800e00c <HAL_RCC_GetPCLK2Freq+0x24>)
 800dff4:	69db      	ldr	r3, [r3, #28]
 800dff6:	0a1b      	lsrs	r3, r3, #8
 800dff8:	f003 0307 	and.w	r3, r3, #7
 800dffc:	4904      	ldr	r1, [pc, #16]	@ (800e010 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dffe:	5ccb      	ldrb	r3, [r1, r3]
 800e000:	f003 031f 	and.w	r3, r3, #31
 800e004:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e008:	4618      	mov	r0, r3
 800e00a:	bd80      	pop	{r7, pc}
 800e00c:	58024400 	.word	0x58024400
 800e010:	0801d938 	.word	0x0801d938

0800e014 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e014:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e018:	b0c6      	sub	sp, #280	@ 0x118
 800e01a:	af00      	add	r7, sp, #0
 800e01c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e020:	2300      	movs	r3, #0
 800e022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e026:	2300      	movs	r3, #0
 800e028:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e02c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e034:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e038:	2500      	movs	r5, #0
 800e03a:	ea54 0305 	orrs.w	r3, r4, r5
 800e03e:	d049      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e046:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e04a:	d02f      	beq.n	800e0ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e04c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e050:	d828      	bhi.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e052:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e056:	d01a      	beq.n	800e08e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e058:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e05c:	d822      	bhi.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d003      	beq.n	800e06a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e062:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e066:	d007      	beq.n	800e078 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e068:	e01c      	b.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e06a:	4bab      	ldr	r3, [pc, #684]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e06c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e06e:	4aaa      	ldr	r2, [pc, #680]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e074:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e076:	e01a      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e07c:	3308      	adds	r3, #8
 800e07e:	2102      	movs	r1, #2
 800e080:	4618      	mov	r0, r3
 800e082:	f002 fa49 	bl	8010518 <RCCEx_PLL2_Config>
 800e086:	4603      	mov	r3, r0
 800e088:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e08c:	e00f      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e08e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e092:	3328      	adds	r3, #40	@ 0x28
 800e094:	2102      	movs	r1, #2
 800e096:	4618      	mov	r0, r3
 800e098:	f002 faf0 	bl	801067c <RCCEx_PLL3_Config>
 800e09c:	4603      	mov	r3, r0
 800e09e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e0a2:	e004      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e0aa:	e000      	b.n	800e0ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e0ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d10a      	bne.n	800e0cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e0b6:	4b98      	ldr	r3, [pc, #608]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e0ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e0c4:	4a94      	ldr	r2, [pc, #592]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0c6:	430b      	orrs	r3, r1
 800e0c8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e0ca:	e003      	b.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e0e0:	f04f 0900 	mov.w	r9, #0
 800e0e4:	ea58 0309 	orrs.w	r3, r8, r9
 800e0e8:	d047      	beq.n	800e17a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e0ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0f0:	2b04      	cmp	r3, #4
 800e0f2:	d82a      	bhi.n	800e14a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e0f4:	a201      	add	r2, pc, #4	@ (adr r2, 800e0fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e0f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0fa:	bf00      	nop
 800e0fc:	0800e111 	.word	0x0800e111
 800e100:	0800e11f 	.word	0x0800e11f
 800e104:	0800e135 	.word	0x0800e135
 800e108:	0800e153 	.word	0x0800e153
 800e10c:	0800e153 	.word	0x0800e153
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e110:	4b81      	ldr	r3, [pc, #516]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e114:	4a80      	ldr	r2, [pc, #512]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e11a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e11c:	e01a      	b.n	800e154 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e11e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e122:	3308      	adds	r3, #8
 800e124:	2100      	movs	r1, #0
 800e126:	4618      	mov	r0, r3
 800e128:	f002 f9f6 	bl	8010518 <RCCEx_PLL2_Config>
 800e12c:	4603      	mov	r3, r0
 800e12e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e132:	e00f      	b.n	800e154 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e138:	3328      	adds	r3, #40	@ 0x28
 800e13a:	2100      	movs	r1, #0
 800e13c:	4618      	mov	r0, r3
 800e13e:	f002 fa9d 	bl	801067c <RCCEx_PLL3_Config>
 800e142:	4603      	mov	r3, r0
 800e144:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e148:	e004      	b.n	800e154 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e14a:	2301      	movs	r3, #1
 800e14c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e150:	e000      	b.n	800e154 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e152:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e154:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d10a      	bne.n	800e172 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e15c:	4b6e      	ldr	r3, [pc, #440]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e15e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e160:	f023 0107 	bic.w	r1, r3, #7
 800e164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e16a:	4a6b      	ldr	r2, [pc, #428]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e16c:	430b      	orrs	r3, r1
 800e16e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e170:	e003      	b.n	800e17a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e172:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e176:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e17a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e182:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800e186:	f04f 0b00 	mov.w	fp, #0
 800e18a:	ea5a 030b 	orrs.w	r3, sl, fp
 800e18e:	d05b      	beq.n	800e248 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e194:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e198:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e19c:	d03b      	beq.n	800e216 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800e19e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e1a2:	d834      	bhi.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e1a8:	d037      	beq.n	800e21a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800e1aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e1ae:	d82e      	bhi.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e1b4:	d033      	beq.n	800e21e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800e1b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e1ba:	d828      	bhi.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1c0:	d01a      	beq.n	800e1f8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800e1c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1c6:	d822      	bhi.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d003      	beq.n	800e1d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800e1cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e1d0:	d007      	beq.n	800e1e2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800e1d2:	e01c      	b.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1d4:	4b50      	ldr	r3, [pc, #320]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1d8:	4a4f      	ldr	r2, [pc, #316]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1e0:	e01e      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1e6:	3308      	adds	r3, #8
 800e1e8:	2100      	movs	r1, #0
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f002 f994 	bl	8010518 <RCCEx_PLL2_Config>
 800e1f0:	4603      	mov	r3, r0
 800e1f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e1f6:	e013      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e1f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1fc:	3328      	adds	r3, #40	@ 0x28
 800e1fe:	2100      	movs	r1, #0
 800e200:	4618      	mov	r0, r3
 800e202:	f002 fa3b 	bl	801067c <RCCEx_PLL3_Config>
 800e206:	4603      	mov	r3, r0
 800e208:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e20c:	e008      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e20e:	2301      	movs	r3, #1
 800e210:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e214:	e004      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e216:	bf00      	nop
 800e218:	e002      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e21a:	bf00      	nop
 800e21c:	e000      	b.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e21e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e220:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e224:	2b00      	cmp	r3, #0
 800e226:	d10b      	bne.n	800e240 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e228:	4b3b      	ldr	r3, [pc, #236]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e22a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e22c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e234:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e238:	4a37      	ldr	r2, [pc, #220]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e23a:	430b      	orrs	r3, r1
 800e23c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e23e:	e003      	b.n	800e248 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e240:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e244:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e250:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e254:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e258:	2300      	movs	r3, #0
 800e25a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e25e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e262:	460b      	mov	r3, r1
 800e264:	4313      	orrs	r3, r2
 800e266:	d05d      	beq.n	800e324 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e26c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e270:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e274:	d03b      	beq.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800e276:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e27a:	d834      	bhi.n	800e2e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e27c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e280:	d037      	beq.n	800e2f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800e282:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e286:	d82e      	bhi.n	800e2e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e288:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e28c:	d033      	beq.n	800e2f6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800e28e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e292:	d828      	bhi.n	800e2e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e294:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e298:	d01a      	beq.n	800e2d0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800e29a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e29e:	d822      	bhi.n	800e2e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d003      	beq.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x298>
 800e2a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e2a8:	d007      	beq.n	800e2ba <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800e2aa:	e01c      	b.n	800e2e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e2ac:	4b1a      	ldr	r3, [pc, #104]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2b0:	4a19      	ldr	r2, [pc, #100]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e2b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e2b8:	e01e      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e2ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2be:	3308      	adds	r3, #8
 800e2c0:	2100      	movs	r1, #0
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f002 f928 	bl	8010518 <RCCEx_PLL2_Config>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e2ce:	e013      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e2d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2d4:	3328      	adds	r3, #40	@ 0x28
 800e2d6:	2100      	movs	r1, #0
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f002 f9cf 	bl	801067c <RCCEx_PLL3_Config>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e2e4:	e008      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e2ec:	e004      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e2ee:	bf00      	nop
 800e2f0:	e002      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e2f2:	bf00      	nop
 800e2f4:	e000      	b.n	800e2f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e2f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e2f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10d      	bne.n	800e31c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e300:	4b05      	ldr	r3, [pc, #20]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e304:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e30c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e310:	4a01      	ldr	r2, [pc, #4]	@ (800e318 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e312:	430b      	orrs	r3, r1
 800e314:	6593      	str	r3, [r2, #88]	@ 0x58
 800e316:	e005      	b.n	800e324 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800e318:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e31c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e320:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800e324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e330:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e334:	2300      	movs	r3, #0
 800e336:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e33a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e33e:	460b      	mov	r3, r1
 800e340:	4313      	orrs	r3, r2
 800e342:	d03a      	beq.n	800e3ba <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800e344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e34a:	2b30      	cmp	r3, #48	@ 0x30
 800e34c:	d01f      	beq.n	800e38e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800e34e:	2b30      	cmp	r3, #48	@ 0x30
 800e350:	d819      	bhi.n	800e386 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e352:	2b20      	cmp	r3, #32
 800e354:	d00c      	beq.n	800e370 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800e356:	2b20      	cmp	r3, #32
 800e358:	d815      	bhi.n	800e386 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d019      	beq.n	800e392 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e35e:	2b10      	cmp	r3, #16
 800e360:	d111      	bne.n	800e386 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e362:	4baa      	ldr	r3, [pc, #680]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e366:	4aa9      	ldr	r2, [pc, #676]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e368:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e36c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e36e:	e011      	b.n	800e394 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e374:	3308      	adds	r3, #8
 800e376:	2102      	movs	r1, #2
 800e378:	4618      	mov	r0, r3
 800e37a:	f002 f8cd 	bl	8010518 <RCCEx_PLL2_Config>
 800e37e:	4603      	mov	r3, r0
 800e380:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e384:	e006      	b.n	800e394 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e386:	2301      	movs	r3, #1
 800e388:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e38c:	e002      	b.n	800e394 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e38e:	bf00      	nop
 800e390:	e000      	b.n	800e394 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e392:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e394:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d10a      	bne.n	800e3b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800e39c:	4b9b      	ldr	r3, [pc, #620]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3a0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e3a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3aa:	4a98      	ldr	r2, [pc, #608]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e3ac:	430b      	orrs	r3, r1
 800e3ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e3b0:	e003      	b.n	800e3ba <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e3ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e3c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e3d0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e3d4:	460b      	mov	r3, r1
 800e3d6:	4313      	orrs	r3, r2
 800e3d8:	d051      	beq.n	800e47e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e3e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e3e4:	d035      	beq.n	800e452 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800e3e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e3ea:	d82e      	bhi.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e3ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e3f0:	d031      	beq.n	800e456 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800e3f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e3f6:	d828      	bhi.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e3f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e3fc:	d01a      	beq.n	800e434 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800e3fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e402:	d822      	bhi.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e404:	2b00      	cmp	r3, #0
 800e406:	d003      	beq.n	800e410 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800e408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e40c:	d007      	beq.n	800e41e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800e40e:	e01c      	b.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e410:	4b7e      	ldr	r3, [pc, #504]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e414:	4a7d      	ldr	r2, [pc, #500]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e41a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e41c:	e01c      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e41e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e422:	3308      	adds	r3, #8
 800e424:	2100      	movs	r1, #0
 800e426:	4618      	mov	r0, r3
 800e428:	f002 f876 	bl	8010518 <RCCEx_PLL2_Config>
 800e42c:	4603      	mov	r3, r0
 800e42e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e432:	e011      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e438:	3328      	adds	r3, #40	@ 0x28
 800e43a:	2100      	movs	r1, #0
 800e43c:	4618      	mov	r0, r3
 800e43e:	f002 f91d 	bl	801067c <RCCEx_PLL3_Config>
 800e442:	4603      	mov	r3, r0
 800e444:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e448:	e006      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e44a:	2301      	movs	r3, #1
 800e44c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e450:	e002      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e452:	bf00      	nop
 800e454:	e000      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e456:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e458:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d10a      	bne.n	800e476 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e460:	4b6a      	ldr	r3, [pc, #424]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e464:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e46c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e46e:	4a67      	ldr	r2, [pc, #412]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e470:	430b      	orrs	r3, r1
 800e472:	6513      	str	r3, [r2, #80]	@ 0x50
 800e474:	e003      	b.n	800e47e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e476:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e47a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e47e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e48a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e48e:	2300      	movs	r3, #0
 800e490:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e494:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e498:	460b      	mov	r3, r1
 800e49a:	4313      	orrs	r3, r2
 800e49c:	d053      	beq.n	800e546 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e4a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e4a8:	d033      	beq.n	800e512 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800e4aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e4ae:	d82c      	bhi.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e4b4:	d02f      	beq.n	800e516 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800e4b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e4ba:	d826      	bhi.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e4c0:	d02b      	beq.n	800e51a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800e4c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e4c6:	d820      	bhi.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4cc:	d012      	beq.n	800e4f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800e4ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4d2:	d81a      	bhi.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d022      	beq.n	800e51e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e4d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4dc:	d115      	bne.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e4de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4e2:	3308      	adds	r3, #8
 800e4e4:	2101      	movs	r1, #1
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f002 f816 	bl	8010518 <RCCEx_PLL2_Config>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e4f2:	e015      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e4f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4f8:	3328      	adds	r3, #40	@ 0x28
 800e4fa:	2101      	movs	r1, #1
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f002 f8bd 	bl	801067c <RCCEx_PLL3_Config>
 800e502:	4603      	mov	r3, r0
 800e504:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e508:	e00a      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e50a:	2301      	movs	r3, #1
 800e50c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e510:	e006      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e512:	bf00      	nop
 800e514:	e004      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e516:	bf00      	nop
 800e518:	e002      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e51a:	bf00      	nop
 800e51c:	e000      	b.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e51e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e520:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e524:	2b00      	cmp	r3, #0
 800e526:	d10a      	bne.n	800e53e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e528:	4b38      	ldr	r3, [pc, #224]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e52a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e52c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e536:	4a35      	ldr	r2, [pc, #212]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e538:	430b      	orrs	r3, r1
 800e53a:	6513      	str	r3, [r2, #80]	@ 0x50
 800e53c:	e003      	b.n	800e546 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e53e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e542:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e54e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e556:	2300      	movs	r3, #0
 800e558:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e55c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e560:	460b      	mov	r3, r1
 800e562:	4313      	orrs	r3, r2
 800e564:	d058      	beq.n	800e618 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e56a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e56e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e572:	d033      	beq.n	800e5dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800e574:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e578:	d82c      	bhi.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e57a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e57e:	d02f      	beq.n	800e5e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800e580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e584:	d826      	bhi.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e586:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e58a:	d02b      	beq.n	800e5e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800e58c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e590:	d820      	bhi.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e596:	d012      	beq.n	800e5be <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800e598:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e59c:	d81a      	bhi.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d022      	beq.n	800e5e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e5a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5a6:	d115      	bne.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e5a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5ac:	3308      	adds	r3, #8
 800e5ae:	2101      	movs	r1, #1
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f001 ffb1 	bl	8010518 <RCCEx_PLL2_Config>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e5bc:	e015      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e5be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5c2:	3328      	adds	r3, #40	@ 0x28
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f002 f858 	bl	801067c <RCCEx_PLL3_Config>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e5d2:	e00a      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e5d4:	2301      	movs	r3, #1
 800e5d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e5da:	e006      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e5dc:	bf00      	nop
 800e5de:	e004      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e5e0:	bf00      	nop
 800e5e2:	e002      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e5e4:	bf00      	nop
 800e5e6:	e000      	b.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e5e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e5ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d10e      	bne.n	800e610 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e5f2:	4b06      	ldr	r3, [pc, #24]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e5f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e5fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e602:	4a02      	ldr	r2, [pc, #8]	@ (800e60c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e604:	430b      	orrs	r3, r1
 800e606:	6593      	str	r3, [r2, #88]	@ 0x58
 800e608:	e006      	b.n	800e618 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800e60a:	bf00      	nop
 800e60c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e610:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e614:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e620:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e624:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e628:	2300      	movs	r3, #0
 800e62a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e62e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e632:	460b      	mov	r3, r1
 800e634:	4313      	orrs	r3, r2
 800e636:	d037      	beq.n	800e6a8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e63c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e63e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e642:	d00e      	beq.n	800e662 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800e644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e648:	d816      	bhi.n	800e678 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d018      	beq.n	800e680 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800e64e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e652:	d111      	bne.n	800e678 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e654:	4bc4      	ldr	r3, [pc, #784]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e658:	4ac3      	ldr	r2, [pc, #780]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e65a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e65e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e660:	e00f      	b.n	800e682 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e666:	3308      	adds	r3, #8
 800e668:	2101      	movs	r1, #1
 800e66a:	4618      	mov	r0, r3
 800e66c:	f001 ff54 	bl	8010518 <RCCEx_PLL2_Config>
 800e670:	4603      	mov	r3, r0
 800e672:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e676:	e004      	b.n	800e682 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e678:	2301      	movs	r3, #1
 800e67a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e67e:	e000      	b.n	800e682 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800e680:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e682:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e686:	2b00      	cmp	r3, #0
 800e688:	d10a      	bne.n	800e6a0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e68a:	4bb7      	ldr	r3, [pc, #732]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e68c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e68e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e698:	4ab3      	ldr	r2, [pc, #716]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e69a:	430b      	orrs	r3, r1
 800e69c:	6513      	str	r3, [r2, #80]	@ 0x50
 800e69e:	e003      	b.n	800e6a8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e6a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e6b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e6be:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e6c2:	460b      	mov	r3, r1
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	d039      	beq.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e6c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e6ce:	2b03      	cmp	r3, #3
 800e6d0:	d81c      	bhi.n	800e70c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800e6d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e6d8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800e6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6d8:	0800e715 	.word	0x0800e715
 800e6dc:	0800e6e9 	.word	0x0800e6e9
 800e6e0:	0800e6f7 	.word	0x0800e6f7
 800e6e4:	0800e715 	.word	0x0800e715
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e6e8:	4b9f      	ldr	r3, [pc, #636]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6ec:	4a9e      	ldr	r2, [pc, #632]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e6f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e6f4:	e00f      	b.n	800e716 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6fa:	3308      	adds	r3, #8
 800e6fc:	2102      	movs	r1, #2
 800e6fe:	4618      	mov	r0, r3
 800e700:	f001 ff0a 	bl	8010518 <RCCEx_PLL2_Config>
 800e704:	4603      	mov	r3, r0
 800e706:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e70a:	e004      	b.n	800e716 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e70c:	2301      	movs	r3, #1
 800e70e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e712:	e000      	b.n	800e716 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800e714:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e716:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d10a      	bne.n	800e734 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e71e:	4b92      	ldr	r3, [pc, #584]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e722:	f023 0103 	bic.w	r1, r3, #3
 800e726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e72a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e72c:	4a8e      	ldr	r2, [pc, #568]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e72e:	430b      	orrs	r3, r1
 800e730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e732:	e003      	b.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e734:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e738:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e744:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e748:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e74c:	2300      	movs	r3, #0
 800e74e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e752:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e756:	460b      	mov	r3, r1
 800e758:	4313      	orrs	r3, r2
 800e75a:	f000 8099 	beq.w	800e890 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e75e:	4b83      	ldr	r3, [pc, #524]	@ (800e96c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	4a82      	ldr	r2, [pc, #520]	@ (800e96c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e768:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e76a:	f7f8 fe25 	bl	80073b8 <HAL_GetTick>
 800e76e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e772:	e00b      	b.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e774:	f7f8 fe20 	bl	80073b8 <HAL_GetTick>
 800e778:	4602      	mov	r2, r0
 800e77a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e77e:	1ad3      	subs	r3, r2, r3
 800e780:	2b64      	cmp	r3, #100	@ 0x64
 800e782:	d903      	bls.n	800e78c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800e784:	2303      	movs	r3, #3
 800e786:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e78a:	e005      	b.n	800e798 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e78c:	4b77      	ldr	r3, [pc, #476]	@ (800e96c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e794:	2b00      	cmp	r3, #0
 800e796:	d0ed      	beq.n	800e774 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800e798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d173      	bne.n	800e888 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e7a0:	4b71      	ldr	r3, [pc, #452]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e7a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e7ac:	4053      	eors	r3, r2
 800e7ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d015      	beq.n	800e7e2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e7b6:	4b6c      	ldr	r3, [pc, #432]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e7be:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e7c2:	4b69      	ldr	r3, [pc, #420]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7c6:	4a68      	ldr	r2, [pc, #416]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e7cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e7ce:	4b66      	ldr	r3, [pc, #408]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7d2:	4a65      	ldr	r2, [pc, #404]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e7d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e7da:	4a63      	ldr	r2, [pc, #396]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800e7e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e7e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e7ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e7ee:	d118      	bne.n	800e822 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7f0:	f7f8 fde2 	bl	80073b8 <HAL_GetTick>
 800e7f4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e7f8:	e00d      	b.n	800e816 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e7fa:	f7f8 fddd 	bl	80073b8 <HAL_GetTick>
 800e7fe:	4602      	mov	r2, r0
 800e800:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e804:	1ad2      	subs	r2, r2, r3
 800e806:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e80a:	429a      	cmp	r2, r3
 800e80c:	d903      	bls.n	800e816 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800e80e:	2303      	movs	r3, #3
 800e810:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800e814:	e005      	b.n	800e822 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e816:	4b54      	ldr	r3, [pc, #336]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e81a:	f003 0302 	and.w	r3, r3, #2
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d0eb      	beq.n	800e7fa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800e822:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e826:	2b00      	cmp	r3, #0
 800e828:	d129      	bne.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e82e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e836:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e83a:	d10e      	bne.n	800e85a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800e83c:	4b4a      	ldr	r3, [pc, #296]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e83e:	691b      	ldr	r3, [r3, #16]
 800e840:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e848:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e84c:	091a      	lsrs	r2, r3, #4
 800e84e:	4b48      	ldr	r3, [pc, #288]	@ (800e970 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800e850:	4013      	ands	r3, r2
 800e852:	4a45      	ldr	r2, [pc, #276]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e854:	430b      	orrs	r3, r1
 800e856:	6113      	str	r3, [r2, #16]
 800e858:	e005      	b.n	800e866 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800e85a:	4b43      	ldr	r3, [pc, #268]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e85c:	691b      	ldr	r3, [r3, #16]
 800e85e:	4a42      	ldr	r2, [pc, #264]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e860:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e864:	6113      	str	r3, [r2, #16]
 800e866:	4b40      	ldr	r3, [pc, #256]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e868:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e86a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e86e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e876:	4a3c      	ldr	r2, [pc, #240]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e878:	430b      	orrs	r3, r1
 800e87a:	6713      	str	r3, [r2, #112]	@ 0x70
 800e87c:	e008      	b.n	800e890 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e87e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e882:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800e886:	e003      	b.n	800e890 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e888:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e88c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e898:	f002 0301 	and.w	r3, r2, #1
 800e89c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e8a6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	f000 808f 	beq.w	800e9d0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e8b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e8b8:	2b28      	cmp	r3, #40	@ 0x28
 800e8ba:	d871      	bhi.n	800e9a0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800e8bc:	a201      	add	r2, pc, #4	@ (adr r2, 800e8c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800e8be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8c2:	bf00      	nop
 800e8c4:	0800e9a9 	.word	0x0800e9a9
 800e8c8:	0800e9a1 	.word	0x0800e9a1
 800e8cc:	0800e9a1 	.word	0x0800e9a1
 800e8d0:	0800e9a1 	.word	0x0800e9a1
 800e8d4:	0800e9a1 	.word	0x0800e9a1
 800e8d8:	0800e9a1 	.word	0x0800e9a1
 800e8dc:	0800e9a1 	.word	0x0800e9a1
 800e8e0:	0800e9a1 	.word	0x0800e9a1
 800e8e4:	0800e975 	.word	0x0800e975
 800e8e8:	0800e9a1 	.word	0x0800e9a1
 800e8ec:	0800e9a1 	.word	0x0800e9a1
 800e8f0:	0800e9a1 	.word	0x0800e9a1
 800e8f4:	0800e9a1 	.word	0x0800e9a1
 800e8f8:	0800e9a1 	.word	0x0800e9a1
 800e8fc:	0800e9a1 	.word	0x0800e9a1
 800e900:	0800e9a1 	.word	0x0800e9a1
 800e904:	0800e98b 	.word	0x0800e98b
 800e908:	0800e9a1 	.word	0x0800e9a1
 800e90c:	0800e9a1 	.word	0x0800e9a1
 800e910:	0800e9a1 	.word	0x0800e9a1
 800e914:	0800e9a1 	.word	0x0800e9a1
 800e918:	0800e9a1 	.word	0x0800e9a1
 800e91c:	0800e9a1 	.word	0x0800e9a1
 800e920:	0800e9a1 	.word	0x0800e9a1
 800e924:	0800e9a9 	.word	0x0800e9a9
 800e928:	0800e9a1 	.word	0x0800e9a1
 800e92c:	0800e9a1 	.word	0x0800e9a1
 800e930:	0800e9a1 	.word	0x0800e9a1
 800e934:	0800e9a1 	.word	0x0800e9a1
 800e938:	0800e9a1 	.word	0x0800e9a1
 800e93c:	0800e9a1 	.word	0x0800e9a1
 800e940:	0800e9a1 	.word	0x0800e9a1
 800e944:	0800e9a9 	.word	0x0800e9a9
 800e948:	0800e9a1 	.word	0x0800e9a1
 800e94c:	0800e9a1 	.word	0x0800e9a1
 800e950:	0800e9a1 	.word	0x0800e9a1
 800e954:	0800e9a1 	.word	0x0800e9a1
 800e958:	0800e9a1 	.word	0x0800e9a1
 800e95c:	0800e9a1 	.word	0x0800e9a1
 800e960:	0800e9a1 	.word	0x0800e9a1
 800e964:	0800e9a9 	.word	0x0800e9a9
 800e968:	58024400 	.word	0x58024400
 800e96c:	58024800 	.word	0x58024800
 800e970:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e978:	3308      	adds	r3, #8
 800e97a:	2101      	movs	r1, #1
 800e97c:	4618      	mov	r0, r3
 800e97e:	f001 fdcb 	bl	8010518 <RCCEx_PLL2_Config>
 800e982:	4603      	mov	r3, r0
 800e984:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e988:	e00f      	b.n	800e9aa <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e98e:	3328      	adds	r3, #40	@ 0x28
 800e990:	2101      	movs	r1, #1
 800e992:	4618      	mov	r0, r3
 800e994:	f001 fe72 	bl	801067c <RCCEx_PLL3_Config>
 800e998:	4603      	mov	r3, r0
 800e99a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e99e:	e004      	b.n	800e9aa <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e9a0:	2301      	movs	r3, #1
 800e9a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e9a6:	e000      	b.n	800e9aa <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800e9a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d10a      	bne.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e9b2:	4bbf      	ldr	r3, [pc, #764]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e9b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e9ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e9c0:	4abb      	ldr	r2, [pc, #748]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e9c2:	430b      	orrs	r3, r1
 800e9c4:	6553      	str	r3, [r2, #84]	@ 0x54
 800e9c6:	e003      	b.n	800e9d0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e9cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d8:	f002 0302 	and.w	r3, r2, #2
 800e9dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e9e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	4313      	orrs	r3, r2
 800e9ee:	d041      	beq.n	800ea74 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9f6:	2b05      	cmp	r3, #5
 800e9f8:	d824      	bhi.n	800ea44 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800e9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800ea00 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800e9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea00:	0800ea4d 	.word	0x0800ea4d
 800ea04:	0800ea19 	.word	0x0800ea19
 800ea08:	0800ea2f 	.word	0x0800ea2f
 800ea0c:	0800ea4d 	.word	0x0800ea4d
 800ea10:	0800ea4d 	.word	0x0800ea4d
 800ea14:	0800ea4d 	.word	0x0800ea4d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ea18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea1c:	3308      	adds	r3, #8
 800ea1e:	2101      	movs	r1, #1
 800ea20:	4618      	mov	r0, r3
 800ea22:	f001 fd79 	bl	8010518 <RCCEx_PLL2_Config>
 800ea26:	4603      	mov	r3, r0
 800ea28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ea2c:	e00f      	b.n	800ea4e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ea2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea32:	3328      	adds	r3, #40	@ 0x28
 800ea34:	2101      	movs	r1, #1
 800ea36:	4618      	mov	r0, r3
 800ea38:	f001 fe20 	bl	801067c <RCCEx_PLL3_Config>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ea42:	e004      	b.n	800ea4e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea44:	2301      	movs	r3, #1
 800ea46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ea4a:	e000      	b.n	800ea4e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ea4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d10a      	bne.n	800ea6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ea56:	4b96      	ldr	r3, [pc, #600]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea5a:	f023 0107 	bic.w	r1, r3, #7
 800ea5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea64:	4a92      	ldr	r2, [pc, #584]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea66:	430b      	orrs	r3, r1
 800ea68:	6553      	str	r3, [r2, #84]	@ 0x54
 800ea6a:	e003      	b.n	800ea74 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ea74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea7c:	f002 0304 	and.w	r3, r2, #4
 800ea80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea84:	2300      	movs	r3, #0
 800ea86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ea8a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ea8e:	460b      	mov	r3, r1
 800ea90:	4313      	orrs	r3, r2
 800ea92:	d044      	beq.n	800eb1e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ea94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea9c:	2b05      	cmp	r3, #5
 800ea9e:	d825      	bhi.n	800eaec <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800eaa0:	a201      	add	r2, pc, #4	@ (adr r2, 800eaa8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800eaa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaa6:	bf00      	nop
 800eaa8:	0800eaf5 	.word	0x0800eaf5
 800eaac:	0800eac1 	.word	0x0800eac1
 800eab0:	0800ead7 	.word	0x0800ead7
 800eab4:	0800eaf5 	.word	0x0800eaf5
 800eab8:	0800eaf5 	.word	0x0800eaf5
 800eabc:	0800eaf5 	.word	0x0800eaf5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eac4:	3308      	adds	r3, #8
 800eac6:	2101      	movs	r1, #1
 800eac8:	4618      	mov	r0, r3
 800eaca:	f001 fd25 	bl	8010518 <RCCEx_PLL2_Config>
 800eace:	4603      	mov	r3, r0
 800ead0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ead4:	e00f      	b.n	800eaf6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ead6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eada:	3328      	adds	r3, #40	@ 0x28
 800eadc:	2101      	movs	r1, #1
 800eade:	4618      	mov	r0, r3
 800eae0:	f001 fdcc 	bl	801067c <RCCEx_PLL3_Config>
 800eae4:	4603      	mov	r3, r0
 800eae6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800eaea:	e004      	b.n	800eaf6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eaec:	2301      	movs	r3, #1
 800eaee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eaf2:	e000      	b.n	800eaf6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800eaf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eaf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d10b      	bne.n	800eb16 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800eafe:	4b6c      	ldr	r3, [pc, #432]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb02:	f023 0107 	bic.w	r1, r3, #7
 800eb06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb0e:	4a68      	ldr	r2, [pc, #416]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb10:	430b      	orrs	r3, r1
 800eb12:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb14:	e003      	b.n	800eb1e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800eb1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb26:	f002 0320 	and.w	r3, r2, #32
 800eb2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800eb2e:	2300      	movs	r3, #0
 800eb30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eb34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800eb38:	460b      	mov	r3, r1
 800eb3a:	4313      	orrs	r3, r2
 800eb3c:	d055      	beq.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800eb3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eb4a:	d033      	beq.n	800ebb4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800eb4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eb50:	d82c      	bhi.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb56:	d02f      	beq.n	800ebb8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800eb58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb5c:	d826      	bhi.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb62:	d02b      	beq.n	800ebbc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800eb64:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb68:	d820      	bhi.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb6e:	d012      	beq.n	800eb96 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800eb70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb74:	d81a      	bhi.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d022      	beq.n	800ebc0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800eb7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb7e:	d115      	bne.n	800ebac <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb84:	3308      	adds	r3, #8
 800eb86:	2100      	movs	r1, #0
 800eb88:	4618      	mov	r0, r3
 800eb8a:	f001 fcc5 	bl	8010518 <RCCEx_PLL2_Config>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800eb94:	e015      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800eb96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb9a:	3328      	adds	r3, #40	@ 0x28
 800eb9c:	2102      	movs	r1, #2
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f001 fd6c 	bl	801067c <RCCEx_PLL3_Config>
 800eba4:	4603      	mov	r3, r0
 800eba6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ebaa:	e00a      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ebac:	2301      	movs	r3, #1
 800ebae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ebb2:	e006      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebb4:	bf00      	nop
 800ebb6:	e004      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebb8:	bf00      	nop
 800ebba:	e002      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebbc:	bf00      	nop
 800ebbe:	e000      	b.n	800ebc2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ebc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ebc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d10b      	bne.n	800ebe2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ebca:	4b39      	ldr	r3, [pc, #228]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ebd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ebda:	4a35      	ldr	r2, [pc, #212]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebdc:	430b      	orrs	r3, r1
 800ebde:	6553      	str	r3, [r2, #84]	@ 0x54
 800ebe0:	e003      	b.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebe2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ebe6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ebea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebf2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ebf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ec00:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ec04:	460b      	mov	r3, r1
 800ec06:	4313      	orrs	r3, r2
 800ec08:	d058      	beq.n	800ecbc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ec0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec12:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ec16:	d033      	beq.n	800ec80 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800ec18:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ec1c:	d82c      	bhi.n	800ec78 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec22:	d02f      	beq.n	800ec84 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ec24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec28:	d826      	bhi.n	800ec78 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ec2e:	d02b      	beq.n	800ec88 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ec30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ec34:	d820      	bhi.n	800ec78 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec3a:	d012      	beq.n	800ec62 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800ec3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec40:	d81a      	bhi.n	800ec78 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d022      	beq.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800ec46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec4a:	d115      	bne.n	800ec78 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec50:	3308      	adds	r3, #8
 800ec52:	2100      	movs	r1, #0
 800ec54:	4618      	mov	r0, r3
 800ec56:	f001 fc5f 	bl	8010518 <RCCEx_PLL2_Config>
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec60:	e015      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ec62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec66:	3328      	adds	r3, #40	@ 0x28
 800ec68:	2102      	movs	r1, #2
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f001 fd06 	bl	801067c <RCCEx_PLL3_Config>
 800ec70:	4603      	mov	r3, r0
 800ec72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec76:	e00a      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec78:	2301      	movs	r3, #1
 800ec7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ec7e:	e006      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec80:	bf00      	nop
 800ec82:	e004      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec84:	bf00      	nop
 800ec86:	e002      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec88:	bf00      	nop
 800ec8a:	e000      	b.n	800ec8e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d10e      	bne.n	800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ec96:	4b06      	ldr	r3, [pc, #24]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ec98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec9a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ec9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eca2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800eca6:	4a02      	ldr	r2, [pc, #8]	@ (800ecb0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eca8:	430b      	orrs	r3, r1
 800ecaa:	6593      	str	r3, [r2, #88]	@ 0x58
 800ecac:	e006      	b.n	800ecbc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800ecae:	bf00      	nop
 800ecb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ecb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ecbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ecc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eccc:	2300      	movs	r3, #0
 800ecce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ecd2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ecd6:	460b      	mov	r3, r1
 800ecd8:	4313      	orrs	r3, r2
 800ecda:	d055      	beq.n	800ed88 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ecdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ece0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ece4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ece8:	d033      	beq.n	800ed52 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800ecea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ecee:	d82c      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ecf0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecf4:	d02f      	beq.n	800ed56 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800ecf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecfa:	d826      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ecfc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ed00:	d02b      	beq.n	800ed5a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800ed02:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ed06:	d820      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed0c:	d012      	beq.n	800ed34 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800ed0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed12:	d81a      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d022      	beq.n	800ed5e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800ed18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed1c:	d115      	bne.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ed1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed22:	3308      	adds	r3, #8
 800ed24:	2100      	movs	r1, #0
 800ed26:	4618      	mov	r0, r3
 800ed28:	f001 fbf6 	bl	8010518 <RCCEx_PLL2_Config>
 800ed2c:	4603      	mov	r3, r0
 800ed2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ed32:	e015      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ed34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed38:	3328      	adds	r3, #40	@ 0x28
 800ed3a:	2102      	movs	r1, #2
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	f001 fc9d 	bl	801067c <RCCEx_PLL3_Config>
 800ed42:	4603      	mov	r3, r0
 800ed44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ed48:	e00a      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ed50:	e006      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed52:	bf00      	nop
 800ed54:	e004      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed56:	bf00      	nop
 800ed58:	e002      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed5a:	bf00      	nop
 800ed5c:	e000      	b.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ed5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d10b      	bne.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ed68:	4ba0      	ldr	r3, [pc, #640]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed6c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ed70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed78:	4a9c      	ldr	r2, [pc, #624]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed7a:	430b      	orrs	r3, r1
 800ed7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ed7e:	e003      	b.n	800ed88 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800ed88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed90:	f002 0308 	and.w	r3, r2, #8
 800ed94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ed98:	2300      	movs	r3, #0
 800ed9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ed9e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800eda2:	460b      	mov	r3, r1
 800eda4:	4313      	orrs	r3, r2
 800eda6:	d01e      	beq.n	800ede6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800eda8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edb4:	d10c      	bne.n	800edd0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800edb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edba:	3328      	adds	r3, #40	@ 0x28
 800edbc:	2102      	movs	r1, #2
 800edbe:	4618      	mov	r0, r3
 800edc0:	f001 fc5c 	bl	801067c <RCCEx_PLL3_Config>
 800edc4:	4603      	mov	r3, r0
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d002      	beq.n	800edd0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800edca:	2301      	movs	r3, #1
 800edcc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800edd0:	4b86      	ldr	r3, [pc, #536]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800edd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edd4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800edd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ede0:	4a82      	ldr	r2, [pc, #520]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ede2:	430b      	orrs	r3, r1
 800ede4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ede6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edee:	f002 0310 	and.w	r3, r2, #16
 800edf2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800edf6:	2300      	movs	r3, #0
 800edf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800edfc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ee00:	460b      	mov	r3, r1
 800ee02:	4313      	orrs	r3, r2
 800ee04:	d01e      	beq.n	800ee44 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ee06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ee0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee12:	d10c      	bne.n	800ee2e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ee14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee18:	3328      	adds	r3, #40	@ 0x28
 800ee1a:	2102      	movs	r1, #2
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f001 fc2d 	bl	801067c <RCCEx_PLL3_Config>
 800ee22:	4603      	mov	r3, r0
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d002      	beq.n	800ee2e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800ee28:	2301      	movs	r3, #1
 800ee2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ee2e:	4b6f      	ldr	r3, [pc, #444]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ee36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ee3e:	4a6b      	ldr	r2, [pc, #428]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee40:	430b      	orrs	r3, r1
 800ee42:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ee44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee4c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ee50:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ee52:	2300      	movs	r3, #0
 800ee54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ee56:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ee5a:	460b      	mov	r3, r1
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	d03e      	beq.n	800eede <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ee60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee6c:	d022      	beq.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800ee6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee72:	d81b      	bhi.n	800eeac <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d003      	beq.n	800ee80 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800ee78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee7c:	d00b      	beq.n	800ee96 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800ee7e:	e015      	b.n	800eeac <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ee80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee84:	3308      	adds	r3, #8
 800ee86:	2100      	movs	r1, #0
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f001 fb45 	bl	8010518 <RCCEx_PLL2_Config>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ee94:	e00f      	b.n	800eeb6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee9a:	3328      	adds	r3, #40	@ 0x28
 800ee9c:	2102      	movs	r1, #2
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f001 fbec 	bl	801067c <RCCEx_PLL3_Config>
 800eea4:	4603      	mov	r3, r0
 800eea6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800eeaa:	e004      	b.n	800eeb6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eeac:	2301      	movs	r3, #1
 800eeae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eeb2:	e000      	b.n	800eeb6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800eeb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eeb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d10b      	bne.n	800eed6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800eebe:	4b4b      	ldr	r3, [pc, #300]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eec2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800eec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eeca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eece:	4a47      	ldr	r2, [pc, #284]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eed0:	430b      	orrs	r3, r1
 800eed2:	6593      	str	r3, [r2, #88]	@ 0x58
 800eed4:	e003      	b.n	800eede <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eed6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eeda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800eede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800eeea:	673b      	str	r3, [r7, #112]	@ 0x70
 800eeec:	2300      	movs	r3, #0
 800eeee:	677b      	str	r3, [r7, #116]	@ 0x74
 800eef0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800eef4:	460b      	mov	r3, r1
 800eef6:	4313      	orrs	r3, r2
 800eef8:	d03b      	beq.n	800ef72 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800eefa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eefe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ef06:	d01f      	beq.n	800ef48 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800ef08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ef0c:	d818      	bhi.n	800ef40 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800ef0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef12:	d003      	beq.n	800ef1c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800ef14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ef18:	d007      	beq.n	800ef2a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800ef1a:	e011      	b.n	800ef40 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef1c:	4b33      	ldr	r3, [pc, #204]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef20:	4a32      	ldr	r2, [pc, #200]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ef28:	e00f      	b.n	800ef4a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ef2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef2e:	3328      	adds	r3, #40	@ 0x28
 800ef30:	2101      	movs	r1, #1
 800ef32:	4618      	mov	r0, r3
 800ef34:	f001 fba2 	bl	801067c <RCCEx_PLL3_Config>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800ef3e:	e004      	b.n	800ef4a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef40:	2301      	movs	r3, #1
 800ef42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ef46:	e000      	b.n	800ef4a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800ef48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d10b      	bne.n	800ef6a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ef52:	4b26      	ldr	r3, [pc, #152]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef56:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ef5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef62:	4a22      	ldr	r2, [pc, #136]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef64:	430b      	orrs	r3, r1
 800ef66:	6553      	str	r3, [r2, #84]	@ 0x54
 800ef68:	e003      	b.n	800ef72 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ef72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ef7e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef80:	2300      	movs	r3, #0
 800ef82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ef84:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ef88:	460b      	mov	r3, r1
 800ef8a:	4313      	orrs	r3, r2
 800ef8c:	d034      	beq.n	800eff8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ef8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d003      	beq.n	800efa0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800ef98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ef9c:	d007      	beq.n	800efae <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800ef9e:	e011      	b.n	800efc4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800efa0:	4b12      	ldr	r3, [pc, #72]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efa4:	4a11      	ldr	r2, [pc, #68]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800efaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800efac:	e00e      	b.n	800efcc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800efae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efb2:	3308      	adds	r3, #8
 800efb4:	2102      	movs	r1, #2
 800efb6:	4618      	mov	r0, r3
 800efb8:	f001 faae 	bl	8010518 <RCCEx_PLL2_Config>
 800efbc:	4603      	mov	r3, r0
 800efbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800efc2:	e003      	b.n	800efcc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800efc4:	2301      	movs	r3, #1
 800efc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800efca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d10d      	bne.n	800eff0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800efd4:	4b05      	ldr	r3, [pc, #20]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efd8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800efdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efe2:	4a02      	ldr	r2, [pc, #8]	@ (800efec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efe4:	430b      	orrs	r3, r1
 800efe6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800efe8:	e006      	b.n	800eff8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800efea:	bf00      	nop
 800efec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eff0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eff4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800eff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800effc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f000:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f004:	663b      	str	r3, [r7, #96]	@ 0x60
 800f006:	2300      	movs	r3, #0
 800f008:	667b      	str	r3, [r7, #100]	@ 0x64
 800f00a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f00e:	460b      	mov	r3, r1
 800f010:	4313      	orrs	r3, r2
 800f012:	d00c      	beq.n	800f02e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f018:	3328      	adds	r3, #40	@ 0x28
 800f01a:	2102      	movs	r1, #2
 800f01c:	4618      	mov	r0, r3
 800f01e:	f001 fb2d 	bl	801067c <RCCEx_PLL3_Config>
 800f022:	4603      	mov	r3, r0
 800f024:	2b00      	cmp	r3, #0
 800f026:	d002      	beq.n	800f02e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800f028:	2301      	movs	r3, #1
 800f02a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f02e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f036:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f03a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f03c:	2300      	movs	r3, #0
 800f03e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f040:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f044:	460b      	mov	r3, r1
 800f046:	4313      	orrs	r3, r2
 800f048:	d036      	beq.n	800f0b8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f04a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f04e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f054:	d018      	beq.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800f056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f05a:	d811      	bhi.n	800f080 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f05c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f060:	d014      	beq.n	800f08c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800f062:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f066:	d80b      	bhi.n	800f080 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d011      	beq.n	800f090 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800f06c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f070:	d106      	bne.n	800f080 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f072:	4bb7      	ldr	r3, [pc, #732]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f076:	4ab6      	ldr	r2, [pc, #728]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f078:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f07c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f07e:	e008      	b.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f080:	2301      	movs	r3, #1
 800f082:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f086:	e004      	b.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f088:	bf00      	nop
 800f08a:	e002      	b.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f08c:	bf00      	nop
 800f08e:	e000      	b.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f090:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f092:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f096:	2b00      	cmp	r3, #0
 800f098:	d10a      	bne.n	800f0b0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f09a:	4bad      	ldr	r3, [pc, #692]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f09c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f09e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f0a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0a8:	4aa9      	ldr	r2, [pc, #676]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0aa:	430b      	orrs	r3, r1
 800f0ac:	6553      	str	r3, [r2, #84]	@ 0x54
 800f0ae:	e003      	b.n	800f0b8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f0b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f0b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f0c4:	653b      	str	r3, [r7, #80]	@ 0x50
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	d009      	beq.n	800f0e8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f0d4:	4b9e      	ldr	r3, [pc, #632]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f0dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f0e2:	4a9b      	ldr	r2, [pc, #620]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0e4:	430b      	orrs	r3, r1
 800f0e6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f0e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f0f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f0fa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f0fe:	460b      	mov	r3, r1
 800f100:	4313      	orrs	r3, r2
 800f102:	d009      	beq.n	800f118 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f104:	4b92      	ldr	r3, [pc, #584]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f108:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f10c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f110:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f112:	4a8f      	ldr	r2, [pc, #572]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f114:	430b      	orrs	r3, r1
 800f116:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f120:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f124:	643b      	str	r3, [r7, #64]	@ 0x40
 800f126:	2300      	movs	r3, #0
 800f128:	647b      	str	r3, [r7, #68]	@ 0x44
 800f12a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f12e:	460b      	mov	r3, r1
 800f130:	4313      	orrs	r3, r2
 800f132:	d00e      	beq.n	800f152 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f134:	4b86      	ldr	r3, [pc, #536]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f136:	691b      	ldr	r3, [r3, #16]
 800f138:	4a85      	ldr	r2, [pc, #532]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f13a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f13e:	6113      	str	r3, [r2, #16]
 800f140:	4b83      	ldr	r3, [pc, #524]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f142:	6919      	ldr	r1, [r3, #16]
 800f144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f148:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f14c:	4a80      	ldr	r2, [pc, #512]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f14e:	430b      	orrs	r3, r1
 800f150:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f15a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f15e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f160:	2300      	movs	r3, #0
 800f162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f164:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f168:	460b      	mov	r3, r1
 800f16a:	4313      	orrs	r3, r2
 800f16c:	d009      	beq.n	800f182 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f16e:	4b78      	ldr	r3, [pc, #480]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f172:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f17a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f17c:	4a74      	ldr	r2, [pc, #464]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f17e:	430b      	orrs	r3, r1
 800f180:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f18e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f190:	2300      	movs	r3, #0
 800f192:	637b      	str	r3, [r7, #52]	@ 0x34
 800f194:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f198:	460b      	mov	r3, r1
 800f19a:	4313      	orrs	r3, r2
 800f19c:	d00a      	beq.n	800f1b4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f19e:	4b6c      	ldr	r3, [pc, #432]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1a2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f1a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1ae:	4a68      	ldr	r2, [pc, #416]	@ (800f350 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1b0:	430b      	orrs	r3, r1
 800f1b2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f1b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1bc:	2100      	movs	r1, #0
 800f1be:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f1c0:	f003 0301 	and.w	r3, r3, #1
 800f1c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1c6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f1ca:	460b      	mov	r3, r1
 800f1cc:	4313      	orrs	r3, r2
 800f1ce:	d011      	beq.n	800f1f4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f1d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1d4:	3308      	adds	r3, #8
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f001 f99d 	bl	8010518 <RCCEx_PLL2_Config>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f1e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d003      	beq.n	800f1f4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f1f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f1f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	2100      	movs	r1, #0
 800f1fe:	6239      	str	r1, [r7, #32]
 800f200:	f003 0302 	and.w	r3, r3, #2
 800f204:	627b      	str	r3, [r7, #36]	@ 0x24
 800f206:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f20a:	460b      	mov	r3, r1
 800f20c:	4313      	orrs	r3, r2
 800f20e:	d011      	beq.n	800f234 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f214:	3308      	adds	r3, #8
 800f216:	2101      	movs	r1, #1
 800f218:	4618      	mov	r0, r3
 800f21a:	f001 f97d 	bl	8010518 <RCCEx_PLL2_Config>
 800f21e:	4603      	mov	r3, r0
 800f220:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f224:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d003      	beq.n	800f234 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f22c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f230:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23c:	2100      	movs	r1, #0
 800f23e:	61b9      	str	r1, [r7, #24]
 800f240:	f003 0304 	and.w	r3, r3, #4
 800f244:	61fb      	str	r3, [r7, #28]
 800f246:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f24a:	460b      	mov	r3, r1
 800f24c:	4313      	orrs	r3, r2
 800f24e:	d011      	beq.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f254:	3308      	adds	r3, #8
 800f256:	2102      	movs	r1, #2
 800f258:	4618      	mov	r0, r3
 800f25a:	f001 f95d 	bl	8010518 <RCCEx_PLL2_Config>
 800f25e:	4603      	mov	r3, r0
 800f260:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f264:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d003      	beq.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f26c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f270:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f274:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27c:	2100      	movs	r1, #0
 800f27e:	6139      	str	r1, [r7, #16]
 800f280:	f003 0308 	and.w	r3, r3, #8
 800f284:	617b      	str	r3, [r7, #20]
 800f286:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f28a:	460b      	mov	r3, r1
 800f28c:	4313      	orrs	r3, r2
 800f28e:	d011      	beq.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f294:	3328      	adds	r3, #40	@ 0x28
 800f296:	2100      	movs	r1, #0
 800f298:	4618      	mov	r0, r3
 800f29a:	f001 f9ef 	bl	801067c <RCCEx_PLL3_Config>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800f2a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d003      	beq.n	800f2b4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2bc:	2100      	movs	r1, #0
 800f2be:	60b9      	str	r1, [r7, #8]
 800f2c0:	f003 0310 	and.w	r3, r3, #16
 800f2c4:	60fb      	str	r3, [r7, #12]
 800f2c6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	4313      	orrs	r3, r2
 800f2ce:	d011      	beq.n	800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f2d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2d4:	3328      	adds	r3, #40	@ 0x28
 800f2d6:	2101      	movs	r1, #1
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f001 f9cf 	bl	801067c <RCCEx_PLL3_Config>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f2e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d003      	beq.n	800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f2f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fc:	2100      	movs	r1, #0
 800f2fe:	6039      	str	r1, [r7, #0]
 800f300:	f003 0320 	and.w	r3, r3, #32
 800f304:	607b      	str	r3, [r7, #4]
 800f306:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f30a:	460b      	mov	r3, r1
 800f30c:	4313      	orrs	r3, r2
 800f30e:	d011      	beq.n	800f334 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f314:	3328      	adds	r3, #40	@ 0x28
 800f316:	2102      	movs	r1, #2
 800f318:	4618      	mov	r0, r3
 800f31a:	f001 f9af 	bl	801067c <RCCEx_PLL3_Config>
 800f31e:	4603      	mov	r3, r0
 800f320:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f324:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d003      	beq.n	800f334 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f32c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f330:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800f334:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d101      	bne.n	800f340 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800f33c:	2300      	movs	r3, #0
 800f33e:	e000      	b.n	800f342 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800f340:	2301      	movs	r3, #1
}
 800f342:	4618      	mov	r0, r3
 800f344:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800f348:	46bd      	mov	sp, r7
 800f34a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f34e:	bf00      	nop
 800f350:	58024400 	.word	0x58024400

0800f354 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b090      	sub	sp, #64	@ 0x40
 800f358:	af00      	add	r7, sp, #0
 800f35a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800f35e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f362:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800f366:	430b      	orrs	r3, r1
 800f368:	f040 8094 	bne.w	800f494 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800f36c:	4b9b      	ldr	r3, [pc, #620]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f36e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f370:	f003 0307 	and.w	r3, r3, #7
 800f374:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f378:	2b04      	cmp	r3, #4
 800f37a:	f200 8087 	bhi.w	800f48c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800f37e:	a201      	add	r2, pc, #4	@ (adr r2, 800f384 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800f380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f384:	0800f399 	.word	0x0800f399
 800f388:	0800f3c1 	.word	0x0800f3c1
 800f38c:	0800f3e9 	.word	0x0800f3e9
 800f390:	0800f485 	.word	0x0800f485
 800f394:	0800f411 	.word	0x0800f411
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f398:	4b90      	ldr	r3, [pc, #576]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f3a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f3a4:	d108      	bne.n	800f3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f3a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f000 ff62 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f3b4:	f000 bc93 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3bc:	f000 bc8f 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f3c0:	4b86      	ldr	r3, [pc, #536]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f3c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f3cc:	d108      	bne.n	800f3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f3ce:	f107 0318 	add.w	r3, r7, #24
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f000 fca6 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f3d8:	69bb      	ldr	r3, [r7, #24]
 800f3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f3dc:	f000 bc7f 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3e4:	f000 bc7b 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f3e8:	4b7c      	ldr	r3, [pc, #496]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f3f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f3f4:	d108      	bne.n	800f408 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f3f6:	f107 030c 	add.w	r3, r7, #12
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	f000 fde6 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f404:	f000 bc6b 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f408:	2300      	movs	r3, #0
 800f40a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f40c:	f000 bc67 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f410:	4b72      	ldr	r3, [pc, #456]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f414:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f418:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f41a:	4b70      	ldr	r3, [pc, #448]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	f003 0304 	and.w	r3, r3, #4
 800f422:	2b04      	cmp	r3, #4
 800f424:	d10c      	bne.n	800f440 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800f426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d109      	bne.n	800f440 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f42c:	4b6b      	ldr	r3, [pc, #428]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	08db      	lsrs	r3, r3, #3
 800f432:	f003 0303 	and.w	r3, r3, #3
 800f436:	4a6a      	ldr	r2, [pc, #424]	@ (800f5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f438:	fa22 f303 	lsr.w	r3, r2, r3
 800f43c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f43e:	e01f      	b.n	800f480 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f440:	4b66      	ldr	r3, [pc, #408]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f448:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f44c:	d106      	bne.n	800f45c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800f44e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f450:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f454:	d102      	bne.n	800f45c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f456:	4b63      	ldr	r3, [pc, #396]	@ (800f5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f458:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f45a:	e011      	b.n	800f480 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f45c:	4b5f      	ldr	r3, [pc, #380]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f464:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f468:	d106      	bne.n	800f478 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800f46a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f46c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f470:	d102      	bne.n	800f478 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f472:	4b5d      	ldr	r3, [pc, #372]	@ (800f5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f474:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f476:	e003      	b.n	800f480 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f478:	2300      	movs	r3, #0
 800f47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f47c:	f000 bc2f 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f480:	f000 bc2d 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f484:	4b59      	ldr	r3, [pc, #356]	@ (800f5ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f488:	f000 bc29 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f48c:	2300      	movs	r3, #0
 800f48e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f490:	f000 bc25 	b.w	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800f494:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f498:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800f49c:	430b      	orrs	r3, r1
 800f49e:	f040 80a7 	bne.w	800f5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800f4a2:	4b4e      	ldr	r3, [pc, #312]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4a6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800f4aa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f4b2:	d054      	beq.n	800f55e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800f4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f4ba:	f200 808b 	bhi.w	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4c0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f4c4:	f000 8083 	beq.w	800f5ce <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800f4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f4ce:	f200 8081 	bhi.w	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f4d8:	d02f      	beq.n	800f53a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800f4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f4e0:	d878      	bhi.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d004      	beq.n	800f4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800f4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f4ee:	d012      	beq.n	800f516 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800f4f0:	e070      	b.n	800f5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f4f2:	4b3a      	ldr	r3, [pc, #232]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f4fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f4fe:	d107      	bne.n	800f510 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f500:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f504:	4618      	mov	r0, r3
 800f506:	f000 feb5 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f50a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f50c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f50e:	e3e6      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f510:	2300      	movs	r3, #0
 800f512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f514:	e3e3      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f516:	4b31      	ldr	r3, [pc, #196]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f51e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f522:	d107      	bne.n	800f534 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f524:	f107 0318 	add.w	r3, r7, #24
 800f528:	4618      	mov	r0, r3
 800f52a:	f000 fbfb 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f52e:	69bb      	ldr	r3, [r7, #24]
 800f530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f532:	e3d4      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f534:	2300      	movs	r3, #0
 800f536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f538:	e3d1      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f53a:	4b28      	ldr	r3, [pc, #160]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f542:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f546:	d107      	bne.n	800f558 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f548:	f107 030c 	add.w	r3, r7, #12
 800f54c:	4618      	mov	r0, r3
 800f54e:	f000 fd3d 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f556:	e3c2      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f558:	2300      	movs	r3, #0
 800f55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f55c:	e3bf      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f55e:	4b1f      	ldr	r3, [pc, #124]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f562:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f566:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f568:	4b1c      	ldr	r3, [pc, #112]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f003 0304 	and.w	r3, r3, #4
 800f570:	2b04      	cmp	r3, #4
 800f572:	d10c      	bne.n	800f58e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800f574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f576:	2b00      	cmp	r3, #0
 800f578:	d109      	bne.n	800f58e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f57a:	4b18      	ldr	r3, [pc, #96]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	08db      	lsrs	r3, r3, #3
 800f580:	f003 0303 	and.w	r3, r3, #3
 800f584:	4a16      	ldr	r2, [pc, #88]	@ (800f5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f586:	fa22 f303 	lsr.w	r3, r2, r3
 800f58a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f58c:	e01e      	b.n	800f5cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f58e:	4b13      	ldr	r3, [pc, #76]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f59a:	d106      	bne.n	800f5aa <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800f59c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f59e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f5a2:	d102      	bne.n	800f5aa <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f5a4:	4b0f      	ldr	r3, [pc, #60]	@ (800f5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f5a8:	e010      	b.n	800f5cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f5aa:	4b0c      	ldr	r3, [pc, #48]	@ (800f5dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f5b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f5b6:	d106      	bne.n	800f5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800f5b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f5be:	d102      	bne.n	800f5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f5c0:	4b09      	ldr	r3, [pc, #36]	@ (800f5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f5c4:	e002      	b.n	800f5cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f5ca:	e388      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f5cc:	e387      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f5ce:	4b07      	ldr	r3, [pc, #28]	@ (800f5ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5d2:	e384      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5d8:	e381      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f5da:	bf00      	nop
 800f5dc:	58024400 	.word	0x58024400
 800f5e0:	03d09000 	.word	0x03d09000
 800f5e4:	003d0900 	.word	0x003d0900
 800f5e8:	016e3600 	.word	0x016e3600
 800f5ec:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800f5f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5f4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800f5f8:	430b      	orrs	r3, r1
 800f5fa:	f040 809c 	bne.w	800f736 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800f5fe:	4b9e      	ldr	r3, [pc, #632]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f602:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800f606:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f60a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f60e:	d054      	beq.n	800f6ba <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800f610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f612:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f616:	f200 808b 	bhi.w	800f730 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f620:	f000 8083 	beq.w	800f72a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800f624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f626:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f62a:	f200 8081 	bhi.w	800f730 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f630:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f634:	d02f      	beq.n	800f696 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800f636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f638:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f63c:	d878      	bhi.n	800f730 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f640:	2b00      	cmp	r3, #0
 800f642:	d004      	beq.n	800f64e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800f644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f646:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f64a:	d012      	beq.n	800f672 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800f64c:	e070      	b.n	800f730 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f64e:	4b8a      	ldr	r3, [pc, #552]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f656:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f65a:	d107      	bne.n	800f66c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f65c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f660:	4618      	mov	r0, r3
 800f662:	f000 fe07 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f66a:	e338      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f66c:	2300      	movs	r3, #0
 800f66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f670:	e335      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f672:	4b81      	ldr	r3, [pc, #516]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f67a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f67e:	d107      	bne.n	800f690 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f680:	f107 0318 	add.w	r3, r7, #24
 800f684:	4618      	mov	r0, r3
 800f686:	f000 fb4d 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f68a:	69bb      	ldr	r3, [r7, #24]
 800f68c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f68e:	e326      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f690:	2300      	movs	r3, #0
 800f692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f694:	e323      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f696:	4b78      	ldr	r3, [pc, #480]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f69e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6a2:	d107      	bne.n	800f6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f6a4:	f107 030c 	add.w	r3, r7, #12
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f000 fc8f 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f6b2:	e314      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6b8:	e311      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f6ba:	4b6f      	ldr	r3, [pc, #444]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f6c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f6c4:	4b6c      	ldr	r3, [pc, #432]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	f003 0304 	and.w	r3, r3, #4
 800f6cc:	2b04      	cmp	r3, #4
 800f6ce:	d10c      	bne.n	800f6ea <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800f6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d109      	bne.n	800f6ea <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f6d6:	4b68      	ldr	r3, [pc, #416]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	08db      	lsrs	r3, r3, #3
 800f6dc:	f003 0303 	and.w	r3, r3, #3
 800f6e0:	4a66      	ldr	r2, [pc, #408]	@ (800f87c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f6e2:	fa22 f303 	lsr.w	r3, r2, r3
 800f6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6e8:	e01e      	b.n	800f728 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f6ea:	4b63      	ldr	r3, [pc, #396]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f6f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f6f6:	d106      	bne.n	800f706 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800f6f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f6fe:	d102      	bne.n	800f706 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f700:	4b5f      	ldr	r3, [pc, #380]	@ (800f880 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f702:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f704:	e010      	b.n	800f728 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f706:	4b5c      	ldr	r3, [pc, #368]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f70e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f712:	d106      	bne.n	800f722 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800f714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f716:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f71a:	d102      	bne.n	800f722 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f71c:	4b59      	ldr	r3, [pc, #356]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f720:	e002      	b.n	800f728 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f722:	2300      	movs	r3, #0
 800f724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f726:	e2da      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f728:	e2d9      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f72a:	4b57      	ldr	r3, [pc, #348]	@ (800f888 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f72c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f72e:	e2d6      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f730:	2300      	movs	r3, #0
 800f732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f734:	e2d3      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800f736:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f73a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800f73e:	430b      	orrs	r3, r1
 800f740:	f040 80a7 	bne.w	800f892 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800f744:	4b4c      	ldr	r3, [pc, #304]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f748:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f74c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f750:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f754:	d055      	beq.n	800f802 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800f756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f758:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f75c:	f200 8096 	bhi.w	800f88c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f766:	f000 8084 	beq.w	800f872 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800f76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f770:	f200 808c 	bhi.w	800f88c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f77a:	d030      	beq.n	800f7de <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800f77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f782:	f200 8083 	bhi.w	800f88c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d004      	beq.n	800f796 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800f78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f78e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f792:	d012      	beq.n	800f7ba <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800f794:	e07a      	b.n	800f88c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f796:	4b38      	ldr	r3, [pc, #224]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f79e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f7a2:	d107      	bne.n	800f7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f7a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	f000 fd63 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f7b2:	e294      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7b8:	e291      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f7ba:	4b2f      	ldr	r3, [pc, #188]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f7c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f7c6:	d107      	bne.n	800f7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f7c8:	f107 0318 	add.w	r3, r7, #24
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f000 faa9 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f7d2:	69bb      	ldr	r3, [r7, #24]
 800f7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f7d6:	e282      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f7d8:	2300      	movs	r3, #0
 800f7da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7dc:	e27f      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f7de:	4b26      	ldr	r3, [pc, #152]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f7e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f7ea:	d107      	bne.n	800f7fc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f7ec:	f107 030c 	add.w	r3, r7, #12
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f000 fbeb 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f7fa:	e270      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f800:	e26d      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f802:	4b1d      	ldr	r3, [pc, #116]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f806:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f80a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f80c:	4b1a      	ldr	r3, [pc, #104]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	f003 0304 	and.w	r3, r3, #4
 800f814:	2b04      	cmp	r3, #4
 800f816:	d10c      	bne.n	800f832 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800f818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d109      	bne.n	800f832 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f81e:	4b16      	ldr	r3, [pc, #88]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	08db      	lsrs	r3, r3, #3
 800f824:	f003 0303 	and.w	r3, r3, #3
 800f828:	4a14      	ldr	r2, [pc, #80]	@ (800f87c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f82a:	fa22 f303 	lsr.w	r3, r2, r3
 800f82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f830:	e01e      	b.n	800f870 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f832:	4b11      	ldr	r3, [pc, #68]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f83a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f83e:	d106      	bne.n	800f84e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800f840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f842:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f846:	d102      	bne.n	800f84e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f848:	4b0d      	ldr	r3, [pc, #52]	@ (800f880 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f84a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f84c:	e010      	b.n	800f870 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f84e:	4b0a      	ldr	r3, [pc, #40]	@ (800f878 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f856:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f85a:	d106      	bne.n	800f86a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800f85c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f85e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f862:	d102      	bne.n	800f86a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f864:	4b07      	ldr	r3, [pc, #28]	@ (800f884 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f868:	e002      	b.n	800f870 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f86a:	2300      	movs	r3, #0
 800f86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f86e:	e236      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f870:	e235      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f872:	4b05      	ldr	r3, [pc, #20]	@ (800f888 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f876:	e232      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f878:	58024400 	.word	0x58024400
 800f87c:	03d09000 	.word	0x03d09000
 800f880:	003d0900 	.word	0x003d0900
 800f884:	016e3600 	.word	0x016e3600
 800f888:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800f88c:	2300      	movs	r3, #0
 800f88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f890:	e225      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800f892:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f896:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800f89a:	430b      	orrs	r3, r1
 800f89c:	f040 8085 	bne.w	800f9aa <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800f8a0:	4b9c      	ldr	r3, [pc, #624]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8a4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f8a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800f8aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f8b0:	d06b      	beq.n	800f98a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800f8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f8b8:	d874      	bhi.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f8c0:	d056      	beq.n	800f970 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800f8c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f8c8:	d86c      	bhi.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f8d0:	d03b      	beq.n	800f94a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800f8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f8d8:	d864      	bhi.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f8e0:	d021      	beq.n	800f926 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800f8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f8e8:	d85c      	bhi.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d004      	beq.n	800f8fa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800f8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f8f6:	d004      	beq.n	800f902 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800f8f8:	e054      	b.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800f8fa:	f7fe fb5f 	bl	800dfbc <HAL_RCC_GetPCLK1Freq>
 800f8fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f900:	e1ed      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f902:	4b84      	ldr	r3, [pc, #528]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f90a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f90e:	d107      	bne.n	800f920 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f910:	f107 0318 	add.w	r3, r7, #24
 800f914:	4618      	mov	r0, r3
 800f916:	f000 fa05 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f91a:	69fb      	ldr	r3, [r7, #28]
 800f91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f91e:	e1de      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f920:	2300      	movs	r3, #0
 800f922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f924:	e1db      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f926:	4b7b      	ldr	r3, [pc, #492]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f92e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f932:	d107      	bne.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f934:	f107 030c 	add.w	r3, r7, #12
 800f938:	4618      	mov	r0, r3
 800f93a:	f000 fb47 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f942:	e1cc      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f944:	2300      	movs	r3, #0
 800f946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f948:	e1c9      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f94a:	4b72      	ldr	r3, [pc, #456]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	f003 0304 	and.w	r3, r3, #4
 800f952:	2b04      	cmp	r3, #4
 800f954:	d109      	bne.n	800f96a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f956:	4b6f      	ldr	r3, [pc, #444]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	08db      	lsrs	r3, r3, #3
 800f95c:	f003 0303 	and.w	r3, r3, #3
 800f960:	4a6d      	ldr	r2, [pc, #436]	@ (800fb18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800f962:	fa22 f303 	lsr.w	r3, r2, r3
 800f966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f968:	e1b9      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f96a:	2300      	movs	r3, #0
 800f96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f96e:	e1b6      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f970:	4b68      	ldr	r3, [pc, #416]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f97c:	d102      	bne.n	800f984 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800f97e:	4b67      	ldr	r3, [pc, #412]	@ (800fb1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800f980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f982:	e1ac      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f984:	2300      	movs	r3, #0
 800f986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f988:	e1a9      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f98a:	4b62      	ldr	r3, [pc, #392]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f992:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f996:	d102      	bne.n	800f99e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800f998:	4b61      	ldr	r3, [pc, #388]	@ (800fb20 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800f99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f99c:	e19f      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a2:	e19c      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a8:	e199      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800f9aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f9ae:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800f9b2:	430b      	orrs	r3, r1
 800f9b4:	d173      	bne.n	800fa9e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800f9b6:	4b57      	ldr	r3, [pc, #348]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f9be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f9c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9c6:	d02f      	beq.n	800fa28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800f9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9ce:	d863      	bhi.n	800fa98 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800f9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d004      	beq.n	800f9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800f9d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9dc:	d012      	beq.n	800fa04 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800f9de:	e05b      	b.n	800fa98 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f9e0:	4b4c      	ldr	r3, [pc, #304]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f9e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f9ec:	d107      	bne.n	800f9fe <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f9ee:	f107 0318 	add.w	r3, r7, #24
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f000 f996 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f9f8:	69bb      	ldr	r3, [r7, #24]
 800f9fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f9fc:	e16f      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa02:	e16c      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fa04:	4b43      	ldr	r3, [pc, #268]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fa0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa10:	d107      	bne.n	800fa22 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa12:	f107 030c 	add.w	r3, r7, #12
 800fa16:	4618      	mov	r0, r3
 800fa18:	f000 fad8 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa20:	e15d      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa22:	2300      	movs	r3, #0
 800fa24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa26:	e15a      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800fa28:	4b3a      	ldr	r3, [pc, #232]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fa30:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800fa32:	4b38      	ldr	r3, [pc, #224]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	f003 0304 	and.w	r3, r3, #4
 800fa3a:	2b04      	cmp	r3, #4
 800fa3c:	d10c      	bne.n	800fa58 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800fa3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d109      	bne.n	800fa58 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fa44:	4b33      	ldr	r3, [pc, #204]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	08db      	lsrs	r3, r3, #3
 800fa4a:	f003 0303 	and.w	r3, r3, #3
 800fa4e:	4a32      	ldr	r2, [pc, #200]	@ (800fb18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800fa50:	fa22 f303 	lsr.w	r3, r2, r3
 800fa54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa56:	e01e      	b.n	800fa96 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800fa58:	4b2e      	ldr	r3, [pc, #184]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa64:	d106      	bne.n	800fa74 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800fa66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa6c:	d102      	bne.n	800fa74 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800fa6e:	4b2b      	ldr	r3, [pc, #172]	@ (800fb1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800fa70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa72:	e010      	b.n	800fa96 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800fa74:	4b27      	ldr	r3, [pc, #156]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fa7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fa80:	d106      	bne.n	800fa90 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800fa82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa88:	d102      	bne.n	800fa90 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800fa8a:	4b25      	ldr	r3, [pc, #148]	@ (800fb20 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800fa8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa8e:	e002      	b.n	800fa96 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800fa90:	2300      	movs	r3, #0
 800fa92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800fa94:	e123      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fa96:	e122      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa9c:	e11f      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800fa9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800faa2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800faa6:	430b      	orrs	r3, r1
 800faa8:	d13c      	bne.n	800fb24 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800faaa:	4b1a      	ldr	r3, [pc, #104]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800faac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800faae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fab2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d004      	beq.n	800fac4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800faba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fabc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fac0:	d012      	beq.n	800fae8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800fac2:	e023      	b.n	800fb0c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fac4:	4b13      	ldr	r3, [pc, #76]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800facc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fad0:	d107      	bne.n	800fae2 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fad6:	4618      	mov	r0, r3
 800fad8:	f000 fbcc 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fadc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fae0:	e0fd      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fae2:	2300      	movs	r3, #0
 800fae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fae6:	e0fa      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fae8:	4b0a      	ldr	r3, [pc, #40]	@ (800fb14 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800faf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800faf4:	d107      	bne.n	800fb06 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800faf6:	f107 0318 	add.w	r3, r7, #24
 800fafa:	4618      	mov	r0, r3
 800fafc:	f000 f912 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800fb00:	6a3b      	ldr	r3, [r7, #32]
 800fb02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb04:	e0eb      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb06:	2300      	movs	r3, #0
 800fb08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb0a:	e0e8      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb10:	e0e5      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fb12:	bf00      	nop
 800fb14:	58024400 	.word	0x58024400
 800fb18:	03d09000 	.word	0x03d09000
 800fb1c:	003d0900 	.word	0x003d0900
 800fb20:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800fb24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb28:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800fb2c:	430b      	orrs	r3, r1
 800fb2e:	f040 8085 	bne.w	800fc3c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800fb32:	4b6d      	ldr	r3, [pc, #436]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb36:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800fb3a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb42:	d06b      	beq.n	800fc1c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800fb44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fb4a:	d874      	bhi.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb52:	d056      	beq.n	800fc02 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800fb54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb5a:	d86c      	bhi.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb62:	d03b      	beq.n	800fbdc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800fb64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb6a:	d864      	bhi.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb72:	d021      	beq.n	800fbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800fb74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb7a:	d85c      	bhi.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d004      	beq.n	800fb8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800fb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb88:	d004      	beq.n	800fb94 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800fb8a:	e054      	b.n	800fc36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800fb8c:	f000 f8b4 	bl	800fcf8 <HAL_RCCEx_GetD3PCLK1Freq>
 800fb90:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fb92:	e0a4      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fb94:	4b54      	ldr	r3, [pc, #336]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fba0:	d107      	bne.n	800fbb2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fba2:	f107 0318 	add.w	r3, r7, #24
 800fba6:	4618      	mov	r0, r3
 800fba8:	f000 f8bc 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fbac:	69fb      	ldr	r3, [r7, #28]
 800fbae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbb0:	e095      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbb6:	e092      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fbb8:	4b4b      	ldr	r3, [pc, #300]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fbc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbc4:	d107      	bne.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fbc6:	f107 030c 	add.w	r3, r7, #12
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f000 f9fe 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fbd0:	693b      	ldr	r3, [r7, #16]
 800fbd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbd4:	e083      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbda:	e080      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800fbdc:	4b42      	ldr	r3, [pc, #264]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	f003 0304 	and.w	r3, r3, #4
 800fbe4:	2b04      	cmp	r3, #4
 800fbe6:	d109      	bne.n	800fbfc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fbe8:	4b3f      	ldr	r3, [pc, #252]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	08db      	lsrs	r3, r3, #3
 800fbee:	f003 0303 	and.w	r3, r3, #3
 800fbf2:	4a3e      	ldr	r2, [pc, #248]	@ (800fcec <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800fbf4:	fa22 f303 	lsr.w	r3, r2, r3
 800fbf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbfa:	e070      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc00:	e06d      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800fc02:	4b39      	ldr	r3, [pc, #228]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc0e:	d102      	bne.n	800fc16 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800fc10:	4b37      	ldr	r3, [pc, #220]	@ (800fcf0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800fc12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc14:	e063      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc16:	2300      	movs	r3, #0
 800fc18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc1a:	e060      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fc1c:	4b32      	ldr	r3, [pc, #200]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fc28:	d102      	bne.n	800fc30 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800fc2a:	4b32      	ldr	r3, [pc, #200]	@ (800fcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fc2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc2e:	e056      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc30:	2300      	movs	r3, #0
 800fc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc34:	e053      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800fc36:	2300      	movs	r3, #0
 800fc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc3a:	e050      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800fc3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc40:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800fc44:	430b      	orrs	r3, r1
 800fc46:	d148      	bne.n	800fcda <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800fc48:	4b27      	ldr	r3, [pc, #156]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fc50:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fc52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc58:	d02a      	beq.n	800fcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800fc5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc60:	d838      	bhi.n	800fcd4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800fc62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d004      	beq.n	800fc72 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800fc68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc6e:	d00d      	beq.n	800fc8c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800fc70:	e030      	b.n	800fcd4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fc72:	4b1d      	ldr	r3, [pc, #116]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fc7e:	d102      	bne.n	800fc86 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800fc80:	4b1c      	ldr	r3, [pc, #112]	@ (800fcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc84:	e02b      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc86:	2300      	movs	r3, #0
 800fc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc8a:	e028      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fc8c:	4b16      	ldr	r3, [pc, #88]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fc94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fc98:	d107      	bne.n	800fcaa <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fc9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f000 fae8 	bl	8010274 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fca8:	e019      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcaa:	2300      	movs	r3, #0
 800fcac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcae:	e016      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fcb0:	4b0d      	ldr	r3, [pc, #52]	@ (800fce8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fcb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fcbc:	d107      	bne.n	800fcce <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fcbe:	f107 0318 	add.w	r3, r7, #24
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f000 f82e 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fcc8:	69fb      	ldr	r3, [r7, #28]
 800fcca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fccc:	e007      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcd2:	e004      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcd8:	e001      	b.n	800fcde <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800fcde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fce0:	4618      	mov	r0, r3
 800fce2:	3740      	adds	r7, #64	@ 0x40
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}
 800fce8:	58024400 	.word	0x58024400
 800fcec:	03d09000 	.word	0x03d09000
 800fcf0:	003d0900 	.word	0x003d0900
 800fcf4:	016e3600 	.word	0x016e3600

0800fcf8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fcfc:	f7fe f92e 	bl	800df5c <HAL_RCC_GetHCLKFreq>
 800fd00:	4602      	mov	r2, r0
 800fd02:	4b06      	ldr	r3, [pc, #24]	@ (800fd1c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fd04:	6a1b      	ldr	r3, [r3, #32]
 800fd06:	091b      	lsrs	r3, r3, #4
 800fd08:	f003 0307 	and.w	r3, r3, #7
 800fd0c:	4904      	ldr	r1, [pc, #16]	@ (800fd20 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fd0e:	5ccb      	ldrb	r3, [r1, r3]
 800fd10:	f003 031f 	and.w	r3, r3, #31
 800fd14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	bd80      	pop	{r7, pc}
 800fd1c:	58024400 	.word	0x58024400
 800fd20:	0801d938 	.word	0x0801d938

0800fd24 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fd24:	b480      	push	{r7}
 800fd26:	b089      	sub	sp, #36	@ 0x24
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fd2c:	4ba1      	ldr	r3, [pc, #644]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd30:	f003 0303 	and.w	r3, r3, #3
 800fd34:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fd36:	4b9f      	ldr	r3, [pc, #636]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd3a:	0b1b      	lsrs	r3, r3, #12
 800fd3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fd40:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fd42:	4b9c      	ldr	r3, [pc, #624]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd46:	091b      	lsrs	r3, r3, #4
 800fd48:	f003 0301 	and.w	r3, r3, #1
 800fd4c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fd4e:	4b99      	ldr	r3, [pc, #612]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd52:	08db      	lsrs	r3, r3, #3
 800fd54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fd58:	693a      	ldr	r2, [r7, #16]
 800fd5a:	fb02 f303 	mul.w	r3, r2, r3
 800fd5e:	ee07 3a90 	vmov	s15, r3
 800fd62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd66:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fd6a:	697b      	ldr	r3, [r7, #20]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	f000 8111 	beq.w	800ff94 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fd72:	69bb      	ldr	r3, [r7, #24]
 800fd74:	2b02      	cmp	r3, #2
 800fd76:	f000 8083 	beq.w	800fe80 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fd7a:	69bb      	ldr	r3, [r7, #24]
 800fd7c:	2b02      	cmp	r3, #2
 800fd7e:	f200 80a1 	bhi.w	800fec4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fd82:	69bb      	ldr	r3, [r7, #24]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d003      	beq.n	800fd90 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fd88:	69bb      	ldr	r3, [r7, #24]
 800fd8a:	2b01      	cmp	r3, #1
 800fd8c:	d056      	beq.n	800fe3c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fd8e:	e099      	b.n	800fec4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fd90:	4b88      	ldr	r3, [pc, #544]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	f003 0320 	and.w	r3, r3, #32
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d02d      	beq.n	800fdf8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fd9c:	4b85      	ldr	r3, [pc, #532]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	08db      	lsrs	r3, r3, #3
 800fda2:	f003 0303 	and.w	r3, r3, #3
 800fda6:	4a84      	ldr	r2, [pc, #528]	@ (800ffb8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fda8:	fa22 f303 	lsr.w	r3, r2, r3
 800fdac:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	ee07 3a90 	vmov	s15, r3
 800fdb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	ee07 3a90 	vmov	s15, r3
 800fdbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fdc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fdc6:	4b7b      	ldr	r3, [pc, #492]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdce:	ee07 3a90 	vmov	s15, r3
 800fdd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdd6:	ed97 6a03 	vldr	s12, [r7, #12]
 800fdda:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ffbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fde2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fde6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdf2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fdf6:	e087      	b.n	800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fdf8:	697b      	ldr	r3, [r7, #20]
 800fdfa:	ee07 3a90 	vmov	s15, r3
 800fdfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe02:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ffc0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fe06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe0a:	4b6a      	ldr	r3, [pc, #424]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe12:	ee07 3a90 	vmov	s15, r3
 800fe16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe1a:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe1e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ffbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe3a:	e065      	b.n	800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	ee07 3a90 	vmov	s15, r3
 800fe42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe46:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ffc4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fe4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe4e:	4b59      	ldr	r3, [pc, #356]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe56:	ee07 3a90 	vmov	s15, r3
 800fe5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe5e:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe62:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ffbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe7e:	e043      	b.n	800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe80:	697b      	ldr	r3, [r7, #20]
 800fe82:	ee07 3a90 	vmov	s15, r3
 800fe86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe8a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ffc8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800fe8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe92:	4b48      	ldr	r3, [pc, #288]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe9a:	ee07 3a90 	vmov	s15, r3
 800fe9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fea2:	ed97 6a03 	vldr	s12, [r7, #12]
 800fea6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ffbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800feaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800feae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800feb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800feb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800feba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800febe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fec2:	e021      	b.n	800ff08 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fec4:	697b      	ldr	r3, [r7, #20]
 800fec6:	ee07 3a90 	vmov	s15, r3
 800feca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fece:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ffc4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fed6:	4b37      	ldr	r3, [pc, #220]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fede:	ee07 3a90 	vmov	s15, r3
 800fee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fee6:	ed97 6a03 	vldr	s12, [r7, #12]
 800feea:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ffbc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800feee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fefa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fefe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ff06:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ff08:	4b2a      	ldr	r3, [pc, #168]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff0c:	0a5b      	lsrs	r3, r3, #9
 800ff0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff12:	ee07 3a90 	vmov	s15, r3
 800ff16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff22:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff2e:	ee17 2a90 	vmov	r2, s15
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ff36:	4b1f      	ldr	r3, [pc, #124]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff3a:	0c1b      	lsrs	r3, r3, #16
 800ff3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff40:	ee07 3a90 	vmov	s15, r3
 800ff44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff50:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff5c:	ee17 2a90 	vmov	r2, s15
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ff64:	4b13      	ldr	r3, [pc, #76]	@ (800ffb4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff68:	0e1b      	lsrs	r3, r3, #24
 800ff6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff6e:	ee07 3a90 	vmov	s15, r3
 800ff72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff7e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff8a:	ee17 2a90 	vmov	r2, s15
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ff92:	e008      	b.n	800ffa6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2200      	movs	r2, #0
 800ff98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	609a      	str	r2, [r3, #8]
}
 800ffa6:	bf00      	nop
 800ffa8:	3724      	adds	r7, #36	@ 0x24
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb0:	4770      	bx	lr
 800ffb2:	bf00      	nop
 800ffb4:	58024400 	.word	0x58024400
 800ffb8:	03d09000 	.word	0x03d09000
 800ffbc:	46000000 	.word	0x46000000
 800ffc0:	4c742400 	.word	0x4c742400
 800ffc4:	4a742400 	.word	0x4a742400
 800ffc8:	4bb71b00 	.word	0x4bb71b00

0800ffcc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ffcc:	b480      	push	{r7}
 800ffce:	b089      	sub	sp, #36	@ 0x24
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ffd4:	4ba1      	ldr	r3, [pc, #644]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffd8:	f003 0303 	and.w	r3, r3, #3
 800ffdc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ffde:	4b9f      	ldr	r3, [pc, #636]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffe2:	0d1b      	lsrs	r3, r3, #20
 800ffe4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ffe8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ffea:	4b9c      	ldr	r3, [pc, #624]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffee:	0a1b      	lsrs	r3, r3, #8
 800fff0:	f003 0301 	and.w	r3, r3, #1
 800fff4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800fff6:	4b99      	ldr	r3, [pc, #612]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fffa:	08db      	lsrs	r3, r3, #3
 800fffc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010000:	693a      	ldr	r2, [r7, #16]
 8010002:	fb02 f303 	mul.w	r3, r2, r3
 8010006:	ee07 3a90 	vmov	s15, r3
 801000a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801000e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	2b00      	cmp	r3, #0
 8010016:	f000 8111 	beq.w	801023c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801001a:	69bb      	ldr	r3, [r7, #24]
 801001c:	2b02      	cmp	r3, #2
 801001e:	f000 8083 	beq.w	8010128 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8010022:	69bb      	ldr	r3, [r7, #24]
 8010024:	2b02      	cmp	r3, #2
 8010026:	f200 80a1 	bhi.w	801016c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801002a:	69bb      	ldr	r3, [r7, #24]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d003      	beq.n	8010038 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8010030:	69bb      	ldr	r3, [r7, #24]
 8010032:	2b01      	cmp	r3, #1
 8010034:	d056      	beq.n	80100e4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8010036:	e099      	b.n	801016c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010038:	4b88      	ldr	r3, [pc, #544]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	f003 0320 	and.w	r3, r3, #32
 8010040:	2b00      	cmp	r3, #0
 8010042:	d02d      	beq.n	80100a0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010044:	4b85      	ldr	r3, [pc, #532]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	08db      	lsrs	r3, r3, #3
 801004a:	f003 0303 	and.w	r3, r3, #3
 801004e:	4a84      	ldr	r2, [pc, #528]	@ (8010260 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010050:	fa22 f303 	lsr.w	r3, r2, r3
 8010054:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010056:	68bb      	ldr	r3, [r7, #8]
 8010058:	ee07 3a90 	vmov	s15, r3
 801005c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010060:	697b      	ldr	r3, [r7, #20]
 8010062:	ee07 3a90 	vmov	s15, r3
 8010066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801006a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801006e:	4b7b      	ldr	r3, [pc, #492]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010076:	ee07 3a90 	vmov	s15, r3
 801007a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801007e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010082:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010264 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801008a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801008e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010096:	ee67 7a27 	vmul.f32	s15, s14, s15
 801009a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801009e:	e087      	b.n	80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100a0:	697b      	ldr	r3, [r7, #20]
 80100a2:	ee07 3a90 	vmov	s15, r3
 80100a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100aa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010268 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80100ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100b2:	4b6a      	ldr	r3, [pc, #424]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100ba:	ee07 3a90 	vmov	s15, r3
 80100be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80100c6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010264 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100e2:	e065      	b.n	80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	ee07 3a90 	vmov	s15, r3
 80100ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100ee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801026c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80100f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100f6:	4b59      	ldr	r3, [pc, #356]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100fe:	ee07 3a90 	vmov	s15, r3
 8010102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010106:	ed97 6a03 	vldr	s12, [r7, #12]
 801010a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010264 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801010e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801011a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801011e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010122:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010126:	e043      	b.n	80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010128:	697b      	ldr	r3, [r7, #20]
 801012a:	ee07 3a90 	vmov	s15, r3
 801012e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010132:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010270 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801013a:	4b48      	ldr	r3, [pc, #288]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801013c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801013e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010142:	ee07 3a90 	vmov	s15, r3
 8010146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801014a:	ed97 6a03 	vldr	s12, [r7, #12]
 801014e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010264 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801015a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801015e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010166:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801016a:	e021      	b.n	80101b0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801016c:	697b      	ldr	r3, [r7, #20]
 801016e:	ee07 3a90 	vmov	s15, r3
 8010172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010176:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801026c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801017a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801017e:	4b37      	ldr	r3, [pc, #220]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010186:	ee07 3a90 	vmov	s15, r3
 801018a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801018e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010192:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010264 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801019a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801019e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80101a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80101aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80101ae:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80101b0:	4b2a      	ldr	r3, [pc, #168]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101b4:	0a5b      	lsrs	r3, r3, #9
 80101b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80101ba:	ee07 3a90 	vmov	s15, r3
 80101be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80101ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80101ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80101d6:	ee17 2a90 	vmov	r2, s15
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80101de:	4b1f      	ldr	r3, [pc, #124]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101e2:	0c1b      	lsrs	r3, r3, #16
 80101e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80101e8:	ee07 3a90 	vmov	s15, r3
 80101ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80101f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80101fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010204:	ee17 2a90 	vmov	r2, s15
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801020c:	4b13      	ldr	r3, [pc, #76]	@ (801025c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801020e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010210:	0e1b      	lsrs	r3, r3, #24
 8010212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010216:	ee07 3a90 	vmov	s15, r3
 801021a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801021e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010222:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010226:	edd7 6a07 	vldr	s13, [r7, #28]
 801022a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801022e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010232:	ee17 2a90 	vmov	r2, s15
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801023a:	e008      	b.n	801024e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	2200      	movs	r2, #0
 8010240:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	2200      	movs	r2, #0
 8010246:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2200      	movs	r2, #0
 801024c:	609a      	str	r2, [r3, #8]
}
 801024e:	bf00      	nop
 8010250:	3724      	adds	r7, #36	@ 0x24
 8010252:	46bd      	mov	sp, r7
 8010254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010258:	4770      	bx	lr
 801025a:	bf00      	nop
 801025c:	58024400 	.word	0x58024400
 8010260:	03d09000 	.word	0x03d09000
 8010264:	46000000 	.word	0x46000000
 8010268:	4c742400 	.word	0x4c742400
 801026c:	4a742400 	.word	0x4a742400
 8010270:	4bb71b00 	.word	0x4bb71b00

08010274 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8010274:	b480      	push	{r7}
 8010276:	b089      	sub	sp, #36	@ 0x24
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801027c:	4ba0      	ldr	r3, [pc, #640]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801027e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010280:	f003 0303 	and.w	r3, r3, #3
 8010284:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8010286:	4b9e      	ldr	r3, [pc, #632]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801028a:	091b      	lsrs	r3, r3, #4
 801028c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010290:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8010292:	4b9b      	ldr	r3, [pc, #620]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010296:	f003 0301 	and.w	r3, r3, #1
 801029a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801029c:	4b98      	ldr	r3, [pc, #608]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801029e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102a0:	08db      	lsrs	r3, r3, #3
 80102a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80102a6:	693a      	ldr	r2, [r7, #16]
 80102a8:	fb02 f303 	mul.w	r3, r2, r3
 80102ac:	ee07 3a90 	vmov	s15, r3
 80102b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102b4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80102b8:	697b      	ldr	r3, [r7, #20]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	f000 8111 	beq.w	80104e2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80102c0:	69bb      	ldr	r3, [r7, #24]
 80102c2:	2b02      	cmp	r3, #2
 80102c4:	f000 8083 	beq.w	80103ce <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80102c8:	69bb      	ldr	r3, [r7, #24]
 80102ca:	2b02      	cmp	r3, #2
 80102cc:	f200 80a1 	bhi.w	8010412 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80102d0:	69bb      	ldr	r3, [r7, #24]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d003      	beq.n	80102de <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80102d6:	69bb      	ldr	r3, [r7, #24]
 80102d8:	2b01      	cmp	r3, #1
 80102da:	d056      	beq.n	801038a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80102dc:	e099      	b.n	8010412 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80102de:	4b88      	ldr	r3, [pc, #544]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	f003 0320 	and.w	r3, r3, #32
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d02d      	beq.n	8010346 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80102ea:	4b85      	ldr	r3, [pc, #532]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	08db      	lsrs	r3, r3, #3
 80102f0:	f003 0303 	and.w	r3, r3, #3
 80102f4:	4a83      	ldr	r2, [pc, #524]	@ (8010504 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80102f6:	fa22 f303 	lsr.w	r3, r2, r3
 80102fa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80102fc:	68bb      	ldr	r3, [r7, #8]
 80102fe:	ee07 3a90 	vmov	s15, r3
 8010302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010306:	697b      	ldr	r3, [r7, #20]
 8010308:	ee07 3a90 	vmov	s15, r3
 801030c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010310:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010314:	4b7a      	ldr	r3, [pc, #488]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010318:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801031c:	ee07 3a90 	vmov	s15, r3
 8010320:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010324:	ed97 6a03 	vldr	s12, [r7, #12]
 8010328:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8010508 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801032c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010330:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010334:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010338:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801033c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010340:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010344:	e087      	b.n	8010456 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	ee07 3a90 	vmov	s15, r3
 801034c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010350:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 801050c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010354:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010358:	4b69      	ldr	r3, [pc, #420]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801035a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801035c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010360:	ee07 3a90 	vmov	s15, r3
 8010364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010368:	ed97 6a03 	vldr	s12, [r7, #12]
 801036c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8010508 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010370:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010374:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010378:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801037c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010384:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010388:	e065      	b.n	8010456 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	ee07 3a90 	vmov	s15, r3
 8010390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010394:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8010510 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8010398:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801039c:	4b58      	ldr	r3, [pc, #352]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801039e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80103a4:	ee07 3a90 	vmov	s15, r3
 80103a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80103ac:	ed97 6a03 	vldr	s12, [r7, #12]
 80103b0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8010508 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80103b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80103b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80103bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80103c8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80103cc:	e043      	b.n	8010456 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80103ce:	697b      	ldr	r3, [r7, #20]
 80103d0:	ee07 3a90 	vmov	s15, r3
 80103d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103d8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8010514 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80103dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80103e0:	4b47      	ldr	r3, [pc, #284]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80103e8:	ee07 3a90 	vmov	s15, r3
 80103ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80103f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80103f4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8010508 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80103f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80103fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010400:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010404:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010408:	ee67 7a27 	vmul.f32	s15, s14, s15
 801040c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010410:	e021      	b.n	8010456 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010412:	697b      	ldr	r3, [r7, #20]
 8010414:	ee07 3a90 	vmov	s15, r3
 8010418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801041c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801050c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010424:	4b36      	ldr	r3, [pc, #216]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801042c:	ee07 3a90 	vmov	s15, r3
 8010430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010434:	ed97 6a03 	vldr	s12, [r7, #12]
 8010438:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010508 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801043c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801044c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010450:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010454:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8010456:	4b2a      	ldr	r3, [pc, #168]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801045a:	0a5b      	lsrs	r3, r3, #9
 801045c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010460:	ee07 3a90 	vmov	s15, r3
 8010464:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010468:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801046c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010470:	edd7 6a07 	vldr	s13, [r7, #28]
 8010474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801047c:	ee17 2a90 	vmov	r2, s15
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8010484:	4b1e      	ldr	r3, [pc, #120]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010488:	0c1b      	lsrs	r3, r3, #16
 801048a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801048e:	ee07 3a90 	vmov	s15, r3
 8010492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010496:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801049a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801049e:	edd7 6a07 	vldr	s13, [r7, #28]
 80104a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80104aa:	ee17 2a90 	vmov	r2, s15
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80104b2:	4b13      	ldr	r3, [pc, #76]	@ (8010500 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80104b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104b6:	0e1b      	lsrs	r3, r3, #24
 80104b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104bc:	ee07 3a90 	vmov	s15, r3
 80104c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80104c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80104c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80104cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80104d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80104d8:	ee17 2a90 	vmov	r2, s15
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80104e0:	e008      	b.n	80104f4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2200      	movs	r2, #0
 80104e6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2200      	movs	r2, #0
 80104ec:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	2200      	movs	r2, #0
 80104f2:	609a      	str	r2, [r3, #8]
}
 80104f4:	bf00      	nop
 80104f6:	3724      	adds	r7, #36	@ 0x24
 80104f8:	46bd      	mov	sp, r7
 80104fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fe:	4770      	bx	lr
 8010500:	58024400 	.word	0x58024400
 8010504:	03d09000 	.word	0x03d09000
 8010508:	46000000 	.word	0x46000000
 801050c:	4c742400 	.word	0x4c742400
 8010510:	4a742400 	.word	0x4a742400
 8010514:	4bb71b00 	.word	0x4bb71b00

08010518 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8010518:	b580      	push	{r7, lr}
 801051a:	b084      	sub	sp, #16
 801051c:	af00      	add	r7, sp, #0
 801051e:	6078      	str	r0, [r7, #4]
 8010520:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010522:	2300      	movs	r3, #0
 8010524:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010526:	4b53      	ldr	r3, [pc, #332]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801052a:	f003 0303 	and.w	r3, r3, #3
 801052e:	2b03      	cmp	r3, #3
 8010530:	d101      	bne.n	8010536 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8010532:	2301      	movs	r3, #1
 8010534:	e099      	b.n	801066a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8010536:	4b4f      	ldr	r3, [pc, #316]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	4a4e      	ldr	r2, [pc, #312]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801053c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010540:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010542:	f7f6 ff39 	bl	80073b8 <HAL_GetTick>
 8010546:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010548:	e008      	b.n	801055c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801054a:	f7f6 ff35 	bl	80073b8 <HAL_GetTick>
 801054e:	4602      	mov	r2, r0
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	1ad3      	subs	r3, r2, r3
 8010554:	2b02      	cmp	r3, #2
 8010556:	d901      	bls.n	801055c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010558:	2303      	movs	r3, #3
 801055a:	e086      	b.n	801066a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801055c:	4b45      	ldr	r3, [pc, #276]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010564:	2b00      	cmp	r3, #0
 8010566:	d1f0      	bne.n	801054a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010568:	4b42      	ldr	r3, [pc, #264]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801056a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801056c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	031b      	lsls	r3, r3, #12
 8010576:	493f      	ldr	r1, [pc, #252]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010578:	4313      	orrs	r3, r2
 801057a:	628b      	str	r3, [r1, #40]	@ 0x28
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	685b      	ldr	r3, [r3, #4]
 8010580:	3b01      	subs	r3, #1
 8010582:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	689b      	ldr	r3, [r3, #8]
 801058a:	3b01      	subs	r3, #1
 801058c:	025b      	lsls	r3, r3, #9
 801058e:	b29b      	uxth	r3, r3
 8010590:	431a      	orrs	r2, r3
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	68db      	ldr	r3, [r3, #12]
 8010596:	3b01      	subs	r3, #1
 8010598:	041b      	lsls	r3, r3, #16
 801059a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801059e:	431a      	orrs	r2, r3
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	691b      	ldr	r3, [r3, #16]
 80105a4:	3b01      	subs	r3, #1
 80105a6:	061b      	lsls	r3, r3, #24
 80105a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80105ac:	4931      	ldr	r1, [pc, #196]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105ae:	4313      	orrs	r3, r2
 80105b0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80105b2:	4b30      	ldr	r3, [pc, #192]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	695b      	ldr	r3, [r3, #20]
 80105be:	492d      	ldr	r1, [pc, #180]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105c0:	4313      	orrs	r3, r2
 80105c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80105c4:	4b2b      	ldr	r3, [pc, #172]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105c8:	f023 0220 	bic.w	r2, r3, #32
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	699b      	ldr	r3, [r3, #24]
 80105d0:	4928      	ldr	r1, [pc, #160]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105d2:	4313      	orrs	r3, r2
 80105d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80105d6:	4b27      	ldr	r3, [pc, #156]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105da:	4a26      	ldr	r2, [pc, #152]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105dc:	f023 0310 	bic.w	r3, r3, #16
 80105e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80105e2:	4b24      	ldr	r3, [pc, #144]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80105e6:	4b24      	ldr	r3, [pc, #144]	@ (8010678 <RCCEx_PLL2_Config+0x160>)
 80105e8:	4013      	ands	r3, r2
 80105ea:	687a      	ldr	r2, [r7, #4]
 80105ec:	69d2      	ldr	r2, [r2, #28]
 80105ee:	00d2      	lsls	r2, r2, #3
 80105f0:	4920      	ldr	r1, [pc, #128]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105f2:	4313      	orrs	r3, r2
 80105f4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80105f6:	4b1f      	ldr	r3, [pc, #124]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105fa:	4a1e      	ldr	r2, [pc, #120]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 80105fc:	f043 0310 	orr.w	r3, r3, #16
 8010600:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d106      	bne.n	8010616 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8010608:	4b1a      	ldr	r3, [pc, #104]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801060a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801060c:	4a19      	ldr	r2, [pc, #100]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801060e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010612:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010614:	e00f      	b.n	8010636 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010616:	683b      	ldr	r3, [r7, #0]
 8010618:	2b01      	cmp	r3, #1
 801061a:	d106      	bne.n	801062a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 801061c:	4b15      	ldr	r3, [pc, #84]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801061e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010620:	4a14      	ldr	r2, [pc, #80]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010626:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010628:	e005      	b.n	8010636 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801062a:	4b12      	ldr	r3, [pc, #72]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801062c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801062e:	4a11      	ldr	r2, [pc, #68]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010630:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010634:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8010636:	4b0f      	ldr	r3, [pc, #60]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	4a0e      	ldr	r2, [pc, #56]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801063c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010640:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010642:	f7f6 feb9 	bl	80073b8 <HAL_GetTick>
 8010646:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010648:	e008      	b.n	801065c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801064a:	f7f6 feb5 	bl	80073b8 <HAL_GetTick>
 801064e:	4602      	mov	r2, r0
 8010650:	68bb      	ldr	r3, [r7, #8]
 8010652:	1ad3      	subs	r3, r2, r3
 8010654:	2b02      	cmp	r3, #2
 8010656:	d901      	bls.n	801065c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010658:	2303      	movs	r3, #3
 801065a:	e006      	b.n	801066a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801065c:	4b05      	ldr	r3, [pc, #20]	@ (8010674 <RCCEx_PLL2_Config+0x15c>)
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010664:	2b00      	cmp	r3, #0
 8010666:	d0f0      	beq.n	801064a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010668:	7bfb      	ldrb	r3, [r7, #15]
}
 801066a:	4618      	mov	r0, r3
 801066c:	3710      	adds	r7, #16
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}
 8010672:	bf00      	nop
 8010674:	58024400 	.word	0x58024400
 8010678:	ffff0007 	.word	0xffff0007

0801067c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b084      	sub	sp, #16
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
 8010684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010686:	2300      	movs	r3, #0
 8010688:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801068a:	4b53      	ldr	r3, [pc, #332]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801068c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801068e:	f003 0303 	and.w	r3, r3, #3
 8010692:	2b03      	cmp	r3, #3
 8010694:	d101      	bne.n	801069a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010696:	2301      	movs	r3, #1
 8010698:	e099      	b.n	80107ce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801069a:	4b4f      	ldr	r3, [pc, #316]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	4a4e      	ldr	r2, [pc, #312]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80106a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80106a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80106a6:	f7f6 fe87 	bl	80073b8 <HAL_GetTick>
 80106aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80106ac:	e008      	b.n	80106c0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80106ae:	f7f6 fe83 	bl	80073b8 <HAL_GetTick>
 80106b2:	4602      	mov	r2, r0
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	1ad3      	subs	r3, r2, r3
 80106b8:	2b02      	cmp	r3, #2
 80106ba:	d901      	bls.n	80106c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80106bc:	2303      	movs	r3, #3
 80106be:	e086      	b.n	80107ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80106c0:	4b45      	ldr	r3, [pc, #276]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d1f0      	bne.n	80106ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80106cc:	4b42      	ldr	r3, [pc, #264]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80106ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106d0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	051b      	lsls	r3, r3, #20
 80106da:	493f      	ldr	r1, [pc, #252]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80106dc:	4313      	orrs	r3, r2
 80106de:	628b      	str	r3, [r1, #40]	@ 0x28
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	685b      	ldr	r3, [r3, #4]
 80106e4:	3b01      	subs	r3, #1
 80106e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	689b      	ldr	r3, [r3, #8]
 80106ee:	3b01      	subs	r3, #1
 80106f0:	025b      	lsls	r3, r3, #9
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	431a      	orrs	r2, r3
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	68db      	ldr	r3, [r3, #12]
 80106fa:	3b01      	subs	r3, #1
 80106fc:	041b      	lsls	r3, r3, #16
 80106fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8010702:	431a      	orrs	r2, r3
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	691b      	ldr	r3, [r3, #16]
 8010708:	3b01      	subs	r3, #1
 801070a:	061b      	lsls	r3, r3, #24
 801070c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010710:	4931      	ldr	r1, [pc, #196]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010712:	4313      	orrs	r3, r2
 8010714:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8010716:	4b30      	ldr	r3, [pc, #192]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801071a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	695b      	ldr	r3, [r3, #20]
 8010722:	492d      	ldr	r1, [pc, #180]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010724:	4313      	orrs	r3, r2
 8010726:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8010728:	4b2b      	ldr	r3, [pc, #172]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801072a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801072c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	699b      	ldr	r3, [r3, #24]
 8010734:	4928      	ldr	r1, [pc, #160]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010736:	4313      	orrs	r3, r2
 8010738:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801073a:	4b27      	ldr	r3, [pc, #156]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801073c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801073e:	4a26      	ldr	r2, [pc, #152]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010744:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8010746:	4b24      	ldr	r3, [pc, #144]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801074a:	4b24      	ldr	r3, [pc, #144]	@ (80107dc <RCCEx_PLL3_Config+0x160>)
 801074c:	4013      	ands	r3, r2
 801074e:	687a      	ldr	r2, [r7, #4]
 8010750:	69d2      	ldr	r2, [r2, #28]
 8010752:	00d2      	lsls	r2, r2, #3
 8010754:	4920      	ldr	r1, [pc, #128]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010756:	4313      	orrs	r3, r2
 8010758:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801075a:	4b1f      	ldr	r3, [pc, #124]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801075c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801075e:	4a1e      	ldr	r2, [pc, #120]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010764:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d106      	bne.n	801077a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801076c:	4b1a      	ldr	r3, [pc, #104]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801076e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010770:	4a19      	ldr	r2, [pc, #100]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010772:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010776:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010778:	e00f      	b.n	801079a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	2b01      	cmp	r3, #1
 801077e:	d106      	bne.n	801078e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010780:	4b15      	ldr	r3, [pc, #84]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010784:	4a14      	ldr	r2, [pc, #80]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010786:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801078a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801078c:	e005      	b.n	801079a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801078e:	4b12      	ldr	r3, [pc, #72]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010792:	4a11      	ldr	r2, [pc, #68]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 8010794:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010798:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801079a:	4b0f      	ldr	r3, [pc, #60]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	4a0e      	ldr	r2, [pc, #56]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80107a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80107a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80107a6:	f7f6 fe07 	bl	80073b8 <HAL_GetTick>
 80107aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80107ac:	e008      	b.n	80107c0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80107ae:	f7f6 fe03 	bl	80073b8 <HAL_GetTick>
 80107b2:	4602      	mov	r2, r0
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	1ad3      	subs	r3, r2, r3
 80107b8:	2b02      	cmp	r3, #2
 80107ba:	d901      	bls.n	80107c0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80107bc:	2303      	movs	r3, #3
 80107be:	e006      	b.n	80107ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80107c0:	4b05      	ldr	r3, [pc, #20]	@ (80107d8 <RCCEx_PLL3_Config+0x15c>)
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d0f0      	beq.n	80107ae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80107cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80107ce:	4618      	mov	r0, r3
 80107d0:	3710      	adds	r7, #16
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}
 80107d6:	bf00      	nop
 80107d8:	58024400 	.word	0x58024400
 80107dc:	ffff0007 	.word	0xffff0007

080107e0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80107e0:	b580      	push	{r7, lr}
 80107e2:	b084      	sub	sp, #16
 80107e4:	af00      	add	r7, sp, #0
 80107e6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d101      	bne.n	80107f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80107ee:	2301      	movs	r3, #1
 80107f0:	e10f      	b.n	8010a12 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2200      	movs	r2, #0
 80107f6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a87      	ldr	r2, [pc, #540]	@ (8010a1c <HAL_SPI_Init+0x23c>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d00f      	beq.n	8010822 <HAL_SPI_Init+0x42>
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	4a86      	ldr	r2, [pc, #536]	@ (8010a20 <HAL_SPI_Init+0x240>)
 8010808:	4293      	cmp	r3, r2
 801080a:	d00a      	beq.n	8010822 <HAL_SPI_Init+0x42>
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	4a84      	ldr	r2, [pc, #528]	@ (8010a24 <HAL_SPI_Init+0x244>)
 8010812:	4293      	cmp	r3, r2
 8010814:	d005      	beq.n	8010822 <HAL_SPI_Init+0x42>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	68db      	ldr	r3, [r3, #12]
 801081a:	2b0f      	cmp	r3, #15
 801081c:	d901      	bls.n	8010822 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 801081e:	2301      	movs	r3, #1
 8010820:	e0f7      	b.n	8010a12 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	f000 fef6 	bl	8011614 <SPI_GetPacketSize>
 8010828:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	4a7b      	ldr	r2, [pc, #492]	@ (8010a1c <HAL_SPI_Init+0x23c>)
 8010830:	4293      	cmp	r3, r2
 8010832:	d00c      	beq.n	801084e <HAL_SPI_Init+0x6e>
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	4a79      	ldr	r2, [pc, #484]	@ (8010a20 <HAL_SPI_Init+0x240>)
 801083a:	4293      	cmp	r3, r2
 801083c:	d007      	beq.n	801084e <HAL_SPI_Init+0x6e>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	4a78      	ldr	r2, [pc, #480]	@ (8010a24 <HAL_SPI_Init+0x244>)
 8010844:	4293      	cmp	r3, r2
 8010846:	d002      	beq.n	801084e <HAL_SPI_Init+0x6e>
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	2b08      	cmp	r3, #8
 801084c:	d811      	bhi.n	8010872 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010852:	4a72      	ldr	r2, [pc, #456]	@ (8010a1c <HAL_SPI_Init+0x23c>)
 8010854:	4293      	cmp	r3, r2
 8010856:	d009      	beq.n	801086c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	4a70      	ldr	r2, [pc, #448]	@ (8010a20 <HAL_SPI_Init+0x240>)
 801085e:	4293      	cmp	r3, r2
 8010860:	d004      	beq.n	801086c <HAL_SPI_Init+0x8c>
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	4a6f      	ldr	r2, [pc, #444]	@ (8010a24 <HAL_SPI_Init+0x244>)
 8010868:	4293      	cmp	r3, r2
 801086a:	d104      	bne.n	8010876 <HAL_SPI_Init+0x96>
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	2b10      	cmp	r3, #16
 8010870:	d901      	bls.n	8010876 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010872:	2301      	movs	r3, #1
 8010874:	e0cd      	b.n	8010a12 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801087c:	b2db      	uxtb	r3, r3
 801087e:	2b00      	cmp	r3, #0
 8010880:	d106      	bne.n	8010890 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	2200      	movs	r2, #0
 8010886:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f7f1 fefc 	bl	8002688 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	2202      	movs	r2, #2
 8010894:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	681a      	ldr	r2, [r3, #0]
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	f022 0201 	bic.w	r2, r2, #1
 80108a6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	689b      	ldr	r3, [r3, #8]
 80108ae:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80108b2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	699b      	ldr	r3, [r3, #24]
 80108b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80108bc:	d119      	bne.n	80108f2 <HAL_SPI_Init+0x112>
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	685b      	ldr	r3, [r3, #4]
 80108c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80108c6:	d103      	bne.n	80108d0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d008      	beq.n	80108e2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d10c      	bne.n	80108f2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80108dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80108e0:	d107      	bne.n	80108f2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	681a      	ldr	r2, [r3, #0]
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80108f0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d00f      	beq.n	801091e <HAL_SPI_Init+0x13e>
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	68db      	ldr	r3, [r3, #12]
 8010902:	2b06      	cmp	r3, #6
 8010904:	d90b      	bls.n	801091e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	430a      	orrs	r2, r1
 801091a:	601a      	str	r2, [r3, #0]
 801091c:	e007      	b.n	801092e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	681a      	ldr	r2, [r3, #0]
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801092c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	69da      	ldr	r2, [r3, #28]
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010936:	431a      	orrs	r2, r3
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	431a      	orrs	r2, r3
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010940:	ea42 0103 	orr.w	r1, r2, r3
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	68da      	ldr	r2, [r3, #12]
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	430a      	orrs	r2, r1
 801094e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010958:	431a      	orrs	r2, r3
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801095e:	431a      	orrs	r2, r3
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	699b      	ldr	r3, [r3, #24]
 8010964:	431a      	orrs	r2, r3
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	691b      	ldr	r3, [r3, #16]
 801096a:	431a      	orrs	r2, r3
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	695b      	ldr	r3, [r3, #20]
 8010970:	431a      	orrs	r2, r3
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	6a1b      	ldr	r3, [r3, #32]
 8010976:	431a      	orrs	r2, r3
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	685b      	ldr	r3, [r3, #4]
 801097c:	431a      	orrs	r2, r3
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010982:	431a      	orrs	r2, r3
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	689b      	ldr	r3, [r3, #8]
 8010988:	431a      	orrs	r2, r3
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801098e:	ea42 0103 	orr.w	r1, r2, r3
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	430a      	orrs	r2, r1
 801099c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	685b      	ldr	r3, [r3, #4]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d113      	bne.n	80109ce <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	689b      	ldr	r3, [r3, #8]
 80109ac:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80109b8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	689b      	ldr	r3, [r3, #8]
 80109c0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80109cc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	f022 0201 	bic.w	r2, r2, #1
 80109dc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	685b      	ldr	r3, [r3, #4]
 80109e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d00a      	beq.n	8010a00 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	68db      	ldr	r3, [r3, #12]
 80109f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	430a      	orrs	r2, r1
 80109fe:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2200      	movs	r2, #0
 8010a04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2201      	movs	r2, #1
 8010a0c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010a10:	2300      	movs	r3, #0
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3710      	adds	r7, #16
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}
 8010a1a:	bf00      	nop
 8010a1c:	40013000 	.word	0x40013000
 8010a20:	40003800 	.word	0x40003800
 8010a24:	40003c00 	.word	0x40003c00

08010a28 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b088      	sub	sp, #32
 8010a2c:	af02      	add	r7, sp, #8
 8010a2e:	60f8      	str	r0, [r7, #12]
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	603b      	str	r3, [r7, #0]
 8010a34:	4613      	mov	r3, r2
 8010a36:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	3320      	adds	r3, #32
 8010a3e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010a40:	f7f6 fcba 	bl	80073b8 <HAL_GetTick>
 8010a44:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010a4c:	b2db      	uxtb	r3, r3
 8010a4e:	2b01      	cmp	r3, #1
 8010a50:	d001      	beq.n	8010a56 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8010a52:	2302      	movs	r3, #2
 8010a54:	e1d1      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010a56:	68bb      	ldr	r3, [r7, #8]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d002      	beq.n	8010a62 <HAL_SPI_Transmit+0x3a>
 8010a5c:	88fb      	ldrh	r3, [r7, #6]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d101      	bne.n	8010a66 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010a62:	2301      	movs	r3, #1
 8010a64:	e1c9      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010a6c:	2b01      	cmp	r3, #1
 8010a6e:	d101      	bne.n	8010a74 <HAL_SPI_Transmit+0x4c>
 8010a70:	2302      	movs	r3, #2
 8010a72:	e1c2      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	2201      	movs	r2, #1
 8010a78:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	2203      	movs	r2, #3
 8010a80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	2200      	movs	r2, #0
 8010a88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	68ba      	ldr	r2, [r7, #8]
 8010a90:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	88fa      	ldrh	r2, [r7, #6]
 8010a96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	88fa      	ldrh	r2, [r7, #6]
 8010a9e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	2200      	movs	r2, #0
 8010aac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	2200      	movs	r2, #0
 8010abc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	689b      	ldr	r3, [r3, #8]
 8010ac8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010acc:	d108      	bne.n	8010ae0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010adc:	601a      	str	r2, [r3, #0]
 8010ade:	e009      	b.n	8010af4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	68db      	ldr	r3, [r3, #12]
 8010ae6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010af2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	685a      	ldr	r2, [r3, #4]
 8010afa:	4b96      	ldr	r3, [pc, #600]	@ (8010d54 <HAL_SPI_Transmit+0x32c>)
 8010afc:	4013      	ands	r3, r2
 8010afe:	88f9      	ldrh	r1, [r7, #6]
 8010b00:	68fa      	ldr	r2, [r7, #12]
 8010b02:	6812      	ldr	r2, [r2, #0]
 8010b04:	430b      	orrs	r3, r1
 8010b06:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	681a      	ldr	r2, [r3, #0]
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	f042 0201 	orr.w	r2, r2, #1
 8010b16:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	685b      	ldr	r3, [r3, #4]
 8010b1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b20:	d107      	bne.n	8010b32 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	681a      	ldr	r2, [r3, #0]
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010b30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	68db      	ldr	r3, [r3, #12]
 8010b36:	2b0f      	cmp	r3, #15
 8010b38:	d947      	bls.n	8010bca <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010b3a:	e03f      	b.n	8010bbc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	695b      	ldr	r3, [r3, #20]
 8010b42:	f003 0302 	and.w	r3, r3, #2
 8010b46:	2b02      	cmp	r3, #2
 8010b48:	d114      	bne.n	8010b74 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	6812      	ldr	r2, [r2, #0]
 8010b54:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b5a:	1d1a      	adds	r2, r3, #4
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b66:	b29b      	uxth	r3, r3
 8010b68:	3b01      	subs	r3, #1
 8010b6a:	b29a      	uxth	r2, r3
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010b72:	e023      	b.n	8010bbc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010b74:	f7f6 fc20 	bl	80073b8 <HAL_GetTick>
 8010b78:	4602      	mov	r2, r0
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	1ad3      	subs	r3, r2, r3
 8010b7e:	683a      	ldr	r2, [r7, #0]
 8010b80:	429a      	cmp	r2, r3
 8010b82:	d803      	bhi.n	8010b8c <HAL_SPI_Transmit+0x164>
 8010b84:	683b      	ldr	r3, [r7, #0]
 8010b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b8a:	d102      	bne.n	8010b92 <HAL_SPI_Transmit+0x16a>
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d114      	bne.n	8010bbc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010b92:	68f8      	ldr	r0, [r7, #12]
 8010b94:	f000 fc70 	bl	8011478 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b9e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	2201      	movs	r2, #1
 8010bac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010bb8:	2303      	movs	r3, #3
 8010bba:	e11e      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bc2:	b29b      	uxth	r3, r3
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d1b9      	bne.n	8010b3c <HAL_SPI_Transmit+0x114>
 8010bc8:	e0f1      	b.n	8010dae <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	68db      	ldr	r3, [r3, #12]
 8010bce:	2b07      	cmp	r3, #7
 8010bd0:	f240 80e6 	bls.w	8010da0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010bd4:	e05d      	b.n	8010c92 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	695b      	ldr	r3, [r3, #20]
 8010bdc:	f003 0302 	and.w	r3, r3, #2
 8010be0:	2b02      	cmp	r3, #2
 8010be2:	d132      	bne.n	8010c4a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bea:	b29b      	uxth	r3, r3
 8010bec:	2b01      	cmp	r3, #1
 8010bee:	d918      	bls.n	8010c22 <HAL_SPI_Transmit+0x1fa>
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d014      	beq.n	8010c22 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	6812      	ldr	r2, [r2, #0]
 8010c02:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c08:	1d1a      	adds	r2, r3, #4
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c14:	b29b      	uxth	r3, r3
 8010c16:	3b02      	subs	r3, #2
 8010c18:	b29a      	uxth	r2, r3
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c20:	e037      	b.n	8010c92 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c26:	881a      	ldrh	r2, [r3, #0]
 8010c28:	697b      	ldr	r3, [r7, #20]
 8010c2a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c30:	1c9a      	adds	r2, r3, #2
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c3c:	b29b      	uxth	r3, r3
 8010c3e:	3b01      	subs	r3, #1
 8010c40:	b29a      	uxth	r2, r3
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c48:	e023      	b.n	8010c92 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010c4a:	f7f6 fbb5 	bl	80073b8 <HAL_GetTick>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	693b      	ldr	r3, [r7, #16]
 8010c52:	1ad3      	subs	r3, r2, r3
 8010c54:	683a      	ldr	r2, [r7, #0]
 8010c56:	429a      	cmp	r2, r3
 8010c58:	d803      	bhi.n	8010c62 <HAL_SPI_Transmit+0x23a>
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c60:	d102      	bne.n	8010c68 <HAL_SPI_Transmit+0x240>
 8010c62:	683b      	ldr	r3, [r7, #0]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d114      	bne.n	8010c92 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010c68:	68f8      	ldr	r0, [r7, #12]
 8010c6a:	f000 fc05 	bl	8011478 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c74:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	2201      	movs	r2, #1
 8010c82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	2200      	movs	r2, #0
 8010c8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010c8e:	2303      	movs	r3, #3
 8010c90:	e0b3      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c98:	b29b      	uxth	r3, r3
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d19b      	bne.n	8010bd6 <HAL_SPI_Transmit+0x1ae>
 8010c9e:	e086      	b.n	8010dae <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	695b      	ldr	r3, [r3, #20]
 8010ca6:	f003 0302 	and.w	r3, r3, #2
 8010caa:	2b02      	cmp	r3, #2
 8010cac:	d154      	bne.n	8010d58 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cb4:	b29b      	uxth	r3, r3
 8010cb6:	2b03      	cmp	r3, #3
 8010cb8:	d918      	bls.n	8010cec <HAL_SPI_Transmit+0x2c4>
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cbe:	2b40      	cmp	r3, #64	@ 0x40
 8010cc0:	d914      	bls.n	8010cec <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	6812      	ldr	r2, [r2, #0]
 8010ccc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cd2:	1d1a      	adds	r2, r3, #4
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	3b04      	subs	r3, #4
 8010ce2:	b29a      	uxth	r2, r3
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010cea:	e059      	b.n	8010da0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cf2:	b29b      	uxth	r3, r3
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d917      	bls.n	8010d28 <HAL_SPI_Transmit+0x300>
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d013      	beq.n	8010d28 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d04:	881a      	ldrh	r2, [r3, #0]
 8010d06:	697b      	ldr	r3, [r7, #20]
 8010d08:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d0e:	1c9a      	adds	r2, r3, #2
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d1a:	b29b      	uxth	r3, r3
 8010d1c:	3b02      	subs	r3, #2
 8010d1e:	b29a      	uxth	r2, r3
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d26:	e03b      	b.n	8010da0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	3320      	adds	r3, #32
 8010d32:	7812      	ldrb	r2, [r2, #0]
 8010d34:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d3a:	1c5a      	adds	r2, r3, #1
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d46:	b29b      	uxth	r3, r3
 8010d48:	3b01      	subs	r3, #1
 8010d4a:	b29a      	uxth	r2, r3
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d52:	e025      	b.n	8010da0 <HAL_SPI_Transmit+0x378>
 8010d54:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010d58:	f7f6 fb2e 	bl	80073b8 <HAL_GetTick>
 8010d5c:	4602      	mov	r2, r0
 8010d5e:	693b      	ldr	r3, [r7, #16]
 8010d60:	1ad3      	subs	r3, r2, r3
 8010d62:	683a      	ldr	r2, [r7, #0]
 8010d64:	429a      	cmp	r2, r3
 8010d66:	d803      	bhi.n	8010d70 <HAL_SPI_Transmit+0x348>
 8010d68:	683b      	ldr	r3, [r7, #0]
 8010d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d6e:	d102      	bne.n	8010d76 <HAL_SPI_Transmit+0x34e>
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d114      	bne.n	8010da0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010d76:	68f8      	ldr	r0, [r7, #12]
 8010d78:	f000 fb7e 	bl	8011478 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010d82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	2201      	movs	r2, #1
 8010d90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	2200      	movs	r2, #0
 8010d98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010d9c:	2303      	movs	r3, #3
 8010d9e:	e02c      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010da6:	b29b      	uxth	r3, r3
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	f47f af79 	bne.w	8010ca0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010dae:	693b      	ldr	r3, [r7, #16]
 8010db0:	9300      	str	r3, [sp, #0]
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	2200      	movs	r2, #0
 8010db6:	2108      	movs	r1, #8
 8010db8:	68f8      	ldr	r0, [r7, #12]
 8010dba:	f000 fbfd 	bl	80115b8 <SPI_WaitOnFlagUntilTimeout>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d007      	beq.n	8010dd4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010dca:	f043 0220 	orr.w	r2, r3, #32
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010dd4:	68f8      	ldr	r0, [r7, #12]
 8010dd6:	f000 fb4f 	bl	8011478 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	2201      	movs	r2, #1
 8010dde:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	2200      	movs	r2, #0
 8010de6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d001      	beq.n	8010df8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010df4:	2301      	movs	r3, #1
 8010df6:	e000      	b.n	8010dfa <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010df8:	2300      	movs	r3, #0
  }
}
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	3718      	adds	r7, #24
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bd80      	pop	{r7, pc}
 8010e02:	bf00      	nop

08010e04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b08e      	sub	sp, #56	@ 0x38
 8010e08:	af02      	add	r7, sp, #8
 8010e0a:	60f8      	str	r0, [r7, #12]
 8010e0c:	60b9      	str	r1, [r7, #8]
 8010e0e:	607a      	str	r2, [r7, #4]
 8010e10:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	3320      	adds	r3, #32
 8010e18:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	3330      	adds	r3, #48	@ 0x30
 8010e20:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e26:	095b      	lsrs	r3, r3, #5
 8010e28:	b29b      	uxth	r3, r3
 8010e2a:	3301      	adds	r3, #1
 8010e2c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010e2e:	f7f6 fac3 	bl	80073b8 <HAL_GetTick>
 8010e32:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8010e34:	887b      	ldrh	r3, [r7, #2]
 8010e36:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8010e38:	887b      	ldrh	r3, [r7, #2]
 8010e3a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010e42:	b2db      	uxtb	r3, r3
 8010e44:	2b01      	cmp	r3, #1
 8010e46:	d001      	beq.n	8010e4c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8010e48:	2302      	movs	r3, #2
 8010e4a:	e310      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d005      	beq.n	8010e5e <HAL_SPI_TransmitReceive+0x5a>
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d002      	beq.n	8010e5e <HAL_SPI_TransmitReceive+0x5a>
 8010e58:	887b      	ldrh	r3, [r7, #2]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d101      	bne.n	8010e62 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8010e5e:	2301      	movs	r3, #1
 8010e60:	e305      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010e68:	2b01      	cmp	r3, #1
 8010e6a:	d101      	bne.n	8010e70 <HAL_SPI_TransmitReceive+0x6c>
 8010e6c:	2302      	movs	r3, #2
 8010e6e:	e2fe      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	2201      	movs	r2, #1
 8010e74:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	2205      	movs	r2, #5
 8010e7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	2200      	movs	r2, #0
 8010e84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	687a      	ldr	r2, [r7, #4]
 8010e8c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	887a      	ldrh	r2, [r7, #2]
 8010e92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	887a      	ldrh	r2, [r7, #2]
 8010e9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	68ba      	ldr	r2, [r7, #8]
 8010ea2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	887a      	ldrh	r2, [r7, #2]
 8010ea8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	887a      	ldrh	r2, [r7, #2]
 8010eb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	68da      	ldr	r2, [r3, #12]
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8010ece:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	4a70      	ldr	r2, [pc, #448]	@ (8011098 <HAL_SPI_TransmitReceive+0x294>)
 8010ed6:	4293      	cmp	r3, r2
 8010ed8:	d009      	beq.n	8010eee <HAL_SPI_TransmitReceive+0xea>
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	4a6f      	ldr	r2, [pc, #444]	@ (801109c <HAL_SPI_TransmitReceive+0x298>)
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	d004      	beq.n	8010eee <HAL_SPI_TransmitReceive+0xea>
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	4a6d      	ldr	r2, [pc, #436]	@ (80110a0 <HAL_SPI_TransmitReceive+0x29c>)
 8010eea:	4293      	cmp	r3, r2
 8010eec:	d102      	bne.n	8010ef4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8010eee:	2310      	movs	r3, #16
 8010ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010ef2:	e001      	b.n	8010ef8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8010ef4:	2308      	movs	r3, #8
 8010ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	685a      	ldr	r2, [r3, #4]
 8010efe:	4b69      	ldr	r3, [pc, #420]	@ (80110a4 <HAL_SPI_TransmitReceive+0x2a0>)
 8010f00:	4013      	ands	r3, r2
 8010f02:	8879      	ldrh	r1, [r7, #2]
 8010f04:	68fa      	ldr	r2, [r7, #12]
 8010f06:	6812      	ldr	r2, [r2, #0]
 8010f08:	430b      	orrs	r3, r1
 8010f0a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	681a      	ldr	r2, [r3, #0]
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	f042 0201 	orr.w	r2, r2, #1
 8010f1a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	685b      	ldr	r3, [r3, #4]
 8010f20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010f24:	d107      	bne.n	8010f36 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	681a      	ldr	r2, [r3, #0]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010f34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	68db      	ldr	r3, [r3, #12]
 8010f3a:	2b0f      	cmp	r3, #15
 8010f3c:	f240 80a2 	bls.w	8011084 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8010f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f42:	089b      	lsrs	r3, r3, #2
 8010f44:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8010f46:	e094      	b.n	8011072 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	695b      	ldr	r3, [r3, #20]
 8010f4e:	f003 0302 	and.w	r3, r3, #2
 8010f52:	2b02      	cmp	r3, #2
 8010f54:	d120      	bne.n	8010f98 <HAL_SPI_TransmitReceive+0x194>
 8010f56:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d01d      	beq.n	8010f98 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8010f5c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010f5e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8010f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f62:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d217      	bcs.n	8010f98 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	6812      	ldr	r2, [r2, #0]
 8010f72:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010f78:	1d1a      	adds	r2, r3, #4
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010f84:	b29b      	uxth	r3, r3
 8010f86:	3b01      	subs	r3, #1
 8010f88:	b29a      	uxth	r2, r3
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010f96:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	695b      	ldr	r3, [r3, #20]
 8010f9e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8010fa0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d065      	beq.n	8011072 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	695b      	ldr	r3, [r3, #20]
 8010fac:	f003 0301 	and.w	r3, r3, #1
 8010fb0:	2b01      	cmp	r3, #1
 8010fb2:	d118      	bne.n	8010fe6 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	681a      	ldr	r2, [r3, #0]
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fbc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010fbe:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fc4:	1d1a      	adds	r2, r3, #4
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010fd0:	b29b      	uxth	r3, r3
 8010fd2:	3b01      	subs	r3, #1
 8010fd4:	b29a      	uxth	r2, r3
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010fe2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010fe4:	e045      	b.n	8011072 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8010fe6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010fe8:	8bfb      	ldrh	r3, [r7, #30]
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d21d      	bcs.n	801102a <HAL_SPI_TransmitReceive+0x226>
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d018      	beq.n	801102a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	681a      	ldr	r2, [r3, #0]
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011000:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8011002:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011008:	1d1a      	adds	r2, r3, #4
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011014:	b29b      	uxth	r3, r3
 8011016:	3b01      	subs	r3, #1
 8011018:	b29a      	uxth	r2, r3
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011026:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011028:	e023      	b.n	8011072 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801102a:	f7f6 f9c5 	bl	80073b8 <HAL_GetTick>
 801102e:	4602      	mov	r2, r0
 8011030:	69bb      	ldr	r3, [r7, #24]
 8011032:	1ad3      	subs	r3, r2, r3
 8011034:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011036:	429a      	cmp	r2, r3
 8011038:	d803      	bhi.n	8011042 <HAL_SPI_TransmitReceive+0x23e>
 801103a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801103c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011040:	d102      	bne.n	8011048 <HAL_SPI_TransmitReceive+0x244>
 8011042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011044:	2b00      	cmp	r3, #0
 8011046:	d114      	bne.n	8011072 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011048:	68f8      	ldr	r0, [r7, #12]
 801104a:	f000 fa15 	bl	8011478 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011054:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	2201      	movs	r2, #1
 8011062:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	2200      	movs	r2, #0
 801106a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801106e:	2303      	movs	r3, #3
 8011070:	e1fd      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011072:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011074:	2b00      	cmp	r3, #0
 8011076:	f47f af67 	bne.w	8010f48 <HAL_SPI_TransmitReceive+0x144>
 801107a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801107c:	2b00      	cmp	r3, #0
 801107e:	f47f af63 	bne.w	8010f48 <HAL_SPI_TransmitReceive+0x144>
 8011082:	e1ce      	b.n	8011422 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	68db      	ldr	r3, [r3, #12]
 8011088:	2b07      	cmp	r3, #7
 801108a:	f240 81c2 	bls.w	8011412 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801108e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011090:	085b      	lsrs	r3, r3, #1
 8011092:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011094:	e0c9      	b.n	801122a <HAL_SPI_TransmitReceive+0x426>
 8011096:	bf00      	nop
 8011098:	40013000 	.word	0x40013000
 801109c:	40003800 	.word	0x40003800
 80110a0:	40003c00 	.word	0x40003c00
 80110a4:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	695b      	ldr	r3, [r3, #20]
 80110ae:	f003 0302 	and.w	r3, r3, #2
 80110b2:	2b02      	cmp	r3, #2
 80110b4:	d11f      	bne.n	80110f6 <HAL_SPI_TransmitReceive+0x2f2>
 80110b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d01c      	beq.n	80110f6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80110bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80110be:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80110c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110c2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80110c4:	429a      	cmp	r2, r3
 80110c6:	d216      	bcs.n	80110f6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110cc:	881a      	ldrh	r2, [r3, #0]
 80110ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110d0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80110d6:	1c9a      	adds	r2, r3, #2
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80110e2:	b29b      	uxth	r3, r3
 80110e4:	3b01      	subs	r3, #1
 80110e6:	b29a      	uxth	r2, r3
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80110f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	695b      	ldr	r3, [r3, #20]
 80110fc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80110fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011100:	2b00      	cmp	r3, #0
 8011102:	f000 8092 	beq.w	801122a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	695b      	ldr	r3, [r3, #20]
 801110c:	f003 0301 	and.w	r3, r3, #1
 8011110:	2b01      	cmp	r3, #1
 8011112:	d118      	bne.n	8011146 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011118:	6a3a      	ldr	r2, [r7, #32]
 801111a:	8812      	ldrh	r2, [r2, #0]
 801111c:	b292      	uxth	r2, r2
 801111e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011124:	1c9a      	adds	r2, r3, #2
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011130:	b29b      	uxth	r3, r3
 8011132:	3b01      	subs	r3, #1
 8011134:	b29a      	uxth	r2, r3
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011142:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011144:	e071      	b.n	801122a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011146:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011148:	8bfb      	ldrh	r3, [r7, #30]
 801114a:	429a      	cmp	r2, r3
 801114c:	d228      	bcs.n	80111a0 <HAL_SPI_TransmitReceive+0x39c>
 801114e:	697b      	ldr	r3, [r7, #20]
 8011150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011154:	2b00      	cmp	r3, #0
 8011156:	d023      	beq.n	80111a0 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801115c:	6a3a      	ldr	r2, [r7, #32]
 801115e:	8812      	ldrh	r2, [r2, #0]
 8011160:	b292      	uxth	r2, r2
 8011162:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011168:	1c9a      	adds	r2, r3, #2
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011172:	6a3a      	ldr	r2, [r7, #32]
 8011174:	8812      	ldrh	r2, [r2, #0]
 8011176:	b292      	uxth	r2, r2
 8011178:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801117e:	1c9a      	adds	r2, r3, #2
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801118a:	b29b      	uxth	r3, r3
 801118c:	3b02      	subs	r3, #2
 801118e:	b29a      	uxth	r2, r3
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801119c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801119e:	e044      	b.n	801122a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80111a0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d11d      	bne.n	80111e2 <HAL_SPI_TransmitReceive+0x3de>
 80111a6:	697b      	ldr	r3, [r7, #20]
 80111a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d018      	beq.n	80111e2 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80111b4:	6a3a      	ldr	r2, [r7, #32]
 80111b6:	8812      	ldrh	r2, [r2, #0]
 80111b8:	b292      	uxth	r2, r2
 80111ba:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80111c0:	1c9a      	adds	r2, r3, #2
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111cc:	b29b      	uxth	r3, r3
 80111ce:	3b01      	subs	r3, #1
 80111d0:	b29a      	uxth	r2, r3
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80111de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80111e0:	e023      	b.n	801122a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80111e2:	f7f6 f8e9 	bl	80073b8 <HAL_GetTick>
 80111e6:	4602      	mov	r2, r0
 80111e8:	69bb      	ldr	r3, [r7, #24]
 80111ea:	1ad3      	subs	r3, r2, r3
 80111ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d803      	bhi.n	80111fa <HAL_SPI_TransmitReceive+0x3f6>
 80111f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111f8:	d102      	bne.n	8011200 <HAL_SPI_TransmitReceive+0x3fc>
 80111fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d114      	bne.n	801122a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011200:	68f8      	ldr	r0, [r7, #12]
 8011202:	f000 f939 	bl	8011478 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801120c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	2201      	movs	r2, #1
 801121a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	2200      	movs	r2, #0
 8011222:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8011226:	2303      	movs	r3, #3
 8011228:	e121      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801122a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801122c:	2b00      	cmp	r3, #0
 801122e:	f47f af3b 	bne.w	80110a8 <HAL_SPI_TransmitReceive+0x2a4>
 8011232:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011234:	2b00      	cmp	r3, #0
 8011236:	f47f af37 	bne.w	80110a8 <HAL_SPI_TransmitReceive+0x2a4>
 801123a:	e0f2      	b.n	8011422 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	695b      	ldr	r3, [r3, #20]
 8011242:	f003 0302 	and.w	r3, r3, #2
 8011246:	2b02      	cmp	r3, #2
 8011248:	d121      	bne.n	801128e <HAL_SPI_TransmitReceive+0x48a>
 801124a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801124c:	2b00      	cmp	r3, #0
 801124e:	d01e      	beq.n	801128e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8011250:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011252:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8011254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011256:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011258:	429a      	cmp	r2, r3
 801125a:	d218      	bcs.n	801128e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	3320      	adds	r3, #32
 8011266:	7812      	ldrb	r2, [r2, #0]
 8011268:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801126e:	1c5a      	adds	r2, r3, #1
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801127a:	b29b      	uxth	r3, r3
 801127c:	3b01      	subs	r3, #1
 801127e:	b29a      	uxth	r2, r3
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801128c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	695b      	ldr	r3, [r3, #20]
 8011294:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8011296:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011298:	2b00      	cmp	r3, #0
 801129a:	f000 80ba 	beq.w	8011412 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	695b      	ldr	r3, [r3, #20]
 80112a4:	f003 0301 	and.w	r3, r3, #1
 80112a8:	2b01      	cmp	r3, #1
 80112aa:	d11b      	bne.n	80112e4 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112b8:	7812      	ldrb	r2, [r2, #0]
 80112ba:	b2d2      	uxtb	r2, r2
 80112bc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112c2:	1c5a      	adds	r2, r3, #1
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112ce:	b29b      	uxth	r3, r3
 80112d0:	3b01      	subs	r3, #1
 80112d2:	b29a      	uxth	r2, r3
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112e0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80112e2:	e096      	b.n	8011412 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80112e4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80112e6:	8bfb      	ldrh	r3, [r7, #30]
 80112e8:	429a      	cmp	r2, r3
 80112ea:	d24a      	bcs.n	8011382 <HAL_SPI_TransmitReceive+0x57e>
 80112ec:	697b      	ldr	r3, [r7, #20]
 80112ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d045      	beq.n	8011382 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011302:	7812      	ldrb	r2, [r2, #0]
 8011304:	b2d2      	uxtb	r2, r2
 8011306:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801130c:	1c5a      	adds	r2, r3, #1
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801131e:	7812      	ldrb	r2, [r2, #0]
 8011320:	b2d2      	uxtb	r2, r2
 8011322:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011328:	1c5a      	adds	r2, r3, #1
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801133a:	7812      	ldrb	r2, [r2, #0]
 801133c:	b2d2      	uxtb	r2, r2
 801133e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011344:	1c5a      	adds	r2, r3, #1
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011356:	7812      	ldrb	r2, [r2, #0]
 8011358:	b2d2      	uxtb	r2, r2
 801135a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011360:	1c5a      	adds	r2, r3, #1
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801136c:	b29b      	uxth	r3, r3
 801136e:	3b04      	subs	r3, #4
 8011370:	b29a      	uxth	r2, r3
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801137e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011380:	e047      	b.n	8011412 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8011382:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011384:	2b03      	cmp	r3, #3
 8011386:	d820      	bhi.n	80113ca <HAL_SPI_TransmitReceive+0x5c6>
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 801138e:	2b00      	cmp	r3, #0
 8011390:	d01b      	beq.n	80113ca <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801139e:	7812      	ldrb	r2, [r2, #0]
 80113a0:	b2d2      	uxtb	r2, r2
 80113a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113a8:	1c5a      	adds	r2, r3, #1
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113b4:	b29b      	uxth	r3, r3
 80113b6:	3b01      	subs	r3, #1
 80113b8:	b29a      	uxth	r2, r3
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113c6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80113c8:	e023      	b.n	8011412 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80113ca:	f7f5 fff5 	bl	80073b8 <HAL_GetTick>
 80113ce:	4602      	mov	r2, r0
 80113d0:	69bb      	ldr	r3, [r7, #24]
 80113d2:	1ad3      	subs	r3, r2, r3
 80113d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d803      	bhi.n	80113e2 <HAL_SPI_TransmitReceive+0x5de>
 80113da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e0:	d102      	bne.n	80113e8 <HAL_SPI_TransmitReceive+0x5e4>
 80113e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d114      	bne.n	8011412 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80113e8:	68f8      	ldr	r0, [r7, #12]
 80113ea:	f000 f845 	bl	8011478 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80113f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	2201      	movs	r2, #1
 8011402:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	2200      	movs	r2, #0
 801140a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801140e:	2303      	movs	r3, #3
 8011410:	e02d      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011412:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011414:	2b00      	cmp	r3, #0
 8011416:	f47f af11 	bne.w	801123c <HAL_SPI_TransmitReceive+0x438>
 801141a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801141c:	2b00      	cmp	r3, #0
 801141e:	f47f af0d 	bne.w	801123c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8011422:	69bb      	ldr	r3, [r7, #24]
 8011424:	9300      	str	r3, [sp, #0]
 8011426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011428:	2200      	movs	r2, #0
 801142a:	2108      	movs	r1, #8
 801142c:	68f8      	ldr	r0, [r7, #12]
 801142e:	f000 f8c3 	bl	80115b8 <SPI_WaitOnFlagUntilTimeout>
 8011432:	4603      	mov	r3, r0
 8011434:	2b00      	cmp	r3, #0
 8011436:	d007      	beq.n	8011448 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801143e:	f043 0220 	orr.w	r2, r3, #32
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8011448:	68f8      	ldr	r0, [r7, #12]
 801144a:	f000 f815 	bl	8011478 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	2201      	movs	r2, #1
 8011452:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	2200      	movs	r2, #0
 801145a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011464:	2b00      	cmp	r3, #0
 8011466:	d001      	beq.n	801146c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8011468:	2301      	movs	r3, #1
 801146a:	e000      	b.n	801146e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 801146c:	2300      	movs	r3, #0
  }
}
 801146e:	4618      	mov	r0, r3
 8011470:	3730      	adds	r7, #48	@ 0x30
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}
 8011476:	bf00      	nop

08011478 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011478:	b480      	push	{r7}
 801147a:	b085      	sub	sp, #20
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	695b      	ldr	r3, [r3, #20]
 8011486:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	699a      	ldr	r2, [r3, #24]
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	f042 0208 	orr.w	r2, r2, #8
 8011496:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	699a      	ldr	r2, [r3, #24]
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	f042 0210 	orr.w	r2, r2, #16
 80114a6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	681a      	ldr	r2, [r3, #0]
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	f022 0201 	bic.w	r2, r2, #1
 80114b6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	6919      	ldr	r1, [r3, #16]
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681a      	ldr	r2, [r3, #0]
 80114c2:	4b3c      	ldr	r3, [pc, #240]	@ (80115b4 <SPI_CloseTransfer+0x13c>)
 80114c4:	400b      	ands	r3, r1
 80114c6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	689a      	ldr	r2, [r3, #8]
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80114d6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80114de:	b2db      	uxtb	r3, r3
 80114e0:	2b04      	cmp	r3, #4
 80114e2:	d014      	beq.n	801150e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	f003 0320 	and.w	r3, r3, #32
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d00f      	beq.n	801150e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80114f4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	699a      	ldr	r2, [r3, #24]
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f042 0220 	orr.w	r2, r2, #32
 801150c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011514:	b2db      	uxtb	r3, r3
 8011516:	2b03      	cmp	r3, #3
 8011518:	d014      	beq.n	8011544 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011520:	2b00      	cmp	r3, #0
 8011522:	d00f      	beq.n	8011544 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801152a:	f043 0204 	orr.w	r2, r3, #4
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	699a      	ldr	r2, [r3, #24]
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011542:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801154a:	2b00      	cmp	r3, #0
 801154c:	d00f      	beq.n	801156e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011554:	f043 0201 	orr.w	r2, r3, #1
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	699a      	ldr	r2, [r3, #24]
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801156c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011574:	2b00      	cmp	r3, #0
 8011576:	d00f      	beq.n	8011598 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801157e:	f043 0208 	orr.w	r2, r3, #8
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	699a      	ldr	r2, [r3, #24]
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011596:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2200      	movs	r2, #0
 801159c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	2200      	movs	r2, #0
 80115a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80115a8:	bf00      	nop
 80115aa:	3714      	adds	r7, #20
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr
 80115b4:	fffffc90 	.word	0xfffffc90

080115b8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b084      	sub	sp, #16
 80115bc:	af00      	add	r7, sp, #0
 80115be:	60f8      	str	r0, [r7, #12]
 80115c0:	60b9      	str	r1, [r7, #8]
 80115c2:	603b      	str	r3, [r7, #0]
 80115c4:	4613      	mov	r3, r2
 80115c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80115c8:	e010      	b.n	80115ec <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80115ca:	f7f5 fef5 	bl	80073b8 <HAL_GetTick>
 80115ce:	4602      	mov	r2, r0
 80115d0:	69bb      	ldr	r3, [r7, #24]
 80115d2:	1ad3      	subs	r3, r2, r3
 80115d4:	683a      	ldr	r2, [r7, #0]
 80115d6:	429a      	cmp	r2, r3
 80115d8:	d803      	bhi.n	80115e2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115e0:	d102      	bne.n	80115e8 <SPI_WaitOnFlagUntilTimeout+0x30>
 80115e2:	683b      	ldr	r3, [r7, #0]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d101      	bne.n	80115ec <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80115e8:	2303      	movs	r3, #3
 80115ea:	e00f      	b.n	801160c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	695a      	ldr	r2, [r3, #20]
 80115f2:	68bb      	ldr	r3, [r7, #8]
 80115f4:	4013      	ands	r3, r2
 80115f6:	68ba      	ldr	r2, [r7, #8]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	bf0c      	ite	eq
 80115fc:	2301      	moveq	r3, #1
 80115fe:	2300      	movne	r3, #0
 8011600:	b2db      	uxtb	r3, r3
 8011602:	461a      	mov	r2, r3
 8011604:	79fb      	ldrb	r3, [r7, #7]
 8011606:	429a      	cmp	r2, r3
 8011608:	d0df      	beq.n	80115ca <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801160a:	2300      	movs	r3, #0
}
 801160c:	4618      	mov	r0, r3
 801160e:	3710      	adds	r7, #16
 8011610:	46bd      	mov	sp, r7
 8011612:	bd80      	pop	{r7, pc}

08011614 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8011614:	b480      	push	{r7}
 8011616:	b085      	sub	sp, #20
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011620:	095b      	lsrs	r3, r3, #5
 8011622:	3301      	adds	r3, #1
 8011624:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	68db      	ldr	r3, [r3, #12]
 801162a:	3301      	adds	r3, #1
 801162c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801162e:	68bb      	ldr	r3, [r7, #8]
 8011630:	3307      	adds	r3, #7
 8011632:	08db      	lsrs	r3, r3, #3
 8011634:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8011636:	68bb      	ldr	r3, [r7, #8]
 8011638:	68fa      	ldr	r2, [r7, #12]
 801163a:	fb02 f303 	mul.w	r3, r2, r3
}
 801163e:	4618      	mov	r0, r3
 8011640:	3714      	adds	r7, #20
 8011642:	46bd      	mov	sp, r7
 8011644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011648:	4770      	bx	lr

0801164a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801164a:	b580      	push	{r7, lr}
 801164c:	b082      	sub	sp, #8
 801164e:	af00      	add	r7, sp, #0
 8011650:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d101      	bne.n	801165c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011658:	2301      	movs	r3, #1
 801165a:	e049      	b.n	80116f0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011662:	b2db      	uxtb	r3, r3
 8011664:	2b00      	cmp	r3, #0
 8011666:	d106      	bne.n	8011676 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2200      	movs	r2, #0
 801166c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011670:	6878      	ldr	r0, [r7, #4]
 8011672:	f7f1 f911 	bl	8002898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	2202      	movs	r2, #2
 801167a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681a      	ldr	r2, [r3, #0]
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	3304      	adds	r3, #4
 8011686:	4619      	mov	r1, r3
 8011688:	4610      	mov	r0, r2
 801168a:	f001 f9a3 	bl	80129d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	2201      	movs	r2, #1
 8011692:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	2201      	movs	r2, #1
 801169a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2201      	movs	r2, #1
 80116a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	2201      	movs	r2, #1
 80116aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	2201      	movs	r2, #1
 80116b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	2201      	movs	r2, #1
 80116ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	2201      	movs	r2, #1
 80116c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	2201      	movs	r2, #1
 80116ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2201      	movs	r2, #1
 80116d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	2201      	movs	r2, #1
 80116da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2201      	movs	r2, #1
 80116e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2201      	movs	r2, #1
 80116ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80116ee:	2300      	movs	r3, #0
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3708      	adds	r7, #8
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}

080116f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80116f8:	b480      	push	{r7}
 80116fa:	b085      	sub	sp, #20
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011706:	b2db      	uxtb	r3, r3
 8011708:	2b01      	cmp	r3, #1
 801170a:	d001      	beq.n	8011710 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 801170c:	2301      	movs	r3, #1
 801170e:	e056      	b.n	80117be <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	2202      	movs	r2, #2
 8011714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	4a2b      	ldr	r2, [pc, #172]	@ (80117cc <HAL_TIM_Base_Start+0xd4>)
 801171e:	4293      	cmp	r3, r2
 8011720:	d02c      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801172a:	d027      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	4a27      	ldr	r2, [pc, #156]	@ (80117d0 <HAL_TIM_Base_Start+0xd8>)
 8011732:	4293      	cmp	r3, r2
 8011734:	d022      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	4a26      	ldr	r2, [pc, #152]	@ (80117d4 <HAL_TIM_Base_Start+0xdc>)
 801173c:	4293      	cmp	r3, r2
 801173e:	d01d      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	4a24      	ldr	r2, [pc, #144]	@ (80117d8 <HAL_TIM_Base_Start+0xe0>)
 8011746:	4293      	cmp	r3, r2
 8011748:	d018      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	4a23      	ldr	r2, [pc, #140]	@ (80117dc <HAL_TIM_Base_Start+0xe4>)
 8011750:	4293      	cmp	r3, r2
 8011752:	d013      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	4a21      	ldr	r2, [pc, #132]	@ (80117e0 <HAL_TIM_Base_Start+0xe8>)
 801175a:	4293      	cmp	r3, r2
 801175c:	d00e      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	4a20      	ldr	r2, [pc, #128]	@ (80117e4 <HAL_TIM_Base_Start+0xec>)
 8011764:	4293      	cmp	r3, r2
 8011766:	d009      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	4a1e      	ldr	r2, [pc, #120]	@ (80117e8 <HAL_TIM_Base_Start+0xf0>)
 801176e:	4293      	cmp	r3, r2
 8011770:	d004      	beq.n	801177c <HAL_TIM_Base_Start+0x84>
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	4a1d      	ldr	r2, [pc, #116]	@ (80117ec <HAL_TIM_Base_Start+0xf4>)
 8011778:	4293      	cmp	r3, r2
 801177a:	d115      	bne.n	80117a8 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	689a      	ldr	r2, [r3, #8]
 8011782:	4b1b      	ldr	r3, [pc, #108]	@ (80117f0 <HAL_TIM_Base_Start+0xf8>)
 8011784:	4013      	ands	r3, r2
 8011786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	2b06      	cmp	r3, #6
 801178c:	d015      	beq.n	80117ba <HAL_TIM_Base_Start+0xc2>
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011794:	d011      	beq.n	80117ba <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	681a      	ldr	r2, [r3, #0]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	f042 0201 	orr.w	r2, r2, #1
 80117a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80117a6:	e008      	b.n	80117ba <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	681a      	ldr	r2, [r3, #0]
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	f042 0201 	orr.w	r2, r2, #1
 80117b6:	601a      	str	r2, [r3, #0]
 80117b8:	e000      	b.n	80117bc <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80117ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80117bc:	2300      	movs	r3, #0
}
 80117be:	4618      	mov	r0, r3
 80117c0:	3714      	adds	r7, #20
 80117c2:	46bd      	mov	sp, r7
 80117c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c8:	4770      	bx	lr
 80117ca:	bf00      	nop
 80117cc:	40010000 	.word	0x40010000
 80117d0:	40000400 	.word	0x40000400
 80117d4:	40000800 	.word	0x40000800
 80117d8:	40000c00 	.word	0x40000c00
 80117dc:	40010400 	.word	0x40010400
 80117e0:	40001800 	.word	0x40001800
 80117e4:	40014000 	.word	0x40014000
 80117e8:	4000e000 	.word	0x4000e000
 80117ec:	4000e400 	.word	0x4000e400
 80117f0:	00010007 	.word	0x00010007

080117f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b085      	sub	sp, #20
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011802:	b2db      	uxtb	r3, r3
 8011804:	2b01      	cmp	r3, #1
 8011806:	d001      	beq.n	801180c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011808:	2301      	movs	r3, #1
 801180a:	e05e      	b.n	80118ca <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	2202      	movs	r2, #2
 8011810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	68da      	ldr	r2, [r3, #12]
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	f042 0201 	orr.w	r2, r2, #1
 8011822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	4a2b      	ldr	r2, [pc, #172]	@ (80118d8 <HAL_TIM_Base_Start_IT+0xe4>)
 801182a:	4293      	cmp	r3, r2
 801182c:	d02c      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011836:	d027      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	4a27      	ldr	r2, [pc, #156]	@ (80118dc <HAL_TIM_Base_Start_IT+0xe8>)
 801183e:	4293      	cmp	r3, r2
 8011840:	d022      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	4a26      	ldr	r2, [pc, #152]	@ (80118e0 <HAL_TIM_Base_Start_IT+0xec>)
 8011848:	4293      	cmp	r3, r2
 801184a:	d01d      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	4a24      	ldr	r2, [pc, #144]	@ (80118e4 <HAL_TIM_Base_Start_IT+0xf0>)
 8011852:	4293      	cmp	r3, r2
 8011854:	d018      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	4a23      	ldr	r2, [pc, #140]	@ (80118e8 <HAL_TIM_Base_Start_IT+0xf4>)
 801185c:	4293      	cmp	r3, r2
 801185e:	d013      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4a21      	ldr	r2, [pc, #132]	@ (80118ec <HAL_TIM_Base_Start_IT+0xf8>)
 8011866:	4293      	cmp	r3, r2
 8011868:	d00e      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	4a20      	ldr	r2, [pc, #128]	@ (80118f0 <HAL_TIM_Base_Start_IT+0xfc>)
 8011870:	4293      	cmp	r3, r2
 8011872:	d009      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	4a1e      	ldr	r2, [pc, #120]	@ (80118f4 <HAL_TIM_Base_Start_IT+0x100>)
 801187a:	4293      	cmp	r3, r2
 801187c:	d004      	beq.n	8011888 <HAL_TIM_Base_Start_IT+0x94>
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	4a1d      	ldr	r2, [pc, #116]	@ (80118f8 <HAL_TIM_Base_Start_IT+0x104>)
 8011884:	4293      	cmp	r3, r2
 8011886:	d115      	bne.n	80118b4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	689a      	ldr	r2, [r3, #8]
 801188e:	4b1b      	ldr	r3, [pc, #108]	@ (80118fc <HAL_TIM_Base_Start_IT+0x108>)
 8011890:	4013      	ands	r3, r2
 8011892:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2b06      	cmp	r3, #6
 8011898:	d015      	beq.n	80118c6 <HAL_TIM_Base_Start_IT+0xd2>
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80118a0:	d011      	beq.n	80118c6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	681a      	ldr	r2, [r3, #0]
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	f042 0201 	orr.w	r2, r2, #1
 80118b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118b2:	e008      	b.n	80118c6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	681a      	ldr	r2, [r3, #0]
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	f042 0201 	orr.w	r2, r2, #1
 80118c2:	601a      	str	r2, [r3, #0]
 80118c4:	e000      	b.n	80118c8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118c6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80118c8:	2300      	movs	r3, #0
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3714      	adds	r7, #20
 80118ce:	46bd      	mov	sp, r7
 80118d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d4:	4770      	bx	lr
 80118d6:	bf00      	nop
 80118d8:	40010000 	.word	0x40010000
 80118dc:	40000400 	.word	0x40000400
 80118e0:	40000800 	.word	0x40000800
 80118e4:	40000c00 	.word	0x40000c00
 80118e8:	40010400 	.word	0x40010400
 80118ec:	40001800 	.word	0x40001800
 80118f0:	40014000 	.word	0x40014000
 80118f4:	4000e000 	.word	0x4000e000
 80118f8:	4000e400 	.word	0x4000e400
 80118fc:	00010007 	.word	0x00010007

08011900 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011900:	b580      	push	{r7, lr}
 8011902:	b082      	sub	sp, #8
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d101      	bne.n	8011912 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801190e:	2301      	movs	r3, #1
 8011910:	e049      	b.n	80119a6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011918:	b2db      	uxtb	r3, r3
 801191a:	2b00      	cmp	r3, #0
 801191c:	d106      	bne.n	801192c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	2200      	movs	r2, #0
 8011922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011926:	6878      	ldr	r0, [r7, #4]
 8011928:	f000 f841 	bl	80119ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2202      	movs	r2, #2
 8011930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	681a      	ldr	r2, [r3, #0]
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	3304      	adds	r3, #4
 801193c:	4619      	mov	r1, r3
 801193e:	4610      	mov	r0, r2
 8011940:	f001 f848 	bl	80129d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	2201      	movs	r2, #1
 8011948:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2201      	movs	r2, #1
 8011950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	2201      	movs	r2, #1
 8011958:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	2201      	movs	r2, #1
 8011960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	2201      	movs	r2, #1
 8011968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2201      	movs	r2, #1
 8011970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2201      	movs	r2, #1
 8011978:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	2201      	movs	r2, #1
 8011980:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	2201      	movs	r2, #1
 8011988:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2201      	movs	r2, #1
 8011990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2201      	movs	r2, #1
 8011998:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2201      	movs	r2, #1
 80119a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80119a4:	2300      	movs	r3, #0
}
 80119a6:	4618      	mov	r0, r3
 80119a8:	3708      	adds	r7, #8
 80119aa:	46bd      	mov	sp, r7
 80119ac:	bd80      	pop	{r7, pc}

080119ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80119ae:	b480      	push	{r7}
 80119b0:	b083      	sub	sp, #12
 80119b2:	af00      	add	r7, sp, #0
 80119b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80119b6:	bf00      	nop
 80119b8:	370c      	adds	r7, #12
 80119ba:	46bd      	mov	sp, r7
 80119bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c0:	4770      	bx	lr
	...

080119c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80119c4:	b580      	push	{r7, lr}
 80119c6:	b084      	sub	sp, #16
 80119c8:	af00      	add	r7, sp, #0
 80119ca:	6078      	str	r0, [r7, #4]
 80119cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80119ce:	683b      	ldr	r3, [r7, #0]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d109      	bne.n	80119e8 <HAL_TIM_PWM_Start+0x24>
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80119da:	b2db      	uxtb	r3, r3
 80119dc:	2b01      	cmp	r3, #1
 80119de:	bf14      	ite	ne
 80119e0:	2301      	movne	r3, #1
 80119e2:	2300      	moveq	r3, #0
 80119e4:	b2db      	uxtb	r3, r3
 80119e6:	e03c      	b.n	8011a62 <HAL_TIM_PWM_Start+0x9e>
 80119e8:	683b      	ldr	r3, [r7, #0]
 80119ea:	2b04      	cmp	r3, #4
 80119ec:	d109      	bne.n	8011a02 <HAL_TIM_PWM_Start+0x3e>
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80119f4:	b2db      	uxtb	r3, r3
 80119f6:	2b01      	cmp	r3, #1
 80119f8:	bf14      	ite	ne
 80119fa:	2301      	movne	r3, #1
 80119fc:	2300      	moveq	r3, #0
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	e02f      	b.n	8011a62 <HAL_TIM_PWM_Start+0x9e>
 8011a02:	683b      	ldr	r3, [r7, #0]
 8011a04:	2b08      	cmp	r3, #8
 8011a06:	d109      	bne.n	8011a1c <HAL_TIM_PWM_Start+0x58>
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a0e:	b2db      	uxtb	r3, r3
 8011a10:	2b01      	cmp	r3, #1
 8011a12:	bf14      	ite	ne
 8011a14:	2301      	movne	r3, #1
 8011a16:	2300      	moveq	r3, #0
 8011a18:	b2db      	uxtb	r3, r3
 8011a1a:	e022      	b.n	8011a62 <HAL_TIM_PWM_Start+0x9e>
 8011a1c:	683b      	ldr	r3, [r7, #0]
 8011a1e:	2b0c      	cmp	r3, #12
 8011a20:	d109      	bne.n	8011a36 <HAL_TIM_PWM_Start+0x72>
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011a28:	b2db      	uxtb	r3, r3
 8011a2a:	2b01      	cmp	r3, #1
 8011a2c:	bf14      	ite	ne
 8011a2e:	2301      	movne	r3, #1
 8011a30:	2300      	moveq	r3, #0
 8011a32:	b2db      	uxtb	r3, r3
 8011a34:	e015      	b.n	8011a62 <HAL_TIM_PWM_Start+0x9e>
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	2b10      	cmp	r3, #16
 8011a3a:	d109      	bne.n	8011a50 <HAL_TIM_PWM_Start+0x8c>
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a42:	b2db      	uxtb	r3, r3
 8011a44:	2b01      	cmp	r3, #1
 8011a46:	bf14      	ite	ne
 8011a48:	2301      	movne	r3, #1
 8011a4a:	2300      	moveq	r3, #0
 8011a4c:	b2db      	uxtb	r3, r3
 8011a4e:	e008      	b.n	8011a62 <HAL_TIM_PWM_Start+0x9e>
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011a56:	b2db      	uxtb	r3, r3
 8011a58:	2b01      	cmp	r3, #1
 8011a5a:	bf14      	ite	ne
 8011a5c:	2301      	movne	r3, #1
 8011a5e:	2300      	moveq	r3, #0
 8011a60:	b2db      	uxtb	r3, r3
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d001      	beq.n	8011a6a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011a66:	2301      	movs	r3, #1
 8011a68:	e0ab      	b.n	8011bc2 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d104      	bne.n	8011a7a <HAL_TIM_PWM_Start+0xb6>
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	2202      	movs	r2, #2
 8011a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011a78:	e023      	b.n	8011ac2 <HAL_TIM_PWM_Start+0xfe>
 8011a7a:	683b      	ldr	r3, [r7, #0]
 8011a7c:	2b04      	cmp	r3, #4
 8011a7e:	d104      	bne.n	8011a8a <HAL_TIM_PWM_Start+0xc6>
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	2202      	movs	r2, #2
 8011a84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011a88:	e01b      	b.n	8011ac2 <HAL_TIM_PWM_Start+0xfe>
 8011a8a:	683b      	ldr	r3, [r7, #0]
 8011a8c:	2b08      	cmp	r3, #8
 8011a8e:	d104      	bne.n	8011a9a <HAL_TIM_PWM_Start+0xd6>
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	2202      	movs	r2, #2
 8011a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011a98:	e013      	b.n	8011ac2 <HAL_TIM_PWM_Start+0xfe>
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	2b0c      	cmp	r3, #12
 8011a9e:	d104      	bne.n	8011aaa <HAL_TIM_PWM_Start+0xe6>
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	2202      	movs	r2, #2
 8011aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011aa8:	e00b      	b.n	8011ac2 <HAL_TIM_PWM_Start+0xfe>
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	2b10      	cmp	r3, #16
 8011aae:	d104      	bne.n	8011aba <HAL_TIM_PWM_Start+0xf6>
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2202      	movs	r2, #2
 8011ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ab8:	e003      	b.n	8011ac2 <HAL_TIM_PWM_Start+0xfe>
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	2202      	movs	r2, #2
 8011abe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	2201      	movs	r2, #1
 8011ac8:	6839      	ldr	r1, [r7, #0]
 8011aca:	4618      	mov	r0, r3
 8011acc:	f001 fba8 	bl	8013220 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	4a3d      	ldr	r2, [pc, #244]	@ (8011bcc <HAL_TIM_PWM_Start+0x208>)
 8011ad6:	4293      	cmp	r3, r2
 8011ad8:	d013      	beq.n	8011b02 <HAL_TIM_PWM_Start+0x13e>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	4a3c      	ldr	r2, [pc, #240]	@ (8011bd0 <HAL_TIM_PWM_Start+0x20c>)
 8011ae0:	4293      	cmp	r3, r2
 8011ae2:	d00e      	beq.n	8011b02 <HAL_TIM_PWM_Start+0x13e>
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	4a3a      	ldr	r2, [pc, #232]	@ (8011bd4 <HAL_TIM_PWM_Start+0x210>)
 8011aea:	4293      	cmp	r3, r2
 8011aec:	d009      	beq.n	8011b02 <HAL_TIM_PWM_Start+0x13e>
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	4a39      	ldr	r2, [pc, #228]	@ (8011bd8 <HAL_TIM_PWM_Start+0x214>)
 8011af4:	4293      	cmp	r3, r2
 8011af6:	d004      	beq.n	8011b02 <HAL_TIM_PWM_Start+0x13e>
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	4a37      	ldr	r2, [pc, #220]	@ (8011bdc <HAL_TIM_PWM_Start+0x218>)
 8011afe:	4293      	cmp	r3, r2
 8011b00:	d101      	bne.n	8011b06 <HAL_TIM_PWM_Start+0x142>
 8011b02:	2301      	movs	r3, #1
 8011b04:	e000      	b.n	8011b08 <HAL_TIM_PWM_Start+0x144>
 8011b06:	2300      	movs	r3, #0
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d007      	beq.n	8011b1c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	4a2a      	ldr	r2, [pc, #168]	@ (8011bcc <HAL_TIM_PWM_Start+0x208>)
 8011b22:	4293      	cmp	r3, r2
 8011b24:	d02c      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b2e:	d027      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	4a2a      	ldr	r2, [pc, #168]	@ (8011be0 <HAL_TIM_PWM_Start+0x21c>)
 8011b36:	4293      	cmp	r3, r2
 8011b38:	d022      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	4a29      	ldr	r2, [pc, #164]	@ (8011be4 <HAL_TIM_PWM_Start+0x220>)
 8011b40:	4293      	cmp	r3, r2
 8011b42:	d01d      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	4a27      	ldr	r2, [pc, #156]	@ (8011be8 <HAL_TIM_PWM_Start+0x224>)
 8011b4a:	4293      	cmp	r3, r2
 8011b4c:	d018      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	4a1f      	ldr	r2, [pc, #124]	@ (8011bd0 <HAL_TIM_PWM_Start+0x20c>)
 8011b54:	4293      	cmp	r3, r2
 8011b56:	d013      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	4a23      	ldr	r2, [pc, #140]	@ (8011bec <HAL_TIM_PWM_Start+0x228>)
 8011b5e:	4293      	cmp	r3, r2
 8011b60:	d00e      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	4a1b      	ldr	r2, [pc, #108]	@ (8011bd4 <HAL_TIM_PWM_Start+0x210>)
 8011b68:	4293      	cmp	r3, r2
 8011b6a:	d009      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	4a1f      	ldr	r2, [pc, #124]	@ (8011bf0 <HAL_TIM_PWM_Start+0x22c>)
 8011b72:	4293      	cmp	r3, r2
 8011b74:	d004      	beq.n	8011b80 <HAL_TIM_PWM_Start+0x1bc>
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8011bf4 <HAL_TIM_PWM_Start+0x230>)
 8011b7c:	4293      	cmp	r3, r2
 8011b7e:	d115      	bne.n	8011bac <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	689a      	ldr	r2, [r3, #8]
 8011b86:	4b1c      	ldr	r3, [pc, #112]	@ (8011bf8 <HAL_TIM_PWM_Start+0x234>)
 8011b88:	4013      	ands	r3, r2
 8011b8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	2b06      	cmp	r3, #6
 8011b90:	d015      	beq.n	8011bbe <HAL_TIM_PWM_Start+0x1fa>
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011b98:	d011      	beq.n	8011bbe <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	681a      	ldr	r2, [r3, #0]
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f042 0201 	orr.w	r2, r2, #1
 8011ba8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011baa:	e008      	b.n	8011bbe <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	681a      	ldr	r2, [r3, #0]
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	f042 0201 	orr.w	r2, r2, #1
 8011bba:	601a      	str	r2, [r3, #0]
 8011bbc:	e000      	b.n	8011bc0 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011bc0:	2300      	movs	r3, #0
}
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	3710      	adds	r7, #16
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	bd80      	pop	{r7, pc}
 8011bca:	bf00      	nop
 8011bcc:	40010000 	.word	0x40010000
 8011bd0:	40010400 	.word	0x40010400
 8011bd4:	40014000 	.word	0x40014000
 8011bd8:	40014400 	.word	0x40014400
 8011bdc:	40014800 	.word	0x40014800
 8011be0:	40000400 	.word	0x40000400
 8011be4:	40000800 	.word	0x40000800
 8011be8:	40000c00 	.word	0x40000c00
 8011bec:	40001800 	.word	0x40001800
 8011bf0:	4000e000 	.word	0x4000e000
 8011bf4:	4000e400 	.word	0x4000e400
 8011bf8:	00010007 	.word	0x00010007

08011bfc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011bfc:	b580      	push	{r7, lr}
 8011bfe:	b082      	sub	sp, #8
 8011c00:	af00      	add	r7, sp, #0
 8011c02:	6078      	str	r0, [r7, #4]
 8011c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	6839      	ldr	r1, [r7, #0]
 8011c0e:	4618      	mov	r0, r3
 8011c10:	f001 fb06 	bl	8013220 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	4a3e      	ldr	r2, [pc, #248]	@ (8011d14 <HAL_TIM_PWM_Stop+0x118>)
 8011c1a:	4293      	cmp	r3, r2
 8011c1c:	d013      	beq.n	8011c46 <HAL_TIM_PWM_Stop+0x4a>
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	4a3d      	ldr	r2, [pc, #244]	@ (8011d18 <HAL_TIM_PWM_Stop+0x11c>)
 8011c24:	4293      	cmp	r3, r2
 8011c26:	d00e      	beq.n	8011c46 <HAL_TIM_PWM_Stop+0x4a>
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4a3b      	ldr	r2, [pc, #236]	@ (8011d1c <HAL_TIM_PWM_Stop+0x120>)
 8011c2e:	4293      	cmp	r3, r2
 8011c30:	d009      	beq.n	8011c46 <HAL_TIM_PWM_Stop+0x4a>
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	4a3a      	ldr	r2, [pc, #232]	@ (8011d20 <HAL_TIM_PWM_Stop+0x124>)
 8011c38:	4293      	cmp	r3, r2
 8011c3a:	d004      	beq.n	8011c46 <HAL_TIM_PWM_Stop+0x4a>
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	4a38      	ldr	r2, [pc, #224]	@ (8011d24 <HAL_TIM_PWM_Stop+0x128>)
 8011c42:	4293      	cmp	r3, r2
 8011c44:	d101      	bne.n	8011c4a <HAL_TIM_PWM_Stop+0x4e>
 8011c46:	2301      	movs	r3, #1
 8011c48:	e000      	b.n	8011c4c <HAL_TIM_PWM_Stop+0x50>
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d017      	beq.n	8011c80 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	6a1a      	ldr	r2, [r3, #32]
 8011c56:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011c5a:	4013      	ands	r3, r2
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d10f      	bne.n	8011c80 <HAL_TIM_PWM_Stop+0x84>
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	6a1a      	ldr	r2, [r3, #32]
 8011c66:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c6a:	4013      	ands	r3, r2
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d107      	bne.n	8011c80 <HAL_TIM_PWM_Stop+0x84>
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011c7e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	6a1a      	ldr	r2, [r3, #32]
 8011c86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011c8a:	4013      	ands	r3, r2
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d10f      	bne.n	8011cb0 <HAL_TIM_PWM_Stop+0xb4>
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	6a1a      	ldr	r2, [r3, #32]
 8011c96:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c9a:	4013      	ands	r3, r2
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d107      	bne.n	8011cb0 <HAL_TIM_PWM_Stop+0xb4>
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	681a      	ldr	r2, [r3, #0]
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	f022 0201 	bic.w	r2, r2, #1
 8011cae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d104      	bne.n	8011cc0 <HAL_TIM_PWM_Stop+0xc4>
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	2201      	movs	r2, #1
 8011cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011cbe:	e023      	b.n	8011d08 <HAL_TIM_PWM_Stop+0x10c>
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	2b04      	cmp	r3, #4
 8011cc4:	d104      	bne.n	8011cd0 <HAL_TIM_PWM_Stop+0xd4>
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2201      	movs	r2, #1
 8011cca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011cce:	e01b      	b.n	8011d08 <HAL_TIM_PWM_Stop+0x10c>
 8011cd0:	683b      	ldr	r3, [r7, #0]
 8011cd2:	2b08      	cmp	r3, #8
 8011cd4:	d104      	bne.n	8011ce0 <HAL_TIM_PWM_Stop+0xe4>
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2201      	movs	r2, #1
 8011cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011cde:	e013      	b.n	8011d08 <HAL_TIM_PWM_Stop+0x10c>
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	2b0c      	cmp	r3, #12
 8011ce4:	d104      	bne.n	8011cf0 <HAL_TIM_PWM_Stop+0xf4>
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2201      	movs	r2, #1
 8011cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011cee:	e00b      	b.n	8011d08 <HAL_TIM_PWM_Stop+0x10c>
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	2b10      	cmp	r3, #16
 8011cf4:	d104      	bne.n	8011d00 <HAL_TIM_PWM_Stop+0x104>
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2201      	movs	r2, #1
 8011cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011cfe:	e003      	b.n	8011d08 <HAL_TIM_PWM_Stop+0x10c>
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	2201      	movs	r2, #1
 8011d04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8011d08:	2300      	movs	r3, #0
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3708      	adds	r7, #8
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}
 8011d12:	bf00      	nop
 8011d14:	40010000 	.word	0x40010000
 8011d18:	40010400 	.word	0x40010400
 8011d1c:	40014000 	.word	0x40014000
 8011d20:	40014400 	.word	0x40014400
 8011d24:	40014800 	.word	0x40014800

08011d28 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b086      	sub	sp, #24
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	60f8      	str	r0, [r7, #12]
 8011d30:	60b9      	str	r1, [r7, #8]
 8011d32:	607a      	str	r2, [r7, #4]
 8011d34:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8011d36:	2300      	movs	r3, #0
 8011d38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011d3a:	68bb      	ldr	r3, [r7, #8]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d109      	bne.n	8011d54 <HAL_TIM_PWM_Start_DMA+0x2c>
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011d46:	b2db      	uxtb	r3, r3
 8011d48:	2b02      	cmp	r3, #2
 8011d4a:	bf0c      	ite	eq
 8011d4c:	2301      	moveq	r3, #1
 8011d4e:	2300      	movne	r3, #0
 8011d50:	b2db      	uxtb	r3, r3
 8011d52:	e03c      	b.n	8011dce <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d54:	68bb      	ldr	r3, [r7, #8]
 8011d56:	2b04      	cmp	r3, #4
 8011d58:	d109      	bne.n	8011d6e <HAL_TIM_PWM_Start_DMA+0x46>
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011d60:	b2db      	uxtb	r3, r3
 8011d62:	2b02      	cmp	r3, #2
 8011d64:	bf0c      	ite	eq
 8011d66:	2301      	moveq	r3, #1
 8011d68:	2300      	movne	r3, #0
 8011d6a:	b2db      	uxtb	r3, r3
 8011d6c:	e02f      	b.n	8011dce <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d6e:	68bb      	ldr	r3, [r7, #8]
 8011d70:	2b08      	cmp	r3, #8
 8011d72:	d109      	bne.n	8011d88 <HAL_TIM_PWM_Start_DMA+0x60>
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011d7a:	b2db      	uxtb	r3, r3
 8011d7c:	2b02      	cmp	r3, #2
 8011d7e:	bf0c      	ite	eq
 8011d80:	2301      	moveq	r3, #1
 8011d82:	2300      	movne	r3, #0
 8011d84:	b2db      	uxtb	r3, r3
 8011d86:	e022      	b.n	8011dce <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d88:	68bb      	ldr	r3, [r7, #8]
 8011d8a:	2b0c      	cmp	r3, #12
 8011d8c:	d109      	bne.n	8011da2 <HAL_TIM_PWM_Start_DMA+0x7a>
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011d94:	b2db      	uxtb	r3, r3
 8011d96:	2b02      	cmp	r3, #2
 8011d98:	bf0c      	ite	eq
 8011d9a:	2301      	moveq	r3, #1
 8011d9c:	2300      	movne	r3, #0
 8011d9e:	b2db      	uxtb	r3, r3
 8011da0:	e015      	b.n	8011dce <HAL_TIM_PWM_Start_DMA+0xa6>
 8011da2:	68bb      	ldr	r3, [r7, #8]
 8011da4:	2b10      	cmp	r3, #16
 8011da6:	d109      	bne.n	8011dbc <HAL_TIM_PWM_Start_DMA+0x94>
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011dae:	b2db      	uxtb	r3, r3
 8011db0:	2b02      	cmp	r3, #2
 8011db2:	bf0c      	ite	eq
 8011db4:	2301      	moveq	r3, #1
 8011db6:	2300      	movne	r3, #0
 8011db8:	b2db      	uxtb	r3, r3
 8011dba:	e008      	b.n	8011dce <HAL_TIM_PWM_Start_DMA+0xa6>
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011dc2:	b2db      	uxtb	r3, r3
 8011dc4:	2b02      	cmp	r3, #2
 8011dc6:	bf0c      	ite	eq
 8011dc8:	2301      	moveq	r3, #1
 8011dca:	2300      	movne	r3, #0
 8011dcc:	b2db      	uxtb	r3, r3
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d001      	beq.n	8011dd6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8011dd2:	2302      	movs	r3, #2
 8011dd4:	e1ba      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8011dd6:	68bb      	ldr	r3, [r7, #8]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d109      	bne.n	8011df0 <HAL_TIM_PWM_Start_DMA+0xc8>
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011de2:	b2db      	uxtb	r3, r3
 8011de4:	2b01      	cmp	r3, #1
 8011de6:	bf0c      	ite	eq
 8011de8:	2301      	moveq	r3, #1
 8011dea:	2300      	movne	r3, #0
 8011dec:	b2db      	uxtb	r3, r3
 8011dee:	e03c      	b.n	8011e6a <HAL_TIM_PWM_Start_DMA+0x142>
 8011df0:	68bb      	ldr	r3, [r7, #8]
 8011df2:	2b04      	cmp	r3, #4
 8011df4:	d109      	bne.n	8011e0a <HAL_TIM_PWM_Start_DMA+0xe2>
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011dfc:	b2db      	uxtb	r3, r3
 8011dfe:	2b01      	cmp	r3, #1
 8011e00:	bf0c      	ite	eq
 8011e02:	2301      	moveq	r3, #1
 8011e04:	2300      	movne	r3, #0
 8011e06:	b2db      	uxtb	r3, r3
 8011e08:	e02f      	b.n	8011e6a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	2b08      	cmp	r3, #8
 8011e0e:	d109      	bne.n	8011e24 <HAL_TIM_PWM_Start_DMA+0xfc>
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011e16:	b2db      	uxtb	r3, r3
 8011e18:	2b01      	cmp	r3, #1
 8011e1a:	bf0c      	ite	eq
 8011e1c:	2301      	moveq	r3, #1
 8011e1e:	2300      	movne	r3, #0
 8011e20:	b2db      	uxtb	r3, r3
 8011e22:	e022      	b.n	8011e6a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e24:	68bb      	ldr	r3, [r7, #8]
 8011e26:	2b0c      	cmp	r3, #12
 8011e28:	d109      	bne.n	8011e3e <HAL_TIM_PWM_Start_DMA+0x116>
 8011e2a:	68fb      	ldr	r3, [r7, #12]
 8011e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e30:	b2db      	uxtb	r3, r3
 8011e32:	2b01      	cmp	r3, #1
 8011e34:	bf0c      	ite	eq
 8011e36:	2301      	moveq	r3, #1
 8011e38:	2300      	movne	r3, #0
 8011e3a:	b2db      	uxtb	r3, r3
 8011e3c:	e015      	b.n	8011e6a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e3e:	68bb      	ldr	r3, [r7, #8]
 8011e40:	2b10      	cmp	r3, #16
 8011e42:	d109      	bne.n	8011e58 <HAL_TIM_PWM_Start_DMA+0x130>
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011e4a:	b2db      	uxtb	r3, r3
 8011e4c:	2b01      	cmp	r3, #1
 8011e4e:	bf0c      	ite	eq
 8011e50:	2301      	moveq	r3, #1
 8011e52:	2300      	movne	r3, #0
 8011e54:	b2db      	uxtb	r3, r3
 8011e56:	e008      	b.n	8011e6a <HAL_TIM_PWM_Start_DMA+0x142>
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011e5e:	b2db      	uxtb	r3, r3
 8011e60:	2b01      	cmp	r3, #1
 8011e62:	bf0c      	ite	eq
 8011e64:	2301      	moveq	r3, #1
 8011e66:	2300      	movne	r3, #0
 8011e68:	b2db      	uxtb	r3, r3
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d034      	beq.n	8011ed8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d002      	beq.n	8011e7a <HAL_TIM_PWM_Start_DMA+0x152>
 8011e74:	887b      	ldrh	r3, [r7, #2]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d101      	bne.n	8011e7e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	e166      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011e7e:	68bb      	ldr	r3, [r7, #8]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d104      	bne.n	8011e8e <HAL_TIM_PWM_Start_DMA+0x166>
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	2202      	movs	r2, #2
 8011e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011e8c:	e026      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	2b04      	cmp	r3, #4
 8011e92:	d104      	bne.n	8011e9e <HAL_TIM_PWM_Start_DMA+0x176>
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	2202      	movs	r2, #2
 8011e98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011e9c:	e01e      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	2b08      	cmp	r3, #8
 8011ea2:	d104      	bne.n	8011eae <HAL_TIM_PWM_Start_DMA+0x186>
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2202      	movs	r2, #2
 8011ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011eac:	e016      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	2b0c      	cmp	r3, #12
 8011eb2:	d104      	bne.n	8011ebe <HAL_TIM_PWM_Start_DMA+0x196>
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	2202      	movs	r2, #2
 8011eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011ebc:	e00e      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	2b10      	cmp	r3, #16
 8011ec2:	d104      	bne.n	8011ece <HAL_TIM_PWM_Start_DMA+0x1a6>
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	2202      	movs	r2, #2
 8011ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ecc:	e006      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	2202      	movs	r2, #2
 8011ed2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011ed6:	e001      	b.n	8011edc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8011ed8:	2301      	movs	r3, #1
 8011eda:	e137      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	2b0c      	cmp	r3, #12
 8011ee0:	f200 80ae 	bhi.w	8012040 <HAL_TIM_PWM_Start_DMA+0x318>
 8011ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8011eec <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8011ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011eea:	bf00      	nop
 8011eec:	08011f21 	.word	0x08011f21
 8011ef0:	08012041 	.word	0x08012041
 8011ef4:	08012041 	.word	0x08012041
 8011ef8:	08012041 	.word	0x08012041
 8011efc:	08011f69 	.word	0x08011f69
 8011f00:	08012041 	.word	0x08012041
 8011f04:	08012041 	.word	0x08012041
 8011f08:	08012041 	.word	0x08012041
 8011f0c:	08011fb1 	.word	0x08011fb1
 8011f10:	08012041 	.word	0x08012041
 8011f14:	08012041 	.word	0x08012041
 8011f18:	08012041 	.word	0x08012041
 8011f1c:	08011ff9 	.word	0x08011ff9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f24:	4a8b      	ldr	r2, [pc, #556]	@ (8012154 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f26:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f2c:	4a8a      	ldr	r2, [pc, #552]	@ (8012158 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f34:	4a89      	ldr	r2, [pc, #548]	@ (801215c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f36:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011f3c:	6879      	ldr	r1, [r7, #4]
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	3334      	adds	r3, #52	@ 0x34
 8011f44:	461a      	mov	r2, r3
 8011f46:	887b      	ldrh	r3, [r7, #2]
 8011f48:	f7f7 fd72 	bl	8009a30 <HAL_DMA_Start_IT>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d001      	beq.n	8011f56 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011f52:	2301      	movs	r3, #1
 8011f54:	e0fa      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	68da      	ldr	r2, [r3, #12]
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011f64:	60da      	str	r2, [r3, #12]
      break;
 8011f66:	e06e      	b.n	8012046 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f6c:	4a79      	ldr	r2, [pc, #484]	@ (8012154 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f74:	4a78      	ldr	r2, [pc, #480]	@ (8012158 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f7c:	4a77      	ldr	r2, [pc, #476]	@ (801215c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f7e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8011f84:	6879      	ldr	r1, [r7, #4]
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	3338      	adds	r3, #56	@ 0x38
 8011f8c:	461a      	mov	r2, r3
 8011f8e:	887b      	ldrh	r3, [r7, #2]
 8011f90:	f7f7 fd4e 	bl	8009a30 <HAL_DMA_Start_IT>
 8011f94:	4603      	mov	r3, r0
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d001      	beq.n	8011f9e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	e0d6      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	68da      	ldr	r2, [r3, #12]
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011fac:	60da      	str	r2, [r3, #12]
      break;
 8011fae:	e04a      	b.n	8012046 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fb4:	4a67      	ldr	r2, [pc, #412]	@ (8012154 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fbc:	4a66      	ldr	r2, [pc, #408]	@ (8012158 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011fbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fc4:	4a65      	ldr	r2, [pc, #404]	@ (801215c <HAL_TIM_PWM_Start_DMA+0x434>)
 8011fc6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8011fcc:	6879      	ldr	r1, [r7, #4]
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	333c      	adds	r3, #60	@ 0x3c
 8011fd4:	461a      	mov	r2, r3
 8011fd6:	887b      	ldrh	r3, [r7, #2]
 8011fd8:	f7f7 fd2a 	bl	8009a30 <HAL_DMA_Start_IT>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d001      	beq.n	8011fe6 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011fe2:	2301      	movs	r3, #1
 8011fe4:	e0b2      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	68da      	ldr	r2, [r3, #12]
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011ff4:	60da      	str	r2, [r3, #12]
      break;
 8011ff6:	e026      	b.n	8012046 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ffc:	4a55      	ldr	r2, [pc, #340]	@ (8012154 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011ffe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012004:	4a54      	ldr	r2, [pc, #336]	@ (8012158 <HAL_TIM_PWM_Start_DMA+0x430>)
 8012006:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801200c:	4a53      	ldr	r2, [pc, #332]	@ (801215c <HAL_TIM_PWM_Start_DMA+0x434>)
 801200e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012014:	6879      	ldr	r1, [r7, #4]
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	3340      	adds	r3, #64	@ 0x40
 801201c:	461a      	mov	r2, r3
 801201e:	887b      	ldrh	r3, [r7, #2]
 8012020:	f7f7 fd06 	bl	8009a30 <HAL_DMA_Start_IT>
 8012024:	4603      	mov	r3, r0
 8012026:	2b00      	cmp	r3, #0
 8012028:	d001      	beq.n	801202e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801202a:	2301      	movs	r3, #1
 801202c:	e08e      	b.n	801214c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	68da      	ldr	r2, [r3, #12]
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801203c:	60da      	str	r2, [r3, #12]
      break;
 801203e:	e002      	b.n	8012046 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8012040:	2301      	movs	r3, #1
 8012042:	75fb      	strb	r3, [r7, #23]
      break;
 8012044:	bf00      	nop
  }

  if (status == HAL_OK)
 8012046:	7dfb      	ldrb	r3, [r7, #23]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d17e      	bne.n	801214a <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	2201      	movs	r2, #1
 8012052:	68b9      	ldr	r1, [r7, #8]
 8012054:	4618      	mov	r0, r3
 8012056:	f001 f8e3 	bl	8013220 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	681b      	ldr	r3, [r3, #0]
 801205e:	4a40      	ldr	r2, [pc, #256]	@ (8012160 <HAL_TIM_PWM_Start_DMA+0x438>)
 8012060:	4293      	cmp	r3, r2
 8012062:	d013      	beq.n	801208c <HAL_TIM_PWM_Start_DMA+0x364>
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	4a3e      	ldr	r2, [pc, #248]	@ (8012164 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801206a:	4293      	cmp	r3, r2
 801206c:	d00e      	beq.n	801208c <HAL_TIM_PWM_Start_DMA+0x364>
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	4a3d      	ldr	r2, [pc, #244]	@ (8012168 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012074:	4293      	cmp	r3, r2
 8012076:	d009      	beq.n	801208c <HAL_TIM_PWM_Start_DMA+0x364>
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	4a3b      	ldr	r2, [pc, #236]	@ (801216c <HAL_TIM_PWM_Start_DMA+0x444>)
 801207e:	4293      	cmp	r3, r2
 8012080:	d004      	beq.n	801208c <HAL_TIM_PWM_Start_DMA+0x364>
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	4a3a      	ldr	r2, [pc, #232]	@ (8012170 <HAL_TIM_PWM_Start_DMA+0x448>)
 8012088:	4293      	cmp	r3, r2
 801208a:	d101      	bne.n	8012090 <HAL_TIM_PWM_Start_DMA+0x368>
 801208c:	2301      	movs	r3, #1
 801208e:	e000      	b.n	8012092 <HAL_TIM_PWM_Start_DMA+0x36a>
 8012090:	2300      	movs	r3, #0
 8012092:	2b00      	cmp	r3, #0
 8012094:	d007      	beq.n	80120a6 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80120a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	4a2d      	ldr	r2, [pc, #180]	@ (8012160 <HAL_TIM_PWM_Start_DMA+0x438>)
 80120ac:	4293      	cmp	r3, r2
 80120ae:	d02c      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120b8:	d027      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4a2d      	ldr	r2, [pc, #180]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x44c>)
 80120c0:	4293      	cmp	r3, r2
 80120c2:	d022      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	4a2b      	ldr	r2, [pc, #172]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x450>)
 80120ca:	4293      	cmp	r3, r2
 80120cc:	d01d      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	4a2a      	ldr	r2, [pc, #168]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x454>)
 80120d4:	4293      	cmp	r3, r2
 80120d6:	d018      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4a21      	ldr	r2, [pc, #132]	@ (8012164 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80120de:	4293      	cmp	r3, r2
 80120e0:	d013      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	4a26      	ldr	r2, [pc, #152]	@ (8012180 <HAL_TIM_PWM_Start_DMA+0x458>)
 80120e8:	4293      	cmp	r3, r2
 80120ea:	d00e      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	4a1d      	ldr	r2, [pc, #116]	@ (8012168 <HAL_TIM_PWM_Start_DMA+0x440>)
 80120f2:	4293      	cmp	r3, r2
 80120f4:	d009      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	4a22      	ldr	r2, [pc, #136]	@ (8012184 <HAL_TIM_PWM_Start_DMA+0x45c>)
 80120fc:	4293      	cmp	r3, r2
 80120fe:	d004      	beq.n	801210a <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	4a20      	ldr	r2, [pc, #128]	@ (8012188 <HAL_TIM_PWM_Start_DMA+0x460>)
 8012106:	4293      	cmp	r3, r2
 8012108:	d115      	bne.n	8012136 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	689a      	ldr	r2, [r3, #8]
 8012110:	4b1e      	ldr	r3, [pc, #120]	@ (801218c <HAL_TIM_PWM_Start_DMA+0x464>)
 8012112:	4013      	ands	r3, r2
 8012114:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012116:	693b      	ldr	r3, [r7, #16]
 8012118:	2b06      	cmp	r3, #6
 801211a:	d015      	beq.n	8012148 <HAL_TIM_PWM_Start_DMA+0x420>
 801211c:	693b      	ldr	r3, [r7, #16]
 801211e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012122:	d011      	beq.n	8012148 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	681a      	ldr	r2, [r3, #0]
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	f042 0201 	orr.w	r2, r2, #1
 8012132:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012134:	e008      	b.n	8012148 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	f042 0201 	orr.w	r2, r2, #1
 8012144:	601a      	str	r2, [r3, #0]
 8012146:	e000      	b.n	801214a <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012148:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 801214a:	7dfb      	ldrb	r3, [r7, #23]
}
 801214c:	4618      	mov	r0, r3
 801214e:	3718      	adds	r7, #24
 8012150:	46bd      	mov	sp, r7
 8012152:	bd80      	pop	{r7, pc}
 8012154:	080128c3 	.word	0x080128c3
 8012158:	0801296b 	.word	0x0801296b
 801215c:	08012831 	.word	0x08012831
 8012160:	40010000 	.word	0x40010000
 8012164:	40010400 	.word	0x40010400
 8012168:	40014000 	.word	0x40014000
 801216c:	40014400 	.word	0x40014400
 8012170:	40014800 	.word	0x40014800
 8012174:	40000400 	.word	0x40000400
 8012178:	40000800 	.word	0x40000800
 801217c:	40000c00 	.word	0x40000c00
 8012180:	40001800 	.word	0x40001800
 8012184:	4000e000 	.word	0x4000e000
 8012188:	4000e400 	.word	0x4000e400
 801218c:	00010007 	.word	0x00010007

08012190 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	68db      	ldr	r3, [r3, #12]
 801219e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	691b      	ldr	r3, [r3, #16]
 80121a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	f003 0302 	and.w	r3, r3, #2
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d020      	beq.n	80121f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	f003 0302 	and.w	r3, r3, #2
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d01b      	beq.n	80121f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	f06f 0202 	mvn.w	r2, #2
 80121c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	2201      	movs	r2, #1
 80121ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	699b      	ldr	r3, [r3, #24]
 80121d2:	f003 0303 	and.w	r3, r3, #3
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d003      	beq.n	80121e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80121da:	6878      	ldr	r0, [r7, #4]
 80121dc:	f000 faf6 	bl	80127cc <HAL_TIM_IC_CaptureCallback>
 80121e0:	e005      	b.n	80121ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f000 fae8 	bl	80127b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121e8:	6878      	ldr	r0, [r7, #4]
 80121ea:	f000 faf9 	bl	80127e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2200      	movs	r2, #0
 80121f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80121f4:	68bb      	ldr	r3, [r7, #8]
 80121f6:	f003 0304 	and.w	r3, r3, #4
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d020      	beq.n	8012240 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	f003 0304 	and.w	r3, r3, #4
 8012204:	2b00      	cmp	r3, #0
 8012206:	d01b      	beq.n	8012240 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	f06f 0204 	mvn.w	r2, #4
 8012210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	2202      	movs	r2, #2
 8012216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	699b      	ldr	r3, [r3, #24]
 801221e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012222:	2b00      	cmp	r3, #0
 8012224:	d003      	beq.n	801222e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f000 fad0 	bl	80127cc <HAL_TIM_IC_CaptureCallback>
 801222c:	e005      	b.n	801223a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801222e:	6878      	ldr	r0, [r7, #4]
 8012230:	f000 fac2 	bl	80127b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012234:	6878      	ldr	r0, [r7, #4]
 8012236:	f000 fad3 	bl	80127e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	2200      	movs	r2, #0
 801223e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012240:	68bb      	ldr	r3, [r7, #8]
 8012242:	f003 0308 	and.w	r3, r3, #8
 8012246:	2b00      	cmp	r3, #0
 8012248:	d020      	beq.n	801228c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	f003 0308 	and.w	r3, r3, #8
 8012250:	2b00      	cmp	r3, #0
 8012252:	d01b      	beq.n	801228c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	f06f 0208 	mvn.w	r2, #8
 801225c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	2204      	movs	r2, #4
 8012262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	69db      	ldr	r3, [r3, #28]
 801226a:	f003 0303 	and.w	r3, r3, #3
 801226e:	2b00      	cmp	r3, #0
 8012270:	d003      	beq.n	801227a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012272:	6878      	ldr	r0, [r7, #4]
 8012274:	f000 faaa 	bl	80127cc <HAL_TIM_IC_CaptureCallback>
 8012278:	e005      	b.n	8012286 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801227a:	6878      	ldr	r0, [r7, #4]
 801227c:	f000 fa9c 	bl	80127b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012280:	6878      	ldr	r0, [r7, #4]
 8012282:	f000 faad 	bl	80127e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2200      	movs	r2, #0
 801228a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	f003 0310 	and.w	r3, r3, #16
 8012292:	2b00      	cmp	r3, #0
 8012294:	d020      	beq.n	80122d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	f003 0310 	and.w	r3, r3, #16
 801229c:	2b00      	cmp	r3, #0
 801229e:	d01b      	beq.n	80122d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	f06f 0210 	mvn.w	r2, #16
 80122a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2208      	movs	r2, #8
 80122ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	69db      	ldr	r3, [r3, #28]
 80122b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d003      	beq.n	80122c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122be:	6878      	ldr	r0, [r7, #4]
 80122c0:	f000 fa84 	bl	80127cc <HAL_TIM_IC_CaptureCallback>
 80122c4:	e005      	b.n	80122d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f000 fa76 	bl	80127b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	f000 fa87 	bl	80127e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	2200      	movs	r2, #0
 80122d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80122d8:	68bb      	ldr	r3, [r7, #8]
 80122da:	f003 0301 	and.w	r3, r3, #1
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d00c      	beq.n	80122fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	f003 0301 	and.w	r3, r3, #1
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d007      	beq.n	80122fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	f06f 0201 	mvn.w	r2, #1
 80122f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80122f6:	6878      	ldr	r0, [r7, #4]
 80122f8:	f7ee ffce 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122fc:	68bb      	ldr	r3, [r7, #8]
 80122fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012302:	2b00      	cmp	r3, #0
 8012304:	d104      	bne.n	8012310 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8012306:	68bb      	ldr	r3, [r7, #8]
 8012308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801230c:	2b00      	cmp	r3, #0
 801230e:	d00c      	beq.n	801232a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012316:	2b00      	cmp	r3, #0
 8012318:	d007      	beq.n	801232a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012324:	6878      	ldr	r0, [r7, #4]
 8012326:	f001 f847 	bl	80133b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012330:	2b00      	cmp	r3, #0
 8012332:	d00c      	beq.n	801234e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801233a:	2b00      	cmp	r3, #0
 801233c:	d007      	beq.n	801234e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8012346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f001 f83f 	bl	80133cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012354:	2b00      	cmp	r3, #0
 8012356:	d00c      	beq.n	8012372 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801235e:	2b00      	cmp	r3, #0
 8012360:	d007      	beq.n	8012372 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801236a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f000 fa4b 	bl	8012808 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012372:	68bb      	ldr	r3, [r7, #8]
 8012374:	f003 0320 	and.w	r3, r3, #32
 8012378:	2b00      	cmp	r3, #0
 801237a:	d00c      	beq.n	8012396 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	f003 0320 	and.w	r3, r3, #32
 8012382:	2b00      	cmp	r3, #0
 8012384:	d007      	beq.n	8012396 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	f06f 0220 	mvn.w	r2, #32
 801238e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	f001 f807 	bl	80133a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012396:	bf00      	nop
 8012398:	3710      	adds	r7, #16
 801239a:	46bd      	mov	sp, r7
 801239c:	bd80      	pop	{r7, pc}
	...

080123a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80123a0:	b580      	push	{r7, lr}
 80123a2:	b086      	sub	sp, #24
 80123a4:	af00      	add	r7, sp, #0
 80123a6:	60f8      	str	r0, [r7, #12]
 80123a8:	60b9      	str	r1, [r7, #8]
 80123aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80123ac:	2300      	movs	r3, #0
 80123ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80123b6:	2b01      	cmp	r3, #1
 80123b8:	d101      	bne.n	80123be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80123ba:	2302      	movs	r3, #2
 80123bc:	e0ff      	b.n	80125be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	2201      	movs	r2, #1
 80123c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	2b14      	cmp	r3, #20
 80123ca:	f200 80f0 	bhi.w	80125ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80123ce:	a201      	add	r2, pc, #4	@ (adr r2, 80123d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80123d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123d4:	08012429 	.word	0x08012429
 80123d8:	080125af 	.word	0x080125af
 80123dc:	080125af 	.word	0x080125af
 80123e0:	080125af 	.word	0x080125af
 80123e4:	08012469 	.word	0x08012469
 80123e8:	080125af 	.word	0x080125af
 80123ec:	080125af 	.word	0x080125af
 80123f0:	080125af 	.word	0x080125af
 80123f4:	080124ab 	.word	0x080124ab
 80123f8:	080125af 	.word	0x080125af
 80123fc:	080125af 	.word	0x080125af
 8012400:	080125af 	.word	0x080125af
 8012404:	080124eb 	.word	0x080124eb
 8012408:	080125af 	.word	0x080125af
 801240c:	080125af 	.word	0x080125af
 8012410:	080125af 	.word	0x080125af
 8012414:	0801252d 	.word	0x0801252d
 8012418:	080125af 	.word	0x080125af
 801241c:	080125af 	.word	0x080125af
 8012420:	080125af 	.word	0x080125af
 8012424:	0801256d 	.word	0x0801256d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	68b9      	ldr	r1, [r7, #8]
 801242e:	4618      	mov	r0, r3
 8012430:	f000 fb82 	bl	8012b38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	699a      	ldr	r2, [r3, #24]
 801243a:	68fb      	ldr	r3, [r7, #12]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	f042 0208 	orr.w	r2, r2, #8
 8012442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	699a      	ldr	r2, [r3, #24]
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	f022 0204 	bic.w	r2, r2, #4
 8012452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	6999      	ldr	r1, [r3, #24]
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	691a      	ldr	r2, [r3, #16]
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	430a      	orrs	r2, r1
 8012464:	619a      	str	r2, [r3, #24]
      break;
 8012466:	e0a5      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	68b9      	ldr	r1, [r7, #8]
 801246e:	4618      	mov	r0, r3
 8012470:	f000 fbf2 	bl	8012c58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	699a      	ldr	r2, [r3, #24]
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	699a      	ldr	r2, [r3, #24]
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	6999      	ldr	r1, [r3, #24]
 801249a:	68bb      	ldr	r3, [r7, #8]
 801249c:	691b      	ldr	r3, [r3, #16]
 801249e:	021a      	lsls	r2, r3, #8
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	430a      	orrs	r2, r1
 80124a6:	619a      	str	r2, [r3, #24]
      break;
 80124a8:	e084      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	68b9      	ldr	r1, [r7, #8]
 80124b0:	4618      	mov	r0, r3
 80124b2:	f000 fc5b 	bl	8012d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	69da      	ldr	r2, [r3, #28]
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	f042 0208 	orr.w	r2, r2, #8
 80124c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	69da      	ldr	r2, [r3, #28]
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	f022 0204 	bic.w	r2, r2, #4
 80124d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	69d9      	ldr	r1, [r3, #28]
 80124dc:	68bb      	ldr	r3, [r7, #8]
 80124de:	691a      	ldr	r2, [r3, #16]
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	430a      	orrs	r2, r1
 80124e6:	61da      	str	r2, [r3, #28]
      break;
 80124e8:	e064      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	68b9      	ldr	r1, [r7, #8]
 80124f0:	4618      	mov	r0, r3
 80124f2:	f000 fcc3 	bl	8012e7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	681b      	ldr	r3, [r3, #0]
 80124fa:	69da      	ldr	r2, [r3, #28]
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	69da      	ldr	r2, [r3, #28]
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	69d9      	ldr	r1, [r3, #28]
 801251c:	68bb      	ldr	r3, [r7, #8]
 801251e:	691b      	ldr	r3, [r3, #16]
 8012520:	021a      	lsls	r2, r3, #8
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	430a      	orrs	r2, r1
 8012528:	61da      	str	r2, [r3, #28]
      break;
 801252a:	e043      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	68b9      	ldr	r1, [r7, #8]
 8012532:	4618      	mov	r0, r3
 8012534:	f000 fd0c 	bl	8012f50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	f042 0208 	orr.w	r2, r2, #8
 8012546:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	f022 0204 	bic.w	r2, r2, #4
 8012556:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	691a      	ldr	r2, [r3, #16]
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	430a      	orrs	r2, r1
 8012568:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801256a:	e023      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	68b9      	ldr	r1, [r7, #8]
 8012572:	4618      	mov	r0, r3
 8012574:	f000 fd50 	bl	8013018 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012586:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012596:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	691b      	ldr	r3, [r3, #16]
 80125a2:	021a      	lsls	r2, r3, #8
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	430a      	orrs	r2, r1
 80125aa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80125ac:	e002      	b.n	80125b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80125ae:	2301      	movs	r3, #1
 80125b0:	75fb      	strb	r3, [r7, #23]
      break;
 80125b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	2200      	movs	r2, #0
 80125b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80125bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80125be:	4618      	mov	r0, r3
 80125c0:	3718      	adds	r7, #24
 80125c2:	46bd      	mov	sp, r7
 80125c4:	bd80      	pop	{r7, pc}
 80125c6:	bf00      	nop

080125c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b084      	sub	sp, #16
 80125cc:	af00      	add	r7, sp, #0
 80125ce:	6078      	str	r0, [r7, #4]
 80125d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80125d2:	2300      	movs	r3, #0
 80125d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125dc:	2b01      	cmp	r3, #1
 80125de:	d101      	bne.n	80125e4 <HAL_TIM_ConfigClockSource+0x1c>
 80125e0:	2302      	movs	r3, #2
 80125e2:	e0dc      	b.n	801279e <HAL_TIM_ConfigClockSource+0x1d6>
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2201      	movs	r2, #1
 80125e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	2202      	movs	r2, #2
 80125f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	689b      	ldr	r3, [r3, #8]
 80125fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80125fc:	68ba      	ldr	r2, [r7, #8]
 80125fe:	4b6a      	ldr	r3, [pc, #424]	@ (80127a8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8012600:	4013      	ands	r3, r2
 8012602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801260a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	68ba      	ldr	r2, [r7, #8]
 8012612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012614:	683b      	ldr	r3, [r7, #0]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	4a64      	ldr	r2, [pc, #400]	@ (80127ac <HAL_TIM_ConfigClockSource+0x1e4>)
 801261a:	4293      	cmp	r3, r2
 801261c:	f000 80a9 	beq.w	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 8012620:	4a62      	ldr	r2, [pc, #392]	@ (80127ac <HAL_TIM_ConfigClockSource+0x1e4>)
 8012622:	4293      	cmp	r3, r2
 8012624:	f200 80ae 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012628:	4a61      	ldr	r2, [pc, #388]	@ (80127b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 801262a:	4293      	cmp	r3, r2
 801262c:	f000 80a1 	beq.w	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 8012630:	4a5f      	ldr	r2, [pc, #380]	@ (80127b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012632:	4293      	cmp	r3, r2
 8012634:	f200 80a6 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012638:	4a5e      	ldr	r2, [pc, #376]	@ (80127b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 801263a:	4293      	cmp	r3, r2
 801263c:	f000 8099 	beq.w	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 8012640:	4a5c      	ldr	r2, [pc, #368]	@ (80127b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012642:	4293      	cmp	r3, r2
 8012644:	f200 809e 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012648:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801264c:	f000 8091 	beq.w	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 8012650:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012654:	f200 8096 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012658:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801265c:	f000 8089 	beq.w	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 8012660:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012664:	f200 808e 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801266c:	d03e      	beq.n	80126ec <HAL_TIM_ConfigClockSource+0x124>
 801266e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012672:	f200 8087 	bhi.w	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801267a:	f000 8086 	beq.w	801278a <HAL_TIM_ConfigClockSource+0x1c2>
 801267e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012682:	d87f      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012684:	2b70      	cmp	r3, #112	@ 0x70
 8012686:	d01a      	beq.n	80126be <HAL_TIM_ConfigClockSource+0xf6>
 8012688:	2b70      	cmp	r3, #112	@ 0x70
 801268a:	d87b      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 801268c:	2b60      	cmp	r3, #96	@ 0x60
 801268e:	d050      	beq.n	8012732 <HAL_TIM_ConfigClockSource+0x16a>
 8012690:	2b60      	cmp	r3, #96	@ 0x60
 8012692:	d877      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 8012694:	2b50      	cmp	r3, #80	@ 0x50
 8012696:	d03c      	beq.n	8012712 <HAL_TIM_ConfigClockSource+0x14a>
 8012698:	2b50      	cmp	r3, #80	@ 0x50
 801269a:	d873      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 801269c:	2b40      	cmp	r3, #64	@ 0x40
 801269e:	d058      	beq.n	8012752 <HAL_TIM_ConfigClockSource+0x18a>
 80126a0:	2b40      	cmp	r3, #64	@ 0x40
 80126a2:	d86f      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a4:	2b30      	cmp	r3, #48	@ 0x30
 80126a6:	d064      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 80126a8:	2b30      	cmp	r3, #48	@ 0x30
 80126aa:	d86b      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 80126ac:	2b20      	cmp	r3, #32
 80126ae:	d060      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 80126b0:	2b20      	cmp	r3, #32
 80126b2:	d867      	bhi.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d05c      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 80126b8:	2b10      	cmp	r3, #16
 80126ba:	d05a      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0x1aa>
 80126bc:	e062      	b.n	8012784 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126c2:	683b      	ldr	r3, [r7, #0]
 80126c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126ca:	683b      	ldr	r3, [r7, #0]
 80126cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126ce:	f000 fd87 	bl	80131e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	689b      	ldr	r3, [r3, #8]
 80126d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80126e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	68ba      	ldr	r2, [r7, #8]
 80126e8:	609a      	str	r2, [r3, #8]
      break;
 80126ea:	e04f      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126fc:	f000 fd70 	bl	80131e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	689a      	ldr	r2, [r3, #8]
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801270e:	609a      	str	r2, [r3, #8]
      break;
 8012710:	e03c      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012716:	683b      	ldr	r3, [r7, #0]
 8012718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801271e:	461a      	mov	r2, r3
 8012720:	f000 fce0 	bl	80130e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	2150      	movs	r1, #80	@ 0x50
 801272a:	4618      	mov	r0, r3
 801272c:	f000 fd3a 	bl	80131a4 <TIM_ITRx_SetConfig>
      break;
 8012730:	e02c      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012736:	683b      	ldr	r3, [r7, #0]
 8012738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801273e:	461a      	mov	r2, r3
 8012740:	f000 fcff 	bl	8013142 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	2160      	movs	r1, #96	@ 0x60
 801274a:	4618      	mov	r0, r3
 801274c:	f000 fd2a 	bl	80131a4 <TIM_ITRx_SetConfig>
      break;
 8012750:	e01c      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801275e:	461a      	mov	r2, r3
 8012760:	f000 fcc0 	bl	80130e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	2140      	movs	r1, #64	@ 0x40
 801276a:	4618      	mov	r0, r3
 801276c:	f000 fd1a 	bl	80131a4 <TIM_ITRx_SetConfig>
      break;
 8012770:	e00c      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	681a      	ldr	r2, [r3, #0]
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	4619      	mov	r1, r3
 801277c:	4610      	mov	r0, r2
 801277e:	f000 fd11 	bl	80131a4 <TIM_ITRx_SetConfig>
      break;
 8012782:	e003      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012784:	2301      	movs	r3, #1
 8012786:	73fb      	strb	r3, [r7, #15]
      break;
 8012788:	e000      	b.n	801278c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801278a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	2201      	movs	r2, #1
 8012790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	2200      	movs	r2, #0
 8012798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801279c:	7bfb      	ldrb	r3, [r7, #15]
}
 801279e:	4618      	mov	r0, r3
 80127a0:	3710      	adds	r7, #16
 80127a2:	46bd      	mov	sp, r7
 80127a4:	bd80      	pop	{r7, pc}
 80127a6:	bf00      	nop
 80127a8:	ffceff88 	.word	0xffceff88
 80127ac:	00100040 	.word	0x00100040
 80127b0:	00100030 	.word	0x00100030
 80127b4:	00100020 	.word	0x00100020

080127b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127b8:	b480      	push	{r7}
 80127ba:	b083      	sub	sp, #12
 80127bc:	af00      	add	r7, sp, #0
 80127be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127c0:	bf00      	nop
 80127c2:	370c      	adds	r7, #12
 80127c4:	46bd      	mov	sp, r7
 80127c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ca:	4770      	bx	lr

080127cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127cc:	b480      	push	{r7}
 80127ce:	b083      	sub	sp, #12
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127d4:	bf00      	nop
 80127d6:	370c      	adds	r7, #12
 80127d8:	46bd      	mov	sp, r7
 80127da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127de:	4770      	bx	lr

080127e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80127e0:	b480      	push	{r7}
 80127e2:	b083      	sub	sp, #12
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80127e8:	bf00      	nop
 80127ea:	370c      	adds	r7, #12
 80127ec:	46bd      	mov	sp, r7
 80127ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f2:	4770      	bx	lr

080127f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80127f4:	b480      	push	{r7}
 80127f6:	b083      	sub	sp, #12
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80127fc:	bf00      	nop
 80127fe:	370c      	adds	r7, #12
 8012800:	46bd      	mov	sp, r7
 8012802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012806:	4770      	bx	lr

08012808 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012808:	b480      	push	{r7}
 801280a:	b083      	sub	sp, #12
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012810:	bf00      	nop
 8012812:	370c      	adds	r7, #12
 8012814:	46bd      	mov	sp, r7
 8012816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281a:	4770      	bx	lr

0801281c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 801281c:	b480      	push	{r7}
 801281e:	b083      	sub	sp, #12
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8012824:	bf00      	nop
 8012826:	370c      	adds	r7, #12
 8012828:	46bd      	mov	sp, r7
 801282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282e:	4770      	bx	lr

08012830 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b084      	sub	sp, #16
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801283c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012842:	687a      	ldr	r2, [r7, #4]
 8012844:	429a      	cmp	r2, r3
 8012846:	d107      	bne.n	8012858 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012848:	68fb      	ldr	r3, [r7, #12]
 801284a:	2201      	movs	r2, #1
 801284c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	2201      	movs	r2, #1
 8012852:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012856:	e02a      	b.n	80128ae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801285c:	687a      	ldr	r2, [r7, #4]
 801285e:	429a      	cmp	r2, r3
 8012860:	d107      	bne.n	8012872 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	2202      	movs	r2, #2
 8012866:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	2201      	movs	r2, #1
 801286c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012870:	e01d      	b.n	80128ae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012876:	687a      	ldr	r2, [r7, #4]
 8012878:	429a      	cmp	r2, r3
 801287a:	d107      	bne.n	801288c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	2204      	movs	r2, #4
 8012880:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	2201      	movs	r2, #1
 8012886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801288a:	e010      	b.n	80128ae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012890:	687a      	ldr	r2, [r7, #4]
 8012892:	429a      	cmp	r2, r3
 8012894:	d107      	bne.n	80128a6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	2208      	movs	r2, #8
 801289a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	2201      	movs	r2, #1
 80128a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80128a4:	e003      	b.n	80128ae <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	2201      	movs	r2, #1
 80128aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80128ae:	68f8      	ldr	r0, [r7, #12]
 80128b0:	f7ff ffb4 	bl	801281c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	2200      	movs	r2, #0
 80128b8:	771a      	strb	r2, [r3, #28]
}
 80128ba:	bf00      	nop
 80128bc:	3710      	adds	r7, #16
 80128be:	46bd      	mov	sp, r7
 80128c0:	bd80      	pop	{r7, pc}

080128c2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80128c2:	b580      	push	{r7, lr}
 80128c4:	b084      	sub	sp, #16
 80128c6:	af00      	add	r7, sp, #0
 80128c8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80128ce:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128d4:	687a      	ldr	r2, [r7, #4]
 80128d6:	429a      	cmp	r2, r3
 80128d8:	d10b      	bne.n	80128f2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	2201      	movs	r2, #1
 80128de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	69db      	ldr	r3, [r3, #28]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d136      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	2201      	movs	r2, #1
 80128ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80128f0:	e031      	b.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80128f6:	687a      	ldr	r2, [r7, #4]
 80128f8:	429a      	cmp	r2, r3
 80128fa:	d10b      	bne.n	8012914 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	2202      	movs	r2, #2
 8012900:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	69db      	ldr	r3, [r3, #28]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d125      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	2201      	movs	r2, #1
 801290e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012912:	e020      	b.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012918:	687a      	ldr	r2, [r7, #4]
 801291a:	429a      	cmp	r2, r3
 801291c:	d10b      	bne.n	8012936 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	2204      	movs	r2, #4
 8012922:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	69db      	ldr	r3, [r3, #28]
 8012928:	2b00      	cmp	r3, #0
 801292a:	d114      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	2201      	movs	r2, #1
 8012930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012934:	e00f      	b.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801293a:	687a      	ldr	r2, [r7, #4]
 801293c:	429a      	cmp	r2, r3
 801293e:	d10a      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	2208      	movs	r2, #8
 8012944:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	69db      	ldr	r3, [r3, #28]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d103      	bne.n	8012956 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	2201      	movs	r2, #1
 8012952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012956:	68f8      	ldr	r0, [r7, #12]
 8012958:	f7ff ff42 	bl	80127e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	2200      	movs	r2, #0
 8012960:	771a      	strb	r2, [r3, #28]
}
 8012962:	bf00      	nop
 8012964:	3710      	adds	r7, #16
 8012966:	46bd      	mov	sp, r7
 8012968:	bd80      	pop	{r7, pc}

0801296a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801296a:	b580      	push	{r7, lr}
 801296c:	b084      	sub	sp, #16
 801296e:	af00      	add	r7, sp, #0
 8012970:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012976:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801297c:	687a      	ldr	r2, [r7, #4]
 801297e:	429a      	cmp	r2, r3
 8012980:	d103      	bne.n	801298a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	2201      	movs	r2, #1
 8012986:	771a      	strb	r2, [r3, #28]
 8012988:	e019      	b.n	80129be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801298e:	687a      	ldr	r2, [r7, #4]
 8012990:	429a      	cmp	r2, r3
 8012992:	d103      	bne.n	801299c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	2202      	movs	r2, #2
 8012998:	771a      	strb	r2, [r3, #28]
 801299a:	e010      	b.n	80129be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129a0:	687a      	ldr	r2, [r7, #4]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	d103      	bne.n	80129ae <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	2204      	movs	r2, #4
 80129aa:	771a      	strb	r2, [r3, #28]
 80129ac:	e007      	b.n	80129be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80129ae:	68fb      	ldr	r3, [r7, #12]
 80129b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80129b2:	687a      	ldr	r2, [r7, #4]
 80129b4:	429a      	cmp	r2, r3
 80129b6:	d102      	bne.n	80129be <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	2208      	movs	r2, #8
 80129bc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80129be:	68f8      	ldr	r0, [r7, #12]
 80129c0:	f7ff ff18 	bl	80127f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	2200      	movs	r2, #0
 80129c8:	771a      	strb	r2, [r3, #28]
}
 80129ca:	bf00      	nop
 80129cc:	3710      	adds	r7, #16
 80129ce:	46bd      	mov	sp, r7
 80129d0:	bd80      	pop	{r7, pc}
	...

080129d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80129d4:	b480      	push	{r7}
 80129d6:	b085      	sub	sp, #20
 80129d8:	af00      	add	r7, sp, #0
 80129da:	6078      	str	r0, [r7, #4]
 80129dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	4a4a      	ldr	r2, [pc, #296]	@ (8012b10 <TIM_Base_SetConfig+0x13c>)
 80129e8:	4293      	cmp	r3, r2
 80129ea:	d013      	beq.n	8012a14 <TIM_Base_SetConfig+0x40>
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80129f2:	d00f      	beq.n	8012a14 <TIM_Base_SetConfig+0x40>
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	4a47      	ldr	r2, [pc, #284]	@ (8012b14 <TIM_Base_SetConfig+0x140>)
 80129f8:	4293      	cmp	r3, r2
 80129fa:	d00b      	beq.n	8012a14 <TIM_Base_SetConfig+0x40>
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	4a46      	ldr	r2, [pc, #280]	@ (8012b18 <TIM_Base_SetConfig+0x144>)
 8012a00:	4293      	cmp	r3, r2
 8012a02:	d007      	beq.n	8012a14 <TIM_Base_SetConfig+0x40>
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	4a45      	ldr	r2, [pc, #276]	@ (8012b1c <TIM_Base_SetConfig+0x148>)
 8012a08:	4293      	cmp	r3, r2
 8012a0a:	d003      	beq.n	8012a14 <TIM_Base_SetConfig+0x40>
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	4a44      	ldr	r2, [pc, #272]	@ (8012b20 <TIM_Base_SetConfig+0x14c>)
 8012a10:	4293      	cmp	r3, r2
 8012a12:	d108      	bne.n	8012a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012a1c:	683b      	ldr	r3, [r7, #0]
 8012a1e:	685b      	ldr	r3, [r3, #4]
 8012a20:	68fa      	ldr	r2, [r7, #12]
 8012a22:	4313      	orrs	r3, r2
 8012a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	4a39      	ldr	r2, [pc, #228]	@ (8012b10 <TIM_Base_SetConfig+0x13c>)
 8012a2a:	4293      	cmp	r3, r2
 8012a2c:	d027      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a34:	d023      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	4a36      	ldr	r2, [pc, #216]	@ (8012b14 <TIM_Base_SetConfig+0x140>)
 8012a3a:	4293      	cmp	r3, r2
 8012a3c:	d01f      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	4a35      	ldr	r2, [pc, #212]	@ (8012b18 <TIM_Base_SetConfig+0x144>)
 8012a42:	4293      	cmp	r3, r2
 8012a44:	d01b      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	4a34      	ldr	r2, [pc, #208]	@ (8012b1c <TIM_Base_SetConfig+0x148>)
 8012a4a:	4293      	cmp	r3, r2
 8012a4c:	d017      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	4a33      	ldr	r2, [pc, #204]	@ (8012b20 <TIM_Base_SetConfig+0x14c>)
 8012a52:	4293      	cmp	r3, r2
 8012a54:	d013      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	4a32      	ldr	r2, [pc, #200]	@ (8012b24 <TIM_Base_SetConfig+0x150>)
 8012a5a:	4293      	cmp	r3, r2
 8012a5c:	d00f      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	4a31      	ldr	r2, [pc, #196]	@ (8012b28 <TIM_Base_SetConfig+0x154>)
 8012a62:	4293      	cmp	r3, r2
 8012a64:	d00b      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	4a30      	ldr	r2, [pc, #192]	@ (8012b2c <TIM_Base_SetConfig+0x158>)
 8012a6a:	4293      	cmp	r3, r2
 8012a6c:	d007      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	4a2f      	ldr	r2, [pc, #188]	@ (8012b30 <TIM_Base_SetConfig+0x15c>)
 8012a72:	4293      	cmp	r3, r2
 8012a74:	d003      	beq.n	8012a7e <TIM_Base_SetConfig+0xaa>
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	4a2e      	ldr	r2, [pc, #184]	@ (8012b34 <TIM_Base_SetConfig+0x160>)
 8012a7a:	4293      	cmp	r3, r2
 8012a7c:	d108      	bne.n	8012a90 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012a7e:	68fb      	ldr	r3, [r7, #12]
 8012a80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012a84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012a86:	683b      	ldr	r3, [r7, #0]
 8012a88:	68db      	ldr	r3, [r3, #12]
 8012a8a:	68fa      	ldr	r2, [r7, #12]
 8012a8c:	4313      	orrs	r3, r2
 8012a8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	695b      	ldr	r3, [r3, #20]
 8012a9a:	4313      	orrs	r3, r2
 8012a9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	68fa      	ldr	r2, [r7, #12]
 8012aa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	689a      	ldr	r2, [r3, #8]
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	681a      	ldr	r2, [r3, #0]
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	4a16      	ldr	r2, [pc, #88]	@ (8012b10 <TIM_Base_SetConfig+0x13c>)
 8012ab8:	4293      	cmp	r3, r2
 8012aba:	d00f      	beq.n	8012adc <TIM_Base_SetConfig+0x108>
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	4a18      	ldr	r2, [pc, #96]	@ (8012b20 <TIM_Base_SetConfig+0x14c>)
 8012ac0:	4293      	cmp	r3, r2
 8012ac2:	d00b      	beq.n	8012adc <TIM_Base_SetConfig+0x108>
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	4a17      	ldr	r2, [pc, #92]	@ (8012b24 <TIM_Base_SetConfig+0x150>)
 8012ac8:	4293      	cmp	r3, r2
 8012aca:	d007      	beq.n	8012adc <TIM_Base_SetConfig+0x108>
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	4a16      	ldr	r2, [pc, #88]	@ (8012b28 <TIM_Base_SetConfig+0x154>)
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	d003      	beq.n	8012adc <TIM_Base_SetConfig+0x108>
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	4a15      	ldr	r2, [pc, #84]	@ (8012b2c <TIM_Base_SetConfig+0x158>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	d103      	bne.n	8012ae4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012adc:	683b      	ldr	r3, [r7, #0]
 8012ade:	691a      	ldr	r2, [r3, #16]
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2201      	movs	r2, #1
 8012ae8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	691b      	ldr	r3, [r3, #16]
 8012aee:	f003 0301 	and.w	r3, r3, #1
 8012af2:	2b01      	cmp	r3, #1
 8012af4:	d105      	bne.n	8012b02 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	691b      	ldr	r3, [r3, #16]
 8012afa:	f023 0201 	bic.w	r2, r3, #1
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	611a      	str	r2, [r3, #16]
  }
}
 8012b02:	bf00      	nop
 8012b04:	3714      	adds	r7, #20
 8012b06:	46bd      	mov	sp, r7
 8012b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0c:	4770      	bx	lr
 8012b0e:	bf00      	nop
 8012b10:	40010000 	.word	0x40010000
 8012b14:	40000400 	.word	0x40000400
 8012b18:	40000800 	.word	0x40000800
 8012b1c:	40000c00 	.word	0x40000c00
 8012b20:	40010400 	.word	0x40010400
 8012b24:	40014000 	.word	0x40014000
 8012b28:	40014400 	.word	0x40014400
 8012b2c:	40014800 	.word	0x40014800
 8012b30:	4000e000 	.word	0x4000e000
 8012b34:	4000e400 	.word	0x4000e400

08012b38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b38:	b480      	push	{r7}
 8012b3a:	b087      	sub	sp, #28
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
 8012b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	6a1b      	ldr	r3, [r3, #32]
 8012b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	6a1b      	ldr	r3, [r3, #32]
 8012b4c:	f023 0201 	bic.w	r2, r3, #1
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	685b      	ldr	r3, [r3, #4]
 8012b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	699b      	ldr	r3, [r3, #24]
 8012b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012b60:	68fa      	ldr	r2, [r7, #12]
 8012b62:	4b37      	ldr	r3, [pc, #220]	@ (8012c40 <TIM_OC1_SetConfig+0x108>)
 8012b64:	4013      	ands	r3, r2
 8012b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	f023 0303 	bic.w	r3, r3, #3
 8012b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012b70:	683b      	ldr	r3, [r7, #0]
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	68fa      	ldr	r2, [r7, #12]
 8012b76:	4313      	orrs	r3, r2
 8012b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012b7a:	697b      	ldr	r3, [r7, #20]
 8012b7c:	f023 0302 	bic.w	r3, r3, #2
 8012b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012b82:	683b      	ldr	r3, [r7, #0]
 8012b84:	689b      	ldr	r3, [r3, #8]
 8012b86:	697a      	ldr	r2, [r7, #20]
 8012b88:	4313      	orrs	r3, r2
 8012b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8012c44 <TIM_OC1_SetConfig+0x10c>)
 8012b90:	4293      	cmp	r3, r2
 8012b92:	d00f      	beq.n	8012bb4 <TIM_OC1_SetConfig+0x7c>
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	4a2c      	ldr	r2, [pc, #176]	@ (8012c48 <TIM_OC1_SetConfig+0x110>)
 8012b98:	4293      	cmp	r3, r2
 8012b9a:	d00b      	beq.n	8012bb4 <TIM_OC1_SetConfig+0x7c>
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8012c4c <TIM_OC1_SetConfig+0x114>)
 8012ba0:	4293      	cmp	r3, r2
 8012ba2:	d007      	beq.n	8012bb4 <TIM_OC1_SetConfig+0x7c>
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8012c50 <TIM_OC1_SetConfig+0x118>)
 8012ba8:	4293      	cmp	r3, r2
 8012baa:	d003      	beq.n	8012bb4 <TIM_OC1_SetConfig+0x7c>
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	4a29      	ldr	r2, [pc, #164]	@ (8012c54 <TIM_OC1_SetConfig+0x11c>)
 8012bb0:	4293      	cmp	r3, r2
 8012bb2:	d10c      	bne.n	8012bce <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012bb4:	697b      	ldr	r3, [r7, #20]
 8012bb6:	f023 0308 	bic.w	r3, r3, #8
 8012bba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	68db      	ldr	r3, [r3, #12]
 8012bc0:	697a      	ldr	r2, [r7, #20]
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	f023 0304 	bic.w	r3, r3, #4
 8012bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8012c44 <TIM_OC1_SetConfig+0x10c>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d00f      	beq.n	8012bf6 <TIM_OC1_SetConfig+0xbe>
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	4a1b      	ldr	r2, [pc, #108]	@ (8012c48 <TIM_OC1_SetConfig+0x110>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d00b      	beq.n	8012bf6 <TIM_OC1_SetConfig+0xbe>
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	4a1a      	ldr	r2, [pc, #104]	@ (8012c4c <TIM_OC1_SetConfig+0x114>)
 8012be2:	4293      	cmp	r3, r2
 8012be4:	d007      	beq.n	8012bf6 <TIM_OC1_SetConfig+0xbe>
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	4a19      	ldr	r2, [pc, #100]	@ (8012c50 <TIM_OC1_SetConfig+0x118>)
 8012bea:	4293      	cmp	r3, r2
 8012bec:	d003      	beq.n	8012bf6 <TIM_OC1_SetConfig+0xbe>
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	4a18      	ldr	r2, [pc, #96]	@ (8012c54 <TIM_OC1_SetConfig+0x11c>)
 8012bf2:	4293      	cmp	r3, r2
 8012bf4:	d111      	bne.n	8012c1a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012bf6:	693b      	ldr	r3, [r7, #16]
 8012bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012bfe:	693b      	ldr	r3, [r7, #16]
 8012c00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012c06:	683b      	ldr	r3, [r7, #0]
 8012c08:	695b      	ldr	r3, [r3, #20]
 8012c0a:	693a      	ldr	r2, [r7, #16]
 8012c0c:	4313      	orrs	r3, r2
 8012c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	699b      	ldr	r3, [r3, #24]
 8012c14:	693a      	ldr	r2, [r7, #16]
 8012c16:	4313      	orrs	r3, r2
 8012c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	693a      	ldr	r2, [r7, #16]
 8012c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	68fa      	ldr	r2, [r7, #12]
 8012c24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012c26:	683b      	ldr	r3, [r7, #0]
 8012c28:	685a      	ldr	r2, [r3, #4]
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	697a      	ldr	r2, [r7, #20]
 8012c32:	621a      	str	r2, [r3, #32]
}
 8012c34:	bf00      	nop
 8012c36:	371c      	adds	r7, #28
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3e:	4770      	bx	lr
 8012c40:	fffeff8f 	.word	0xfffeff8f
 8012c44:	40010000 	.word	0x40010000
 8012c48:	40010400 	.word	0x40010400
 8012c4c:	40014000 	.word	0x40014000
 8012c50:	40014400 	.word	0x40014400
 8012c54:	40014800 	.word	0x40014800

08012c58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c58:	b480      	push	{r7}
 8012c5a:	b087      	sub	sp, #28
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
 8012c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	6a1b      	ldr	r3, [r3, #32]
 8012c66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	6a1b      	ldr	r3, [r3, #32]
 8012c6c:	f023 0210 	bic.w	r2, r3, #16
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	685b      	ldr	r3, [r3, #4]
 8012c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	699b      	ldr	r3, [r3, #24]
 8012c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012c80:	68fa      	ldr	r2, [r7, #12]
 8012c82:	4b34      	ldr	r3, [pc, #208]	@ (8012d54 <TIM_OC2_SetConfig+0xfc>)
 8012c84:	4013      	ands	r3, r2
 8012c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012c90:	683b      	ldr	r3, [r7, #0]
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	021b      	lsls	r3, r3, #8
 8012c96:	68fa      	ldr	r2, [r7, #12]
 8012c98:	4313      	orrs	r3, r2
 8012c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012c9c:	697b      	ldr	r3, [r7, #20]
 8012c9e:	f023 0320 	bic.w	r3, r3, #32
 8012ca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	689b      	ldr	r3, [r3, #8]
 8012ca8:	011b      	lsls	r3, r3, #4
 8012caa:	697a      	ldr	r2, [r7, #20]
 8012cac:	4313      	orrs	r3, r2
 8012cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	4a29      	ldr	r2, [pc, #164]	@ (8012d58 <TIM_OC2_SetConfig+0x100>)
 8012cb4:	4293      	cmp	r3, r2
 8012cb6:	d003      	beq.n	8012cc0 <TIM_OC2_SetConfig+0x68>
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	4a28      	ldr	r2, [pc, #160]	@ (8012d5c <TIM_OC2_SetConfig+0x104>)
 8012cbc:	4293      	cmp	r3, r2
 8012cbe:	d10d      	bne.n	8012cdc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012cc0:	697b      	ldr	r3, [r7, #20]
 8012cc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012cc8:	683b      	ldr	r3, [r7, #0]
 8012cca:	68db      	ldr	r3, [r3, #12]
 8012ccc:	011b      	lsls	r3, r3, #4
 8012cce:	697a      	ldr	r2, [r7, #20]
 8012cd0:	4313      	orrs	r3, r2
 8012cd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012cd4:	697b      	ldr	r3, [r7, #20]
 8012cd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012cda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	4a1e      	ldr	r2, [pc, #120]	@ (8012d58 <TIM_OC2_SetConfig+0x100>)
 8012ce0:	4293      	cmp	r3, r2
 8012ce2:	d00f      	beq.n	8012d04 <TIM_OC2_SetConfig+0xac>
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8012d5c <TIM_OC2_SetConfig+0x104>)
 8012ce8:	4293      	cmp	r3, r2
 8012cea:	d00b      	beq.n	8012d04 <TIM_OC2_SetConfig+0xac>
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	4a1c      	ldr	r2, [pc, #112]	@ (8012d60 <TIM_OC2_SetConfig+0x108>)
 8012cf0:	4293      	cmp	r3, r2
 8012cf2:	d007      	beq.n	8012d04 <TIM_OC2_SetConfig+0xac>
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8012d64 <TIM_OC2_SetConfig+0x10c>)
 8012cf8:	4293      	cmp	r3, r2
 8012cfa:	d003      	beq.n	8012d04 <TIM_OC2_SetConfig+0xac>
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	4a1a      	ldr	r2, [pc, #104]	@ (8012d68 <TIM_OC2_SetConfig+0x110>)
 8012d00:	4293      	cmp	r3, r2
 8012d02:	d113      	bne.n	8012d2c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012d04:	693b      	ldr	r3, [r7, #16]
 8012d06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012d0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012d0c:	693b      	ldr	r3, [r7, #16]
 8012d0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012d12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012d14:	683b      	ldr	r3, [r7, #0]
 8012d16:	695b      	ldr	r3, [r3, #20]
 8012d18:	009b      	lsls	r3, r3, #2
 8012d1a:	693a      	ldr	r2, [r7, #16]
 8012d1c:	4313      	orrs	r3, r2
 8012d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012d20:	683b      	ldr	r3, [r7, #0]
 8012d22:	699b      	ldr	r3, [r3, #24]
 8012d24:	009b      	lsls	r3, r3, #2
 8012d26:	693a      	ldr	r2, [r7, #16]
 8012d28:	4313      	orrs	r3, r2
 8012d2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	693a      	ldr	r2, [r7, #16]
 8012d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	68fa      	ldr	r2, [r7, #12]
 8012d36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012d38:	683b      	ldr	r3, [r7, #0]
 8012d3a:	685a      	ldr	r2, [r3, #4]
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	697a      	ldr	r2, [r7, #20]
 8012d44:	621a      	str	r2, [r3, #32]
}
 8012d46:	bf00      	nop
 8012d48:	371c      	adds	r7, #28
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d50:	4770      	bx	lr
 8012d52:	bf00      	nop
 8012d54:	feff8fff 	.word	0xfeff8fff
 8012d58:	40010000 	.word	0x40010000
 8012d5c:	40010400 	.word	0x40010400
 8012d60:	40014000 	.word	0x40014000
 8012d64:	40014400 	.word	0x40014400
 8012d68:	40014800 	.word	0x40014800

08012d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012d6c:	b480      	push	{r7}
 8012d6e:	b087      	sub	sp, #28
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
 8012d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6a1b      	ldr	r3, [r3, #32]
 8012d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	6a1b      	ldr	r3, [r3, #32]
 8012d80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	685b      	ldr	r3, [r3, #4]
 8012d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	69db      	ldr	r3, [r3, #28]
 8012d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012d94:	68fa      	ldr	r2, [r7, #12]
 8012d96:	4b33      	ldr	r3, [pc, #204]	@ (8012e64 <TIM_OC3_SetConfig+0xf8>)
 8012d98:	4013      	ands	r3, r2
 8012d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	f023 0303 	bic.w	r3, r3, #3
 8012da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012da4:	683b      	ldr	r3, [r7, #0]
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	68fa      	ldr	r2, [r7, #12]
 8012daa:	4313      	orrs	r3, r2
 8012dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012dae:	697b      	ldr	r3, [r7, #20]
 8012db0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012db6:	683b      	ldr	r3, [r7, #0]
 8012db8:	689b      	ldr	r3, [r3, #8]
 8012dba:	021b      	lsls	r3, r3, #8
 8012dbc:	697a      	ldr	r2, [r7, #20]
 8012dbe:	4313      	orrs	r3, r2
 8012dc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	4a28      	ldr	r2, [pc, #160]	@ (8012e68 <TIM_OC3_SetConfig+0xfc>)
 8012dc6:	4293      	cmp	r3, r2
 8012dc8:	d003      	beq.n	8012dd2 <TIM_OC3_SetConfig+0x66>
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	4a27      	ldr	r2, [pc, #156]	@ (8012e6c <TIM_OC3_SetConfig+0x100>)
 8012dce:	4293      	cmp	r3, r2
 8012dd0:	d10d      	bne.n	8012dee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012dd2:	697b      	ldr	r3, [r7, #20]
 8012dd4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012dda:	683b      	ldr	r3, [r7, #0]
 8012ddc:	68db      	ldr	r3, [r3, #12]
 8012dde:	021b      	lsls	r3, r3, #8
 8012de0:	697a      	ldr	r2, [r7, #20]
 8012de2:	4313      	orrs	r3, r2
 8012de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012de6:	697b      	ldr	r3, [r7, #20]
 8012de8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	4a1d      	ldr	r2, [pc, #116]	@ (8012e68 <TIM_OC3_SetConfig+0xfc>)
 8012df2:	4293      	cmp	r3, r2
 8012df4:	d00f      	beq.n	8012e16 <TIM_OC3_SetConfig+0xaa>
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	4a1c      	ldr	r2, [pc, #112]	@ (8012e6c <TIM_OC3_SetConfig+0x100>)
 8012dfa:	4293      	cmp	r3, r2
 8012dfc:	d00b      	beq.n	8012e16 <TIM_OC3_SetConfig+0xaa>
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	4a1b      	ldr	r2, [pc, #108]	@ (8012e70 <TIM_OC3_SetConfig+0x104>)
 8012e02:	4293      	cmp	r3, r2
 8012e04:	d007      	beq.n	8012e16 <TIM_OC3_SetConfig+0xaa>
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	4a1a      	ldr	r2, [pc, #104]	@ (8012e74 <TIM_OC3_SetConfig+0x108>)
 8012e0a:	4293      	cmp	r3, r2
 8012e0c:	d003      	beq.n	8012e16 <TIM_OC3_SetConfig+0xaa>
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	4a19      	ldr	r2, [pc, #100]	@ (8012e78 <TIM_OC3_SetConfig+0x10c>)
 8012e12:	4293      	cmp	r3, r2
 8012e14:	d113      	bne.n	8012e3e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012e16:	693b      	ldr	r3, [r7, #16]
 8012e18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012e1e:	693b      	ldr	r3, [r7, #16]
 8012e20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012e26:	683b      	ldr	r3, [r7, #0]
 8012e28:	695b      	ldr	r3, [r3, #20]
 8012e2a:	011b      	lsls	r3, r3, #4
 8012e2c:	693a      	ldr	r2, [r7, #16]
 8012e2e:	4313      	orrs	r3, r2
 8012e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012e32:	683b      	ldr	r3, [r7, #0]
 8012e34:	699b      	ldr	r3, [r3, #24]
 8012e36:	011b      	lsls	r3, r3, #4
 8012e38:	693a      	ldr	r2, [r7, #16]
 8012e3a:	4313      	orrs	r3, r2
 8012e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	693a      	ldr	r2, [r7, #16]
 8012e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	68fa      	ldr	r2, [r7, #12]
 8012e48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	685a      	ldr	r2, [r3, #4]
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	697a      	ldr	r2, [r7, #20]
 8012e56:	621a      	str	r2, [r3, #32]
}
 8012e58:	bf00      	nop
 8012e5a:	371c      	adds	r7, #28
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e62:	4770      	bx	lr
 8012e64:	fffeff8f 	.word	0xfffeff8f
 8012e68:	40010000 	.word	0x40010000
 8012e6c:	40010400 	.word	0x40010400
 8012e70:	40014000 	.word	0x40014000
 8012e74:	40014400 	.word	0x40014400
 8012e78:	40014800 	.word	0x40014800

08012e7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012e7c:	b480      	push	{r7}
 8012e7e:	b087      	sub	sp, #28
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	6078      	str	r0, [r7, #4]
 8012e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	6a1b      	ldr	r3, [r3, #32]
 8012e8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	6a1b      	ldr	r3, [r3, #32]
 8012e90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	685b      	ldr	r3, [r3, #4]
 8012e9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	69db      	ldr	r3, [r3, #28]
 8012ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012ea4:	68fa      	ldr	r2, [r7, #12]
 8012ea6:	4b24      	ldr	r3, [pc, #144]	@ (8012f38 <TIM_OC4_SetConfig+0xbc>)
 8012ea8:	4013      	ands	r3, r2
 8012eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	021b      	lsls	r3, r3, #8
 8012eba:	68fa      	ldr	r2, [r7, #12]
 8012ebc:	4313      	orrs	r3, r2
 8012ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012ec0:	693b      	ldr	r3, [r7, #16]
 8012ec2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012ec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012ec8:	683b      	ldr	r3, [r7, #0]
 8012eca:	689b      	ldr	r3, [r3, #8]
 8012ecc:	031b      	lsls	r3, r3, #12
 8012ece:	693a      	ldr	r2, [r7, #16]
 8012ed0:	4313      	orrs	r3, r2
 8012ed2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	4a19      	ldr	r2, [pc, #100]	@ (8012f3c <TIM_OC4_SetConfig+0xc0>)
 8012ed8:	4293      	cmp	r3, r2
 8012eda:	d00f      	beq.n	8012efc <TIM_OC4_SetConfig+0x80>
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	4a18      	ldr	r2, [pc, #96]	@ (8012f40 <TIM_OC4_SetConfig+0xc4>)
 8012ee0:	4293      	cmp	r3, r2
 8012ee2:	d00b      	beq.n	8012efc <TIM_OC4_SetConfig+0x80>
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	4a17      	ldr	r2, [pc, #92]	@ (8012f44 <TIM_OC4_SetConfig+0xc8>)
 8012ee8:	4293      	cmp	r3, r2
 8012eea:	d007      	beq.n	8012efc <TIM_OC4_SetConfig+0x80>
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	4a16      	ldr	r2, [pc, #88]	@ (8012f48 <TIM_OC4_SetConfig+0xcc>)
 8012ef0:	4293      	cmp	r3, r2
 8012ef2:	d003      	beq.n	8012efc <TIM_OC4_SetConfig+0x80>
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	4a15      	ldr	r2, [pc, #84]	@ (8012f4c <TIM_OC4_SetConfig+0xd0>)
 8012ef8:	4293      	cmp	r3, r2
 8012efa:	d109      	bne.n	8012f10 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012efc:	697b      	ldr	r3, [r7, #20]
 8012efe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012f02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	695b      	ldr	r3, [r3, #20]
 8012f08:	019b      	lsls	r3, r3, #6
 8012f0a:	697a      	ldr	r2, [r7, #20]
 8012f0c:	4313      	orrs	r3, r2
 8012f0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	697a      	ldr	r2, [r7, #20]
 8012f14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	68fa      	ldr	r2, [r7, #12]
 8012f1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012f1c:	683b      	ldr	r3, [r7, #0]
 8012f1e:	685a      	ldr	r2, [r3, #4]
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	693a      	ldr	r2, [r7, #16]
 8012f28:	621a      	str	r2, [r3, #32]
}
 8012f2a:	bf00      	nop
 8012f2c:	371c      	adds	r7, #28
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f34:	4770      	bx	lr
 8012f36:	bf00      	nop
 8012f38:	feff8fff 	.word	0xfeff8fff
 8012f3c:	40010000 	.word	0x40010000
 8012f40:	40010400 	.word	0x40010400
 8012f44:	40014000 	.word	0x40014000
 8012f48:	40014400 	.word	0x40014400
 8012f4c:	40014800 	.word	0x40014800

08012f50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012f50:	b480      	push	{r7}
 8012f52:	b087      	sub	sp, #28
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	6a1b      	ldr	r3, [r3, #32]
 8012f5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	6a1b      	ldr	r3, [r3, #32]
 8012f64:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	685b      	ldr	r3, [r3, #4]
 8012f70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012f78:	68fa      	ldr	r2, [r7, #12]
 8012f7a:	4b21      	ldr	r3, [pc, #132]	@ (8013000 <TIM_OC5_SetConfig+0xb0>)
 8012f7c:	4013      	ands	r3, r2
 8012f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	68fa      	ldr	r2, [r7, #12]
 8012f86:	4313      	orrs	r3, r2
 8012f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012f8a:	693b      	ldr	r3, [r7, #16]
 8012f8c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012f90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012f92:	683b      	ldr	r3, [r7, #0]
 8012f94:	689b      	ldr	r3, [r3, #8]
 8012f96:	041b      	lsls	r3, r3, #16
 8012f98:	693a      	ldr	r2, [r7, #16]
 8012f9a:	4313      	orrs	r3, r2
 8012f9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	4a18      	ldr	r2, [pc, #96]	@ (8013004 <TIM_OC5_SetConfig+0xb4>)
 8012fa2:	4293      	cmp	r3, r2
 8012fa4:	d00f      	beq.n	8012fc6 <TIM_OC5_SetConfig+0x76>
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	4a17      	ldr	r2, [pc, #92]	@ (8013008 <TIM_OC5_SetConfig+0xb8>)
 8012faa:	4293      	cmp	r3, r2
 8012fac:	d00b      	beq.n	8012fc6 <TIM_OC5_SetConfig+0x76>
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	4a16      	ldr	r2, [pc, #88]	@ (801300c <TIM_OC5_SetConfig+0xbc>)
 8012fb2:	4293      	cmp	r3, r2
 8012fb4:	d007      	beq.n	8012fc6 <TIM_OC5_SetConfig+0x76>
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	4a15      	ldr	r2, [pc, #84]	@ (8013010 <TIM_OC5_SetConfig+0xc0>)
 8012fba:	4293      	cmp	r3, r2
 8012fbc:	d003      	beq.n	8012fc6 <TIM_OC5_SetConfig+0x76>
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	4a14      	ldr	r2, [pc, #80]	@ (8013014 <TIM_OC5_SetConfig+0xc4>)
 8012fc2:	4293      	cmp	r3, r2
 8012fc4:	d109      	bne.n	8012fda <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012fce:	683b      	ldr	r3, [r7, #0]
 8012fd0:	695b      	ldr	r3, [r3, #20]
 8012fd2:	021b      	lsls	r3, r3, #8
 8012fd4:	697a      	ldr	r2, [r7, #20]
 8012fd6:	4313      	orrs	r3, r2
 8012fd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	697a      	ldr	r2, [r7, #20]
 8012fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	68fa      	ldr	r2, [r7, #12]
 8012fe4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012fe6:	683b      	ldr	r3, [r7, #0]
 8012fe8:	685a      	ldr	r2, [r3, #4]
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	693a      	ldr	r2, [r7, #16]
 8012ff2:	621a      	str	r2, [r3, #32]
}
 8012ff4:	bf00      	nop
 8012ff6:	371c      	adds	r7, #28
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ffe:	4770      	bx	lr
 8013000:	fffeff8f 	.word	0xfffeff8f
 8013004:	40010000 	.word	0x40010000
 8013008:	40010400 	.word	0x40010400
 801300c:	40014000 	.word	0x40014000
 8013010:	40014400 	.word	0x40014400
 8013014:	40014800 	.word	0x40014800

08013018 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013018:	b480      	push	{r7}
 801301a:	b087      	sub	sp, #28
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
 8013020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	6a1b      	ldr	r3, [r3, #32]
 8013026:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	6a1b      	ldr	r3, [r3, #32]
 801302c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	685b      	ldr	r3, [r3, #4]
 8013038:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801303e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013040:	68fa      	ldr	r2, [r7, #12]
 8013042:	4b22      	ldr	r3, [pc, #136]	@ (80130cc <TIM_OC6_SetConfig+0xb4>)
 8013044:	4013      	ands	r3, r2
 8013046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013048:	683b      	ldr	r3, [r7, #0]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	021b      	lsls	r3, r3, #8
 801304e:	68fa      	ldr	r2, [r7, #12]
 8013050:	4313      	orrs	r3, r2
 8013052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013054:	693b      	ldr	r3, [r7, #16]
 8013056:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801305a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801305c:	683b      	ldr	r3, [r7, #0]
 801305e:	689b      	ldr	r3, [r3, #8]
 8013060:	051b      	lsls	r3, r3, #20
 8013062:	693a      	ldr	r2, [r7, #16]
 8013064:	4313      	orrs	r3, r2
 8013066:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	4a19      	ldr	r2, [pc, #100]	@ (80130d0 <TIM_OC6_SetConfig+0xb8>)
 801306c:	4293      	cmp	r3, r2
 801306e:	d00f      	beq.n	8013090 <TIM_OC6_SetConfig+0x78>
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	4a18      	ldr	r2, [pc, #96]	@ (80130d4 <TIM_OC6_SetConfig+0xbc>)
 8013074:	4293      	cmp	r3, r2
 8013076:	d00b      	beq.n	8013090 <TIM_OC6_SetConfig+0x78>
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	4a17      	ldr	r2, [pc, #92]	@ (80130d8 <TIM_OC6_SetConfig+0xc0>)
 801307c:	4293      	cmp	r3, r2
 801307e:	d007      	beq.n	8013090 <TIM_OC6_SetConfig+0x78>
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	4a16      	ldr	r2, [pc, #88]	@ (80130dc <TIM_OC6_SetConfig+0xc4>)
 8013084:	4293      	cmp	r3, r2
 8013086:	d003      	beq.n	8013090 <TIM_OC6_SetConfig+0x78>
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	4a15      	ldr	r2, [pc, #84]	@ (80130e0 <TIM_OC6_SetConfig+0xc8>)
 801308c:	4293      	cmp	r3, r2
 801308e:	d109      	bne.n	80130a4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013090:	697b      	ldr	r3, [r7, #20]
 8013092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8013096:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013098:	683b      	ldr	r3, [r7, #0]
 801309a:	695b      	ldr	r3, [r3, #20]
 801309c:	029b      	lsls	r3, r3, #10
 801309e:	697a      	ldr	r2, [r7, #20]
 80130a0:	4313      	orrs	r3, r2
 80130a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	697a      	ldr	r2, [r7, #20]
 80130a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	68fa      	ldr	r2, [r7, #12]
 80130ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	685a      	ldr	r2, [r3, #4]
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	693a      	ldr	r2, [r7, #16]
 80130bc:	621a      	str	r2, [r3, #32]
}
 80130be:	bf00      	nop
 80130c0:	371c      	adds	r7, #28
 80130c2:	46bd      	mov	sp, r7
 80130c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c8:	4770      	bx	lr
 80130ca:	bf00      	nop
 80130cc:	feff8fff 	.word	0xfeff8fff
 80130d0:	40010000 	.word	0x40010000
 80130d4:	40010400 	.word	0x40010400
 80130d8:	40014000 	.word	0x40014000
 80130dc:	40014400 	.word	0x40014400
 80130e0:	40014800 	.word	0x40014800

080130e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80130e4:	b480      	push	{r7}
 80130e6:	b087      	sub	sp, #28
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	60f8      	str	r0, [r7, #12]
 80130ec:	60b9      	str	r1, [r7, #8]
 80130ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	6a1b      	ldr	r3, [r3, #32]
 80130f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	6a1b      	ldr	r3, [r3, #32]
 80130fa:	f023 0201 	bic.w	r2, r3, #1
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	699b      	ldr	r3, [r3, #24]
 8013106:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013108:	693b      	ldr	r3, [r7, #16]
 801310a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801310e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	011b      	lsls	r3, r3, #4
 8013114:	693a      	ldr	r2, [r7, #16]
 8013116:	4313      	orrs	r3, r2
 8013118:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801311a:	697b      	ldr	r3, [r7, #20]
 801311c:	f023 030a 	bic.w	r3, r3, #10
 8013120:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013122:	697a      	ldr	r2, [r7, #20]
 8013124:	68bb      	ldr	r3, [r7, #8]
 8013126:	4313      	orrs	r3, r2
 8013128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	693a      	ldr	r2, [r7, #16]
 801312e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	697a      	ldr	r2, [r7, #20]
 8013134:	621a      	str	r2, [r3, #32]
}
 8013136:	bf00      	nop
 8013138:	371c      	adds	r7, #28
 801313a:	46bd      	mov	sp, r7
 801313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013140:	4770      	bx	lr

08013142 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013142:	b480      	push	{r7}
 8013144:	b087      	sub	sp, #28
 8013146:	af00      	add	r7, sp, #0
 8013148:	60f8      	str	r0, [r7, #12]
 801314a:	60b9      	str	r1, [r7, #8]
 801314c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	6a1b      	ldr	r3, [r3, #32]
 8013152:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	6a1b      	ldr	r3, [r3, #32]
 8013158:	f023 0210 	bic.w	r2, r3, #16
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	699b      	ldr	r3, [r3, #24]
 8013164:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013166:	693b      	ldr	r3, [r7, #16]
 8013168:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801316c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	031b      	lsls	r3, r3, #12
 8013172:	693a      	ldr	r2, [r7, #16]
 8013174:	4313      	orrs	r3, r2
 8013176:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013178:	697b      	ldr	r3, [r7, #20]
 801317a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801317e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013180:	68bb      	ldr	r3, [r7, #8]
 8013182:	011b      	lsls	r3, r3, #4
 8013184:	697a      	ldr	r2, [r7, #20]
 8013186:	4313      	orrs	r3, r2
 8013188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	693a      	ldr	r2, [r7, #16]
 801318e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	697a      	ldr	r2, [r7, #20]
 8013194:	621a      	str	r2, [r3, #32]
}
 8013196:	bf00      	nop
 8013198:	371c      	adds	r7, #28
 801319a:	46bd      	mov	sp, r7
 801319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a0:	4770      	bx	lr
	...

080131a4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80131a4:	b480      	push	{r7}
 80131a6:	b085      	sub	sp, #20
 80131a8:	af00      	add	r7, sp, #0
 80131aa:	6078      	str	r0, [r7, #4]
 80131ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	689b      	ldr	r3, [r3, #8]
 80131b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80131b4:	68fa      	ldr	r2, [r7, #12]
 80131b6:	4b09      	ldr	r3, [pc, #36]	@ (80131dc <TIM_ITRx_SetConfig+0x38>)
 80131b8:	4013      	ands	r3, r2
 80131ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80131bc:	683a      	ldr	r2, [r7, #0]
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	4313      	orrs	r3, r2
 80131c2:	f043 0307 	orr.w	r3, r3, #7
 80131c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	68fa      	ldr	r2, [r7, #12]
 80131cc:	609a      	str	r2, [r3, #8]
}
 80131ce:	bf00      	nop
 80131d0:	3714      	adds	r7, #20
 80131d2:	46bd      	mov	sp, r7
 80131d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d8:	4770      	bx	lr
 80131da:	bf00      	nop
 80131dc:	ffcfff8f 	.word	0xffcfff8f

080131e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80131e0:	b480      	push	{r7}
 80131e2:	b087      	sub	sp, #28
 80131e4:	af00      	add	r7, sp, #0
 80131e6:	60f8      	str	r0, [r7, #12]
 80131e8:	60b9      	str	r1, [r7, #8]
 80131ea:	607a      	str	r2, [r7, #4]
 80131ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	689b      	ldr	r3, [r3, #8]
 80131f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80131f4:	697b      	ldr	r3, [r7, #20]
 80131f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80131fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80131fc:	683b      	ldr	r3, [r7, #0]
 80131fe:	021a      	lsls	r2, r3, #8
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	431a      	orrs	r2, r3
 8013204:	68bb      	ldr	r3, [r7, #8]
 8013206:	4313      	orrs	r3, r2
 8013208:	697a      	ldr	r2, [r7, #20]
 801320a:	4313      	orrs	r3, r2
 801320c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	697a      	ldr	r2, [r7, #20]
 8013212:	609a      	str	r2, [r3, #8]
}
 8013214:	bf00      	nop
 8013216:	371c      	adds	r7, #28
 8013218:	46bd      	mov	sp, r7
 801321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321e:	4770      	bx	lr

08013220 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013220:	b480      	push	{r7}
 8013222:	b087      	sub	sp, #28
 8013224:	af00      	add	r7, sp, #0
 8013226:	60f8      	str	r0, [r7, #12]
 8013228:	60b9      	str	r1, [r7, #8]
 801322a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801322c:	68bb      	ldr	r3, [r7, #8]
 801322e:	f003 031f 	and.w	r3, r3, #31
 8013232:	2201      	movs	r2, #1
 8013234:	fa02 f303 	lsl.w	r3, r2, r3
 8013238:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	6a1a      	ldr	r2, [r3, #32]
 801323e:	697b      	ldr	r3, [r7, #20]
 8013240:	43db      	mvns	r3, r3
 8013242:	401a      	ands	r2, r3
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	6a1a      	ldr	r2, [r3, #32]
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	f003 031f 	and.w	r3, r3, #31
 8013252:	6879      	ldr	r1, [r7, #4]
 8013254:	fa01 f303 	lsl.w	r3, r1, r3
 8013258:	431a      	orrs	r2, r3
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	621a      	str	r2, [r3, #32]
}
 801325e:	bf00      	nop
 8013260:	371c      	adds	r7, #28
 8013262:	46bd      	mov	sp, r7
 8013264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013268:	4770      	bx	lr
	...

0801326c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801326c:	b480      	push	{r7}
 801326e:	b085      	sub	sp, #20
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
 8013274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801327c:	2b01      	cmp	r3, #1
 801327e:	d101      	bne.n	8013284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013280:	2302      	movs	r3, #2
 8013282:	e077      	b.n	8013374 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	2201      	movs	r2, #1
 8013288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	2202      	movs	r2, #2
 8013290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	685b      	ldr	r3, [r3, #4]
 801329a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	689b      	ldr	r3, [r3, #8]
 80132a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	4a35      	ldr	r2, [pc, #212]	@ (8013380 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80132aa:	4293      	cmp	r3, r2
 80132ac:	d004      	beq.n	80132b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	4a34      	ldr	r2, [pc, #208]	@ (8013384 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80132b4:	4293      	cmp	r3, r2
 80132b6:	d108      	bne.n	80132ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80132be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80132c0:	683b      	ldr	r3, [r7, #0]
 80132c2:	685b      	ldr	r3, [r3, #4]
 80132c4:	68fa      	ldr	r2, [r7, #12]
 80132c6:	4313      	orrs	r3, r2
 80132c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80132d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	68fa      	ldr	r2, [r7, #12]
 80132d8:	4313      	orrs	r3, r2
 80132da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	68fa      	ldr	r2, [r7, #12]
 80132e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	4a25      	ldr	r2, [pc, #148]	@ (8013380 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80132ea:	4293      	cmp	r3, r2
 80132ec:	d02c      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	681b      	ldr	r3, [r3, #0]
 80132f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80132f6:	d027      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	4a22      	ldr	r2, [pc, #136]	@ (8013388 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80132fe:	4293      	cmp	r3, r2
 8013300:	d022      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	4a21      	ldr	r2, [pc, #132]	@ (801338c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8013308:	4293      	cmp	r3, r2
 801330a:	d01d      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	4a1f      	ldr	r2, [pc, #124]	@ (8013390 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8013312:	4293      	cmp	r3, r2
 8013314:	d018      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	4a1a      	ldr	r2, [pc, #104]	@ (8013384 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801331c:	4293      	cmp	r3, r2
 801331e:	d013      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	4a1b      	ldr	r2, [pc, #108]	@ (8013394 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013326:	4293      	cmp	r3, r2
 8013328:	d00e      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	4a1a      	ldr	r2, [pc, #104]	@ (8013398 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8013330:	4293      	cmp	r3, r2
 8013332:	d009      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	4a18      	ldr	r2, [pc, #96]	@ (801339c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801333a:	4293      	cmp	r3, r2
 801333c:	d004      	beq.n	8013348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	4a17      	ldr	r2, [pc, #92]	@ (80133a0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8013344:	4293      	cmp	r3, r2
 8013346:	d10c      	bne.n	8013362 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013348:	68bb      	ldr	r3, [r7, #8]
 801334a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801334e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013350:	683b      	ldr	r3, [r7, #0]
 8013352:	689b      	ldr	r3, [r3, #8]
 8013354:	68ba      	ldr	r2, [r7, #8]
 8013356:	4313      	orrs	r3, r2
 8013358:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	681b      	ldr	r3, [r3, #0]
 801335e:	68ba      	ldr	r2, [r7, #8]
 8013360:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2201      	movs	r2, #1
 8013366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	2200      	movs	r2, #0
 801336e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013372:	2300      	movs	r3, #0
}
 8013374:	4618      	mov	r0, r3
 8013376:	3714      	adds	r7, #20
 8013378:	46bd      	mov	sp, r7
 801337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337e:	4770      	bx	lr
 8013380:	40010000 	.word	0x40010000
 8013384:	40010400 	.word	0x40010400
 8013388:	40000400 	.word	0x40000400
 801338c:	40000800 	.word	0x40000800
 8013390:	40000c00 	.word	0x40000c00
 8013394:	40001800 	.word	0x40001800
 8013398:	40014000 	.word	0x40014000
 801339c:	4000e000 	.word	0x4000e000
 80133a0:	4000e400 	.word	0x4000e400

080133a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80133a4:	b480      	push	{r7}
 80133a6:	b083      	sub	sp, #12
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80133ac:	bf00      	nop
 80133ae:	370c      	adds	r7, #12
 80133b0:	46bd      	mov	sp, r7
 80133b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b6:	4770      	bx	lr

080133b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80133b8:	b480      	push	{r7}
 80133ba:	b083      	sub	sp, #12
 80133bc:	af00      	add	r7, sp, #0
 80133be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80133c0:	bf00      	nop
 80133c2:	370c      	adds	r7, #12
 80133c4:	46bd      	mov	sp, r7
 80133c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ca:	4770      	bx	lr

080133cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80133cc:	b480      	push	{r7}
 80133ce:	b083      	sub	sp, #12
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80133d4:	bf00      	nop
 80133d6:	370c      	adds	r7, #12
 80133d8:	46bd      	mov	sp, r7
 80133da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133de:	4770      	bx	lr

080133e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b082      	sub	sp, #8
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d101      	bne.n	80133f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80133ee:	2301      	movs	r3, #1
 80133f0:	e042      	b.n	8013478 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d106      	bne.n	801340a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	2200      	movs	r2, #0
 8013400:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013404:	6878      	ldr	r0, [r7, #4]
 8013406:	f7ef fb4b 	bl	8002aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	2224      	movs	r2, #36	@ 0x24
 801340e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	681a      	ldr	r2, [r3, #0]
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	f022 0201 	bic.w	r2, r2, #1
 8013420:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013426:	2b00      	cmp	r3, #0
 8013428:	d002      	beq.n	8013430 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801342a:	6878      	ldr	r0, [r7, #4]
 801342c:	f000 fe94 	bl	8014158 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013430:	6878      	ldr	r0, [r7, #4]
 8013432:	f000 f825 	bl	8013480 <UART_SetConfig>
 8013436:	4603      	mov	r3, r0
 8013438:	2b01      	cmp	r3, #1
 801343a:	d101      	bne.n	8013440 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801343c:	2301      	movs	r3, #1
 801343e:	e01b      	b.n	8013478 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	685a      	ldr	r2, [r3, #4]
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801344e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	689a      	ldr	r2, [r3, #8]
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801345e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	681a      	ldr	r2, [r3, #0]
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	f042 0201 	orr.w	r2, r2, #1
 801346e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f000 ff13 	bl	801429c <UART_CheckIdleState>
 8013476:	4603      	mov	r3, r0
}
 8013478:	4618      	mov	r0, r3
 801347a:	3708      	adds	r7, #8
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}

08013480 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013484:	b092      	sub	sp, #72	@ 0x48
 8013486:	af00      	add	r7, sp, #0
 8013488:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801348a:	2300      	movs	r3, #0
 801348c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013490:	697b      	ldr	r3, [r7, #20]
 8013492:	689a      	ldr	r2, [r3, #8]
 8013494:	697b      	ldr	r3, [r7, #20]
 8013496:	691b      	ldr	r3, [r3, #16]
 8013498:	431a      	orrs	r2, r3
 801349a:	697b      	ldr	r3, [r7, #20]
 801349c:	695b      	ldr	r3, [r3, #20]
 801349e:	431a      	orrs	r2, r3
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	69db      	ldr	r3, [r3, #28]
 80134a4:	4313      	orrs	r3, r2
 80134a6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	681a      	ldr	r2, [r3, #0]
 80134ae:	4bbe      	ldr	r3, [pc, #760]	@ (80137a8 <UART_SetConfig+0x328>)
 80134b0:	4013      	ands	r3, r2
 80134b2:	697a      	ldr	r2, [r7, #20]
 80134b4:	6812      	ldr	r2, [r2, #0]
 80134b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80134b8:	430b      	orrs	r3, r1
 80134ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80134bc:	697b      	ldr	r3, [r7, #20]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	685b      	ldr	r3, [r3, #4]
 80134c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	68da      	ldr	r2, [r3, #12]
 80134ca:	697b      	ldr	r3, [r7, #20]
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	430a      	orrs	r2, r1
 80134d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80134d2:	697b      	ldr	r3, [r7, #20]
 80134d4:	699b      	ldr	r3, [r3, #24]
 80134d6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80134d8:	697b      	ldr	r3, [r7, #20]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	4ab3      	ldr	r2, [pc, #716]	@ (80137ac <UART_SetConfig+0x32c>)
 80134de:	4293      	cmp	r3, r2
 80134e0:	d004      	beq.n	80134ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80134e2:	697b      	ldr	r3, [r7, #20]
 80134e4:	6a1b      	ldr	r3, [r3, #32]
 80134e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80134e8:	4313      	orrs	r3, r2
 80134ea:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80134ec:	697b      	ldr	r3, [r7, #20]
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	689a      	ldr	r2, [r3, #8]
 80134f2:	4baf      	ldr	r3, [pc, #700]	@ (80137b0 <UART_SetConfig+0x330>)
 80134f4:	4013      	ands	r3, r2
 80134f6:	697a      	ldr	r2, [r7, #20]
 80134f8:	6812      	ldr	r2, [r2, #0]
 80134fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80134fc:	430b      	orrs	r3, r1
 80134fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013500:	697b      	ldr	r3, [r7, #20]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013506:	f023 010f 	bic.w	r1, r3, #15
 801350a:	697b      	ldr	r3, [r7, #20]
 801350c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801350e:	697b      	ldr	r3, [r7, #20]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	430a      	orrs	r2, r1
 8013514:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013516:	697b      	ldr	r3, [r7, #20]
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	4aa6      	ldr	r2, [pc, #664]	@ (80137b4 <UART_SetConfig+0x334>)
 801351c:	4293      	cmp	r3, r2
 801351e:	d177      	bne.n	8013610 <UART_SetConfig+0x190>
 8013520:	4ba5      	ldr	r3, [pc, #660]	@ (80137b8 <UART_SetConfig+0x338>)
 8013522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013524:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013528:	2b28      	cmp	r3, #40	@ 0x28
 801352a:	d86d      	bhi.n	8013608 <UART_SetConfig+0x188>
 801352c:	a201      	add	r2, pc, #4	@ (adr r2, 8013534 <UART_SetConfig+0xb4>)
 801352e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013532:	bf00      	nop
 8013534:	080135d9 	.word	0x080135d9
 8013538:	08013609 	.word	0x08013609
 801353c:	08013609 	.word	0x08013609
 8013540:	08013609 	.word	0x08013609
 8013544:	08013609 	.word	0x08013609
 8013548:	08013609 	.word	0x08013609
 801354c:	08013609 	.word	0x08013609
 8013550:	08013609 	.word	0x08013609
 8013554:	080135e1 	.word	0x080135e1
 8013558:	08013609 	.word	0x08013609
 801355c:	08013609 	.word	0x08013609
 8013560:	08013609 	.word	0x08013609
 8013564:	08013609 	.word	0x08013609
 8013568:	08013609 	.word	0x08013609
 801356c:	08013609 	.word	0x08013609
 8013570:	08013609 	.word	0x08013609
 8013574:	080135e9 	.word	0x080135e9
 8013578:	08013609 	.word	0x08013609
 801357c:	08013609 	.word	0x08013609
 8013580:	08013609 	.word	0x08013609
 8013584:	08013609 	.word	0x08013609
 8013588:	08013609 	.word	0x08013609
 801358c:	08013609 	.word	0x08013609
 8013590:	08013609 	.word	0x08013609
 8013594:	080135f1 	.word	0x080135f1
 8013598:	08013609 	.word	0x08013609
 801359c:	08013609 	.word	0x08013609
 80135a0:	08013609 	.word	0x08013609
 80135a4:	08013609 	.word	0x08013609
 80135a8:	08013609 	.word	0x08013609
 80135ac:	08013609 	.word	0x08013609
 80135b0:	08013609 	.word	0x08013609
 80135b4:	080135f9 	.word	0x080135f9
 80135b8:	08013609 	.word	0x08013609
 80135bc:	08013609 	.word	0x08013609
 80135c0:	08013609 	.word	0x08013609
 80135c4:	08013609 	.word	0x08013609
 80135c8:	08013609 	.word	0x08013609
 80135cc:	08013609 	.word	0x08013609
 80135d0:	08013609 	.word	0x08013609
 80135d4:	08013601 	.word	0x08013601
 80135d8:	2301      	movs	r3, #1
 80135da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135de:	e326      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80135e0:	2304      	movs	r3, #4
 80135e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135e6:	e322      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80135e8:	2308      	movs	r3, #8
 80135ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135ee:	e31e      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80135f0:	2310      	movs	r3, #16
 80135f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135f6:	e31a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80135f8:	2320      	movs	r3, #32
 80135fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135fe:	e316      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013600:	2340      	movs	r3, #64	@ 0x40
 8013602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013606:	e312      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013608:	2380      	movs	r3, #128	@ 0x80
 801360a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801360e:	e30e      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013610:	697b      	ldr	r3, [r7, #20]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	4a69      	ldr	r2, [pc, #420]	@ (80137bc <UART_SetConfig+0x33c>)
 8013616:	4293      	cmp	r3, r2
 8013618:	d130      	bne.n	801367c <UART_SetConfig+0x1fc>
 801361a:	4b67      	ldr	r3, [pc, #412]	@ (80137b8 <UART_SetConfig+0x338>)
 801361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801361e:	f003 0307 	and.w	r3, r3, #7
 8013622:	2b05      	cmp	r3, #5
 8013624:	d826      	bhi.n	8013674 <UART_SetConfig+0x1f4>
 8013626:	a201      	add	r2, pc, #4	@ (adr r2, 801362c <UART_SetConfig+0x1ac>)
 8013628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801362c:	08013645 	.word	0x08013645
 8013630:	0801364d 	.word	0x0801364d
 8013634:	08013655 	.word	0x08013655
 8013638:	0801365d 	.word	0x0801365d
 801363c:	08013665 	.word	0x08013665
 8013640:	0801366d 	.word	0x0801366d
 8013644:	2300      	movs	r3, #0
 8013646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801364a:	e2f0      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801364c:	2304      	movs	r3, #4
 801364e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013652:	e2ec      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013654:	2308      	movs	r3, #8
 8013656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801365a:	e2e8      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801365c:	2310      	movs	r3, #16
 801365e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013662:	e2e4      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013664:	2320      	movs	r3, #32
 8013666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801366a:	e2e0      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801366c:	2340      	movs	r3, #64	@ 0x40
 801366e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013672:	e2dc      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013674:	2380      	movs	r3, #128	@ 0x80
 8013676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801367a:	e2d8      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801367c:	697b      	ldr	r3, [r7, #20]
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	4a4f      	ldr	r2, [pc, #316]	@ (80137c0 <UART_SetConfig+0x340>)
 8013682:	4293      	cmp	r3, r2
 8013684:	d130      	bne.n	80136e8 <UART_SetConfig+0x268>
 8013686:	4b4c      	ldr	r3, [pc, #304]	@ (80137b8 <UART_SetConfig+0x338>)
 8013688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801368a:	f003 0307 	and.w	r3, r3, #7
 801368e:	2b05      	cmp	r3, #5
 8013690:	d826      	bhi.n	80136e0 <UART_SetConfig+0x260>
 8013692:	a201      	add	r2, pc, #4	@ (adr r2, 8013698 <UART_SetConfig+0x218>)
 8013694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013698:	080136b1 	.word	0x080136b1
 801369c:	080136b9 	.word	0x080136b9
 80136a0:	080136c1 	.word	0x080136c1
 80136a4:	080136c9 	.word	0x080136c9
 80136a8:	080136d1 	.word	0x080136d1
 80136ac:	080136d9 	.word	0x080136d9
 80136b0:	2300      	movs	r3, #0
 80136b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136b6:	e2ba      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136b8:	2304      	movs	r3, #4
 80136ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136be:	e2b6      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136c0:	2308      	movs	r3, #8
 80136c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136c6:	e2b2      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136c8:	2310      	movs	r3, #16
 80136ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ce:	e2ae      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136d0:	2320      	movs	r3, #32
 80136d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136d6:	e2aa      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136d8:	2340      	movs	r3, #64	@ 0x40
 80136da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136de:	e2a6      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136e0:	2380      	movs	r3, #128	@ 0x80
 80136e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136e6:	e2a2      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	4a35      	ldr	r2, [pc, #212]	@ (80137c4 <UART_SetConfig+0x344>)
 80136ee:	4293      	cmp	r3, r2
 80136f0:	d130      	bne.n	8013754 <UART_SetConfig+0x2d4>
 80136f2:	4b31      	ldr	r3, [pc, #196]	@ (80137b8 <UART_SetConfig+0x338>)
 80136f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80136f6:	f003 0307 	and.w	r3, r3, #7
 80136fa:	2b05      	cmp	r3, #5
 80136fc:	d826      	bhi.n	801374c <UART_SetConfig+0x2cc>
 80136fe:	a201      	add	r2, pc, #4	@ (adr r2, 8013704 <UART_SetConfig+0x284>)
 8013700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013704:	0801371d 	.word	0x0801371d
 8013708:	08013725 	.word	0x08013725
 801370c:	0801372d 	.word	0x0801372d
 8013710:	08013735 	.word	0x08013735
 8013714:	0801373d 	.word	0x0801373d
 8013718:	08013745 	.word	0x08013745
 801371c:	2300      	movs	r3, #0
 801371e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013722:	e284      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013724:	2304      	movs	r3, #4
 8013726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801372a:	e280      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801372c:	2308      	movs	r3, #8
 801372e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013732:	e27c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013734:	2310      	movs	r3, #16
 8013736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801373a:	e278      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801373c:	2320      	movs	r3, #32
 801373e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013742:	e274      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013744:	2340      	movs	r3, #64	@ 0x40
 8013746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801374a:	e270      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801374c:	2380      	movs	r3, #128	@ 0x80
 801374e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013752:	e26c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013754:	697b      	ldr	r3, [r7, #20]
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	4a1b      	ldr	r2, [pc, #108]	@ (80137c8 <UART_SetConfig+0x348>)
 801375a:	4293      	cmp	r3, r2
 801375c:	d142      	bne.n	80137e4 <UART_SetConfig+0x364>
 801375e:	4b16      	ldr	r3, [pc, #88]	@ (80137b8 <UART_SetConfig+0x338>)
 8013760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013762:	f003 0307 	and.w	r3, r3, #7
 8013766:	2b05      	cmp	r3, #5
 8013768:	d838      	bhi.n	80137dc <UART_SetConfig+0x35c>
 801376a:	a201      	add	r2, pc, #4	@ (adr r2, 8013770 <UART_SetConfig+0x2f0>)
 801376c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013770:	08013789 	.word	0x08013789
 8013774:	08013791 	.word	0x08013791
 8013778:	08013799 	.word	0x08013799
 801377c:	080137a1 	.word	0x080137a1
 8013780:	080137cd 	.word	0x080137cd
 8013784:	080137d5 	.word	0x080137d5
 8013788:	2300      	movs	r3, #0
 801378a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801378e:	e24e      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013790:	2304      	movs	r3, #4
 8013792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013796:	e24a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013798:	2308      	movs	r3, #8
 801379a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801379e:	e246      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80137a0:	2310      	movs	r3, #16
 80137a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137a6:	e242      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80137a8:	cfff69f3 	.word	0xcfff69f3
 80137ac:	58000c00 	.word	0x58000c00
 80137b0:	11fff4ff 	.word	0x11fff4ff
 80137b4:	40011000 	.word	0x40011000
 80137b8:	58024400 	.word	0x58024400
 80137bc:	40004400 	.word	0x40004400
 80137c0:	40004800 	.word	0x40004800
 80137c4:	40004c00 	.word	0x40004c00
 80137c8:	40005000 	.word	0x40005000
 80137cc:	2320      	movs	r3, #32
 80137ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137d2:	e22c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80137d4:	2340      	movs	r3, #64	@ 0x40
 80137d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137da:	e228      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80137dc:	2380      	movs	r3, #128	@ 0x80
 80137de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137e2:	e224      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80137e4:	697b      	ldr	r3, [r7, #20]
 80137e6:	681b      	ldr	r3, [r3, #0]
 80137e8:	4ab1      	ldr	r2, [pc, #708]	@ (8013ab0 <UART_SetConfig+0x630>)
 80137ea:	4293      	cmp	r3, r2
 80137ec:	d176      	bne.n	80138dc <UART_SetConfig+0x45c>
 80137ee:	4bb1      	ldr	r3, [pc, #708]	@ (8013ab4 <UART_SetConfig+0x634>)
 80137f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80137f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80137f6:	2b28      	cmp	r3, #40	@ 0x28
 80137f8:	d86c      	bhi.n	80138d4 <UART_SetConfig+0x454>
 80137fa:	a201      	add	r2, pc, #4	@ (adr r2, 8013800 <UART_SetConfig+0x380>)
 80137fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013800:	080138a5 	.word	0x080138a5
 8013804:	080138d5 	.word	0x080138d5
 8013808:	080138d5 	.word	0x080138d5
 801380c:	080138d5 	.word	0x080138d5
 8013810:	080138d5 	.word	0x080138d5
 8013814:	080138d5 	.word	0x080138d5
 8013818:	080138d5 	.word	0x080138d5
 801381c:	080138d5 	.word	0x080138d5
 8013820:	080138ad 	.word	0x080138ad
 8013824:	080138d5 	.word	0x080138d5
 8013828:	080138d5 	.word	0x080138d5
 801382c:	080138d5 	.word	0x080138d5
 8013830:	080138d5 	.word	0x080138d5
 8013834:	080138d5 	.word	0x080138d5
 8013838:	080138d5 	.word	0x080138d5
 801383c:	080138d5 	.word	0x080138d5
 8013840:	080138b5 	.word	0x080138b5
 8013844:	080138d5 	.word	0x080138d5
 8013848:	080138d5 	.word	0x080138d5
 801384c:	080138d5 	.word	0x080138d5
 8013850:	080138d5 	.word	0x080138d5
 8013854:	080138d5 	.word	0x080138d5
 8013858:	080138d5 	.word	0x080138d5
 801385c:	080138d5 	.word	0x080138d5
 8013860:	080138bd 	.word	0x080138bd
 8013864:	080138d5 	.word	0x080138d5
 8013868:	080138d5 	.word	0x080138d5
 801386c:	080138d5 	.word	0x080138d5
 8013870:	080138d5 	.word	0x080138d5
 8013874:	080138d5 	.word	0x080138d5
 8013878:	080138d5 	.word	0x080138d5
 801387c:	080138d5 	.word	0x080138d5
 8013880:	080138c5 	.word	0x080138c5
 8013884:	080138d5 	.word	0x080138d5
 8013888:	080138d5 	.word	0x080138d5
 801388c:	080138d5 	.word	0x080138d5
 8013890:	080138d5 	.word	0x080138d5
 8013894:	080138d5 	.word	0x080138d5
 8013898:	080138d5 	.word	0x080138d5
 801389c:	080138d5 	.word	0x080138d5
 80138a0:	080138cd 	.word	0x080138cd
 80138a4:	2301      	movs	r3, #1
 80138a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138aa:	e1c0      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138ac:	2304      	movs	r3, #4
 80138ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138b2:	e1bc      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138b4:	2308      	movs	r3, #8
 80138b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ba:	e1b8      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138bc:	2310      	movs	r3, #16
 80138be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138c2:	e1b4      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138c4:	2320      	movs	r3, #32
 80138c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ca:	e1b0      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138cc:	2340      	movs	r3, #64	@ 0x40
 80138ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138d2:	e1ac      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138d4:	2380      	movs	r3, #128	@ 0x80
 80138d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138da:	e1a8      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80138dc:	697b      	ldr	r3, [r7, #20]
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	4a75      	ldr	r2, [pc, #468]	@ (8013ab8 <UART_SetConfig+0x638>)
 80138e2:	4293      	cmp	r3, r2
 80138e4:	d130      	bne.n	8013948 <UART_SetConfig+0x4c8>
 80138e6:	4b73      	ldr	r3, [pc, #460]	@ (8013ab4 <UART_SetConfig+0x634>)
 80138e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80138ea:	f003 0307 	and.w	r3, r3, #7
 80138ee:	2b05      	cmp	r3, #5
 80138f0:	d826      	bhi.n	8013940 <UART_SetConfig+0x4c0>
 80138f2:	a201      	add	r2, pc, #4	@ (adr r2, 80138f8 <UART_SetConfig+0x478>)
 80138f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138f8:	08013911 	.word	0x08013911
 80138fc:	08013919 	.word	0x08013919
 8013900:	08013921 	.word	0x08013921
 8013904:	08013929 	.word	0x08013929
 8013908:	08013931 	.word	0x08013931
 801390c:	08013939 	.word	0x08013939
 8013910:	2300      	movs	r3, #0
 8013912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013916:	e18a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013918:	2304      	movs	r3, #4
 801391a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801391e:	e186      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013920:	2308      	movs	r3, #8
 8013922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013926:	e182      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013928:	2310      	movs	r3, #16
 801392a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801392e:	e17e      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013930:	2320      	movs	r3, #32
 8013932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013936:	e17a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013938:	2340      	movs	r3, #64	@ 0x40
 801393a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801393e:	e176      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013940:	2380      	movs	r3, #128	@ 0x80
 8013942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013946:	e172      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013948:	697b      	ldr	r3, [r7, #20]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	4a5b      	ldr	r2, [pc, #364]	@ (8013abc <UART_SetConfig+0x63c>)
 801394e:	4293      	cmp	r3, r2
 8013950:	d130      	bne.n	80139b4 <UART_SetConfig+0x534>
 8013952:	4b58      	ldr	r3, [pc, #352]	@ (8013ab4 <UART_SetConfig+0x634>)
 8013954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013956:	f003 0307 	and.w	r3, r3, #7
 801395a:	2b05      	cmp	r3, #5
 801395c:	d826      	bhi.n	80139ac <UART_SetConfig+0x52c>
 801395e:	a201      	add	r2, pc, #4	@ (adr r2, 8013964 <UART_SetConfig+0x4e4>)
 8013960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013964:	0801397d 	.word	0x0801397d
 8013968:	08013985 	.word	0x08013985
 801396c:	0801398d 	.word	0x0801398d
 8013970:	08013995 	.word	0x08013995
 8013974:	0801399d 	.word	0x0801399d
 8013978:	080139a5 	.word	0x080139a5
 801397c:	2300      	movs	r3, #0
 801397e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013982:	e154      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013984:	2304      	movs	r3, #4
 8013986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801398a:	e150      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801398c:	2308      	movs	r3, #8
 801398e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013992:	e14c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013994:	2310      	movs	r3, #16
 8013996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801399a:	e148      	b.n	8013c2e <UART_SetConfig+0x7ae>
 801399c:	2320      	movs	r3, #32
 801399e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139a2:	e144      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80139a4:	2340      	movs	r3, #64	@ 0x40
 80139a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139aa:	e140      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80139ac:	2380      	movs	r3, #128	@ 0x80
 80139ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139b2:	e13c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 80139b4:	697b      	ldr	r3, [r7, #20]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	4a41      	ldr	r2, [pc, #260]	@ (8013ac0 <UART_SetConfig+0x640>)
 80139ba:	4293      	cmp	r3, r2
 80139bc:	f040 8082 	bne.w	8013ac4 <UART_SetConfig+0x644>
 80139c0:	4b3c      	ldr	r3, [pc, #240]	@ (8013ab4 <UART_SetConfig+0x634>)
 80139c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80139c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80139c8:	2b28      	cmp	r3, #40	@ 0x28
 80139ca:	d86d      	bhi.n	8013aa8 <UART_SetConfig+0x628>
 80139cc:	a201      	add	r2, pc, #4	@ (adr r2, 80139d4 <UART_SetConfig+0x554>)
 80139ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139d2:	bf00      	nop
 80139d4:	08013a79 	.word	0x08013a79
 80139d8:	08013aa9 	.word	0x08013aa9
 80139dc:	08013aa9 	.word	0x08013aa9
 80139e0:	08013aa9 	.word	0x08013aa9
 80139e4:	08013aa9 	.word	0x08013aa9
 80139e8:	08013aa9 	.word	0x08013aa9
 80139ec:	08013aa9 	.word	0x08013aa9
 80139f0:	08013aa9 	.word	0x08013aa9
 80139f4:	08013a81 	.word	0x08013a81
 80139f8:	08013aa9 	.word	0x08013aa9
 80139fc:	08013aa9 	.word	0x08013aa9
 8013a00:	08013aa9 	.word	0x08013aa9
 8013a04:	08013aa9 	.word	0x08013aa9
 8013a08:	08013aa9 	.word	0x08013aa9
 8013a0c:	08013aa9 	.word	0x08013aa9
 8013a10:	08013aa9 	.word	0x08013aa9
 8013a14:	08013a89 	.word	0x08013a89
 8013a18:	08013aa9 	.word	0x08013aa9
 8013a1c:	08013aa9 	.word	0x08013aa9
 8013a20:	08013aa9 	.word	0x08013aa9
 8013a24:	08013aa9 	.word	0x08013aa9
 8013a28:	08013aa9 	.word	0x08013aa9
 8013a2c:	08013aa9 	.word	0x08013aa9
 8013a30:	08013aa9 	.word	0x08013aa9
 8013a34:	08013a91 	.word	0x08013a91
 8013a38:	08013aa9 	.word	0x08013aa9
 8013a3c:	08013aa9 	.word	0x08013aa9
 8013a40:	08013aa9 	.word	0x08013aa9
 8013a44:	08013aa9 	.word	0x08013aa9
 8013a48:	08013aa9 	.word	0x08013aa9
 8013a4c:	08013aa9 	.word	0x08013aa9
 8013a50:	08013aa9 	.word	0x08013aa9
 8013a54:	08013a99 	.word	0x08013a99
 8013a58:	08013aa9 	.word	0x08013aa9
 8013a5c:	08013aa9 	.word	0x08013aa9
 8013a60:	08013aa9 	.word	0x08013aa9
 8013a64:	08013aa9 	.word	0x08013aa9
 8013a68:	08013aa9 	.word	0x08013aa9
 8013a6c:	08013aa9 	.word	0x08013aa9
 8013a70:	08013aa9 	.word	0x08013aa9
 8013a74:	08013aa1 	.word	0x08013aa1
 8013a78:	2301      	movs	r3, #1
 8013a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a7e:	e0d6      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013a80:	2304      	movs	r3, #4
 8013a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a86:	e0d2      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013a88:	2308      	movs	r3, #8
 8013a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a8e:	e0ce      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013a90:	2310      	movs	r3, #16
 8013a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a96:	e0ca      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013a98:	2320      	movs	r3, #32
 8013a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a9e:	e0c6      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013aa0:	2340      	movs	r3, #64	@ 0x40
 8013aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013aa6:	e0c2      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013aa8:	2380      	movs	r3, #128	@ 0x80
 8013aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013aae:	e0be      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013ab0:	40011400 	.word	0x40011400
 8013ab4:	58024400 	.word	0x58024400
 8013ab8:	40007800 	.word	0x40007800
 8013abc:	40007c00 	.word	0x40007c00
 8013ac0:	40011800 	.word	0x40011800
 8013ac4:	697b      	ldr	r3, [r7, #20]
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	4aad      	ldr	r2, [pc, #692]	@ (8013d80 <UART_SetConfig+0x900>)
 8013aca:	4293      	cmp	r3, r2
 8013acc:	d176      	bne.n	8013bbc <UART_SetConfig+0x73c>
 8013ace:	4bad      	ldr	r3, [pc, #692]	@ (8013d84 <UART_SetConfig+0x904>)
 8013ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013ad2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013ad6:	2b28      	cmp	r3, #40	@ 0x28
 8013ad8:	d86c      	bhi.n	8013bb4 <UART_SetConfig+0x734>
 8013ada:	a201      	add	r2, pc, #4	@ (adr r2, 8013ae0 <UART_SetConfig+0x660>)
 8013adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ae0:	08013b85 	.word	0x08013b85
 8013ae4:	08013bb5 	.word	0x08013bb5
 8013ae8:	08013bb5 	.word	0x08013bb5
 8013aec:	08013bb5 	.word	0x08013bb5
 8013af0:	08013bb5 	.word	0x08013bb5
 8013af4:	08013bb5 	.word	0x08013bb5
 8013af8:	08013bb5 	.word	0x08013bb5
 8013afc:	08013bb5 	.word	0x08013bb5
 8013b00:	08013b8d 	.word	0x08013b8d
 8013b04:	08013bb5 	.word	0x08013bb5
 8013b08:	08013bb5 	.word	0x08013bb5
 8013b0c:	08013bb5 	.word	0x08013bb5
 8013b10:	08013bb5 	.word	0x08013bb5
 8013b14:	08013bb5 	.word	0x08013bb5
 8013b18:	08013bb5 	.word	0x08013bb5
 8013b1c:	08013bb5 	.word	0x08013bb5
 8013b20:	08013b95 	.word	0x08013b95
 8013b24:	08013bb5 	.word	0x08013bb5
 8013b28:	08013bb5 	.word	0x08013bb5
 8013b2c:	08013bb5 	.word	0x08013bb5
 8013b30:	08013bb5 	.word	0x08013bb5
 8013b34:	08013bb5 	.word	0x08013bb5
 8013b38:	08013bb5 	.word	0x08013bb5
 8013b3c:	08013bb5 	.word	0x08013bb5
 8013b40:	08013b9d 	.word	0x08013b9d
 8013b44:	08013bb5 	.word	0x08013bb5
 8013b48:	08013bb5 	.word	0x08013bb5
 8013b4c:	08013bb5 	.word	0x08013bb5
 8013b50:	08013bb5 	.word	0x08013bb5
 8013b54:	08013bb5 	.word	0x08013bb5
 8013b58:	08013bb5 	.word	0x08013bb5
 8013b5c:	08013bb5 	.word	0x08013bb5
 8013b60:	08013ba5 	.word	0x08013ba5
 8013b64:	08013bb5 	.word	0x08013bb5
 8013b68:	08013bb5 	.word	0x08013bb5
 8013b6c:	08013bb5 	.word	0x08013bb5
 8013b70:	08013bb5 	.word	0x08013bb5
 8013b74:	08013bb5 	.word	0x08013bb5
 8013b78:	08013bb5 	.word	0x08013bb5
 8013b7c:	08013bb5 	.word	0x08013bb5
 8013b80:	08013bad 	.word	0x08013bad
 8013b84:	2301      	movs	r3, #1
 8013b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b8a:	e050      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013b8c:	2304      	movs	r3, #4
 8013b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b92:	e04c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013b94:	2308      	movs	r3, #8
 8013b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b9a:	e048      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013b9c:	2310      	movs	r3, #16
 8013b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ba2:	e044      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013ba4:	2320      	movs	r3, #32
 8013ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013baa:	e040      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013bac:	2340      	movs	r3, #64	@ 0x40
 8013bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bb2:	e03c      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013bb4:	2380      	movs	r3, #128	@ 0x80
 8013bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bba:	e038      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013bbc:	697b      	ldr	r3, [r7, #20]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	4a71      	ldr	r2, [pc, #452]	@ (8013d88 <UART_SetConfig+0x908>)
 8013bc2:	4293      	cmp	r3, r2
 8013bc4:	d130      	bne.n	8013c28 <UART_SetConfig+0x7a8>
 8013bc6:	4b6f      	ldr	r3, [pc, #444]	@ (8013d84 <UART_SetConfig+0x904>)
 8013bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013bca:	f003 0307 	and.w	r3, r3, #7
 8013bce:	2b05      	cmp	r3, #5
 8013bd0:	d826      	bhi.n	8013c20 <UART_SetConfig+0x7a0>
 8013bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8013bd8 <UART_SetConfig+0x758>)
 8013bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bd8:	08013bf1 	.word	0x08013bf1
 8013bdc:	08013bf9 	.word	0x08013bf9
 8013be0:	08013c01 	.word	0x08013c01
 8013be4:	08013c09 	.word	0x08013c09
 8013be8:	08013c11 	.word	0x08013c11
 8013bec:	08013c19 	.word	0x08013c19
 8013bf0:	2302      	movs	r3, #2
 8013bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bf6:	e01a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013bf8:	2304      	movs	r3, #4
 8013bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bfe:	e016      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c00:	2308      	movs	r3, #8
 8013c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c06:	e012      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c08:	2310      	movs	r3, #16
 8013c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c0e:	e00e      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c10:	2320      	movs	r3, #32
 8013c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c16:	e00a      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c18:	2340      	movs	r3, #64	@ 0x40
 8013c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c1e:	e006      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c20:	2380      	movs	r3, #128	@ 0x80
 8013c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c26:	e002      	b.n	8013c2e <UART_SetConfig+0x7ae>
 8013c28:	2380      	movs	r3, #128	@ 0x80
 8013c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013c2e:	697b      	ldr	r3, [r7, #20]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	4a55      	ldr	r2, [pc, #340]	@ (8013d88 <UART_SetConfig+0x908>)
 8013c34:	4293      	cmp	r3, r2
 8013c36:	f040 80f8 	bne.w	8013e2a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013c3a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013c3e:	2b20      	cmp	r3, #32
 8013c40:	dc46      	bgt.n	8013cd0 <UART_SetConfig+0x850>
 8013c42:	2b02      	cmp	r3, #2
 8013c44:	db75      	blt.n	8013d32 <UART_SetConfig+0x8b2>
 8013c46:	3b02      	subs	r3, #2
 8013c48:	2b1e      	cmp	r3, #30
 8013c4a:	d872      	bhi.n	8013d32 <UART_SetConfig+0x8b2>
 8013c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8013c54 <UART_SetConfig+0x7d4>)
 8013c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c52:	bf00      	nop
 8013c54:	08013cd7 	.word	0x08013cd7
 8013c58:	08013d33 	.word	0x08013d33
 8013c5c:	08013cdf 	.word	0x08013cdf
 8013c60:	08013d33 	.word	0x08013d33
 8013c64:	08013d33 	.word	0x08013d33
 8013c68:	08013d33 	.word	0x08013d33
 8013c6c:	08013cef 	.word	0x08013cef
 8013c70:	08013d33 	.word	0x08013d33
 8013c74:	08013d33 	.word	0x08013d33
 8013c78:	08013d33 	.word	0x08013d33
 8013c7c:	08013d33 	.word	0x08013d33
 8013c80:	08013d33 	.word	0x08013d33
 8013c84:	08013d33 	.word	0x08013d33
 8013c88:	08013d33 	.word	0x08013d33
 8013c8c:	08013cff 	.word	0x08013cff
 8013c90:	08013d33 	.word	0x08013d33
 8013c94:	08013d33 	.word	0x08013d33
 8013c98:	08013d33 	.word	0x08013d33
 8013c9c:	08013d33 	.word	0x08013d33
 8013ca0:	08013d33 	.word	0x08013d33
 8013ca4:	08013d33 	.word	0x08013d33
 8013ca8:	08013d33 	.word	0x08013d33
 8013cac:	08013d33 	.word	0x08013d33
 8013cb0:	08013d33 	.word	0x08013d33
 8013cb4:	08013d33 	.word	0x08013d33
 8013cb8:	08013d33 	.word	0x08013d33
 8013cbc:	08013d33 	.word	0x08013d33
 8013cc0:	08013d33 	.word	0x08013d33
 8013cc4:	08013d33 	.word	0x08013d33
 8013cc8:	08013d33 	.word	0x08013d33
 8013ccc:	08013d25 	.word	0x08013d25
 8013cd0:	2b40      	cmp	r3, #64	@ 0x40
 8013cd2:	d02a      	beq.n	8013d2a <UART_SetConfig+0x8aa>
 8013cd4:	e02d      	b.n	8013d32 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013cd6:	f7fc f80f 	bl	800fcf8 <HAL_RCCEx_GetD3PCLK1Freq>
 8013cda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013cdc:	e02f      	b.n	8013d3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013cde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	f7fc f81e 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013cec:	e027      	b.n	8013d3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013cee:	f107 0318 	add.w	r3, r7, #24
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	f7fc f96a 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013cf8:	69fb      	ldr	r3, [r7, #28]
 8013cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013cfc:	e01f      	b.n	8013d3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013cfe:	4b21      	ldr	r3, [pc, #132]	@ (8013d84 <UART_SetConfig+0x904>)
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	f003 0320 	and.w	r3, r3, #32
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d009      	beq.n	8013d1e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8013d84 <UART_SetConfig+0x904>)
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	08db      	lsrs	r3, r3, #3
 8013d10:	f003 0303 	and.w	r3, r3, #3
 8013d14:	4a1d      	ldr	r2, [pc, #116]	@ (8013d8c <UART_SetConfig+0x90c>)
 8013d16:	fa22 f303 	lsr.w	r3, r2, r3
 8013d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013d1c:	e00f      	b.n	8013d3e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8013d8c <UART_SetConfig+0x90c>)
 8013d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d22:	e00c      	b.n	8013d3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013d24:	4b1a      	ldr	r3, [pc, #104]	@ (8013d90 <UART_SetConfig+0x910>)
 8013d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d28:	e009      	b.n	8013d3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013d30:	e005      	b.n	8013d3e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013d32:	2300      	movs	r3, #0
 8013d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013d36:	2301      	movs	r3, #1
 8013d38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013d3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	f000 81ee 	beq.w	8014122 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013d46:	697b      	ldr	r3, [r7, #20]
 8013d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d4a:	4a12      	ldr	r2, [pc, #72]	@ (8013d94 <UART_SetConfig+0x914>)
 8013d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013d50:	461a      	mov	r2, r3
 8013d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d54:	fbb3 f3f2 	udiv	r3, r3, r2
 8013d58:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013d5a:	697b      	ldr	r3, [r7, #20]
 8013d5c:	685a      	ldr	r2, [r3, #4]
 8013d5e:	4613      	mov	r3, r2
 8013d60:	005b      	lsls	r3, r3, #1
 8013d62:	4413      	add	r3, r2
 8013d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d66:	429a      	cmp	r2, r3
 8013d68:	d305      	bcc.n	8013d76 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013d6a:	697b      	ldr	r3, [r7, #20]
 8013d6c:	685b      	ldr	r3, [r3, #4]
 8013d6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d72:	429a      	cmp	r2, r3
 8013d74:	d910      	bls.n	8013d98 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8013d76:	2301      	movs	r3, #1
 8013d78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013d7c:	e1d1      	b.n	8014122 <UART_SetConfig+0xca2>
 8013d7e:	bf00      	nop
 8013d80:	40011c00 	.word	0x40011c00
 8013d84:	58024400 	.word	0x58024400
 8013d88:	58000c00 	.word	0x58000c00
 8013d8c:	03d09000 	.word	0x03d09000
 8013d90:	003d0900 	.word	0x003d0900
 8013d94:	0801df38 	.word	0x0801df38
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	60bb      	str	r3, [r7, #8]
 8013d9e:	60fa      	str	r2, [r7, #12]
 8013da0:	697b      	ldr	r3, [r7, #20]
 8013da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013da4:	4ac0      	ldr	r2, [pc, #768]	@ (80140a8 <UART_SetConfig+0xc28>)
 8013da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013daa:	b29b      	uxth	r3, r3
 8013dac:	2200      	movs	r2, #0
 8013dae:	603b      	str	r3, [r7, #0]
 8013db0:	607a      	str	r2, [r7, #4]
 8013db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013db6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013dba:	f7ec fccd 	bl	8000758 <__aeabi_uldivmod>
 8013dbe:	4602      	mov	r2, r0
 8013dc0:	460b      	mov	r3, r1
 8013dc2:	4610      	mov	r0, r2
 8013dc4:	4619      	mov	r1, r3
 8013dc6:	f04f 0200 	mov.w	r2, #0
 8013dca:	f04f 0300 	mov.w	r3, #0
 8013dce:	020b      	lsls	r3, r1, #8
 8013dd0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013dd4:	0202      	lsls	r2, r0, #8
 8013dd6:	6979      	ldr	r1, [r7, #20]
 8013dd8:	6849      	ldr	r1, [r1, #4]
 8013dda:	0849      	lsrs	r1, r1, #1
 8013ddc:	2000      	movs	r0, #0
 8013dde:	460c      	mov	r4, r1
 8013de0:	4605      	mov	r5, r0
 8013de2:	eb12 0804 	adds.w	r8, r2, r4
 8013de6:	eb43 0905 	adc.w	r9, r3, r5
 8013dea:	697b      	ldr	r3, [r7, #20]
 8013dec:	685b      	ldr	r3, [r3, #4]
 8013dee:	2200      	movs	r2, #0
 8013df0:	469a      	mov	sl, r3
 8013df2:	4693      	mov	fp, r2
 8013df4:	4652      	mov	r2, sl
 8013df6:	465b      	mov	r3, fp
 8013df8:	4640      	mov	r0, r8
 8013dfa:	4649      	mov	r1, r9
 8013dfc:	f7ec fcac 	bl	8000758 <__aeabi_uldivmod>
 8013e00:	4602      	mov	r2, r0
 8013e02:	460b      	mov	r3, r1
 8013e04:	4613      	mov	r3, r2
 8013e06:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013e0e:	d308      	bcc.n	8013e22 <UART_SetConfig+0x9a2>
 8013e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013e16:	d204      	bcs.n	8013e22 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8013e18:	697b      	ldr	r3, [r7, #20]
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013e1e:	60da      	str	r2, [r3, #12]
 8013e20:	e17f      	b.n	8014122 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8013e22:	2301      	movs	r3, #1
 8013e24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013e28:	e17b      	b.n	8014122 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013e2a:	697b      	ldr	r3, [r7, #20]
 8013e2c:	69db      	ldr	r3, [r3, #28]
 8013e2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013e32:	f040 80bd 	bne.w	8013fb0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8013e36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013e3a:	2b20      	cmp	r3, #32
 8013e3c:	dc48      	bgt.n	8013ed0 <UART_SetConfig+0xa50>
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	db7b      	blt.n	8013f3a <UART_SetConfig+0xaba>
 8013e42:	2b20      	cmp	r3, #32
 8013e44:	d879      	bhi.n	8013f3a <UART_SetConfig+0xaba>
 8013e46:	a201      	add	r2, pc, #4	@ (adr r2, 8013e4c <UART_SetConfig+0x9cc>)
 8013e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e4c:	08013ed7 	.word	0x08013ed7
 8013e50:	08013edf 	.word	0x08013edf
 8013e54:	08013f3b 	.word	0x08013f3b
 8013e58:	08013f3b 	.word	0x08013f3b
 8013e5c:	08013ee7 	.word	0x08013ee7
 8013e60:	08013f3b 	.word	0x08013f3b
 8013e64:	08013f3b 	.word	0x08013f3b
 8013e68:	08013f3b 	.word	0x08013f3b
 8013e6c:	08013ef7 	.word	0x08013ef7
 8013e70:	08013f3b 	.word	0x08013f3b
 8013e74:	08013f3b 	.word	0x08013f3b
 8013e78:	08013f3b 	.word	0x08013f3b
 8013e7c:	08013f3b 	.word	0x08013f3b
 8013e80:	08013f3b 	.word	0x08013f3b
 8013e84:	08013f3b 	.word	0x08013f3b
 8013e88:	08013f3b 	.word	0x08013f3b
 8013e8c:	08013f07 	.word	0x08013f07
 8013e90:	08013f3b 	.word	0x08013f3b
 8013e94:	08013f3b 	.word	0x08013f3b
 8013e98:	08013f3b 	.word	0x08013f3b
 8013e9c:	08013f3b 	.word	0x08013f3b
 8013ea0:	08013f3b 	.word	0x08013f3b
 8013ea4:	08013f3b 	.word	0x08013f3b
 8013ea8:	08013f3b 	.word	0x08013f3b
 8013eac:	08013f3b 	.word	0x08013f3b
 8013eb0:	08013f3b 	.word	0x08013f3b
 8013eb4:	08013f3b 	.word	0x08013f3b
 8013eb8:	08013f3b 	.word	0x08013f3b
 8013ebc:	08013f3b 	.word	0x08013f3b
 8013ec0:	08013f3b 	.word	0x08013f3b
 8013ec4:	08013f3b 	.word	0x08013f3b
 8013ec8:	08013f3b 	.word	0x08013f3b
 8013ecc:	08013f2d 	.word	0x08013f2d
 8013ed0:	2b40      	cmp	r3, #64	@ 0x40
 8013ed2:	d02e      	beq.n	8013f32 <UART_SetConfig+0xab2>
 8013ed4:	e031      	b.n	8013f3a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013ed6:	f7fa f871 	bl	800dfbc <HAL_RCC_GetPCLK1Freq>
 8013eda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013edc:	e033      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013ede:	f7fa f883 	bl	800dfe8 <HAL_RCC_GetPCLK2Freq>
 8013ee2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013ee4:	e02f      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013eea:	4618      	mov	r0, r3
 8013eec:	f7fb ff1a 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013ef4:	e027      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013ef6:	f107 0318 	add.w	r3, r7, #24
 8013efa:	4618      	mov	r0, r3
 8013efc:	f7fc f866 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013f00:	69fb      	ldr	r3, [r7, #28]
 8013f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f04:	e01f      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013f06:	4b69      	ldr	r3, [pc, #420]	@ (80140ac <UART_SetConfig+0xc2c>)
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	f003 0320 	and.w	r3, r3, #32
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d009      	beq.n	8013f26 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013f12:	4b66      	ldr	r3, [pc, #408]	@ (80140ac <UART_SetConfig+0xc2c>)
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	08db      	lsrs	r3, r3, #3
 8013f18:	f003 0303 	and.w	r3, r3, #3
 8013f1c:	4a64      	ldr	r2, [pc, #400]	@ (80140b0 <UART_SetConfig+0xc30>)
 8013f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8013f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013f24:	e00f      	b.n	8013f46 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8013f26:	4b62      	ldr	r3, [pc, #392]	@ (80140b0 <UART_SetConfig+0xc30>)
 8013f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f2a:	e00c      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013f2c:	4b61      	ldr	r3, [pc, #388]	@ (80140b4 <UART_SetConfig+0xc34>)
 8013f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f30:	e009      	b.n	8013f46 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013f32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013f38:	e005      	b.n	8013f46 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013f3e:	2301      	movs	r3, #1
 8013f40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013f44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	f000 80ea 	beq.w	8014122 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013f4e:	697b      	ldr	r3, [r7, #20]
 8013f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f52:	4a55      	ldr	r2, [pc, #340]	@ (80140a8 <UART_SetConfig+0xc28>)
 8013f54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013f58:	461a      	mov	r2, r3
 8013f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013f60:	005a      	lsls	r2, r3, #1
 8013f62:	697b      	ldr	r3, [r7, #20]
 8013f64:	685b      	ldr	r3, [r3, #4]
 8013f66:	085b      	lsrs	r3, r3, #1
 8013f68:	441a      	add	r2, r3
 8013f6a:	697b      	ldr	r3, [r7, #20]
 8013f6c:	685b      	ldr	r3, [r3, #4]
 8013f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013f72:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f76:	2b0f      	cmp	r3, #15
 8013f78:	d916      	bls.n	8013fa8 <UART_SetConfig+0xb28>
 8013f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013f80:	d212      	bcs.n	8013fa8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f84:	b29b      	uxth	r3, r3
 8013f86:	f023 030f 	bic.w	r3, r3, #15
 8013f8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f8e:	085b      	lsrs	r3, r3, #1
 8013f90:	b29b      	uxth	r3, r3
 8013f92:	f003 0307 	and.w	r3, r3, #7
 8013f96:	b29a      	uxth	r2, r3
 8013f98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013f9a:	4313      	orrs	r3, r2
 8013f9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8013f9e:	697b      	ldr	r3, [r7, #20]
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013fa4:	60da      	str	r2, [r3, #12]
 8013fa6:	e0bc      	b.n	8014122 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8013fa8:	2301      	movs	r3, #1
 8013faa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013fae:	e0b8      	b.n	8014122 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8013fb0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013fb4:	2b20      	cmp	r3, #32
 8013fb6:	dc4b      	bgt.n	8014050 <UART_SetConfig+0xbd0>
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	f2c0 8087 	blt.w	80140cc <UART_SetConfig+0xc4c>
 8013fbe:	2b20      	cmp	r3, #32
 8013fc0:	f200 8084 	bhi.w	80140cc <UART_SetConfig+0xc4c>
 8013fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8013fcc <UART_SetConfig+0xb4c>)
 8013fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fca:	bf00      	nop
 8013fcc:	08014057 	.word	0x08014057
 8013fd0:	0801405f 	.word	0x0801405f
 8013fd4:	080140cd 	.word	0x080140cd
 8013fd8:	080140cd 	.word	0x080140cd
 8013fdc:	08014067 	.word	0x08014067
 8013fe0:	080140cd 	.word	0x080140cd
 8013fe4:	080140cd 	.word	0x080140cd
 8013fe8:	080140cd 	.word	0x080140cd
 8013fec:	08014077 	.word	0x08014077
 8013ff0:	080140cd 	.word	0x080140cd
 8013ff4:	080140cd 	.word	0x080140cd
 8013ff8:	080140cd 	.word	0x080140cd
 8013ffc:	080140cd 	.word	0x080140cd
 8014000:	080140cd 	.word	0x080140cd
 8014004:	080140cd 	.word	0x080140cd
 8014008:	080140cd 	.word	0x080140cd
 801400c:	08014087 	.word	0x08014087
 8014010:	080140cd 	.word	0x080140cd
 8014014:	080140cd 	.word	0x080140cd
 8014018:	080140cd 	.word	0x080140cd
 801401c:	080140cd 	.word	0x080140cd
 8014020:	080140cd 	.word	0x080140cd
 8014024:	080140cd 	.word	0x080140cd
 8014028:	080140cd 	.word	0x080140cd
 801402c:	080140cd 	.word	0x080140cd
 8014030:	080140cd 	.word	0x080140cd
 8014034:	080140cd 	.word	0x080140cd
 8014038:	080140cd 	.word	0x080140cd
 801403c:	080140cd 	.word	0x080140cd
 8014040:	080140cd 	.word	0x080140cd
 8014044:	080140cd 	.word	0x080140cd
 8014048:	080140cd 	.word	0x080140cd
 801404c:	080140bf 	.word	0x080140bf
 8014050:	2b40      	cmp	r3, #64	@ 0x40
 8014052:	d037      	beq.n	80140c4 <UART_SetConfig+0xc44>
 8014054:	e03a      	b.n	80140cc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014056:	f7f9 ffb1 	bl	800dfbc <HAL_RCC_GetPCLK1Freq>
 801405a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801405c:	e03c      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801405e:	f7f9 ffc3 	bl	800dfe8 <HAL_RCC_GetPCLK2Freq>
 8014062:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014064:	e038      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801406a:	4618      	mov	r0, r3
 801406c:	f7fb fe5a 	bl	800fd24 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014074:	e030      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014076:	f107 0318 	add.w	r3, r7, #24
 801407a:	4618      	mov	r0, r3
 801407c:	f7fb ffa6 	bl	800ffcc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014080:	69fb      	ldr	r3, [r7, #28]
 8014082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014084:	e028      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014086:	4b09      	ldr	r3, [pc, #36]	@ (80140ac <UART_SetConfig+0xc2c>)
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	f003 0320 	and.w	r3, r3, #32
 801408e:	2b00      	cmp	r3, #0
 8014090:	d012      	beq.n	80140b8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014092:	4b06      	ldr	r3, [pc, #24]	@ (80140ac <UART_SetConfig+0xc2c>)
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	08db      	lsrs	r3, r3, #3
 8014098:	f003 0303 	and.w	r3, r3, #3
 801409c:	4a04      	ldr	r2, [pc, #16]	@ (80140b0 <UART_SetConfig+0xc30>)
 801409e:	fa22 f303 	lsr.w	r3, r2, r3
 80140a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80140a4:	e018      	b.n	80140d8 <UART_SetConfig+0xc58>
 80140a6:	bf00      	nop
 80140a8:	0801df38 	.word	0x0801df38
 80140ac:	58024400 	.word	0x58024400
 80140b0:	03d09000 	.word	0x03d09000
 80140b4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80140b8:	4b24      	ldr	r3, [pc, #144]	@ (801414c <UART_SetConfig+0xccc>)
 80140ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140bc:	e00c      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80140be:	4b24      	ldr	r3, [pc, #144]	@ (8014150 <UART_SetConfig+0xcd0>)
 80140c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140c2:	e009      	b.n	80140d8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80140c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80140c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80140ca:	e005      	b.n	80140d8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80140cc:	2300      	movs	r3, #0
 80140ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80140d0:	2301      	movs	r3, #1
 80140d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80140d6:	bf00      	nop
    }

    if (pclk != 0U)
 80140d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d021      	beq.n	8014122 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80140de:	697b      	ldr	r3, [r7, #20]
 80140e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80140e2:	4a1c      	ldr	r2, [pc, #112]	@ (8014154 <UART_SetConfig+0xcd4>)
 80140e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80140e8:	461a      	mov	r2, r3
 80140ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80140ec:	fbb3 f2f2 	udiv	r2, r3, r2
 80140f0:	697b      	ldr	r3, [r7, #20]
 80140f2:	685b      	ldr	r3, [r3, #4]
 80140f4:	085b      	lsrs	r3, r3, #1
 80140f6:	441a      	add	r2, r3
 80140f8:	697b      	ldr	r3, [r7, #20]
 80140fa:	685b      	ldr	r3, [r3, #4]
 80140fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8014100:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014104:	2b0f      	cmp	r3, #15
 8014106:	d909      	bls.n	801411c <UART_SetConfig+0xc9c>
 8014108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801410a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801410e:	d205      	bcs.n	801411c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014112:	b29a      	uxth	r2, r3
 8014114:	697b      	ldr	r3, [r7, #20]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	60da      	str	r2, [r3, #12]
 801411a:	e002      	b.n	8014122 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801411c:	2301      	movs	r3, #1
 801411e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014122:	697b      	ldr	r3, [r7, #20]
 8014124:	2201      	movs	r2, #1
 8014126:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801412a:	697b      	ldr	r3, [r7, #20]
 801412c:	2201      	movs	r2, #1
 801412e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014132:	697b      	ldr	r3, [r7, #20]
 8014134:	2200      	movs	r2, #0
 8014136:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014138:	697b      	ldr	r3, [r7, #20]
 801413a:	2200      	movs	r2, #0
 801413c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801413e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014142:	4618      	mov	r0, r3
 8014144:	3748      	adds	r7, #72	@ 0x48
 8014146:	46bd      	mov	sp, r7
 8014148:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801414c:	03d09000 	.word	0x03d09000
 8014150:	003d0900 	.word	0x003d0900
 8014154:	0801df38 	.word	0x0801df38

08014158 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014158:	b480      	push	{r7}
 801415a:	b083      	sub	sp, #12
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014164:	f003 0308 	and.w	r3, r3, #8
 8014168:	2b00      	cmp	r3, #0
 801416a:	d00a      	beq.n	8014182 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	685b      	ldr	r3, [r3, #4]
 8014172:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	681b      	ldr	r3, [r3, #0]
 801417e:	430a      	orrs	r2, r1
 8014180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014186:	f003 0301 	and.w	r3, r3, #1
 801418a:	2b00      	cmp	r3, #0
 801418c:	d00a      	beq.n	80141a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	685b      	ldr	r3, [r3, #4]
 8014194:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	430a      	orrs	r2, r1
 80141a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141a8:	f003 0302 	and.w	r3, r3, #2
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d00a      	beq.n	80141c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	685b      	ldr	r3, [r3, #4]
 80141b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	430a      	orrs	r2, r1
 80141c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141ca:	f003 0304 	and.w	r3, r3, #4
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d00a      	beq.n	80141e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	685b      	ldr	r3, [r3, #4]
 80141d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	430a      	orrs	r2, r1
 80141e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141ec:	f003 0310 	and.w	r3, r3, #16
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d00a      	beq.n	801420a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	681b      	ldr	r3, [r3, #0]
 80141f8:	689b      	ldr	r3, [r3, #8]
 80141fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	430a      	orrs	r2, r1
 8014208:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801420e:	f003 0320 	and.w	r3, r3, #32
 8014212:	2b00      	cmp	r3, #0
 8014214:	d00a      	beq.n	801422c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	689b      	ldr	r3, [r3, #8]
 801421c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	430a      	orrs	r2, r1
 801422a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014234:	2b00      	cmp	r3, #0
 8014236:	d01a      	beq.n	801426e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	685b      	ldr	r3, [r3, #4]
 801423e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	430a      	orrs	r2, r1
 801424c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014256:	d10a      	bne.n	801426e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	685b      	ldr	r3, [r3, #4]
 801425e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	681b      	ldr	r3, [r3, #0]
 801426a:	430a      	orrs	r2, r1
 801426c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014276:	2b00      	cmp	r3, #0
 8014278:	d00a      	beq.n	8014290 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	685b      	ldr	r3, [r3, #4]
 8014280:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	430a      	orrs	r2, r1
 801428e:	605a      	str	r2, [r3, #4]
  }
}
 8014290:	bf00      	nop
 8014292:	370c      	adds	r7, #12
 8014294:	46bd      	mov	sp, r7
 8014296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801429a:	4770      	bx	lr

0801429c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801429c:	b580      	push	{r7, lr}
 801429e:	b098      	sub	sp, #96	@ 0x60
 80142a0:	af02      	add	r7, sp, #8
 80142a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	2200      	movs	r2, #0
 80142a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80142ac:	f7f3 f884 	bl	80073b8 <HAL_GetTick>
 80142b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	f003 0308 	and.w	r3, r3, #8
 80142bc:	2b08      	cmp	r3, #8
 80142be:	d12f      	bne.n	8014320 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80142c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80142c4:	9300      	str	r3, [sp, #0]
 80142c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80142c8:	2200      	movs	r2, #0
 80142ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80142ce:	6878      	ldr	r0, [r7, #4]
 80142d0:	f000 f88e 	bl	80143f0 <UART_WaitOnFlagUntilTimeout>
 80142d4:	4603      	mov	r3, r0
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d022      	beq.n	8014320 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	681b      	ldr	r3, [r3, #0]
 80142de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80142e2:	e853 3f00 	ldrex	r3, [r3]
 80142e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80142e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80142ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	461a      	mov	r2, r3
 80142f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80142f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80142fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80142fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014300:	e841 2300 	strex	r3, r2, [r1]
 8014304:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014308:	2b00      	cmp	r3, #0
 801430a:	d1e6      	bne.n	80142da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	2220      	movs	r2, #32
 8014310:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	2200      	movs	r2, #0
 8014318:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801431c:	2303      	movs	r3, #3
 801431e:	e063      	b.n	80143e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	f003 0304 	and.w	r3, r3, #4
 801432a:	2b04      	cmp	r3, #4
 801432c:	d149      	bne.n	80143c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801432e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014332:	9300      	str	r3, [sp, #0]
 8014334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014336:	2200      	movs	r2, #0
 8014338:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801433c:	6878      	ldr	r0, [r7, #4]
 801433e:	f000 f857 	bl	80143f0 <UART_WaitOnFlagUntilTimeout>
 8014342:	4603      	mov	r3, r0
 8014344:	2b00      	cmp	r3, #0
 8014346:	d03c      	beq.n	80143c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014350:	e853 3f00 	ldrex	r3, [r3]
 8014354:	623b      	str	r3, [r7, #32]
   return(result);
 8014356:	6a3b      	ldr	r3, [r7, #32]
 8014358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801435c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	461a      	mov	r2, r3
 8014364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014366:	633b      	str	r3, [r7, #48]	@ 0x30
 8014368:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801436a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801436c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801436e:	e841 2300 	strex	r3, r2, [r1]
 8014372:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014376:	2b00      	cmp	r3, #0
 8014378:	d1e6      	bne.n	8014348 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	3308      	adds	r3, #8
 8014380:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014382:	693b      	ldr	r3, [r7, #16]
 8014384:	e853 3f00 	ldrex	r3, [r3]
 8014388:	60fb      	str	r3, [r7, #12]
   return(result);
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	f023 0301 	bic.w	r3, r3, #1
 8014390:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	3308      	adds	r3, #8
 8014398:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801439a:	61fa      	str	r2, [r7, #28]
 801439c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801439e:	69b9      	ldr	r1, [r7, #24]
 80143a0:	69fa      	ldr	r2, [r7, #28]
 80143a2:	e841 2300 	strex	r3, r2, [r1]
 80143a6:	617b      	str	r3, [r7, #20]
   return(result);
 80143a8:	697b      	ldr	r3, [r7, #20]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d1e5      	bne.n	801437a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	2220      	movs	r2, #32
 80143b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	2200      	movs	r2, #0
 80143ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80143be:	2303      	movs	r3, #3
 80143c0:	e012      	b.n	80143e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	2220      	movs	r2, #32
 80143c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	2220      	movs	r2, #32
 80143ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	2200      	movs	r2, #0
 80143d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	2200      	movs	r2, #0
 80143dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	2200      	movs	r2, #0
 80143e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80143e6:	2300      	movs	r3, #0
}
 80143e8:	4618      	mov	r0, r3
 80143ea:	3758      	adds	r7, #88	@ 0x58
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd80      	pop	{r7, pc}

080143f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b084      	sub	sp, #16
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	60f8      	str	r0, [r7, #12]
 80143f8:	60b9      	str	r1, [r7, #8]
 80143fa:	603b      	str	r3, [r7, #0]
 80143fc:	4613      	mov	r3, r2
 80143fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014400:	e04f      	b.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014402:	69bb      	ldr	r3, [r7, #24]
 8014404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014408:	d04b      	beq.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801440a:	f7f2 ffd5 	bl	80073b8 <HAL_GetTick>
 801440e:	4602      	mov	r2, r0
 8014410:	683b      	ldr	r3, [r7, #0]
 8014412:	1ad3      	subs	r3, r2, r3
 8014414:	69ba      	ldr	r2, [r7, #24]
 8014416:	429a      	cmp	r2, r3
 8014418:	d302      	bcc.n	8014420 <UART_WaitOnFlagUntilTimeout+0x30>
 801441a:	69bb      	ldr	r3, [r7, #24]
 801441c:	2b00      	cmp	r3, #0
 801441e:	d101      	bne.n	8014424 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014420:	2303      	movs	r3, #3
 8014422:	e04e      	b.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014424:	68fb      	ldr	r3, [r7, #12]
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	f003 0304 	and.w	r3, r3, #4
 801442e:	2b00      	cmp	r3, #0
 8014430:	d037      	beq.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014432:	68bb      	ldr	r3, [r7, #8]
 8014434:	2b80      	cmp	r3, #128	@ 0x80
 8014436:	d034      	beq.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014438:	68bb      	ldr	r3, [r7, #8]
 801443a:	2b40      	cmp	r3, #64	@ 0x40
 801443c:	d031      	beq.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	69db      	ldr	r3, [r3, #28]
 8014444:	f003 0308 	and.w	r3, r3, #8
 8014448:	2b08      	cmp	r3, #8
 801444a:	d110      	bne.n	801446e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	2208      	movs	r2, #8
 8014452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014454:	68f8      	ldr	r0, [r7, #12]
 8014456:	f000 f839 	bl	80144cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	2208      	movs	r2, #8
 801445e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	2200      	movs	r2, #0
 8014466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801446a:	2301      	movs	r3, #1
 801446c:	e029      	b.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	69db      	ldr	r3, [r3, #28]
 8014474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801447c:	d111      	bne.n	80144a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014488:	68f8      	ldr	r0, [r7, #12]
 801448a:	f000 f81f 	bl	80144cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	2220      	movs	r2, #32
 8014492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	2200      	movs	r2, #0
 801449a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801449e:	2303      	movs	r3, #3
 80144a0:	e00f      	b.n	80144c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	69da      	ldr	r2, [r3, #28]
 80144a8:	68bb      	ldr	r3, [r7, #8]
 80144aa:	4013      	ands	r3, r2
 80144ac:	68ba      	ldr	r2, [r7, #8]
 80144ae:	429a      	cmp	r2, r3
 80144b0:	bf0c      	ite	eq
 80144b2:	2301      	moveq	r3, #1
 80144b4:	2300      	movne	r3, #0
 80144b6:	b2db      	uxtb	r3, r3
 80144b8:	461a      	mov	r2, r3
 80144ba:	79fb      	ldrb	r3, [r7, #7]
 80144bc:	429a      	cmp	r2, r3
 80144be:	d0a0      	beq.n	8014402 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80144c0:	2300      	movs	r3, #0
}
 80144c2:	4618      	mov	r0, r3
 80144c4:	3710      	adds	r7, #16
 80144c6:	46bd      	mov	sp, r7
 80144c8:	bd80      	pop	{r7, pc}
	...

080144cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80144cc:	b480      	push	{r7}
 80144ce:	b095      	sub	sp, #84	@ 0x54
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144dc:	e853 3f00 	ldrex	r3, [r3]
 80144e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80144e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80144e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	461a      	mov	r2, r3
 80144f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80144f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80144f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80144f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80144fa:	e841 2300 	strex	r3, r2, [r1]
 80144fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014502:	2b00      	cmp	r3, #0
 8014504:	d1e6      	bne.n	80144d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	3308      	adds	r3, #8
 801450c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801450e:	6a3b      	ldr	r3, [r7, #32]
 8014510:	e853 3f00 	ldrex	r3, [r3]
 8014514:	61fb      	str	r3, [r7, #28]
   return(result);
 8014516:	69fa      	ldr	r2, [r7, #28]
 8014518:	4b1e      	ldr	r3, [pc, #120]	@ (8014594 <UART_EndRxTransfer+0xc8>)
 801451a:	4013      	ands	r3, r2
 801451c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	3308      	adds	r3, #8
 8014524:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014526:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014528:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801452a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801452c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801452e:	e841 2300 	strex	r3, r2, [r1]
 8014532:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014536:	2b00      	cmp	r3, #0
 8014538:	d1e5      	bne.n	8014506 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801453e:	2b01      	cmp	r3, #1
 8014540:	d118      	bne.n	8014574 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	e853 3f00 	ldrex	r3, [r3]
 801454e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014550:	68bb      	ldr	r3, [r7, #8]
 8014552:	f023 0310 	bic.w	r3, r3, #16
 8014556:	647b      	str	r3, [r7, #68]	@ 0x44
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	461a      	mov	r2, r3
 801455e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014560:	61bb      	str	r3, [r7, #24]
 8014562:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014564:	6979      	ldr	r1, [r7, #20]
 8014566:	69ba      	ldr	r2, [r7, #24]
 8014568:	e841 2300 	strex	r3, r2, [r1]
 801456c:	613b      	str	r3, [r7, #16]
   return(result);
 801456e:	693b      	ldr	r3, [r7, #16]
 8014570:	2b00      	cmp	r3, #0
 8014572:	d1e6      	bne.n	8014542 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	2220      	movs	r2, #32
 8014578:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	2200      	movs	r2, #0
 8014580:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	2200      	movs	r2, #0
 8014586:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8014588:	bf00      	nop
 801458a:	3754      	adds	r7, #84	@ 0x54
 801458c:	46bd      	mov	sp, r7
 801458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014592:	4770      	bx	lr
 8014594:	effffffe 	.word	0xeffffffe

08014598 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8014598:	b480      	push	{r7}
 801459a:	b085      	sub	sp, #20
 801459c:	af00      	add	r7, sp, #0
 801459e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80145a6:	2b01      	cmp	r3, #1
 80145a8:	d101      	bne.n	80145ae <HAL_UARTEx_DisableFifoMode+0x16>
 80145aa:	2302      	movs	r3, #2
 80145ac:	e027      	b.n	80145fe <HAL_UARTEx_DisableFifoMode+0x66>
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2201      	movs	r2, #1
 80145b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	2224      	movs	r2, #36	@ 0x24
 80145ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	681b      	ldr	r3, [r3, #0]
 80145ca:	681a      	ldr	r2, [r3, #0]
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	f022 0201 	bic.w	r2, r2, #1
 80145d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80145d6:	68fb      	ldr	r3, [r7, #12]
 80145d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80145dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	2200      	movs	r2, #0
 80145e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	68fa      	ldr	r2, [r7, #12]
 80145ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	2220      	movs	r2, #32
 80145f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	2200      	movs	r2, #0
 80145f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80145fc:	2300      	movs	r3, #0
}
 80145fe:	4618      	mov	r0, r3
 8014600:	3714      	adds	r7, #20
 8014602:	46bd      	mov	sp, r7
 8014604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014608:	4770      	bx	lr

0801460a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801460a:	b580      	push	{r7, lr}
 801460c:	b084      	sub	sp, #16
 801460e:	af00      	add	r7, sp, #0
 8014610:	6078      	str	r0, [r7, #4]
 8014612:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801461a:	2b01      	cmp	r3, #1
 801461c:	d101      	bne.n	8014622 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801461e:	2302      	movs	r3, #2
 8014620:	e02d      	b.n	801467e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	2201      	movs	r2, #1
 8014626:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	2224      	movs	r2, #36	@ 0x24
 801462e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	681a      	ldr	r2, [r3, #0]
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	f022 0201 	bic.w	r2, r2, #1
 8014648:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	689b      	ldr	r3, [r3, #8]
 8014650:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	683a      	ldr	r2, [r7, #0]
 801465a:	430a      	orrs	r2, r1
 801465c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801465e:	6878      	ldr	r0, [r7, #4]
 8014660:	f000 f850 	bl	8014704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	681b      	ldr	r3, [r3, #0]
 8014668:	68fa      	ldr	r2, [r7, #12]
 801466a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	2220      	movs	r2, #32
 8014670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	2200      	movs	r2, #0
 8014678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801467c:	2300      	movs	r3, #0
}
 801467e:	4618      	mov	r0, r3
 8014680:	3710      	adds	r7, #16
 8014682:	46bd      	mov	sp, r7
 8014684:	bd80      	pop	{r7, pc}

08014686 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8014686:	b580      	push	{r7, lr}
 8014688:	b084      	sub	sp, #16
 801468a:	af00      	add	r7, sp, #0
 801468c:	6078      	str	r0, [r7, #4]
 801468e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8014696:	2b01      	cmp	r3, #1
 8014698:	d101      	bne.n	801469e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801469a:	2302      	movs	r3, #2
 801469c:	e02d      	b.n	80146fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	2201      	movs	r2, #1
 80146a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	2224      	movs	r2, #36	@ 0x24
 80146aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	681b      	ldr	r3, [r3, #0]
 80146b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	681a      	ldr	r2, [r3, #0]
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	681b      	ldr	r3, [r3, #0]
 80146c0:	f022 0201 	bic.w	r2, r2, #1
 80146c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	689b      	ldr	r3, [r3, #8]
 80146cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	683a      	ldr	r2, [r7, #0]
 80146d6:	430a      	orrs	r2, r1
 80146d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80146da:	6878      	ldr	r0, [r7, #4]
 80146dc:	f000 f812 	bl	8014704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	68fa      	ldr	r2, [r7, #12]
 80146e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	2220      	movs	r2, #32
 80146ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	2200      	movs	r2, #0
 80146f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80146f8:	2300      	movs	r3, #0
}
 80146fa:	4618      	mov	r0, r3
 80146fc:	3710      	adds	r7, #16
 80146fe:	46bd      	mov	sp, r7
 8014700:	bd80      	pop	{r7, pc}
	...

08014704 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8014704:	b480      	push	{r7}
 8014706:	b085      	sub	sp, #20
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014710:	2b00      	cmp	r3, #0
 8014712:	d108      	bne.n	8014726 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	2201      	movs	r2, #1
 8014718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	2201      	movs	r2, #1
 8014720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8014724:	e031      	b.n	801478a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8014726:	2310      	movs	r3, #16
 8014728:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801472a:	2310      	movs	r3, #16
 801472c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	689b      	ldr	r3, [r3, #8]
 8014734:	0e5b      	lsrs	r3, r3, #25
 8014736:	b2db      	uxtb	r3, r3
 8014738:	f003 0307 	and.w	r3, r3, #7
 801473c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	689b      	ldr	r3, [r3, #8]
 8014744:	0f5b      	lsrs	r3, r3, #29
 8014746:	b2db      	uxtb	r3, r3
 8014748:	f003 0307 	and.w	r3, r3, #7
 801474c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801474e:	7bbb      	ldrb	r3, [r7, #14]
 8014750:	7b3a      	ldrb	r2, [r7, #12]
 8014752:	4911      	ldr	r1, [pc, #68]	@ (8014798 <UARTEx_SetNbDataToProcess+0x94>)
 8014754:	5c8a      	ldrb	r2, [r1, r2]
 8014756:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801475a:	7b3a      	ldrb	r2, [r7, #12]
 801475c:	490f      	ldr	r1, [pc, #60]	@ (801479c <UARTEx_SetNbDataToProcess+0x98>)
 801475e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8014760:	fb93 f3f2 	sdiv	r3, r3, r2
 8014764:	b29a      	uxth	r2, r3
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801476c:	7bfb      	ldrb	r3, [r7, #15]
 801476e:	7b7a      	ldrb	r2, [r7, #13]
 8014770:	4909      	ldr	r1, [pc, #36]	@ (8014798 <UARTEx_SetNbDataToProcess+0x94>)
 8014772:	5c8a      	ldrb	r2, [r1, r2]
 8014774:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8014778:	7b7a      	ldrb	r2, [r7, #13]
 801477a:	4908      	ldr	r1, [pc, #32]	@ (801479c <UARTEx_SetNbDataToProcess+0x98>)
 801477c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801477e:	fb93 f3f2 	sdiv	r3, r3, r2
 8014782:	b29a      	uxth	r2, r3
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801478a:	bf00      	nop
 801478c:	3714      	adds	r7, #20
 801478e:	46bd      	mov	sp, r7
 8014790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014794:	4770      	bx	lr
 8014796:	bf00      	nop
 8014798:	0801df50 	.word	0x0801df50
 801479c:	0801df58 	.word	0x0801df58

080147a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80147a0:	b084      	sub	sp, #16
 80147a2:	b580      	push	{r7, lr}
 80147a4:	b084      	sub	sp, #16
 80147a6:	af00      	add	r7, sp, #0
 80147a8:	6078      	str	r0, [r7, #4]
 80147aa:	f107 001c 	add.w	r0, r7, #28
 80147ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80147b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80147b6:	2b01      	cmp	r3, #1
 80147b8:	d121      	bne.n	80147fe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	68da      	ldr	r2, [r3, #12]
 80147ca:	4b2c      	ldr	r3, [pc, #176]	@ (801487c <USB_CoreInit+0xdc>)
 80147cc:	4013      	ands	r3, r2
 80147ce:	687a      	ldr	r2, [r7, #4]
 80147d0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	68db      	ldr	r3, [r3, #12]
 80147d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80147de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80147e2:	2b01      	cmp	r3, #1
 80147e4:	d105      	bne.n	80147f2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	68db      	ldr	r3, [r3, #12]
 80147ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80147f2:	6878      	ldr	r0, [r7, #4]
 80147f4:	f001 faf6 	bl	8015de4 <USB_CoreReset>
 80147f8:	4603      	mov	r3, r0
 80147fa:	73fb      	strb	r3, [r7, #15]
 80147fc:	e01b      	b.n	8014836 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	68db      	ldr	r3, [r3, #12]
 8014802:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801480a:	6878      	ldr	r0, [r7, #4]
 801480c:	f001 faea 	bl	8015de4 <USB_CoreReset>
 8014810:	4603      	mov	r3, r0
 8014812:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8014814:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014818:	2b00      	cmp	r3, #0
 801481a:	d106      	bne.n	801482a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014820:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	639a      	str	r2, [r3, #56]	@ 0x38
 8014828:	e005      	b.n	8014836 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801482e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8014836:	7fbb      	ldrb	r3, [r7, #30]
 8014838:	2b01      	cmp	r3, #1
 801483a:	d116      	bne.n	801486a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014840:	b29a      	uxth	r2, r3
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801484a:	4b0d      	ldr	r3, [pc, #52]	@ (8014880 <USB_CoreInit+0xe0>)
 801484c:	4313      	orrs	r3, r2
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	689b      	ldr	r3, [r3, #8]
 8014856:	f043 0206 	orr.w	r2, r3, #6
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	689b      	ldr	r3, [r3, #8]
 8014862:	f043 0220 	orr.w	r2, r3, #32
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801486a:	7bfb      	ldrb	r3, [r7, #15]
}
 801486c:	4618      	mov	r0, r3
 801486e:	3710      	adds	r7, #16
 8014870:	46bd      	mov	sp, r7
 8014872:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014876:	b004      	add	sp, #16
 8014878:	4770      	bx	lr
 801487a:	bf00      	nop
 801487c:	ffbdffbf 	.word	0xffbdffbf
 8014880:	03ee0000 	.word	0x03ee0000

08014884 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014884:	b480      	push	{r7}
 8014886:	b087      	sub	sp, #28
 8014888:	af00      	add	r7, sp, #0
 801488a:	60f8      	str	r0, [r7, #12]
 801488c:	60b9      	str	r1, [r7, #8]
 801488e:	4613      	mov	r3, r2
 8014890:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8014892:	79fb      	ldrb	r3, [r7, #7]
 8014894:	2b02      	cmp	r3, #2
 8014896:	d165      	bne.n	8014964 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	4a41      	ldr	r2, [pc, #260]	@ (80149a0 <USB_SetTurnaroundTime+0x11c>)
 801489c:	4293      	cmp	r3, r2
 801489e:	d906      	bls.n	80148ae <USB_SetTurnaroundTime+0x2a>
 80148a0:	68bb      	ldr	r3, [r7, #8]
 80148a2:	4a40      	ldr	r2, [pc, #256]	@ (80149a4 <USB_SetTurnaroundTime+0x120>)
 80148a4:	4293      	cmp	r3, r2
 80148a6:	d202      	bcs.n	80148ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80148a8:	230f      	movs	r3, #15
 80148aa:	617b      	str	r3, [r7, #20]
 80148ac:	e062      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	4a3c      	ldr	r2, [pc, #240]	@ (80149a4 <USB_SetTurnaroundTime+0x120>)
 80148b2:	4293      	cmp	r3, r2
 80148b4:	d306      	bcc.n	80148c4 <USB_SetTurnaroundTime+0x40>
 80148b6:	68bb      	ldr	r3, [r7, #8]
 80148b8:	4a3b      	ldr	r2, [pc, #236]	@ (80149a8 <USB_SetTurnaroundTime+0x124>)
 80148ba:	4293      	cmp	r3, r2
 80148bc:	d202      	bcs.n	80148c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80148be:	230e      	movs	r3, #14
 80148c0:	617b      	str	r3, [r7, #20]
 80148c2:	e057      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80148c4:	68bb      	ldr	r3, [r7, #8]
 80148c6:	4a38      	ldr	r2, [pc, #224]	@ (80149a8 <USB_SetTurnaroundTime+0x124>)
 80148c8:	4293      	cmp	r3, r2
 80148ca:	d306      	bcc.n	80148da <USB_SetTurnaroundTime+0x56>
 80148cc:	68bb      	ldr	r3, [r7, #8]
 80148ce:	4a37      	ldr	r2, [pc, #220]	@ (80149ac <USB_SetTurnaroundTime+0x128>)
 80148d0:	4293      	cmp	r3, r2
 80148d2:	d202      	bcs.n	80148da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80148d4:	230d      	movs	r3, #13
 80148d6:	617b      	str	r3, [r7, #20]
 80148d8:	e04c      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	4a33      	ldr	r2, [pc, #204]	@ (80149ac <USB_SetTurnaroundTime+0x128>)
 80148de:	4293      	cmp	r3, r2
 80148e0:	d306      	bcc.n	80148f0 <USB_SetTurnaroundTime+0x6c>
 80148e2:	68bb      	ldr	r3, [r7, #8]
 80148e4:	4a32      	ldr	r2, [pc, #200]	@ (80149b0 <USB_SetTurnaroundTime+0x12c>)
 80148e6:	4293      	cmp	r3, r2
 80148e8:	d802      	bhi.n	80148f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80148ea:	230c      	movs	r3, #12
 80148ec:	617b      	str	r3, [r7, #20]
 80148ee:	e041      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	4a2f      	ldr	r2, [pc, #188]	@ (80149b0 <USB_SetTurnaroundTime+0x12c>)
 80148f4:	4293      	cmp	r3, r2
 80148f6:	d906      	bls.n	8014906 <USB_SetTurnaroundTime+0x82>
 80148f8:	68bb      	ldr	r3, [r7, #8]
 80148fa:	4a2e      	ldr	r2, [pc, #184]	@ (80149b4 <USB_SetTurnaroundTime+0x130>)
 80148fc:	4293      	cmp	r3, r2
 80148fe:	d802      	bhi.n	8014906 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014900:	230b      	movs	r3, #11
 8014902:	617b      	str	r3, [r7, #20]
 8014904:	e036      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8014906:	68bb      	ldr	r3, [r7, #8]
 8014908:	4a2a      	ldr	r2, [pc, #168]	@ (80149b4 <USB_SetTurnaroundTime+0x130>)
 801490a:	4293      	cmp	r3, r2
 801490c:	d906      	bls.n	801491c <USB_SetTurnaroundTime+0x98>
 801490e:	68bb      	ldr	r3, [r7, #8]
 8014910:	4a29      	ldr	r2, [pc, #164]	@ (80149b8 <USB_SetTurnaroundTime+0x134>)
 8014912:	4293      	cmp	r3, r2
 8014914:	d802      	bhi.n	801491c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8014916:	230a      	movs	r3, #10
 8014918:	617b      	str	r3, [r7, #20]
 801491a:	e02b      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801491c:	68bb      	ldr	r3, [r7, #8]
 801491e:	4a26      	ldr	r2, [pc, #152]	@ (80149b8 <USB_SetTurnaroundTime+0x134>)
 8014920:	4293      	cmp	r3, r2
 8014922:	d906      	bls.n	8014932 <USB_SetTurnaroundTime+0xae>
 8014924:	68bb      	ldr	r3, [r7, #8]
 8014926:	4a25      	ldr	r2, [pc, #148]	@ (80149bc <USB_SetTurnaroundTime+0x138>)
 8014928:	4293      	cmp	r3, r2
 801492a:	d202      	bcs.n	8014932 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801492c:	2309      	movs	r3, #9
 801492e:	617b      	str	r3, [r7, #20]
 8014930:	e020      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	4a21      	ldr	r2, [pc, #132]	@ (80149bc <USB_SetTurnaroundTime+0x138>)
 8014936:	4293      	cmp	r3, r2
 8014938:	d306      	bcc.n	8014948 <USB_SetTurnaroundTime+0xc4>
 801493a:	68bb      	ldr	r3, [r7, #8]
 801493c:	4a20      	ldr	r2, [pc, #128]	@ (80149c0 <USB_SetTurnaroundTime+0x13c>)
 801493e:	4293      	cmp	r3, r2
 8014940:	d802      	bhi.n	8014948 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8014942:	2308      	movs	r3, #8
 8014944:	617b      	str	r3, [r7, #20]
 8014946:	e015      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014948:	68bb      	ldr	r3, [r7, #8]
 801494a:	4a1d      	ldr	r2, [pc, #116]	@ (80149c0 <USB_SetTurnaroundTime+0x13c>)
 801494c:	4293      	cmp	r3, r2
 801494e:	d906      	bls.n	801495e <USB_SetTurnaroundTime+0xda>
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	4a1c      	ldr	r2, [pc, #112]	@ (80149c4 <USB_SetTurnaroundTime+0x140>)
 8014954:	4293      	cmp	r3, r2
 8014956:	d202      	bcs.n	801495e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014958:	2307      	movs	r3, #7
 801495a:	617b      	str	r3, [r7, #20]
 801495c:	e00a      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801495e:	2306      	movs	r3, #6
 8014960:	617b      	str	r3, [r7, #20]
 8014962:	e007      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014964:	79fb      	ldrb	r3, [r7, #7]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d102      	bne.n	8014970 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801496a:	2309      	movs	r3, #9
 801496c:	617b      	str	r3, [r7, #20]
 801496e:	e001      	b.n	8014974 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014970:	2309      	movs	r3, #9
 8014972:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	68db      	ldr	r3, [r3, #12]
 8014978:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	68da      	ldr	r2, [r3, #12]
 8014984:	697b      	ldr	r3, [r7, #20]
 8014986:	029b      	lsls	r3, r3, #10
 8014988:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801498c:	431a      	orrs	r2, r3
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8014992:	2300      	movs	r3, #0
}
 8014994:	4618      	mov	r0, r3
 8014996:	371c      	adds	r7, #28
 8014998:	46bd      	mov	sp, r7
 801499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801499e:	4770      	bx	lr
 80149a0:	00d8acbf 	.word	0x00d8acbf
 80149a4:	00e4e1c0 	.word	0x00e4e1c0
 80149a8:	00f42400 	.word	0x00f42400
 80149ac:	01067380 	.word	0x01067380
 80149b0:	011a499f 	.word	0x011a499f
 80149b4:	01312cff 	.word	0x01312cff
 80149b8:	014ca43f 	.word	0x014ca43f
 80149bc:	016e3600 	.word	0x016e3600
 80149c0:	01a6ab1f 	.word	0x01a6ab1f
 80149c4:	01e84800 	.word	0x01e84800

080149c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149c8:	b480      	push	{r7}
 80149ca:	b083      	sub	sp, #12
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	689b      	ldr	r3, [r3, #8]
 80149d4:	f043 0201 	orr.w	r2, r3, #1
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149dc:	2300      	movs	r3, #0
}
 80149de:	4618      	mov	r0, r3
 80149e0:	370c      	adds	r7, #12
 80149e2:	46bd      	mov	sp, r7
 80149e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149e8:	4770      	bx	lr

080149ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80149ea:	b480      	push	{r7}
 80149ec:	b083      	sub	sp, #12
 80149ee:	af00      	add	r7, sp, #0
 80149f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	689b      	ldr	r3, [r3, #8]
 80149f6:	f023 0201 	bic.w	r2, r3, #1
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80149fe:	2300      	movs	r3, #0
}
 8014a00:	4618      	mov	r0, r3
 8014a02:	370c      	adds	r7, #12
 8014a04:	46bd      	mov	sp, r7
 8014a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0a:	4770      	bx	lr

08014a0c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b084      	sub	sp, #16
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	6078      	str	r0, [r7, #4]
 8014a14:	460b      	mov	r3, r1
 8014a16:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014a18:	2300      	movs	r3, #0
 8014a1a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	68db      	ldr	r3, [r3, #12]
 8014a20:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014a28:	78fb      	ldrb	r3, [r7, #3]
 8014a2a:	2b01      	cmp	r3, #1
 8014a2c:	d115      	bne.n	8014a5a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	68db      	ldr	r3, [r3, #12]
 8014a32:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a3a:	200a      	movs	r0, #10
 8014a3c:	f7f2 fcc8 	bl	80073d0 <HAL_Delay>
      ms += 10U;
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	330a      	adds	r3, #10
 8014a44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a46:	6878      	ldr	r0, [r7, #4]
 8014a48:	f001 f93b 	bl	8015cc2 <USB_GetMode>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	2b01      	cmp	r3, #1
 8014a50:	d01e      	beq.n	8014a90 <USB_SetCurrentMode+0x84>
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a56:	d9f0      	bls.n	8014a3a <USB_SetCurrentMode+0x2e>
 8014a58:	e01a      	b.n	8014a90 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014a5a:	78fb      	ldrb	r3, [r7, #3]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d115      	bne.n	8014a8c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	68db      	ldr	r3, [r3, #12]
 8014a64:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a6c:	200a      	movs	r0, #10
 8014a6e:	f7f2 fcaf 	bl	80073d0 <HAL_Delay>
      ms += 10U;
 8014a72:	68fb      	ldr	r3, [r7, #12]
 8014a74:	330a      	adds	r3, #10
 8014a76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a78:	6878      	ldr	r0, [r7, #4]
 8014a7a:	f001 f922 	bl	8015cc2 <USB_GetMode>
 8014a7e:	4603      	mov	r3, r0
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d005      	beq.n	8014a90 <USB_SetCurrentMode+0x84>
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a88:	d9f0      	bls.n	8014a6c <USB_SetCurrentMode+0x60>
 8014a8a:	e001      	b.n	8014a90 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014a8c:	2301      	movs	r3, #1
 8014a8e:	e005      	b.n	8014a9c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	2bc8      	cmp	r3, #200	@ 0xc8
 8014a94:	d101      	bne.n	8014a9a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014a96:	2301      	movs	r3, #1
 8014a98:	e000      	b.n	8014a9c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014a9a:	2300      	movs	r3, #0
}
 8014a9c:	4618      	mov	r0, r3
 8014a9e:	3710      	adds	r7, #16
 8014aa0:	46bd      	mov	sp, r7
 8014aa2:	bd80      	pop	{r7, pc}

08014aa4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014aa4:	b084      	sub	sp, #16
 8014aa6:	b580      	push	{r7, lr}
 8014aa8:	b086      	sub	sp, #24
 8014aaa:	af00      	add	r7, sp, #0
 8014aac:	6078      	str	r0, [r7, #4]
 8014aae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014ab2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014ab6:	2300      	movs	r3, #0
 8014ab8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014abe:	2300      	movs	r3, #0
 8014ac0:	613b      	str	r3, [r7, #16]
 8014ac2:	e009      	b.n	8014ad8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014ac4:	687a      	ldr	r2, [r7, #4]
 8014ac6:	693b      	ldr	r3, [r7, #16]
 8014ac8:	3340      	adds	r3, #64	@ 0x40
 8014aca:	009b      	lsls	r3, r3, #2
 8014acc:	4413      	add	r3, r2
 8014ace:	2200      	movs	r2, #0
 8014ad0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014ad2:	693b      	ldr	r3, [r7, #16]
 8014ad4:	3301      	adds	r3, #1
 8014ad6:	613b      	str	r3, [r7, #16]
 8014ad8:	693b      	ldr	r3, [r7, #16]
 8014ada:	2b0e      	cmp	r3, #14
 8014adc:	d9f2      	bls.n	8014ac4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014ade:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d11c      	bne.n	8014b20 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014aec:	685b      	ldr	r3, [r3, #4]
 8014aee:	68fa      	ldr	r2, [r7, #12]
 8014af0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014af4:	f043 0302 	orr.w	r3, r3, #2
 8014af8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014afe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	601a      	str	r2, [r3, #0]
 8014b1e:	e005      	b.n	8014b2c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b24:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014b32:	461a      	mov	r2, r3
 8014b34:	2300      	movs	r3, #0
 8014b36:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014b38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014b3c:	2b01      	cmp	r3, #1
 8014b3e:	d10d      	bne.n	8014b5c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014b40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	d104      	bne.n	8014b52 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014b48:	2100      	movs	r1, #0
 8014b4a:	6878      	ldr	r0, [r7, #4]
 8014b4c:	f000 f968 	bl	8014e20 <USB_SetDevSpeed>
 8014b50:	e008      	b.n	8014b64 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014b52:	2101      	movs	r1, #1
 8014b54:	6878      	ldr	r0, [r7, #4]
 8014b56:	f000 f963 	bl	8014e20 <USB_SetDevSpeed>
 8014b5a:	e003      	b.n	8014b64 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014b5c:	2103      	movs	r1, #3
 8014b5e:	6878      	ldr	r0, [r7, #4]
 8014b60:	f000 f95e 	bl	8014e20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b64:	2110      	movs	r1, #16
 8014b66:	6878      	ldr	r0, [r7, #4]
 8014b68:	f000 f8fa 	bl	8014d60 <USB_FlushTxFifo>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d001      	beq.n	8014b76 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b72:	2301      	movs	r3, #1
 8014b74:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b76:	6878      	ldr	r0, [r7, #4]
 8014b78:	f000 f924 	bl	8014dc4 <USB_FlushRxFifo>
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d001      	beq.n	8014b86 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014b82:	2301      	movs	r3, #1
 8014b84:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014b86:	68fb      	ldr	r3, [r7, #12]
 8014b88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b8c:	461a      	mov	r2, r3
 8014b8e:	2300      	movs	r3, #0
 8014b90:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b98:	461a      	mov	r2, r3
 8014b9a:	2300      	movs	r3, #0
 8014b9c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014b9e:	68fb      	ldr	r3, [r7, #12]
 8014ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ba4:	461a      	mov	r2, r3
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014baa:	2300      	movs	r3, #0
 8014bac:	613b      	str	r3, [r7, #16]
 8014bae:	e043      	b.n	8014c38 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014bb0:	693b      	ldr	r3, [r7, #16]
 8014bb2:	015a      	lsls	r2, r3, #5
 8014bb4:	68fb      	ldr	r3, [r7, #12]
 8014bb6:	4413      	add	r3, r2
 8014bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014bc6:	d118      	bne.n	8014bfa <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014bc8:	693b      	ldr	r3, [r7, #16]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d10a      	bne.n	8014be4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014bce:	693b      	ldr	r3, [r7, #16]
 8014bd0:	015a      	lsls	r2, r3, #5
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	4413      	add	r3, r2
 8014bd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bda:	461a      	mov	r2, r3
 8014bdc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014be0:	6013      	str	r3, [r2, #0]
 8014be2:	e013      	b.n	8014c0c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014be4:	693b      	ldr	r3, [r7, #16]
 8014be6:	015a      	lsls	r2, r3, #5
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	4413      	add	r3, r2
 8014bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bf0:	461a      	mov	r2, r3
 8014bf2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014bf6:	6013      	str	r3, [r2, #0]
 8014bf8:	e008      	b.n	8014c0c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014bfa:	693b      	ldr	r3, [r7, #16]
 8014bfc:	015a      	lsls	r2, r3, #5
 8014bfe:	68fb      	ldr	r3, [r7, #12]
 8014c00:	4413      	add	r3, r2
 8014c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c06:	461a      	mov	r2, r3
 8014c08:	2300      	movs	r3, #0
 8014c0a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014c0c:	693b      	ldr	r3, [r7, #16]
 8014c0e:	015a      	lsls	r2, r3, #5
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	4413      	add	r3, r2
 8014c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c18:	461a      	mov	r2, r3
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014c1e:	693b      	ldr	r3, [r7, #16]
 8014c20:	015a      	lsls	r2, r3, #5
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	4413      	add	r3, r2
 8014c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c2a:	461a      	mov	r2, r3
 8014c2c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c32:	693b      	ldr	r3, [r7, #16]
 8014c34:	3301      	adds	r3, #1
 8014c36:	613b      	str	r3, [r7, #16]
 8014c38:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c3c:	461a      	mov	r2, r3
 8014c3e:	693b      	ldr	r3, [r7, #16]
 8014c40:	4293      	cmp	r3, r2
 8014c42:	d3b5      	bcc.n	8014bb0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c44:	2300      	movs	r3, #0
 8014c46:	613b      	str	r3, [r7, #16]
 8014c48:	e043      	b.n	8014cd2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014c4a:	693b      	ldr	r3, [r7, #16]
 8014c4c:	015a      	lsls	r2, r3, #5
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	4413      	add	r3, r2
 8014c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c60:	d118      	bne.n	8014c94 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c62:	693b      	ldr	r3, [r7, #16]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d10a      	bne.n	8014c7e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c68:	693b      	ldr	r3, [r7, #16]
 8014c6a:	015a      	lsls	r2, r3, #5
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	4413      	add	r3, r2
 8014c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c74:	461a      	mov	r2, r3
 8014c76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c7a:	6013      	str	r3, [r2, #0]
 8014c7c:	e013      	b.n	8014ca6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c7e:	693b      	ldr	r3, [r7, #16]
 8014c80:	015a      	lsls	r2, r3, #5
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	4413      	add	r3, r2
 8014c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c8a:	461a      	mov	r2, r3
 8014c8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c90:	6013      	str	r3, [r2, #0]
 8014c92:	e008      	b.n	8014ca6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014c94:	693b      	ldr	r3, [r7, #16]
 8014c96:	015a      	lsls	r2, r3, #5
 8014c98:	68fb      	ldr	r3, [r7, #12]
 8014c9a:	4413      	add	r3, r2
 8014c9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ca0:	461a      	mov	r2, r3
 8014ca2:	2300      	movs	r3, #0
 8014ca4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014ca6:	693b      	ldr	r3, [r7, #16]
 8014ca8:	015a      	lsls	r2, r3, #5
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	4413      	add	r3, r2
 8014cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cb2:	461a      	mov	r2, r3
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014cb8:	693b      	ldr	r3, [r7, #16]
 8014cba:	015a      	lsls	r2, r3, #5
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	4413      	add	r3, r2
 8014cc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014cca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014ccc:	693b      	ldr	r3, [r7, #16]
 8014cce:	3301      	adds	r3, #1
 8014cd0:	613b      	str	r3, [r7, #16]
 8014cd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cd6:	461a      	mov	r2, r3
 8014cd8:	693b      	ldr	r3, [r7, #16]
 8014cda:	4293      	cmp	r3, r2
 8014cdc:	d3b5      	bcc.n	8014c4a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ce4:	691b      	ldr	r3, [r3, #16]
 8014ce6:	68fa      	ldr	r2, [r7, #12]
 8014ce8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014cec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014cf0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014cfe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014d00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d105      	bne.n	8014d14 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	699b      	ldr	r3, [r3, #24]
 8014d0c:	f043 0210 	orr.w	r2, r3, #16
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	699a      	ldr	r2, [r3, #24]
 8014d18:	4b0f      	ldr	r3, [pc, #60]	@ (8014d58 <USB_DevInit+0x2b4>)
 8014d1a:	4313      	orrs	r3, r2
 8014d1c:	687a      	ldr	r2, [r7, #4]
 8014d1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014d20:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d005      	beq.n	8014d34 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	699b      	ldr	r3, [r3, #24]
 8014d2c:	f043 0208 	orr.w	r2, r3, #8
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014d34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014d38:	2b01      	cmp	r3, #1
 8014d3a:	d105      	bne.n	8014d48 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	699a      	ldr	r2, [r3, #24]
 8014d40:	4b06      	ldr	r3, [pc, #24]	@ (8014d5c <USB_DevInit+0x2b8>)
 8014d42:	4313      	orrs	r3, r2
 8014d44:	687a      	ldr	r2, [r7, #4]
 8014d46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d4a:	4618      	mov	r0, r3
 8014d4c:	3718      	adds	r7, #24
 8014d4e:	46bd      	mov	sp, r7
 8014d50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d54:	b004      	add	sp, #16
 8014d56:	4770      	bx	lr
 8014d58:	803c3800 	.word	0x803c3800
 8014d5c:	40000004 	.word	0x40000004

08014d60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d60:	b480      	push	{r7}
 8014d62:	b085      	sub	sp, #20
 8014d64:	af00      	add	r7, sp, #0
 8014d66:	6078      	str	r0, [r7, #4]
 8014d68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d6a:	2300      	movs	r3, #0
 8014d6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	3301      	adds	r3, #1
 8014d72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d7a:	d901      	bls.n	8014d80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d7c:	2303      	movs	r3, #3
 8014d7e:	e01b      	b.n	8014db8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	691b      	ldr	r3, [r3, #16]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	daf2      	bge.n	8014d6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014d88:	2300      	movs	r3, #0
 8014d8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	019b      	lsls	r3, r3, #6
 8014d90:	f043 0220 	orr.w	r2, r3, #32
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	3301      	adds	r3, #1
 8014d9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d9e:	68fb      	ldr	r3, [r7, #12]
 8014da0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014da4:	d901      	bls.n	8014daa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014da6:	2303      	movs	r3, #3
 8014da8:	e006      	b.n	8014db8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	691b      	ldr	r3, [r3, #16]
 8014dae:	f003 0320 	and.w	r3, r3, #32
 8014db2:	2b20      	cmp	r3, #32
 8014db4:	d0f0      	beq.n	8014d98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014db6:	2300      	movs	r3, #0
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	3714      	adds	r7, #20
 8014dbc:	46bd      	mov	sp, r7
 8014dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dc2:	4770      	bx	lr

08014dc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014dc4:	b480      	push	{r7}
 8014dc6:	b085      	sub	sp, #20
 8014dc8:	af00      	add	r7, sp, #0
 8014dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014dcc:	2300      	movs	r3, #0
 8014dce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	3301      	adds	r3, #1
 8014dd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014ddc:	d901      	bls.n	8014de2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014dde:	2303      	movs	r3, #3
 8014de0:	e018      	b.n	8014e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	691b      	ldr	r3, [r3, #16]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	daf2      	bge.n	8014dd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014dea:	2300      	movs	r3, #0
 8014dec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	2210      	movs	r2, #16
 8014df2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	3301      	adds	r3, #1
 8014df8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014dfa:	68fb      	ldr	r3, [r7, #12]
 8014dfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e00:	d901      	bls.n	8014e06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014e02:	2303      	movs	r3, #3
 8014e04:	e006      	b.n	8014e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	691b      	ldr	r3, [r3, #16]
 8014e0a:	f003 0310 	and.w	r3, r3, #16
 8014e0e:	2b10      	cmp	r3, #16
 8014e10:	d0f0      	beq.n	8014df4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014e12:	2300      	movs	r3, #0
}
 8014e14:	4618      	mov	r0, r3
 8014e16:	3714      	adds	r7, #20
 8014e18:	46bd      	mov	sp, r7
 8014e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e1e:	4770      	bx	lr

08014e20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014e20:	b480      	push	{r7}
 8014e22:	b085      	sub	sp, #20
 8014e24:	af00      	add	r7, sp, #0
 8014e26:	6078      	str	r0, [r7, #4]
 8014e28:	460b      	mov	r3, r1
 8014e2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014e30:	68fb      	ldr	r3, [r7, #12]
 8014e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e36:	681a      	ldr	r2, [r3, #0]
 8014e38:	78fb      	ldrb	r3, [r7, #3]
 8014e3a:	68f9      	ldr	r1, [r7, #12]
 8014e3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e40:	4313      	orrs	r3, r2
 8014e42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014e44:	2300      	movs	r3, #0
}
 8014e46:	4618      	mov	r0, r3
 8014e48:	3714      	adds	r7, #20
 8014e4a:	46bd      	mov	sp, r7
 8014e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e50:	4770      	bx	lr

08014e52 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014e52:	b480      	push	{r7}
 8014e54:	b087      	sub	sp, #28
 8014e56:	af00      	add	r7, sp, #0
 8014e58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014e5e:	693b      	ldr	r3, [r7, #16]
 8014e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e64:	689b      	ldr	r3, [r3, #8]
 8014e66:	f003 0306 	and.w	r3, r3, #6
 8014e6a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d102      	bne.n	8014e78 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e72:	2300      	movs	r3, #0
 8014e74:	75fb      	strb	r3, [r7, #23]
 8014e76:	e00a      	b.n	8014e8e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	2b02      	cmp	r3, #2
 8014e7c:	d002      	beq.n	8014e84 <USB_GetDevSpeed+0x32>
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	2b06      	cmp	r3, #6
 8014e82:	d102      	bne.n	8014e8a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014e84:	2302      	movs	r3, #2
 8014e86:	75fb      	strb	r3, [r7, #23]
 8014e88:	e001      	b.n	8014e8e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014e8a:	230f      	movs	r3, #15
 8014e8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e90:	4618      	mov	r0, r3
 8014e92:	371c      	adds	r7, #28
 8014e94:	46bd      	mov	sp, r7
 8014e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9a:	4770      	bx	lr

08014e9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e9c:	b480      	push	{r7}
 8014e9e:	b085      	sub	sp, #20
 8014ea0:	af00      	add	r7, sp, #0
 8014ea2:	6078      	str	r0, [r7, #4]
 8014ea4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014eaa:	683b      	ldr	r3, [r7, #0]
 8014eac:	781b      	ldrb	r3, [r3, #0]
 8014eae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014eb0:	683b      	ldr	r3, [r7, #0]
 8014eb2:	785b      	ldrb	r3, [r3, #1]
 8014eb4:	2b01      	cmp	r3, #1
 8014eb6:	d139      	bne.n	8014f2c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ebe:	69da      	ldr	r2, [r3, #28]
 8014ec0:	683b      	ldr	r3, [r7, #0]
 8014ec2:	781b      	ldrb	r3, [r3, #0]
 8014ec4:	f003 030f 	and.w	r3, r3, #15
 8014ec8:	2101      	movs	r1, #1
 8014eca:	fa01 f303 	lsl.w	r3, r1, r3
 8014ece:	b29b      	uxth	r3, r3
 8014ed0:	68f9      	ldr	r1, [r7, #12]
 8014ed2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ed6:	4313      	orrs	r3, r2
 8014ed8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014eda:	68bb      	ldr	r3, [r7, #8]
 8014edc:	015a      	lsls	r2, r3, #5
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	4413      	add	r3, r2
 8014ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ee6:	681b      	ldr	r3, [r3, #0]
 8014ee8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d153      	bne.n	8014f98 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014ef0:	68bb      	ldr	r3, [r7, #8]
 8014ef2:	015a      	lsls	r2, r3, #5
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	4413      	add	r3, r2
 8014ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014efc:	681a      	ldr	r2, [r3, #0]
 8014efe:	683b      	ldr	r3, [r7, #0]
 8014f00:	689b      	ldr	r3, [r3, #8]
 8014f02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f06:	683b      	ldr	r3, [r7, #0]
 8014f08:	791b      	ldrb	r3, [r3, #4]
 8014f0a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f0c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014f0e:	68bb      	ldr	r3, [r7, #8]
 8014f10:	059b      	lsls	r3, r3, #22
 8014f12:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014f14:	431a      	orrs	r2, r3
 8014f16:	68bb      	ldr	r3, [r7, #8]
 8014f18:	0159      	lsls	r1, r3, #5
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	440b      	add	r3, r1
 8014f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f22:	4619      	mov	r1, r3
 8014f24:	4b20      	ldr	r3, [pc, #128]	@ (8014fa8 <USB_ActivateEndpoint+0x10c>)
 8014f26:	4313      	orrs	r3, r2
 8014f28:	600b      	str	r3, [r1, #0]
 8014f2a:	e035      	b.n	8014f98 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014f2c:	68fb      	ldr	r3, [r7, #12]
 8014f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f32:	69da      	ldr	r2, [r3, #28]
 8014f34:	683b      	ldr	r3, [r7, #0]
 8014f36:	781b      	ldrb	r3, [r3, #0]
 8014f38:	f003 030f 	and.w	r3, r3, #15
 8014f3c:	2101      	movs	r1, #1
 8014f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8014f42:	041b      	lsls	r3, r3, #16
 8014f44:	68f9      	ldr	r1, [r7, #12]
 8014f46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f4a:	4313      	orrs	r3, r2
 8014f4c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	015a      	lsls	r2, r3, #5
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	4413      	add	r3, r2
 8014f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f5a:	681b      	ldr	r3, [r3, #0]
 8014f5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d119      	bne.n	8014f98 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f64:	68bb      	ldr	r3, [r7, #8]
 8014f66:	015a      	lsls	r2, r3, #5
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	4413      	add	r3, r2
 8014f6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f70:	681a      	ldr	r2, [r3, #0]
 8014f72:	683b      	ldr	r3, [r7, #0]
 8014f74:	689b      	ldr	r3, [r3, #8]
 8014f76:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014f7a:	683b      	ldr	r3, [r7, #0]
 8014f7c:	791b      	ldrb	r3, [r3, #4]
 8014f7e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f80:	430b      	orrs	r3, r1
 8014f82:	431a      	orrs	r2, r3
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	0159      	lsls	r1, r3, #5
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	440b      	add	r3, r1
 8014f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f90:	4619      	mov	r1, r3
 8014f92:	4b05      	ldr	r3, [pc, #20]	@ (8014fa8 <USB_ActivateEndpoint+0x10c>)
 8014f94:	4313      	orrs	r3, r2
 8014f96:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014f98:	2300      	movs	r3, #0
}
 8014f9a:	4618      	mov	r0, r3
 8014f9c:	3714      	adds	r7, #20
 8014f9e:	46bd      	mov	sp, r7
 8014fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fa4:	4770      	bx	lr
 8014fa6:	bf00      	nop
 8014fa8:	10008000 	.word	0x10008000

08014fac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014fac:	b480      	push	{r7}
 8014fae:	b085      	sub	sp, #20
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
 8014fb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014fba:	683b      	ldr	r3, [r7, #0]
 8014fbc:	781b      	ldrb	r3, [r3, #0]
 8014fbe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014fc0:	683b      	ldr	r3, [r7, #0]
 8014fc2:	785b      	ldrb	r3, [r3, #1]
 8014fc4:	2b01      	cmp	r3, #1
 8014fc6:	d161      	bne.n	801508c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014fc8:	68bb      	ldr	r3, [r7, #8]
 8014fca:	015a      	lsls	r2, r3, #5
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	4413      	add	r3, r2
 8014fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014fda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014fde:	d11f      	bne.n	8015020 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014fe0:	68bb      	ldr	r3, [r7, #8]
 8014fe2:	015a      	lsls	r2, r3, #5
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	4413      	add	r3, r2
 8014fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	68ba      	ldr	r2, [r7, #8]
 8014ff0:	0151      	lsls	r1, r2, #5
 8014ff2:	68fa      	ldr	r2, [r7, #12]
 8014ff4:	440a      	add	r2, r1
 8014ff6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ffa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014ffe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015000:	68bb      	ldr	r3, [r7, #8]
 8015002:	015a      	lsls	r2, r3, #5
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	4413      	add	r3, r2
 8015008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	68ba      	ldr	r2, [r7, #8]
 8015010:	0151      	lsls	r1, r2, #5
 8015012:	68fa      	ldr	r2, [r7, #12]
 8015014:	440a      	add	r2, r1
 8015016:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801501a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801501e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015026:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015028:	683b      	ldr	r3, [r7, #0]
 801502a:	781b      	ldrb	r3, [r3, #0]
 801502c:	f003 030f 	and.w	r3, r3, #15
 8015030:	2101      	movs	r1, #1
 8015032:	fa01 f303 	lsl.w	r3, r1, r3
 8015036:	b29b      	uxth	r3, r3
 8015038:	43db      	mvns	r3, r3
 801503a:	68f9      	ldr	r1, [r7, #12]
 801503c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015040:	4013      	ands	r3, r2
 8015042:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801504a:	69da      	ldr	r2, [r3, #28]
 801504c:	683b      	ldr	r3, [r7, #0]
 801504e:	781b      	ldrb	r3, [r3, #0]
 8015050:	f003 030f 	and.w	r3, r3, #15
 8015054:	2101      	movs	r1, #1
 8015056:	fa01 f303 	lsl.w	r3, r1, r3
 801505a:	b29b      	uxth	r3, r3
 801505c:	43db      	mvns	r3, r3
 801505e:	68f9      	ldr	r1, [r7, #12]
 8015060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015064:	4013      	ands	r3, r2
 8015066:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015068:	68bb      	ldr	r3, [r7, #8]
 801506a:	015a      	lsls	r2, r3, #5
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	4413      	add	r3, r2
 8015070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015074:	681a      	ldr	r2, [r3, #0]
 8015076:	68bb      	ldr	r3, [r7, #8]
 8015078:	0159      	lsls	r1, r3, #5
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	440b      	add	r3, r1
 801507e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015082:	4619      	mov	r1, r3
 8015084:	4b35      	ldr	r3, [pc, #212]	@ (801515c <USB_DeactivateEndpoint+0x1b0>)
 8015086:	4013      	ands	r3, r2
 8015088:	600b      	str	r3, [r1, #0]
 801508a:	e060      	b.n	801514e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801508c:	68bb      	ldr	r3, [r7, #8]
 801508e:	015a      	lsls	r2, r3, #5
 8015090:	68fb      	ldr	r3, [r7, #12]
 8015092:	4413      	add	r3, r2
 8015094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801509e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150a2:	d11f      	bne.n	80150e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80150a4:	68bb      	ldr	r3, [r7, #8]
 80150a6:	015a      	lsls	r2, r3, #5
 80150a8:	68fb      	ldr	r3, [r7, #12]
 80150aa:	4413      	add	r3, r2
 80150ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150b0:	681b      	ldr	r3, [r3, #0]
 80150b2:	68ba      	ldr	r2, [r7, #8]
 80150b4:	0151      	lsls	r1, r2, #5
 80150b6:	68fa      	ldr	r2, [r7, #12]
 80150b8:	440a      	add	r2, r1
 80150ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80150c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	015a      	lsls	r2, r3, #5
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	4413      	add	r3, r2
 80150cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	68ba      	ldr	r2, [r7, #8]
 80150d4:	0151      	lsls	r1, r2, #5
 80150d6:	68fa      	ldr	r2, [r7, #12]
 80150d8:	440a      	add	r2, r1
 80150da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80150de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80150e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80150e4:	68fb      	ldr	r3, [r7, #12]
 80150e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80150ec:	683b      	ldr	r3, [r7, #0]
 80150ee:	781b      	ldrb	r3, [r3, #0]
 80150f0:	f003 030f 	and.w	r3, r3, #15
 80150f4:	2101      	movs	r1, #1
 80150f6:	fa01 f303 	lsl.w	r3, r1, r3
 80150fa:	041b      	lsls	r3, r3, #16
 80150fc:	43db      	mvns	r3, r3
 80150fe:	68f9      	ldr	r1, [r7, #12]
 8015100:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015104:	4013      	ands	r3, r2
 8015106:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015108:	68fb      	ldr	r3, [r7, #12]
 801510a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801510e:	69da      	ldr	r2, [r3, #28]
 8015110:	683b      	ldr	r3, [r7, #0]
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	f003 030f 	and.w	r3, r3, #15
 8015118:	2101      	movs	r1, #1
 801511a:	fa01 f303 	lsl.w	r3, r1, r3
 801511e:	041b      	lsls	r3, r3, #16
 8015120:	43db      	mvns	r3, r3
 8015122:	68f9      	ldr	r1, [r7, #12]
 8015124:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015128:	4013      	ands	r3, r2
 801512a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801512c:	68bb      	ldr	r3, [r7, #8]
 801512e:	015a      	lsls	r2, r3, #5
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	4413      	add	r3, r2
 8015134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015138:	681a      	ldr	r2, [r3, #0]
 801513a:	68bb      	ldr	r3, [r7, #8]
 801513c:	0159      	lsls	r1, r3, #5
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	440b      	add	r3, r1
 8015142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015146:	4619      	mov	r1, r3
 8015148:	4b05      	ldr	r3, [pc, #20]	@ (8015160 <USB_DeactivateEndpoint+0x1b4>)
 801514a:	4013      	ands	r3, r2
 801514c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801514e:	2300      	movs	r3, #0
}
 8015150:	4618      	mov	r0, r3
 8015152:	3714      	adds	r7, #20
 8015154:	46bd      	mov	sp, r7
 8015156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801515a:	4770      	bx	lr
 801515c:	ec337800 	.word	0xec337800
 8015160:	eff37800 	.word	0xeff37800

08015164 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015164:	b580      	push	{r7, lr}
 8015166:	b08a      	sub	sp, #40	@ 0x28
 8015168:	af02      	add	r7, sp, #8
 801516a:	60f8      	str	r0, [r7, #12]
 801516c:	60b9      	str	r1, [r7, #8]
 801516e:	4613      	mov	r3, r2
 8015170:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015176:	68bb      	ldr	r3, [r7, #8]
 8015178:	781b      	ldrb	r3, [r3, #0]
 801517a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	785b      	ldrb	r3, [r3, #1]
 8015180:	2b01      	cmp	r3, #1
 8015182:	f040 8181 	bne.w	8015488 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015186:	68bb      	ldr	r3, [r7, #8]
 8015188:	691b      	ldr	r3, [r3, #16]
 801518a:	2b00      	cmp	r3, #0
 801518c:	d132      	bne.n	80151f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801518e:	69bb      	ldr	r3, [r7, #24]
 8015190:	015a      	lsls	r2, r3, #5
 8015192:	69fb      	ldr	r3, [r7, #28]
 8015194:	4413      	add	r3, r2
 8015196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801519a:	691a      	ldr	r2, [r3, #16]
 801519c:	69bb      	ldr	r3, [r7, #24]
 801519e:	0159      	lsls	r1, r3, #5
 80151a0:	69fb      	ldr	r3, [r7, #28]
 80151a2:	440b      	add	r3, r1
 80151a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151a8:	4619      	mov	r1, r3
 80151aa:	4ba5      	ldr	r3, [pc, #660]	@ (8015440 <USB_EPStartXfer+0x2dc>)
 80151ac:	4013      	ands	r3, r2
 80151ae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151b0:	69bb      	ldr	r3, [r7, #24]
 80151b2:	015a      	lsls	r2, r3, #5
 80151b4:	69fb      	ldr	r3, [r7, #28]
 80151b6:	4413      	add	r3, r2
 80151b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151bc:	691b      	ldr	r3, [r3, #16]
 80151be:	69ba      	ldr	r2, [r7, #24]
 80151c0:	0151      	lsls	r1, r2, #5
 80151c2:	69fa      	ldr	r2, [r7, #28]
 80151c4:	440a      	add	r2, r1
 80151c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80151ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80151d0:	69bb      	ldr	r3, [r7, #24]
 80151d2:	015a      	lsls	r2, r3, #5
 80151d4:	69fb      	ldr	r3, [r7, #28]
 80151d6:	4413      	add	r3, r2
 80151d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151dc:	691a      	ldr	r2, [r3, #16]
 80151de:	69bb      	ldr	r3, [r7, #24]
 80151e0:	0159      	lsls	r1, r3, #5
 80151e2:	69fb      	ldr	r3, [r7, #28]
 80151e4:	440b      	add	r3, r1
 80151e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151ea:	4619      	mov	r1, r3
 80151ec:	4b95      	ldr	r3, [pc, #596]	@ (8015444 <USB_EPStartXfer+0x2e0>)
 80151ee:	4013      	ands	r3, r2
 80151f0:	610b      	str	r3, [r1, #16]
 80151f2:	e092      	b.n	801531a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80151f4:	69bb      	ldr	r3, [r7, #24]
 80151f6:	015a      	lsls	r2, r3, #5
 80151f8:	69fb      	ldr	r3, [r7, #28]
 80151fa:	4413      	add	r3, r2
 80151fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015200:	691a      	ldr	r2, [r3, #16]
 8015202:	69bb      	ldr	r3, [r7, #24]
 8015204:	0159      	lsls	r1, r3, #5
 8015206:	69fb      	ldr	r3, [r7, #28]
 8015208:	440b      	add	r3, r1
 801520a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801520e:	4619      	mov	r1, r3
 8015210:	4b8c      	ldr	r3, [pc, #560]	@ (8015444 <USB_EPStartXfer+0x2e0>)
 8015212:	4013      	ands	r3, r2
 8015214:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015216:	69bb      	ldr	r3, [r7, #24]
 8015218:	015a      	lsls	r2, r3, #5
 801521a:	69fb      	ldr	r3, [r7, #28]
 801521c:	4413      	add	r3, r2
 801521e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015222:	691a      	ldr	r2, [r3, #16]
 8015224:	69bb      	ldr	r3, [r7, #24]
 8015226:	0159      	lsls	r1, r3, #5
 8015228:	69fb      	ldr	r3, [r7, #28]
 801522a:	440b      	add	r3, r1
 801522c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015230:	4619      	mov	r1, r3
 8015232:	4b83      	ldr	r3, [pc, #524]	@ (8015440 <USB_EPStartXfer+0x2dc>)
 8015234:	4013      	ands	r3, r2
 8015236:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8015238:	69bb      	ldr	r3, [r7, #24]
 801523a:	2b00      	cmp	r3, #0
 801523c:	d11a      	bne.n	8015274 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801523e:	68bb      	ldr	r3, [r7, #8]
 8015240:	691a      	ldr	r2, [r3, #16]
 8015242:	68bb      	ldr	r3, [r7, #8]
 8015244:	689b      	ldr	r3, [r3, #8]
 8015246:	429a      	cmp	r2, r3
 8015248:	d903      	bls.n	8015252 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801524a:	68bb      	ldr	r3, [r7, #8]
 801524c:	689a      	ldr	r2, [r3, #8]
 801524e:	68bb      	ldr	r3, [r7, #8]
 8015250:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015252:	69bb      	ldr	r3, [r7, #24]
 8015254:	015a      	lsls	r2, r3, #5
 8015256:	69fb      	ldr	r3, [r7, #28]
 8015258:	4413      	add	r3, r2
 801525a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801525e:	691b      	ldr	r3, [r3, #16]
 8015260:	69ba      	ldr	r2, [r7, #24]
 8015262:	0151      	lsls	r1, r2, #5
 8015264:	69fa      	ldr	r2, [r7, #28]
 8015266:	440a      	add	r2, r1
 8015268:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801526c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015270:	6113      	str	r3, [r2, #16]
 8015272:	e01b      	b.n	80152ac <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015274:	69bb      	ldr	r3, [r7, #24]
 8015276:	015a      	lsls	r2, r3, #5
 8015278:	69fb      	ldr	r3, [r7, #28]
 801527a:	4413      	add	r3, r2
 801527c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015280:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8015282:	68bb      	ldr	r3, [r7, #8]
 8015284:	6919      	ldr	r1, [r3, #16]
 8015286:	68bb      	ldr	r3, [r7, #8]
 8015288:	689b      	ldr	r3, [r3, #8]
 801528a:	440b      	add	r3, r1
 801528c:	1e59      	subs	r1, r3, #1
 801528e:	68bb      	ldr	r3, [r7, #8]
 8015290:	689b      	ldr	r3, [r3, #8]
 8015292:	fbb1 f3f3 	udiv	r3, r1, r3
 8015296:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015298:	4b6b      	ldr	r3, [pc, #428]	@ (8015448 <USB_EPStartXfer+0x2e4>)
 801529a:	400b      	ands	r3, r1
 801529c:	69b9      	ldr	r1, [r7, #24]
 801529e:	0148      	lsls	r0, r1, #5
 80152a0:	69f9      	ldr	r1, [r7, #28]
 80152a2:	4401      	add	r1, r0
 80152a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152a8:	4313      	orrs	r3, r2
 80152aa:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80152ac:	69bb      	ldr	r3, [r7, #24]
 80152ae:	015a      	lsls	r2, r3, #5
 80152b0:	69fb      	ldr	r3, [r7, #28]
 80152b2:	4413      	add	r3, r2
 80152b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152b8:	691a      	ldr	r2, [r3, #16]
 80152ba:	68bb      	ldr	r3, [r7, #8]
 80152bc:	691b      	ldr	r3, [r3, #16]
 80152be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80152c2:	69b9      	ldr	r1, [r7, #24]
 80152c4:	0148      	lsls	r0, r1, #5
 80152c6:	69f9      	ldr	r1, [r7, #28]
 80152c8:	4401      	add	r1, r0
 80152ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80152ce:	4313      	orrs	r3, r2
 80152d0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	791b      	ldrb	r3, [r3, #4]
 80152d6:	2b01      	cmp	r3, #1
 80152d8:	d11f      	bne.n	801531a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80152da:	69bb      	ldr	r3, [r7, #24]
 80152dc:	015a      	lsls	r2, r3, #5
 80152de:	69fb      	ldr	r3, [r7, #28]
 80152e0:	4413      	add	r3, r2
 80152e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152e6:	691b      	ldr	r3, [r3, #16]
 80152e8:	69ba      	ldr	r2, [r7, #24]
 80152ea:	0151      	lsls	r1, r2, #5
 80152ec:	69fa      	ldr	r2, [r7, #28]
 80152ee:	440a      	add	r2, r1
 80152f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152f4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80152f8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80152fa:	69bb      	ldr	r3, [r7, #24]
 80152fc:	015a      	lsls	r2, r3, #5
 80152fe:	69fb      	ldr	r3, [r7, #28]
 8015300:	4413      	add	r3, r2
 8015302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015306:	691b      	ldr	r3, [r3, #16]
 8015308:	69ba      	ldr	r2, [r7, #24]
 801530a:	0151      	lsls	r1, r2, #5
 801530c:	69fa      	ldr	r2, [r7, #28]
 801530e:	440a      	add	r2, r1
 8015310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015314:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015318:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801531a:	79fb      	ldrb	r3, [r7, #7]
 801531c:	2b01      	cmp	r3, #1
 801531e:	d14b      	bne.n	80153b8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015320:	68bb      	ldr	r3, [r7, #8]
 8015322:	69db      	ldr	r3, [r3, #28]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d009      	beq.n	801533c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015328:	69bb      	ldr	r3, [r7, #24]
 801532a:	015a      	lsls	r2, r3, #5
 801532c:	69fb      	ldr	r3, [r7, #28]
 801532e:	4413      	add	r3, r2
 8015330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015334:	461a      	mov	r2, r3
 8015336:	68bb      	ldr	r3, [r7, #8]
 8015338:	69db      	ldr	r3, [r3, #28]
 801533a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801533c:	68bb      	ldr	r3, [r7, #8]
 801533e:	791b      	ldrb	r3, [r3, #4]
 8015340:	2b01      	cmp	r3, #1
 8015342:	d128      	bne.n	8015396 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015344:	69fb      	ldr	r3, [r7, #28]
 8015346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801534a:	689b      	ldr	r3, [r3, #8]
 801534c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015350:	2b00      	cmp	r3, #0
 8015352:	d110      	bne.n	8015376 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015354:	69bb      	ldr	r3, [r7, #24]
 8015356:	015a      	lsls	r2, r3, #5
 8015358:	69fb      	ldr	r3, [r7, #28]
 801535a:	4413      	add	r3, r2
 801535c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	69ba      	ldr	r2, [r7, #24]
 8015364:	0151      	lsls	r1, r2, #5
 8015366:	69fa      	ldr	r2, [r7, #28]
 8015368:	440a      	add	r2, r1
 801536a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801536e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015372:	6013      	str	r3, [r2, #0]
 8015374:	e00f      	b.n	8015396 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015376:	69bb      	ldr	r3, [r7, #24]
 8015378:	015a      	lsls	r2, r3, #5
 801537a:	69fb      	ldr	r3, [r7, #28]
 801537c:	4413      	add	r3, r2
 801537e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015382:	681b      	ldr	r3, [r3, #0]
 8015384:	69ba      	ldr	r2, [r7, #24]
 8015386:	0151      	lsls	r1, r2, #5
 8015388:	69fa      	ldr	r2, [r7, #28]
 801538a:	440a      	add	r2, r1
 801538c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015394:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015396:	69bb      	ldr	r3, [r7, #24]
 8015398:	015a      	lsls	r2, r3, #5
 801539a:	69fb      	ldr	r3, [r7, #28]
 801539c:	4413      	add	r3, r2
 801539e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	69ba      	ldr	r2, [r7, #24]
 80153a6:	0151      	lsls	r1, r2, #5
 80153a8:	69fa      	ldr	r2, [r7, #28]
 80153aa:	440a      	add	r2, r1
 80153ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153b4:	6013      	str	r3, [r2, #0]
 80153b6:	e16a      	b.n	801568e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80153b8:	69bb      	ldr	r3, [r7, #24]
 80153ba:	015a      	lsls	r2, r3, #5
 80153bc:	69fb      	ldr	r3, [r7, #28]
 80153be:	4413      	add	r3, r2
 80153c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	69ba      	ldr	r2, [r7, #24]
 80153c8:	0151      	lsls	r1, r2, #5
 80153ca:	69fa      	ldr	r2, [r7, #28]
 80153cc:	440a      	add	r2, r1
 80153ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80153d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80153d8:	68bb      	ldr	r3, [r7, #8]
 80153da:	791b      	ldrb	r3, [r3, #4]
 80153dc:	2b01      	cmp	r3, #1
 80153de:	d015      	beq.n	801540c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80153e0:	68bb      	ldr	r3, [r7, #8]
 80153e2:	691b      	ldr	r3, [r3, #16]
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	f000 8152 	beq.w	801568e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80153ea:	69fb      	ldr	r3, [r7, #28]
 80153ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80153f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80153f2:	68bb      	ldr	r3, [r7, #8]
 80153f4:	781b      	ldrb	r3, [r3, #0]
 80153f6:	f003 030f 	and.w	r3, r3, #15
 80153fa:	2101      	movs	r1, #1
 80153fc:	fa01 f303 	lsl.w	r3, r1, r3
 8015400:	69f9      	ldr	r1, [r7, #28]
 8015402:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015406:	4313      	orrs	r3, r2
 8015408:	634b      	str	r3, [r1, #52]	@ 0x34
 801540a:	e140      	b.n	801568e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801540c:	69fb      	ldr	r3, [r7, #28]
 801540e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015412:	689b      	ldr	r3, [r3, #8]
 8015414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015418:	2b00      	cmp	r3, #0
 801541a:	d117      	bne.n	801544c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801541c:	69bb      	ldr	r3, [r7, #24]
 801541e:	015a      	lsls	r2, r3, #5
 8015420:	69fb      	ldr	r3, [r7, #28]
 8015422:	4413      	add	r3, r2
 8015424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	69ba      	ldr	r2, [r7, #24]
 801542c:	0151      	lsls	r1, r2, #5
 801542e:	69fa      	ldr	r2, [r7, #28]
 8015430:	440a      	add	r2, r1
 8015432:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015436:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801543a:	6013      	str	r3, [r2, #0]
 801543c:	e016      	b.n	801546c <USB_EPStartXfer+0x308>
 801543e:	bf00      	nop
 8015440:	e007ffff 	.word	0xe007ffff
 8015444:	fff80000 	.word	0xfff80000
 8015448:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801544c:	69bb      	ldr	r3, [r7, #24]
 801544e:	015a      	lsls	r2, r3, #5
 8015450:	69fb      	ldr	r3, [r7, #28]
 8015452:	4413      	add	r3, r2
 8015454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	69ba      	ldr	r2, [r7, #24]
 801545c:	0151      	lsls	r1, r2, #5
 801545e:	69fa      	ldr	r2, [r7, #28]
 8015460:	440a      	add	r2, r1
 8015462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015466:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801546a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	68d9      	ldr	r1, [r3, #12]
 8015470:	68bb      	ldr	r3, [r7, #8]
 8015472:	781a      	ldrb	r2, [r3, #0]
 8015474:	68bb      	ldr	r3, [r7, #8]
 8015476:	691b      	ldr	r3, [r3, #16]
 8015478:	b298      	uxth	r0, r3
 801547a:	79fb      	ldrb	r3, [r7, #7]
 801547c:	9300      	str	r3, [sp, #0]
 801547e:	4603      	mov	r3, r0
 8015480:	68f8      	ldr	r0, [r7, #12]
 8015482:	f000 f9b9 	bl	80157f8 <USB_WritePacket>
 8015486:	e102      	b.n	801568e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015488:	69bb      	ldr	r3, [r7, #24]
 801548a:	015a      	lsls	r2, r3, #5
 801548c:	69fb      	ldr	r3, [r7, #28]
 801548e:	4413      	add	r3, r2
 8015490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015494:	691a      	ldr	r2, [r3, #16]
 8015496:	69bb      	ldr	r3, [r7, #24]
 8015498:	0159      	lsls	r1, r3, #5
 801549a:	69fb      	ldr	r3, [r7, #28]
 801549c:	440b      	add	r3, r1
 801549e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154a2:	4619      	mov	r1, r3
 80154a4:	4b7c      	ldr	r3, [pc, #496]	@ (8015698 <USB_EPStartXfer+0x534>)
 80154a6:	4013      	ands	r3, r2
 80154a8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80154aa:	69bb      	ldr	r3, [r7, #24]
 80154ac:	015a      	lsls	r2, r3, #5
 80154ae:	69fb      	ldr	r3, [r7, #28]
 80154b0:	4413      	add	r3, r2
 80154b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154b6:	691a      	ldr	r2, [r3, #16]
 80154b8:	69bb      	ldr	r3, [r7, #24]
 80154ba:	0159      	lsls	r1, r3, #5
 80154bc:	69fb      	ldr	r3, [r7, #28]
 80154be:	440b      	add	r3, r1
 80154c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154c4:	4619      	mov	r1, r3
 80154c6:	4b75      	ldr	r3, [pc, #468]	@ (801569c <USB_EPStartXfer+0x538>)
 80154c8:	4013      	ands	r3, r2
 80154ca:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80154cc:	69bb      	ldr	r3, [r7, #24]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d12f      	bne.n	8015532 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	691b      	ldr	r3, [r3, #16]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d003      	beq.n	80154e2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80154da:	68bb      	ldr	r3, [r7, #8]
 80154dc:	689a      	ldr	r2, [r3, #8]
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80154e2:	68bb      	ldr	r3, [r7, #8]
 80154e4:	689a      	ldr	r2, [r3, #8]
 80154e6:	68bb      	ldr	r3, [r7, #8]
 80154e8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80154ea:	69bb      	ldr	r3, [r7, #24]
 80154ec:	015a      	lsls	r2, r3, #5
 80154ee:	69fb      	ldr	r3, [r7, #28]
 80154f0:	4413      	add	r3, r2
 80154f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154f6:	691a      	ldr	r2, [r3, #16]
 80154f8:	68bb      	ldr	r3, [r7, #8]
 80154fa:	6a1b      	ldr	r3, [r3, #32]
 80154fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015500:	69b9      	ldr	r1, [r7, #24]
 8015502:	0148      	lsls	r0, r1, #5
 8015504:	69f9      	ldr	r1, [r7, #28]
 8015506:	4401      	add	r1, r0
 8015508:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801550c:	4313      	orrs	r3, r2
 801550e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015510:	69bb      	ldr	r3, [r7, #24]
 8015512:	015a      	lsls	r2, r3, #5
 8015514:	69fb      	ldr	r3, [r7, #28]
 8015516:	4413      	add	r3, r2
 8015518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801551c:	691b      	ldr	r3, [r3, #16]
 801551e:	69ba      	ldr	r2, [r7, #24]
 8015520:	0151      	lsls	r1, r2, #5
 8015522:	69fa      	ldr	r2, [r7, #28]
 8015524:	440a      	add	r2, r1
 8015526:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801552a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801552e:	6113      	str	r3, [r2, #16]
 8015530:	e05f      	b.n	80155f2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8015532:	68bb      	ldr	r3, [r7, #8]
 8015534:	691b      	ldr	r3, [r3, #16]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d123      	bne.n	8015582 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801553a:	69bb      	ldr	r3, [r7, #24]
 801553c:	015a      	lsls	r2, r3, #5
 801553e:	69fb      	ldr	r3, [r7, #28]
 8015540:	4413      	add	r3, r2
 8015542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015546:	691a      	ldr	r2, [r3, #16]
 8015548:	68bb      	ldr	r3, [r7, #8]
 801554a:	689b      	ldr	r3, [r3, #8]
 801554c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015550:	69b9      	ldr	r1, [r7, #24]
 8015552:	0148      	lsls	r0, r1, #5
 8015554:	69f9      	ldr	r1, [r7, #28]
 8015556:	4401      	add	r1, r0
 8015558:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801555c:	4313      	orrs	r3, r2
 801555e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015560:	69bb      	ldr	r3, [r7, #24]
 8015562:	015a      	lsls	r2, r3, #5
 8015564:	69fb      	ldr	r3, [r7, #28]
 8015566:	4413      	add	r3, r2
 8015568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801556c:	691b      	ldr	r3, [r3, #16]
 801556e:	69ba      	ldr	r2, [r7, #24]
 8015570:	0151      	lsls	r1, r2, #5
 8015572:	69fa      	ldr	r2, [r7, #28]
 8015574:	440a      	add	r2, r1
 8015576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801557a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801557e:	6113      	str	r3, [r2, #16]
 8015580:	e037      	b.n	80155f2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015582:	68bb      	ldr	r3, [r7, #8]
 8015584:	691a      	ldr	r2, [r3, #16]
 8015586:	68bb      	ldr	r3, [r7, #8]
 8015588:	689b      	ldr	r3, [r3, #8]
 801558a:	4413      	add	r3, r2
 801558c:	1e5a      	subs	r2, r3, #1
 801558e:	68bb      	ldr	r3, [r7, #8]
 8015590:	689b      	ldr	r3, [r3, #8]
 8015592:	fbb2 f3f3 	udiv	r3, r2, r3
 8015596:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8015598:	68bb      	ldr	r3, [r7, #8]
 801559a:	689b      	ldr	r3, [r3, #8]
 801559c:	8afa      	ldrh	r2, [r7, #22]
 801559e:	fb03 f202 	mul.w	r2, r3, r2
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80155a6:	69bb      	ldr	r3, [r7, #24]
 80155a8:	015a      	lsls	r2, r3, #5
 80155aa:	69fb      	ldr	r3, [r7, #28]
 80155ac:	4413      	add	r3, r2
 80155ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155b2:	691a      	ldr	r2, [r3, #16]
 80155b4:	8afb      	ldrh	r3, [r7, #22]
 80155b6:	04d9      	lsls	r1, r3, #19
 80155b8:	4b39      	ldr	r3, [pc, #228]	@ (80156a0 <USB_EPStartXfer+0x53c>)
 80155ba:	400b      	ands	r3, r1
 80155bc:	69b9      	ldr	r1, [r7, #24]
 80155be:	0148      	lsls	r0, r1, #5
 80155c0:	69f9      	ldr	r1, [r7, #28]
 80155c2:	4401      	add	r1, r0
 80155c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155c8:	4313      	orrs	r3, r2
 80155ca:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80155cc:	69bb      	ldr	r3, [r7, #24]
 80155ce:	015a      	lsls	r2, r3, #5
 80155d0:	69fb      	ldr	r3, [r7, #28]
 80155d2:	4413      	add	r3, r2
 80155d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155d8:	691a      	ldr	r2, [r3, #16]
 80155da:	68bb      	ldr	r3, [r7, #8]
 80155dc:	6a1b      	ldr	r3, [r3, #32]
 80155de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80155e2:	69b9      	ldr	r1, [r7, #24]
 80155e4:	0148      	lsls	r0, r1, #5
 80155e6:	69f9      	ldr	r1, [r7, #28]
 80155e8:	4401      	add	r1, r0
 80155ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155ee:	4313      	orrs	r3, r2
 80155f0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80155f2:	79fb      	ldrb	r3, [r7, #7]
 80155f4:	2b01      	cmp	r3, #1
 80155f6:	d10d      	bne.n	8015614 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80155f8:	68bb      	ldr	r3, [r7, #8]
 80155fa:	68db      	ldr	r3, [r3, #12]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d009      	beq.n	8015614 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8015600:	68bb      	ldr	r3, [r7, #8]
 8015602:	68d9      	ldr	r1, [r3, #12]
 8015604:	69bb      	ldr	r3, [r7, #24]
 8015606:	015a      	lsls	r2, r3, #5
 8015608:	69fb      	ldr	r3, [r7, #28]
 801560a:	4413      	add	r3, r2
 801560c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015610:	460a      	mov	r2, r1
 8015612:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015614:	68bb      	ldr	r3, [r7, #8]
 8015616:	791b      	ldrb	r3, [r3, #4]
 8015618:	2b01      	cmp	r3, #1
 801561a:	d128      	bne.n	801566e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801561c:	69fb      	ldr	r3, [r7, #28]
 801561e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015622:	689b      	ldr	r3, [r3, #8]
 8015624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015628:	2b00      	cmp	r3, #0
 801562a:	d110      	bne.n	801564e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801562c:	69bb      	ldr	r3, [r7, #24]
 801562e:	015a      	lsls	r2, r3, #5
 8015630:	69fb      	ldr	r3, [r7, #28]
 8015632:	4413      	add	r3, r2
 8015634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015638:	681b      	ldr	r3, [r3, #0]
 801563a:	69ba      	ldr	r2, [r7, #24]
 801563c:	0151      	lsls	r1, r2, #5
 801563e:	69fa      	ldr	r2, [r7, #28]
 8015640:	440a      	add	r2, r1
 8015642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015646:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801564a:	6013      	str	r3, [r2, #0]
 801564c:	e00f      	b.n	801566e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801564e:	69bb      	ldr	r3, [r7, #24]
 8015650:	015a      	lsls	r2, r3, #5
 8015652:	69fb      	ldr	r3, [r7, #28]
 8015654:	4413      	add	r3, r2
 8015656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	69ba      	ldr	r2, [r7, #24]
 801565e:	0151      	lsls	r1, r2, #5
 8015660:	69fa      	ldr	r2, [r7, #28]
 8015662:	440a      	add	r2, r1
 8015664:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801566c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801566e:	69bb      	ldr	r3, [r7, #24]
 8015670:	015a      	lsls	r2, r3, #5
 8015672:	69fb      	ldr	r3, [r7, #28]
 8015674:	4413      	add	r3, r2
 8015676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	69ba      	ldr	r2, [r7, #24]
 801567e:	0151      	lsls	r1, r2, #5
 8015680:	69fa      	ldr	r2, [r7, #28]
 8015682:	440a      	add	r2, r1
 8015684:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015688:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801568c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801568e:	2300      	movs	r3, #0
}
 8015690:	4618      	mov	r0, r3
 8015692:	3720      	adds	r7, #32
 8015694:	46bd      	mov	sp, r7
 8015696:	bd80      	pop	{r7, pc}
 8015698:	fff80000 	.word	0xfff80000
 801569c:	e007ffff 	.word	0xe007ffff
 80156a0:	1ff80000 	.word	0x1ff80000

080156a4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80156a4:	b480      	push	{r7}
 80156a6:	b087      	sub	sp, #28
 80156a8:	af00      	add	r7, sp, #0
 80156aa:	6078      	str	r0, [r7, #4]
 80156ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80156ae:	2300      	movs	r3, #0
 80156b0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80156b2:	2300      	movs	r3, #0
 80156b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80156ba:	683b      	ldr	r3, [r7, #0]
 80156bc:	785b      	ldrb	r3, [r3, #1]
 80156be:	2b01      	cmp	r3, #1
 80156c0:	d14a      	bne.n	8015758 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80156c2:	683b      	ldr	r3, [r7, #0]
 80156c4:	781b      	ldrb	r3, [r3, #0]
 80156c6:	015a      	lsls	r2, r3, #5
 80156c8:	693b      	ldr	r3, [r7, #16]
 80156ca:	4413      	add	r3, r2
 80156cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156d0:	681b      	ldr	r3, [r3, #0]
 80156d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156da:	f040 8086 	bne.w	80157ea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80156de:	683b      	ldr	r3, [r7, #0]
 80156e0:	781b      	ldrb	r3, [r3, #0]
 80156e2:	015a      	lsls	r2, r3, #5
 80156e4:	693b      	ldr	r3, [r7, #16]
 80156e6:	4413      	add	r3, r2
 80156e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156ec:	681b      	ldr	r3, [r3, #0]
 80156ee:	683a      	ldr	r2, [r7, #0]
 80156f0:	7812      	ldrb	r2, [r2, #0]
 80156f2:	0151      	lsls	r1, r2, #5
 80156f4:	693a      	ldr	r2, [r7, #16]
 80156f6:	440a      	add	r2, r1
 80156f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80156fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015700:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015702:	683b      	ldr	r3, [r7, #0]
 8015704:	781b      	ldrb	r3, [r3, #0]
 8015706:	015a      	lsls	r2, r3, #5
 8015708:	693b      	ldr	r3, [r7, #16]
 801570a:	4413      	add	r3, r2
 801570c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	683a      	ldr	r2, [r7, #0]
 8015714:	7812      	ldrb	r2, [r2, #0]
 8015716:	0151      	lsls	r1, r2, #5
 8015718:	693a      	ldr	r2, [r7, #16]
 801571a:	440a      	add	r2, r1
 801571c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015720:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015724:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015726:	68fb      	ldr	r3, [r7, #12]
 8015728:	3301      	adds	r3, #1
 801572a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015732:	4293      	cmp	r3, r2
 8015734:	d902      	bls.n	801573c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015736:	2301      	movs	r3, #1
 8015738:	75fb      	strb	r3, [r7, #23]
          break;
 801573a:	e056      	b.n	80157ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	781b      	ldrb	r3, [r3, #0]
 8015740:	015a      	lsls	r2, r3, #5
 8015742:	693b      	ldr	r3, [r7, #16]
 8015744:	4413      	add	r3, r2
 8015746:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015750:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015754:	d0e7      	beq.n	8015726 <USB_EPStopXfer+0x82>
 8015756:	e048      	b.n	80157ea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015758:	683b      	ldr	r3, [r7, #0]
 801575a:	781b      	ldrb	r3, [r3, #0]
 801575c:	015a      	lsls	r2, r3, #5
 801575e:	693b      	ldr	r3, [r7, #16]
 8015760:	4413      	add	r3, r2
 8015762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801576c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015770:	d13b      	bne.n	80157ea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015772:	683b      	ldr	r3, [r7, #0]
 8015774:	781b      	ldrb	r3, [r3, #0]
 8015776:	015a      	lsls	r2, r3, #5
 8015778:	693b      	ldr	r3, [r7, #16]
 801577a:	4413      	add	r3, r2
 801577c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015780:	681b      	ldr	r3, [r3, #0]
 8015782:	683a      	ldr	r2, [r7, #0]
 8015784:	7812      	ldrb	r2, [r2, #0]
 8015786:	0151      	lsls	r1, r2, #5
 8015788:	693a      	ldr	r2, [r7, #16]
 801578a:	440a      	add	r2, r1
 801578c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015790:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015794:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015796:	683b      	ldr	r3, [r7, #0]
 8015798:	781b      	ldrb	r3, [r3, #0]
 801579a:	015a      	lsls	r2, r3, #5
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	4413      	add	r3, r2
 80157a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157a4:	681b      	ldr	r3, [r3, #0]
 80157a6:	683a      	ldr	r2, [r7, #0]
 80157a8:	7812      	ldrb	r2, [r2, #0]
 80157aa:	0151      	lsls	r1, r2, #5
 80157ac:	693a      	ldr	r2, [r7, #16]
 80157ae:	440a      	add	r2, r1
 80157b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80157b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80157b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	3301      	adds	r3, #1
 80157be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80157c6:	4293      	cmp	r3, r2
 80157c8:	d902      	bls.n	80157d0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80157ca:	2301      	movs	r3, #1
 80157cc:	75fb      	strb	r3, [r7, #23]
          break;
 80157ce:	e00c      	b.n	80157ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80157d0:	683b      	ldr	r3, [r7, #0]
 80157d2:	781b      	ldrb	r3, [r3, #0]
 80157d4:	015a      	lsls	r2, r3, #5
 80157d6:	693b      	ldr	r3, [r7, #16]
 80157d8:	4413      	add	r3, r2
 80157da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80157e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80157e8:	d0e7      	beq.n	80157ba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80157ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80157ec:	4618      	mov	r0, r3
 80157ee:	371c      	adds	r7, #28
 80157f0:	46bd      	mov	sp, r7
 80157f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f6:	4770      	bx	lr

080157f8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80157f8:	b480      	push	{r7}
 80157fa:	b089      	sub	sp, #36	@ 0x24
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	60f8      	str	r0, [r7, #12]
 8015800:	60b9      	str	r1, [r7, #8]
 8015802:	4611      	mov	r1, r2
 8015804:	461a      	mov	r2, r3
 8015806:	460b      	mov	r3, r1
 8015808:	71fb      	strb	r3, [r7, #7]
 801580a:	4613      	mov	r3, r2
 801580c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8015812:	68bb      	ldr	r3, [r7, #8]
 8015814:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8015816:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801581a:	2b00      	cmp	r3, #0
 801581c:	d123      	bne.n	8015866 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801581e:	88bb      	ldrh	r3, [r7, #4]
 8015820:	3303      	adds	r3, #3
 8015822:	089b      	lsrs	r3, r3, #2
 8015824:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8015826:	2300      	movs	r3, #0
 8015828:	61bb      	str	r3, [r7, #24]
 801582a:	e018      	b.n	801585e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801582c:	79fb      	ldrb	r3, [r7, #7]
 801582e:	031a      	lsls	r2, r3, #12
 8015830:	697b      	ldr	r3, [r7, #20]
 8015832:	4413      	add	r3, r2
 8015834:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015838:	461a      	mov	r2, r3
 801583a:	69fb      	ldr	r3, [r7, #28]
 801583c:	681b      	ldr	r3, [r3, #0]
 801583e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015840:	69fb      	ldr	r3, [r7, #28]
 8015842:	3301      	adds	r3, #1
 8015844:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015846:	69fb      	ldr	r3, [r7, #28]
 8015848:	3301      	adds	r3, #1
 801584a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801584c:	69fb      	ldr	r3, [r7, #28]
 801584e:	3301      	adds	r3, #1
 8015850:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015852:	69fb      	ldr	r3, [r7, #28]
 8015854:	3301      	adds	r3, #1
 8015856:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8015858:	69bb      	ldr	r3, [r7, #24]
 801585a:	3301      	adds	r3, #1
 801585c:	61bb      	str	r3, [r7, #24]
 801585e:	69ba      	ldr	r2, [r7, #24]
 8015860:	693b      	ldr	r3, [r7, #16]
 8015862:	429a      	cmp	r2, r3
 8015864:	d3e2      	bcc.n	801582c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015866:	2300      	movs	r3, #0
}
 8015868:	4618      	mov	r0, r3
 801586a:	3724      	adds	r7, #36	@ 0x24
 801586c:	46bd      	mov	sp, r7
 801586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015872:	4770      	bx	lr

08015874 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015874:	b480      	push	{r7}
 8015876:	b08b      	sub	sp, #44	@ 0x2c
 8015878:	af00      	add	r7, sp, #0
 801587a:	60f8      	str	r0, [r7, #12]
 801587c:	60b9      	str	r1, [r7, #8]
 801587e:	4613      	mov	r3, r2
 8015880:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015886:	68bb      	ldr	r3, [r7, #8]
 8015888:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801588a:	88fb      	ldrh	r3, [r7, #6]
 801588c:	089b      	lsrs	r3, r3, #2
 801588e:	b29b      	uxth	r3, r3
 8015890:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015892:	88fb      	ldrh	r3, [r7, #6]
 8015894:	f003 0303 	and.w	r3, r3, #3
 8015898:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801589a:	2300      	movs	r3, #0
 801589c:	623b      	str	r3, [r7, #32]
 801589e:	e014      	b.n	80158ca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80158a0:	69bb      	ldr	r3, [r7, #24]
 80158a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158a6:	681a      	ldr	r2, [r3, #0]
 80158a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158aa:	601a      	str	r2, [r3, #0]
    pDest++;
 80158ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ae:	3301      	adds	r3, #1
 80158b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158b4:	3301      	adds	r3, #1
 80158b6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158ba:	3301      	adds	r3, #1
 80158bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80158be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158c0:	3301      	adds	r3, #1
 80158c2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80158c4:	6a3b      	ldr	r3, [r7, #32]
 80158c6:	3301      	adds	r3, #1
 80158c8:	623b      	str	r3, [r7, #32]
 80158ca:	6a3a      	ldr	r2, [r7, #32]
 80158cc:	697b      	ldr	r3, [r7, #20]
 80158ce:	429a      	cmp	r2, r3
 80158d0:	d3e6      	bcc.n	80158a0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80158d2:	8bfb      	ldrh	r3, [r7, #30]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d01e      	beq.n	8015916 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80158d8:	2300      	movs	r3, #0
 80158da:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80158dc:	69bb      	ldr	r3, [r7, #24]
 80158de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80158e2:	461a      	mov	r2, r3
 80158e4:	f107 0310 	add.w	r3, r7, #16
 80158e8:	6812      	ldr	r2, [r2, #0]
 80158ea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80158ec:	693a      	ldr	r2, [r7, #16]
 80158ee:	6a3b      	ldr	r3, [r7, #32]
 80158f0:	b2db      	uxtb	r3, r3
 80158f2:	00db      	lsls	r3, r3, #3
 80158f4:	fa22 f303 	lsr.w	r3, r2, r3
 80158f8:	b2da      	uxtb	r2, r3
 80158fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158fc:	701a      	strb	r2, [r3, #0]
      i++;
 80158fe:	6a3b      	ldr	r3, [r7, #32]
 8015900:	3301      	adds	r3, #1
 8015902:	623b      	str	r3, [r7, #32]
      pDest++;
 8015904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015906:	3301      	adds	r3, #1
 8015908:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801590a:	8bfb      	ldrh	r3, [r7, #30]
 801590c:	3b01      	subs	r3, #1
 801590e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8015910:	8bfb      	ldrh	r3, [r7, #30]
 8015912:	2b00      	cmp	r3, #0
 8015914:	d1ea      	bne.n	80158ec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8015916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015918:	4618      	mov	r0, r3
 801591a:	372c      	adds	r7, #44	@ 0x2c
 801591c:	46bd      	mov	sp, r7
 801591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015922:	4770      	bx	lr

08015924 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015924:	b480      	push	{r7}
 8015926:	b085      	sub	sp, #20
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
 801592c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015932:	683b      	ldr	r3, [r7, #0]
 8015934:	781b      	ldrb	r3, [r3, #0]
 8015936:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015938:	683b      	ldr	r3, [r7, #0]
 801593a:	785b      	ldrb	r3, [r3, #1]
 801593c:	2b01      	cmp	r3, #1
 801593e:	d12c      	bne.n	801599a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015940:	68bb      	ldr	r3, [r7, #8]
 8015942:	015a      	lsls	r2, r3, #5
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	4413      	add	r3, r2
 8015948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	2b00      	cmp	r3, #0
 8015950:	db12      	blt.n	8015978 <USB_EPSetStall+0x54>
 8015952:	68bb      	ldr	r3, [r7, #8]
 8015954:	2b00      	cmp	r3, #0
 8015956:	d00f      	beq.n	8015978 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8015958:	68bb      	ldr	r3, [r7, #8]
 801595a:	015a      	lsls	r2, r3, #5
 801595c:	68fb      	ldr	r3, [r7, #12]
 801595e:	4413      	add	r3, r2
 8015960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	68ba      	ldr	r2, [r7, #8]
 8015968:	0151      	lsls	r1, r2, #5
 801596a:	68fa      	ldr	r2, [r7, #12]
 801596c:	440a      	add	r2, r1
 801596e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015972:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015976:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015978:	68bb      	ldr	r3, [r7, #8]
 801597a:	015a      	lsls	r2, r3, #5
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	4413      	add	r3, r2
 8015980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	68ba      	ldr	r2, [r7, #8]
 8015988:	0151      	lsls	r1, r2, #5
 801598a:	68fa      	ldr	r2, [r7, #12]
 801598c:	440a      	add	r2, r1
 801598e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015992:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015996:	6013      	str	r3, [r2, #0]
 8015998:	e02b      	b.n	80159f2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	015a      	lsls	r2, r3, #5
 801599e:	68fb      	ldr	r3, [r7, #12]
 80159a0:	4413      	add	r3, r2
 80159a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159a6:	681b      	ldr	r3, [r3, #0]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	db12      	blt.n	80159d2 <USB_EPSetStall+0xae>
 80159ac:	68bb      	ldr	r3, [r7, #8]
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d00f      	beq.n	80159d2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80159b2:	68bb      	ldr	r3, [r7, #8]
 80159b4:	015a      	lsls	r2, r3, #5
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	4413      	add	r3, r2
 80159ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	68ba      	ldr	r2, [r7, #8]
 80159c2:	0151      	lsls	r1, r2, #5
 80159c4:	68fa      	ldr	r2, [r7, #12]
 80159c6:	440a      	add	r2, r1
 80159c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80159d0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80159d2:	68bb      	ldr	r3, [r7, #8]
 80159d4:	015a      	lsls	r2, r3, #5
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	4413      	add	r3, r2
 80159da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	68ba      	ldr	r2, [r7, #8]
 80159e2:	0151      	lsls	r1, r2, #5
 80159e4:	68fa      	ldr	r2, [r7, #12]
 80159e6:	440a      	add	r2, r1
 80159e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80159f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80159f2:	2300      	movs	r3, #0
}
 80159f4:	4618      	mov	r0, r3
 80159f6:	3714      	adds	r7, #20
 80159f8:	46bd      	mov	sp, r7
 80159fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159fe:	4770      	bx	lr

08015a00 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015a00:	b480      	push	{r7}
 8015a02:	b085      	sub	sp, #20
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	6078      	str	r0, [r7, #4]
 8015a08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015a0e:	683b      	ldr	r3, [r7, #0]
 8015a10:	781b      	ldrb	r3, [r3, #0]
 8015a12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015a14:	683b      	ldr	r3, [r7, #0]
 8015a16:	785b      	ldrb	r3, [r3, #1]
 8015a18:	2b01      	cmp	r3, #1
 8015a1a:	d128      	bne.n	8015a6e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015a1c:	68bb      	ldr	r3, [r7, #8]
 8015a1e:	015a      	lsls	r2, r3, #5
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	4413      	add	r3, r2
 8015a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	68ba      	ldr	r2, [r7, #8]
 8015a2c:	0151      	lsls	r1, r2, #5
 8015a2e:	68fa      	ldr	r2, [r7, #12]
 8015a30:	440a      	add	r2, r1
 8015a32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a3a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a3c:	683b      	ldr	r3, [r7, #0]
 8015a3e:	791b      	ldrb	r3, [r3, #4]
 8015a40:	2b03      	cmp	r3, #3
 8015a42:	d003      	beq.n	8015a4c <USB_EPClearStall+0x4c>
 8015a44:	683b      	ldr	r3, [r7, #0]
 8015a46:	791b      	ldrb	r3, [r3, #4]
 8015a48:	2b02      	cmp	r3, #2
 8015a4a:	d138      	bne.n	8015abe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a4c:	68bb      	ldr	r3, [r7, #8]
 8015a4e:	015a      	lsls	r2, r3, #5
 8015a50:	68fb      	ldr	r3, [r7, #12]
 8015a52:	4413      	add	r3, r2
 8015a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	68ba      	ldr	r2, [r7, #8]
 8015a5c:	0151      	lsls	r1, r2, #5
 8015a5e:	68fa      	ldr	r2, [r7, #12]
 8015a60:	440a      	add	r2, r1
 8015a62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a6a:	6013      	str	r3, [r2, #0]
 8015a6c:	e027      	b.n	8015abe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015a6e:	68bb      	ldr	r3, [r7, #8]
 8015a70:	015a      	lsls	r2, r3, #5
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	4413      	add	r3, r2
 8015a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a7a:	681b      	ldr	r3, [r3, #0]
 8015a7c:	68ba      	ldr	r2, [r7, #8]
 8015a7e:	0151      	lsls	r1, r2, #5
 8015a80:	68fa      	ldr	r2, [r7, #12]
 8015a82:	440a      	add	r2, r1
 8015a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a8e:	683b      	ldr	r3, [r7, #0]
 8015a90:	791b      	ldrb	r3, [r3, #4]
 8015a92:	2b03      	cmp	r3, #3
 8015a94:	d003      	beq.n	8015a9e <USB_EPClearStall+0x9e>
 8015a96:	683b      	ldr	r3, [r7, #0]
 8015a98:	791b      	ldrb	r3, [r3, #4]
 8015a9a:	2b02      	cmp	r3, #2
 8015a9c:	d10f      	bne.n	8015abe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a9e:	68bb      	ldr	r3, [r7, #8]
 8015aa0:	015a      	lsls	r2, r3, #5
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	4413      	add	r3, r2
 8015aa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	68ba      	ldr	r2, [r7, #8]
 8015aae:	0151      	lsls	r1, r2, #5
 8015ab0:	68fa      	ldr	r2, [r7, #12]
 8015ab2:	440a      	add	r2, r1
 8015ab4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015abc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015abe:	2300      	movs	r3, #0
}
 8015ac0:	4618      	mov	r0, r3
 8015ac2:	3714      	adds	r7, #20
 8015ac4:	46bd      	mov	sp, r7
 8015ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aca:	4770      	bx	lr

08015acc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015acc:	b480      	push	{r7}
 8015ace:	b085      	sub	sp, #20
 8015ad0:	af00      	add	r7, sp, #0
 8015ad2:	6078      	str	r0, [r7, #4]
 8015ad4:	460b      	mov	r3, r1
 8015ad6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015adc:	68fb      	ldr	r3, [r7, #12]
 8015ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	68fa      	ldr	r2, [r7, #12]
 8015ae6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015aea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015aee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015af0:	68fb      	ldr	r3, [r7, #12]
 8015af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015af6:	681a      	ldr	r2, [r3, #0]
 8015af8:	78fb      	ldrb	r3, [r7, #3]
 8015afa:	011b      	lsls	r3, r3, #4
 8015afc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015b00:	68f9      	ldr	r1, [r7, #12]
 8015b02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015b06:	4313      	orrs	r3, r2
 8015b08:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015b0a:	2300      	movs	r3, #0
}
 8015b0c:	4618      	mov	r0, r3
 8015b0e:	3714      	adds	r7, #20
 8015b10:	46bd      	mov	sp, r7
 8015b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b16:	4770      	bx	lr

08015b18 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b18:	b480      	push	{r7}
 8015b1a:	b085      	sub	sp, #20
 8015b1c:	af00      	add	r7, sp, #0
 8015b1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b24:	68fb      	ldr	r3, [r7, #12]
 8015b26:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	68fa      	ldr	r2, [r7, #12]
 8015b2e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b32:	f023 0303 	bic.w	r3, r3, #3
 8015b36:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015b38:	68fb      	ldr	r3, [r7, #12]
 8015b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b3e:	685b      	ldr	r3, [r3, #4]
 8015b40:	68fa      	ldr	r2, [r7, #12]
 8015b42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b46:	f023 0302 	bic.w	r3, r3, #2
 8015b4a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b4c:	2300      	movs	r3, #0
}
 8015b4e:	4618      	mov	r0, r3
 8015b50:	3714      	adds	r7, #20
 8015b52:	46bd      	mov	sp, r7
 8015b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b58:	4770      	bx	lr

08015b5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b5a:	b480      	push	{r7}
 8015b5c:	b085      	sub	sp, #20
 8015b5e:	af00      	add	r7, sp, #0
 8015b60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	68fa      	ldr	r2, [r7, #12]
 8015b70:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b74:	f023 0303 	bic.w	r3, r3, #3
 8015b78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b80:	685b      	ldr	r3, [r3, #4]
 8015b82:	68fa      	ldr	r2, [r7, #12]
 8015b84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b88:	f043 0302 	orr.w	r3, r3, #2
 8015b8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b8e:	2300      	movs	r3, #0
}
 8015b90:	4618      	mov	r0, r3
 8015b92:	3714      	adds	r7, #20
 8015b94:	46bd      	mov	sp, r7
 8015b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b9a:	4770      	bx	lr

08015b9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015b9c:	b480      	push	{r7}
 8015b9e:	b085      	sub	sp, #20
 8015ba0:	af00      	add	r7, sp, #0
 8015ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	695b      	ldr	r3, [r3, #20]
 8015ba8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	699b      	ldr	r3, [r3, #24]
 8015bae:	68fa      	ldr	r2, [r7, #12]
 8015bb0:	4013      	ands	r3, r2
 8015bb2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015bb4:	68fb      	ldr	r3, [r7, #12]
}
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	3714      	adds	r7, #20
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bc0:	4770      	bx	lr

08015bc2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015bc2:	b480      	push	{r7}
 8015bc4:	b085      	sub	sp, #20
 8015bc6:	af00      	add	r7, sp, #0
 8015bc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bd4:	699b      	ldr	r3, [r3, #24]
 8015bd6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bde:	69db      	ldr	r3, [r3, #28]
 8015be0:	68ba      	ldr	r2, [r7, #8]
 8015be2:	4013      	ands	r3, r2
 8015be4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015be6:	68bb      	ldr	r3, [r7, #8]
 8015be8:	0c1b      	lsrs	r3, r3, #16
}
 8015bea:	4618      	mov	r0, r3
 8015bec:	3714      	adds	r7, #20
 8015bee:	46bd      	mov	sp, r7
 8015bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bf4:	4770      	bx	lr

08015bf6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015bf6:	b480      	push	{r7}
 8015bf8:	b085      	sub	sp, #20
 8015bfa:	af00      	add	r7, sp, #0
 8015bfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c08:	699b      	ldr	r3, [r3, #24]
 8015c0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c12:	69db      	ldr	r3, [r3, #28]
 8015c14:	68ba      	ldr	r2, [r7, #8]
 8015c16:	4013      	ands	r3, r2
 8015c18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015c1a:	68bb      	ldr	r3, [r7, #8]
 8015c1c:	b29b      	uxth	r3, r3
}
 8015c1e:	4618      	mov	r0, r3
 8015c20:	3714      	adds	r7, #20
 8015c22:	46bd      	mov	sp, r7
 8015c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c28:	4770      	bx	lr

08015c2a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c2a:	b480      	push	{r7}
 8015c2c:	b085      	sub	sp, #20
 8015c2e:	af00      	add	r7, sp, #0
 8015c30:	6078      	str	r0, [r7, #4]
 8015c32:	460b      	mov	r3, r1
 8015c34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015c3a:	78fb      	ldrb	r3, [r7, #3]
 8015c3c:	015a      	lsls	r2, r3, #5
 8015c3e:	68fb      	ldr	r3, [r7, #12]
 8015c40:	4413      	add	r3, r2
 8015c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015c46:	689b      	ldr	r3, [r3, #8]
 8015c48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c50:	695b      	ldr	r3, [r3, #20]
 8015c52:	68ba      	ldr	r2, [r7, #8]
 8015c54:	4013      	ands	r3, r2
 8015c56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c58:	68bb      	ldr	r3, [r7, #8]
}
 8015c5a:	4618      	mov	r0, r3
 8015c5c:	3714      	adds	r7, #20
 8015c5e:	46bd      	mov	sp, r7
 8015c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c64:	4770      	bx	lr

08015c66 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c66:	b480      	push	{r7}
 8015c68:	b087      	sub	sp, #28
 8015c6a:	af00      	add	r7, sp, #0
 8015c6c:	6078      	str	r0, [r7, #4]
 8015c6e:	460b      	mov	r3, r1
 8015c70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015c76:	697b      	ldr	r3, [r7, #20]
 8015c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c7c:	691b      	ldr	r3, [r3, #16]
 8015c7e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015c80:	697b      	ldr	r3, [r7, #20]
 8015c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015c88:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015c8a:	78fb      	ldrb	r3, [r7, #3]
 8015c8c:	f003 030f 	and.w	r3, r3, #15
 8015c90:	68fa      	ldr	r2, [r7, #12]
 8015c92:	fa22 f303 	lsr.w	r3, r2, r3
 8015c96:	01db      	lsls	r3, r3, #7
 8015c98:	b2db      	uxtb	r3, r3
 8015c9a:	693a      	ldr	r2, [r7, #16]
 8015c9c:	4313      	orrs	r3, r2
 8015c9e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015ca0:	78fb      	ldrb	r3, [r7, #3]
 8015ca2:	015a      	lsls	r2, r3, #5
 8015ca4:	697b      	ldr	r3, [r7, #20]
 8015ca6:	4413      	add	r3, r2
 8015ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cac:	689b      	ldr	r3, [r3, #8]
 8015cae:	693a      	ldr	r2, [r7, #16]
 8015cb0:	4013      	ands	r3, r2
 8015cb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015cb4:	68bb      	ldr	r3, [r7, #8]
}
 8015cb6:	4618      	mov	r0, r3
 8015cb8:	371c      	adds	r7, #28
 8015cba:	46bd      	mov	sp, r7
 8015cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cc0:	4770      	bx	lr

08015cc2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015cc2:	b480      	push	{r7}
 8015cc4:	b083      	sub	sp, #12
 8015cc6:	af00      	add	r7, sp, #0
 8015cc8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	695b      	ldr	r3, [r3, #20]
 8015cce:	f003 0301 	and.w	r3, r3, #1
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	370c      	adds	r7, #12
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cdc:	4770      	bx	lr
	...

08015ce0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015ce0:	b480      	push	{r7}
 8015ce2:	b085      	sub	sp, #20
 8015ce4:	af00      	add	r7, sp, #0
 8015ce6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cf2:	681a      	ldr	r2, [r3, #0]
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cfa:	4619      	mov	r1, r3
 8015cfc:	4b09      	ldr	r3, [pc, #36]	@ (8015d24 <USB_ActivateSetup+0x44>)
 8015cfe:	4013      	ands	r3, r2
 8015d00:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d08:	685b      	ldr	r3, [r3, #4]
 8015d0a:	68fa      	ldr	r2, [r7, #12]
 8015d0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015d14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015d16:	2300      	movs	r3, #0
}
 8015d18:	4618      	mov	r0, r3
 8015d1a:	3714      	adds	r7, #20
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d22:	4770      	bx	lr
 8015d24:	fffff800 	.word	0xfffff800

08015d28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015d28:	b480      	push	{r7}
 8015d2a:	b087      	sub	sp, #28
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	60f8      	str	r0, [r7, #12]
 8015d30:	460b      	mov	r3, r1
 8015d32:	607a      	str	r2, [r7, #4]
 8015d34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d36:	68fb      	ldr	r3, [r7, #12]
 8015d38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	333c      	adds	r3, #60	@ 0x3c
 8015d3e:	3304      	adds	r3, #4
 8015d40:	681b      	ldr	r3, [r3, #0]
 8015d42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015d44:	693b      	ldr	r3, [r7, #16]
 8015d46:	4a26      	ldr	r2, [pc, #152]	@ (8015de0 <USB_EP0_OutStart+0xb8>)
 8015d48:	4293      	cmp	r3, r2
 8015d4a:	d90a      	bls.n	8015d62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015d4c:	697b      	ldr	r3, [r7, #20]
 8015d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d52:	681b      	ldr	r3, [r3, #0]
 8015d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015d5c:	d101      	bne.n	8015d62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015d5e:	2300      	movs	r3, #0
 8015d60:	e037      	b.n	8015dd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015d62:	697b      	ldr	r3, [r7, #20]
 8015d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d68:	461a      	mov	r2, r3
 8015d6a:	2300      	movs	r3, #0
 8015d6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d6e:	697b      	ldr	r3, [r7, #20]
 8015d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d74:	691b      	ldr	r3, [r3, #16]
 8015d76:	697a      	ldr	r2, [r7, #20]
 8015d78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015d80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015d82:	697b      	ldr	r3, [r7, #20]
 8015d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d88:	691b      	ldr	r3, [r3, #16]
 8015d8a:	697a      	ldr	r2, [r7, #20]
 8015d8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d90:	f043 0318 	orr.w	r3, r3, #24
 8015d94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015d96:	697b      	ldr	r3, [r7, #20]
 8015d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d9c:	691b      	ldr	r3, [r3, #16]
 8015d9e:	697a      	ldr	r2, [r7, #20]
 8015da0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015da4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015da8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015daa:	7afb      	ldrb	r3, [r7, #11]
 8015dac:	2b01      	cmp	r3, #1
 8015dae:	d10f      	bne.n	8015dd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015db0:	697b      	ldr	r3, [r7, #20]
 8015db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015db6:	461a      	mov	r2, r3
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015dbc:	697b      	ldr	r3, [r7, #20]
 8015dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	697a      	ldr	r2, [r7, #20]
 8015dc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015dce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015dd0:	2300      	movs	r3, #0
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	371c      	adds	r7, #28
 8015dd6:	46bd      	mov	sp, r7
 8015dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ddc:	4770      	bx	lr
 8015dde:	bf00      	nop
 8015de0:	4f54300a 	.word	0x4f54300a

08015de4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015de4:	b480      	push	{r7}
 8015de6:	b085      	sub	sp, #20
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015dec:	2300      	movs	r3, #0
 8015dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	3301      	adds	r3, #1
 8015df4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015dfc:	d901      	bls.n	8015e02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015dfe:	2303      	movs	r3, #3
 8015e00:	e01b      	b.n	8015e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	691b      	ldr	r3, [r3, #16]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	daf2      	bge.n	8015df0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015e0a:	2300      	movs	r3, #0
 8015e0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	691b      	ldr	r3, [r3, #16]
 8015e12:	f043 0201 	orr.w	r2, r3, #1
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	3301      	adds	r3, #1
 8015e1e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015e20:	68fb      	ldr	r3, [r7, #12]
 8015e22:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015e26:	d901      	bls.n	8015e2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015e28:	2303      	movs	r3, #3
 8015e2a:	e006      	b.n	8015e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	691b      	ldr	r3, [r3, #16]
 8015e30:	f003 0301 	and.w	r3, r3, #1
 8015e34:	2b01      	cmp	r3, #1
 8015e36:	d0f0      	beq.n	8015e1a <USB_CoreReset+0x36>

  return HAL_OK;
 8015e38:	2300      	movs	r3, #0
}
 8015e3a:	4618      	mov	r0, r3
 8015e3c:	3714      	adds	r7, #20
 8015e3e:	46bd      	mov	sp, r7
 8015e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e44:	4770      	bx	lr
	...

08015e48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015e48:	b580      	push	{r7, lr}
 8015e4a:	b084      	sub	sp, #16
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	6078      	str	r0, [r7, #4]
 8015e50:	460b      	mov	r3, r1
 8015e52:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015e54:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015e58:	f002 fcca 	bl	80187f0 <USBD_static_malloc>
 8015e5c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d109      	bne.n	8015e78 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	32b0      	adds	r2, #176	@ 0xb0
 8015e6e:	2100      	movs	r1, #0
 8015e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015e74:	2302      	movs	r3, #2
 8015e76:	e0d4      	b.n	8016022 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015e78:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015e7c:	2100      	movs	r1, #0
 8015e7e:	68f8      	ldr	r0, [r7, #12]
 8015e80:	f004 f89f 	bl	8019fc2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	32b0      	adds	r2, #176	@ 0xb0
 8015e8e:	68f9      	ldr	r1, [r7, #12]
 8015e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	32b0      	adds	r2, #176	@ 0xb0
 8015e9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	7c1b      	ldrb	r3, [r3, #16]
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d138      	bne.n	8015f22 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015eb0:	4b5e      	ldr	r3, [pc, #376]	@ (801602c <USBD_CDC_Init+0x1e4>)
 8015eb2:	7819      	ldrb	r1, [r3, #0]
 8015eb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015eb8:	2202      	movs	r2, #2
 8015eba:	6878      	ldr	r0, [r7, #4]
 8015ebc:	f002 fb75 	bl	80185aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015ec0:	4b5a      	ldr	r3, [pc, #360]	@ (801602c <USBD_CDC_Init+0x1e4>)
 8015ec2:	781b      	ldrb	r3, [r3, #0]
 8015ec4:	f003 020f 	and.w	r2, r3, #15
 8015ec8:	6879      	ldr	r1, [r7, #4]
 8015eca:	4613      	mov	r3, r2
 8015ecc:	009b      	lsls	r3, r3, #2
 8015ece:	4413      	add	r3, r2
 8015ed0:	009b      	lsls	r3, r3, #2
 8015ed2:	440b      	add	r3, r1
 8015ed4:	3324      	adds	r3, #36	@ 0x24
 8015ed6:	2201      	movs	r2, #1
 8015ed8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015eda:	4b55      	ldr	r3, [pc, #340]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8015edc:	7819      	ldrb	r1, [r3, #0]
 8015ede:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015ee2:	2202      	movs	r2, #2
 8015ee4:	6878      	ldr	r0, [r7, #4]
 8015ee6:	f002 fb60 	bl	80185aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015eea:	4b51      	ldr	r3, [pc, #324]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8015eec:	781b      	ldrb	r3, [r3, #0]
 8015eee:	f003 020f 	and.w	r2, r3, #15
 8015ef2:	6879      	ldr	r1, [r7, #4]
 8015ef4:	4613      	mov	r3, r2
 8015ef6:	009b      	lsls	r3, r3, #2
 8015ef8:	4413      	add	r3, r2
 8015efa:	009b      	lsls	r3, r3, #2
 8015efc:	440b      	add	r3, r1
 8015efe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f02:	2201      	movs	r2, #1
 8015f04:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015f06:	4b4b      	ldr	r3, [pc, #300]	@ (8016034 <USBD_CDC_Init+0x1ec>)
 8015f08:	781b      	ldrb	r3, [r3, #0]
 8015f0a:	f003 020f 	and.w	r2, r3, #15
 8015f0e:	6879      	ldr	r1, [r7, #4]
 8015f10:	4613      	mov	r3, r2
 8015f12:	009b      	lsls	r3, r3, #2
 8015f14:	4413      	add	r3, r2
 8015f16:	009b      	lsls	r3, r3, #2
 8015f18:	440b      	add	r3, r1
 8015f1a:	3326      	adds	r3, #38	@ 0x26
 8015f1c:	2210      	movs	r2, #16
 8015f1e:	801a      	strh	r2, [r3, #0]
 8015f20:	e035      	b.n	8015f8e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015f22:	4b42      	ldr	r3, [pc, #264]	@ (801602c <USBD_CDC_Init+0x1e4>)
 8015f24:	7819      	ldrb	r1, [r3, #0]
 8015f26:	2340      	movs	r3, #64	@ 0x40
 8015f28:	2202      	movs	r2, #2
 8015f2a:	6878      	ldr	r0, [r7, #4]
 8015f2c:	f002 fb3d 	bl	80185aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015f30:	4b3e      	ldr	r3, [pc, #248]	@ (801602c <USBD_CDC_Init+0x1e4>)
 8015f32:	781b      	ldrb	r3, [r3, #0]
 8015f34:	f003 020f 	and.w	r2, r3, #15
 8015f38:	6879      	ldr	r1, [r7, #4]
 8015f3a:	4613      	mov	r3, r2
 8015f3c:	009b      	lsls	r3, r3, #2
 8015f3e:	4413      	add	r3, r2
 8015f40:	009b      	lsls	r3, r3, #2
 8015f42:	440b      	add	r3, r1
 8015f44:	3324      	adds	r3, #36	@ 0x24
 8015f46:	2201      	movs	r2, #1
 8015f48:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015f4a:	4b39      	ldr	r3, [pc, #228]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8015f4c:	7819      	ldrb	r1, [r3, #0]
 8015f4e:	2340      	movs	r3, #64	@ 0x40
 8015f50:	2202      	movs	r2, #2
 8015f52:	6878      	ldr	r0, [r7, #4]
 8015f54:	f002 fb29 	bl	80185aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015f58:	4b35      	ldr	r3, [pc, #212]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8015f5a:	781b      	ldrb	r3, [r3, #0]
 8015f5c:	f003 020f 	and.w	r2, r3, #15
 8015f60:	6879      	ldr	r1, [r7, #4]
 8015f62:	4613      	mov	r3, r2
 8015f64:	009b      	lsls	r3, r3, #2
 8015f66:	4413      	add	r3, r2
 8015f68:	009b      	lsls	r3, r3, #2
 8015f6a:	440b      	add	r3, r1
 8015f6c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f70:	2201      	movs	r2, #1
 8015f72:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015f74:	4b2f      	ldr	r3, [pc, #188]	@ (8016034 <USBD_CDC_Init+0x1ec>)
 8015f76:	781b      	ldrb	r3, [r3, #0]
 8015f78:	f003 020f 	and.w	r2, r3, #15
 8015f7c:	6879      	ldr	r1, [r7, #4]
 8015f7e:	4613      	mov	r3, r2
 8015f80:	009b      	lsls	r3, r3, #2
 8015f82:	4413      	add	r3, r2
 8015f84:	009b      	lsls	r3, r3, #2
 8015f86:	440b      	add	r3, r1
 8015f88:	3326      	adds	r3, #38	@ 0x26
 8015f8a:	2210      	movs	r2, #16
 8015f8c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015f8e:	4b29      	ldr	r3, [pc, #164]	@ (8016034 <USBD_CDC_Init+0x1ec>)
 8015f90:	7819      	ldrb	r1, [r3, #0]
 8015f92:	2308      	movs	r3, #8
 8015f94:	2203      	movs	r2, #3
 8015f96:	6878      	ldr	r0, [r7, #4]
 8015f98:	f002 fb07 	bl	80185aa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015f9c:	4b25      	ldr	r3, [pc, #148]	@ (8016034 <USBD_CDC_Init+0x1ec>)
 8015f9e:	781b      	ldrb	r3, [r3, #0]
 8015fa0:	f003 020f 	and.w	r2, r3, #15
 8015fa4:	6879      	ldr	r1, [r7, #4]
 8015fa6:	4613      	mov	r3, r2
 8015fa8:	009b      	lsls	r3, r3, #2
 8015faa:	4413      	add	r3, r2
 8015fac:	009b      	lsls	r3, r3, #2
 8015fae:	440b      	add	r3, r1
 8015fb0:	3324      	adds	r3, #36	@ 0x24
 8015fb2:	2201      	movs	r2, #1
 8015fb4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015fb6:	68fb      	ldr	r3, [r7, #12]
 8015fb8:	2200      	movs	r2, #0
 8015fba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015fc4:	687a      	ldr	r2, [r7, #4]
 8015fc6:	33b0      	adds	r3, #176	@ 0xb0
 8015fc8:	009b      	lsls	r3, r3, #2
 8015fca:	4413      	add	r3, r2
 8015fcc:	685b      	ldr	r3, [r3, #4]
 8015fce:	681b      	ldr	r3, [r3, #0]
 8015fd0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	2200      	movs	r2, #0
 8015fd6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015fda:	68fb      	ldr	r3, [r7, #12]
 8015fdc:	2200      	movs	r2, #0
 8015fde:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	d101      	bne.n	8015ff0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015fec:	2302      	movs	r3, #2
 8015fee:	e018      	b.n	8016022 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	7c1b      	ldrb	r3, [r3, #16]
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	d10a      	bne.n	801600e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8015ffa:	7819      	ldrb	r1, [r3, #0]
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016002:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016006:	6878      	ldr	r0, [r7, #4]
 8016008:	f002 fbbe 	bl	8018788 <USBD_LL_PrepareReceive>
 801600c:	e008      	b.n	8016020 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801600e:	4b08      	ldr	r3, [pc, #32]	@ (8016030 <USBD_CDC_Init+0x1e8>)
 8016010:	7819      	ldrb	r1, [r3, #0]
 8016012:	68fb      	ldr	r3, [r7, #12]
 8016014:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016018:	2340      	movs	r3, #64	@ 0x40
 801601a:	6878      	ldr	r0, [r7, #4]
 801601c:	f002 fbb4 	bl	8018788 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016020:	2300      	movs	r3, #0
}
 8016022:	4618      	mov	r0, r3
 8016024:	3710      	adds	r7, #16
 8016026:	46bd      	mov	sp, r7
 8016028:	bd80      	pop	{r7, pc}
 801602a:	bf00      	nop
 801602c:	24000097 	.word	0x24000097
 8016030:	24000098 	.word	0x24000098
 8016034:	24000099 	.word	0x24000099

08016038 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016038:	b580      	push	{r7, lr}
 801603a:	b082      	sub	sp, #8
 801603c:	af00      	add	r7, sp, #0
 801603e:	6078      	str	r0, [r7, #4]
 8016040:	460b      	mov	r3, r1
 8016042:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016044:	4b3a      	ldr	r3, [pc, #232]	@ (8016130 <USBD_CDC_DeInit+0xf8>)
 8016046:	781b      	ldrb	r3, [r3, #0]
 8016048:	4619      	mov	r1, r3
 801604a:	6878      	ldr	r0, [r7, #4]
 801604c:	f002 fad3 	bl	80185f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8016050:	4b37      	ldr	r3, [pc, #220]	@ (8016130 <USBD_CDC_DeInit+0xf8>)
 8016052:	781b      	ldrb	r3, [r3, #0]
 8016054:	f003 020f 	and.w	r2, r3, #15
 8016058:	6879      	ldr	r1, [r7, #4]
 801605a:	4613      	mov	r3, r2
 801605c:	009b      	lsls	r3, r3, #2
 801605e:	4413      	add	r3, r2
 8016060:	009b      	lsls	r3, r3, #2
 8016062:	440b      	add	r3, r1
 8016064:	3324      	adds	r3, #36	@ 0x24
 8016066:	2200      	movs	r2, #0
 8016068:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801606a:	4b32      	ldr	r3, [pc, #200]	@ (8016134 <USBD_CDC_DeInit+0xfc>)
 801606c:	781b      	ldrb	r3, [r3, #0]
 801606e:	4619      	mov	r1, r3
 8016070:	6878      	ldr	r0, [r7, #4]
 8016072:	f002 fac0 	bl	80185f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016076:	4b2f      	ldr	r3, [pc, #188]	@ (8016134 <USBD_CDC_DeInit+0xfc>)
 8016078:	781b      	ldrb	r3, [r3, #0]
 801607a:	f003 020f 	and.w	r2, r3, #15
 801607e:	6879      	ldr	r1, [r7, #4]
 8016080:	4613      	mov	r3, r2
 8016082:	009b      	lsls	r3, r3, #2
 8016084:	4413      	add	r3, r2
 8016086:	009b      	lsls	r3, r3, #2
 8016088:	440b      	add	r3, r1
 801608a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801608e:	2200      	movs	r2, #0
 8016090:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016092:	4b29      	ldr	r3, [pc, #164]	@ (8016138 <USBD_CDC_DeInit+0x100>)
 8016094:	781b      	ldrb	r3, [r3, #0]
 8016096:	4619      	mov	r1, r3
 8016098:	6878      	ldr	r0, [r7, #4]
 801609a:	f002 faac 	bl	80185f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801609e:	4b26      	ldr	r3, [pc, #152]	@ (8016138 <USBD_CDC_DeInit+0x100>)
 80160a0:	781b      	ldrb	r3, [r3, #0]
 80160a2:	f003 020f 	and.w	r2, r3, #15
 80160a6:	6879      	ldr	r1, [r7, #4]
 80160a8:	4613      	mov	r3, r2
 80160aa:	009b      	lsls	r3, r3, #2
 80160ac:	4413      	add	r3, r2
 80160ae:	009b      	lsls	r3, r3, #2
 80160b0:	440b      	add	r3, r1
 80160b2:	3324      	adds	r3, #36	@ 0x24
 80160b4:	2200      	movs	r2, #0
 80160b6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80160b8:	4b1f      	ldr	r3, [pc, #124]	@ (8016138 <USBD_CDC_DeInit+0x100>)
 80160ba:	781b      	ldrb	r3, [r3, #0]
 80160bc:	f003 020f 	and.w	r2, r3, #15
 80160c0:	6879      	ldr	r1, [r7, #4]
 80160c2:	4613      	mov	r3, r2
 80160c4:	009b      	lsls	r3, r3, #2
 80160c6:	4413      	add	r3, r2
 80160c8:	009b      	lsls	r3, r3, #2
 80160ca:	440b      	add	r3, r1
 80160cc:	3326      	adds	r3, #38	@ 0x26
 80160ce:	2200      	movs	r2, #0
 80160d0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	32b0      	adds	r2, #176	@ 0xb0
 80160dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d01f      	beq.n	8016124 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80160ea:	687a      	ldr	r2, [r7, #4]
 80160ec:	33b0      	adds	r3, #176	@ 0xb0
 80160ee:	009b      	lsls	r3, r3, #2
 80160f0:	4413      	add	r3, r2
 80160f2:	685b      	ldr	r3, [r3, #4]
 80160f4:	685b      	ldr	r3, [r3, #4]
 80160f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	32b0      	adds	r2, #176	@ 0xb0
 8016102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016106:	4618      	mov	r0, r3
 8016108:	f002 fb80 	bl	801880c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	32b0      	adds	r2, #176	@ 0xb0
 8016116:	2100      	movs	r1, #0
 8016118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	2200      	movs	r2, #0
 8016120:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016124:	2300      	movs	r3, #0
}
 8016126:	4618      	mov	r0, r3
 8016128:	3708      	adds	r7, #8
 801612a:	46bd      	mov	sp, r7
 801612c:	bd80      	pop	{r7, pc}
 801612e:	bf00      	nop
 8016130:	24000097 	.word	0x24000097
 8016134:	24000098 	.word	0x24000098
 8016138:	24000099 	.word	0x24000099

0801613c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801613c:	b580      	push	{r7, lr}
 801613e:	b086      	sub	sp, #24
 8016140:	af00      	add	r7, sp, #0
 8016142:	6078      	str	r0, [r7, #4]
 8016144:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	32b0      	adds	r2, #176	@ 0xb0
 8016150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016154:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8016156:	2300      	movs	r3, #0
 8016158:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801615a:	2300      	movs	r3, #0
 801615c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801615e:	2300      	movs	r3, #0
 8016160:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016162:	693b      	ldr	r3, [r7, #16]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d101      	bne.n	801616c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016168:	2303      	movs	r3, #3
 801616a:	e0bf      	b.n	80162ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801616c:	683b      	ldr	r3, [r7, #0]
 801616e:	781b      	ldrb	r3, [r3, #0]
 8016170:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016174:	2b00      	cmp	r3, #0
 8016176:	d050      	beq.n	801621a <USBD_CDC_Setup+0xde>
 8016178:	2b20      	cmp	r3, #32
 801617a:	f040 80af 	bne.w	80162dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801617e:	683b      	ldr	r3, [r7, #0]
 8016180:	88db      	ldrh	r3, [r3, #6]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d03a      	beq.n	80161fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016186:	683b      	ldr	r3, [r7, #0]
 8016188:	781b      	ldrb	r3, [r3, #0]
 801618a:	b25b      	sxtb	r3, r3
 801618c:	2b00      	cmp	r3, #0
 801618e:	da1b      	bge.n	80161c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016196:	687a      	ldr	r2, [r7, #4]
 8016198:	33b0      	adds	r3, #176	@ 0xb0
 801619a:	009b      	lsls	r3, r3, #2
 801619c:	4413      	add	r3, r2
 801619e:	685b      	ldr	r3, [r3, #4]
 80161a0:	689b      	ldr	r3, [r3, #8]
 80161a2:	683a      	ldr	r2, [r7, #0]
 80161a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80161a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161a8:	683a      	ldr	r2, [r7, #0]
 80161aa:	88d2      	ldrh	r2, [r2, #6]
 80161ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80161ae:	683b      	ldr	r3, [r7, #0]
 80161b0:	88db      	ldrh	r3, [r3, #6]
 80161b2:	2b07      	cmp	r3, #7
 80161b4:	bf28      	it	cs
 80161b6:	2307      	movcs	r3, #7
 80161b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80161ba:	693b      	ldr	r3, [r7, #16]
 80161bc:	89fa      	ldrh	r2, [r7, #14]
 80161be:	4619      	mov	r1, r3
 80161c0:	6878      	ldr	r0, [r7, #4]
 80161c2:	f001 fdbd 	bl	8017d40 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80161c6:	e090      	b.n	80162ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80161c8:	683b      	ldr	r3, [r7, #0]
 80161ca:	785a      	ldrb	r2, [r3, #1]
 80161cc:	693b      	ldr	r3, [r7, #16]
 80161ce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80161d2:	683b      	ldr	r3, [r7, #0]
 80161d4:	88db      	ldrh	r3, [r3, #6]
 80161d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80161d8:	d803      	bhi.n	80161e2 <USBD_CDC_Setup+0xa6>
 80161da:	683b      	ldr	r3, [r7, #0]
 80161dc:	88db      	ldrh	r3, [r3, #6]
 80161de:	b2da      	uxtb	r2, r3
 80161e0:	e000      	b.n	80161e4 <USBD_CDC_Setup+0xa8>
 80161e2:	2240      	movs	r2, #64	@ 0x40
 80161e4:	693b      	ldr	r3, [r7, #16]
 80161e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80161ea:	6939      	ldr	r1, [r7, #16]
 80161ec:	693b      	ldr	r3, [r7, #16]
 80161ee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80161f2:	461a      	mov	r2, r3
 80161f4:	6878      	ldr	r0, [r7, #4]
 80161f6:	f001 fdcf 	bl	8017d98 <USBD_CtlPrepareRx>
      break;
 80161fa:	e076      	b.n	80162ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016202:	687a      	ldr	r2, [r7, #4]
 8016204:	33b0      	adds	r3, #176	@ 0xb0
 8016206:	009b      	lsls	r3, r3, #2
 8016208:	4413      	add	r3, r2
 801620a:	685b      	ldr	r3, [r3, #4]
 801620c:	689b      	ldr	r3, [r3, #8]
 801620e:	683a      	ldr	r2, [r7, #0]
 8016210:	7850      	ldrb	r0, [r2, #1]
 8016212:	2200      	movs	r2, #0
 8016214:	6839      	ldr	r1, [r7, #0]
 8016216:	4798      	blx	r3
      break;
 8016218:	e067      	b.n	80162ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801621a:	683b      	ldr	r3, [r7, #0]
 801621c:	785b      	ldrb	r3, [r3, #1]
 801621e:	2b0b      	cmp	r3, #11
 8016220:	d851      	bhi.n	80162c6 <USBD_CDC_Setup+0x18a>
 8016222:	a201      	add	r2, pc, #4	@ (adr r2, 8016228 <USBD_CDC_Setup+0xec>)
 8016224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016228:	08016259 	.word	0x08016259
 801622c:	080162d5 	.word	0x080162d5
 8016230:	080162c7 	.word	0x080162c7
 8016234:	080162c7 	.word	0x080162c7
 8016238:	080162c7 	.word	0x080162c7
 801623c:	080162c7 	.word	0x080162c7
 8016240:	080162c7 	.word	0x080162c7
 8016244:	080162c7 	.word	0x080162c7
 8016248:	080162c7 	.word	0x080162c7
 801624c:	080162c7 	.word	0x080162c7
 8016250:	08016283 	.word	0x08016283
 8016254:	080162ad 	.word	0x080162ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801625e:	b2db      	uxtb	r3, r3
 8016260:	2b03      	cmp	r3, #3
 8016262:	d107      	bne.n	8016274 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016264:	f107 030a 	add.w	r3, r7, #10
 8016268:	2202      	movs	r2, #2
 801626a:	4619      	mov	r1, r3
 801626c:	6878      	ldr	r0, [r7, #4]
 801626e:	f001 fd67 	bl	8017d40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016272:	e032      	b.n	80162da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016274:	6839      	ldr	r1, [r7, #0]
 8016276:	6878      	ldr	r0, [r7, #4]
 8016278:	f001 fce5 	bl	8017c46 <USBD_CtlError>
            ret = USBD_FAIL;
 801627c:	2303      	movs	r3, #3
 801627e:	75fb      	strb	r3, [r7, #23]
          break;
 8016280:	e02b      	b.n	80162da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016288:	b2db      	uxtb	r3, r3
 801628a:	2b03      	cmp	r3, #3
 801628c:	d107      	bne.n	801629e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801628e:	f107 030d 	add.w	r3, r7, #13
 8016292:	2201      	movs	r2, #1
 8016294:	4619      	mov	r1, r3
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f001 fd52 	bl	8017d40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801629c:	e01d      	b.n	80162da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801629e:	6839      	ldr	r1, [r7, #0]
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f001 fcd0 	bl	8017c46 <USBD_CtlError>
            ret = USBD_FAIL;
 80162a6:	2303      	movs	r3, #3
 80162a8:	75fb      	strb	r3, [r7, #23]
          break;
 80162aa:	e016      	b.n	80162da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80162b2:	b2db      	uxtb	r3, r3
 80162b4:	2b03      	cmp	r3, #3
 80162b6:	d00f      	beq.n	80162d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80162b8:	6839      	ldr	r1, [r7, #0]
 80162ba:	6878      	ldr	r0, [r7, #4]
 80162bc:	f001 fcc3 	bl	8017c46 <USBD_CtlError>
            ret = USBD_FAIL;
 80162c0:	2303      	movs	r3, #3
 80162c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80162c4:	e008      	b.n	80162d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80162c6:	6839      	ldr	r1, [r7, #0]
 80162c8:	6878      	ldr	r0, [r7, #4]
 80162ca:	f001 fcbc 	bl	8017c46 <USBD_CtlError>
          ret = USBD_FAIL;
 80162ce:	2303      	movs	r3, #3
 80162d0:	75fb      	strb	r3, [r7, #23]
          break;
 80162d2:	e002      	b.n	80162da <USBD_CDC_Setup+0x19e>
          break;
 80162d4:	bf00      	nop
 80162d6:	e008      	b.n	80162ea <USBD_CDC_Setup+0x1ae>
          break;
 80162d8:	bf00      	nop
      }
      break;
 80162da:	e006      	b.n	80162ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80162dc:	6839      	ldr	r1, [r7, #0]
 80162de:	6878      	ldr	r0, [r7, #4]
 80162e0:	f001 fcb1 	bl	8017c46 <USBD_CtlError>
      ret = USBD_FAIL;
 80162e4:	2303      	movs	r3, #3
 80162e6:	75fb      	strb	r3, [r7, #23]
      break;
 80162e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80162ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80162ec:	4618      	mov	r0, r3
 80162ee:	3718      	adds	r7, #24
 80162f0:	46bd      	mov	sp, r7
 80162f2:	bd80      	pop	{r7, pc}

080162f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b084      	sub	sp, #16
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	6078      	str	r0, [r7, #4]
 80162fc:	460b      	mov	r3, r1
 80162fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016306:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	32b0      	adds	r2, #176	@ 0xb0
 8016312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d101      	bne.n	801631e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801631a:	2303      	movs	r3, #3
 801631c:	e065      	b.n	80163ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	32b0      	adds	r2, #176	@ 0xb0
 8016328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801632c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801632e:	78fb      	ldrb	r3, [r7, #3]
 8016330:	f003 020f 	and.w	r2, r3, #15
 8016334:	6879      	ldr	r1, [r7, #4]
 8016336:	4613      	mov	r3, r2
 8016338:	009b      	lsls	r3, r3, #2
 801633a:	4413      	add	r3, r2
 801633c:	009b      	lsls	r3, r3, #2
 801633e:	440b      	add	r3, r1
 8016340:	3318      	adds	r3, #24
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d02f      	beq.n	80163a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8016348:	78fb      	ldrb	r3, [r7, #3]
 801634a:	f003 020f 	and.w	r2, r3, #15
 801634e:	6879      	ldr	r1, [r7, #4]
 8016350:	4613      	mov	r3, r2
 8016352:	009b      	lsls	r3, r3, #2
 8016354:	4413      	add	r3, r2
 8016356:	009b      	lsls	r3, r3, #2
 8016358:	440b      	add	r3, r1
 801635a:	3318      	adds	r3, #24
 801635c:	681a      	ldr	r2, [r3, #0]
 801635e:	78fb      	ldrb	r3, [r7, #3]
 8016360:	f003 010f 	and.w	r1, r3, #15
 8016364:	68f8      	ldr	r0, [r7, #12]
 8016366:	460b      	mov	r3, r1
 8016368:	00db      	lsls	r3, r3, #3
 801636a:	440b      	add	r3, r1
 801636c:	009b      	lsls	r3, r3, #2
 801636e:	4403      	add	r3, r0
 8016370:	331c      	adds	r3, #28
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	fbb2 f1f3 	udiv	r1, r2, r3
 8016378:	fb01 f303 	mul.w	r3, r1, r3
 801637c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801637e:	2b00      	cmp	r3, #0
 8016380:	d112      	bne.n	80163a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8016382:	78fb      	ldrb	r3, [r7, #3]
 8016384:	f003 020f 	and.w	r2, r3, #15
 8016388:	6879      	ldr	r1, [r7, #4]
 801638a:	4613      	mov	r3, r2
 801638c:	009b      	lsls	r3, r3, #2
 801638e:	4413      	add	r3, r2
 8016390:	009b      	lsls	r3, r3, #2
 8016392:	440b      	add	r3, r1
 8016394:	3318      	adds	r3, #24
 8016396:	2200      	movs	r2, #0
 8016398:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801639a:	78f9      	ldrb	r1, [r7, #3]
 801639c:	2300      	movs	r3, #0
 801639e:	2200      	movs	r2, #0
 80163a0:	6878      	ldr	r0, [r7, #4]
 80163a2:	f002 f9d0 	bl	8018746 <USBD_LL_Transmit>
 80163a6:	e01f      	b.n	80163e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80163a8:	68bb      	ldr	r3, [r7, #8]
 80163aa:	2200      	movs	r2, #0
 80163ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163b6:	687a      	ldr	r2, [r7, #4]
 80163b8:	33b0      	adds	r3, #176	@ 0xb0
 80163ba:	009b      	lsls	r3, r3, #2
 80163bc:	4413      	add	r3, r2
 80163be:	685b      	ldr	r3, [r3, #4]
 80163c0:	691b      	ldr	r3, [r3, #16]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d010      	beq.n	80163e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163cc:	687a      	ldr	r2, [r7, #4]
 80163ce:	33b0      	adds	r3, #176	@ 0xb0
 80163d0:	009b      	lsls	r3, r3, #2
 80163d2:	4413      	add	r3, r2
 80163d4:	685b      	ldr	r3, [r3, #4]
 80163d6:	691b      	ldr	r3, [r3, #16]
 80163d8:	68ba      	ldr	r2, [r7, #8]
 80163da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80163de:	68ba      	ldr	r2, [r7, #8]
 80163e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80163e4:	78fa      	ldrb	r2, [r7, #3]
 80163e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80163e8:	2300      	movs	r3, #0
}
 80163ea:	4618      	mov	r0, r3
 80163ec:	3710      	adds	r7, #16
 80163ee:	46bd      	mov	sp, r7
 80163f0:	bd80      	pop	{r7, pc}

080163f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80163f2:	b580      	push	{r7, lr}
 80163f4:	b084      	sub	sp, #16
 80163f6:	af00      	add	r7, sp, #0
 80163f8:	6078      	str	r0, [r7, #4]
 80163fa:	460b      	mov	r3, r1
 80163fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	32b0      	adds	r2, #176	@ 0xb0
 8016408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801640c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	32b0      	adds	r2, #176	@ 0xb0
 8016418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d101      	bne.n	8016424 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016420:	2303      	movs	r3, #3
 8016422:	e01a      	b.n	801645a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016424:	78fb      	ldrb	r3, [r7, #3]
 8016426:	4619      	mov	r1, r3
 8016428:	6878      	ldr	r0, [r7, #4]
 801642a:	f002 f9ce 	bl	80187ca <USBD_LL_GetRxDataSize>
 801642e:	4602      	mov	r2, r0
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801643c:	687a      	ldr	r2, [r7, #4]
 801643e:	33b0      	adds	r3, #176	@ 0xb0
 8016440:	009b      	lsls	r3, r3, #2
 8016442:	4413      	add	r3, r2
 8016444:	685b      	ldr	r3, [r3, #4]
 8016446:	68db      	ldr	r3, [r3, #12]
 8016448:	68fa      	ldr	r2, [r7, #12]
 801644a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801644e:	68fa      	ldr	r2, [r7, #12]
 8016450:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016454:	4611      	mov	r1, r2
 8016456:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016458:	2300      	movs	r3, #0
}
 801645a:	4618      	mov	r0, r3
 801645c:	3710      	adds	r7, #16
 801645e:	46bd      	mov	sp, r7
 8016460:	bd80      	pop	{r7, pc}

08016462 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016462:	b580      	push	{r7, lr}
 8016464:	b084      	sub	sp, #16
 8016466:	af00      	add	r7, sp, #0
 8016468:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	32b0      	adds	r2, #176	@ 0xb0
 8016474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016478:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d101      	bne.n	8016484 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8016480:	2303      	movs	r3, #3
 8016482:	e024      	b.n	80164ce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801648a:	687a      	ldr	r2, [r7, #4]
 801648c:	33b0      	adds	r3, #176	@ 0xb0
 801648e:	009b      	lsls	r3, r3, #2
 8016490:	4413      	add	r3, r2
 8016492:	685b      	ldr	r3, [r3, #4]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d019      	beq.n	80164cc <USBD_CDC_EP0_RxReady+0x6a>
 8016498:	68fb      	ldr	r3, [r7, #12]
 801649a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801649e:	2bff      	cmp	r3, #255	@ 0xff
 80164a0:	d014      	beq.n	80164cc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164a8:	687a      	ldr	r2, [r7, #4]
 80164aa:	33b0      	adds	r3, #176	@ 0xb0
 80164ac:	009b      	lsls	r3, r3, #2
 80164ae:	4413      	add	r3, r2
 80164b0:	685b      	ldr	r3, [r3, #4]
 80164b2:	689b      	ldr	r3, [r3, #8]
 80164b4:	68fa      	ldr	r2, [r7, #12]
 80164b6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80164ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80164bc:	68fa      	ldr	r2, [r7, #12]
 80164be:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80164c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	22ff      	movs	r2, #255	@ 0xff
 80164c8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80164cc:	2300      	movs	r3, #0
}
 80164ce:	4618      	mov	r0, r3
 80164d0:	3710      	adds	r7, #16
 80164d2:	46bd      	mov	sp, r7
 80164d4:	bd80      	pop	{r7, pc}
	...

080164d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80164d8:	b580      	push	{r7, lr}
 80164da:	b086      	sub	sp, #24
 80164dc:	af00      	add	r7, sp, #0
 80164de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80164e0:	2182      	movs	r1, #130	@ 0x82
 80164e2:	4818      	ldr	r0, [pc, #96]	@ (8016544 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80164e4:	f000 fd4f 	bl	8016f86 <USBD_GetEpDesc>
 80164e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80164ea:	2101      	movs	r1, #1
 80164ec:	4815      	ldr	r0, [pc, #84]	@ (8016544 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80164ee:	f000 fd4a 	bl	8016f86 <USBD_GetEpDesc>
 80164f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80164f4:	2181      	movs	r1, #129	@ 0x81
 80164f6:	4813      	ldr	r0, [pc, #76]	@ (8016544 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80164f8:	f000 fd45 	bl	8016f86 <USBD_GetEpDesc>
 80164fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80164fe:	697b      	ldr	r3, [r7, #20]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d002      	beq.n	801650a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016504:	697b      	ldr	r3, [r7, #20]
 8016506:	2210      	movs	r2, #16
 8016508:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801650a:	693b      	ldr	r3, [r7, #16]
 801650c:	2b00      	cmp	r3, #0
 801650e:	d006      	beq.n	801651e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016510:	693b      	ldr	r3, [r7, #16]
 8016512:	2200      	movs	r2, #0
 8016514:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016518:	711a      	strb	r2, [r3, #4]
 801651a:	2200      	movs	r2, #0
 801651c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801651e:	68fb      	ldr	r3, [r7, #12]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d006      	beq.n	8016532 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016524:	68fb      	ldr	r3, [r7, #12]
 8016526:	2200      	movs	r2, #0
 8016528:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801652c:	711a      	strb	r2, [r3, #4]
 801652e:	2200      	movs	r2, #0
 8016530:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	2243      	movs	r2, #67	@ 0x43
 8016536:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016538:	4b02      	ldr	r3, [pc, #8]	@ (8016544 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801653a:	4618      	mov	r0, r3
 801653c:	3718      	adds	r7, #24
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}
 8016542:	bf00      	nop
 8016544:	24000054 	.word	0x24000054

08016548 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b086      	sub	sp, #24
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016550:	2182      	movs	r1, #130	@ 0x82
 8016552:	4818      	ldr	r0, [pc, #96]	@ (80165b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016554:	f000 fd17 	bl	8016f86 <USBD_GetEpDesc>
 8016558:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801655a:	2101      	movs	r1, #1
 801655c:	4815      	ldr	r0, [pc, #84]	@ (80165b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801655e:	f000 fd12 	bl	8016f86 <USBD_GetEpDesc>
 8016562:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016564:	2181      	movs	r1, #129	@ 0x81
 8016566:	4813      	ldr	r0, [pc, #76]	@ (80165b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016568:	f000 fd0d 	bl	8016f86 <USBD_GetEpDesc>
 801656c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801656e:	697b      	ldr	r3, [r7, #20]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d002      	beq.n	801657a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016574:	697b      	ldr	r3, [r7, #20]
 8016576:	2210      	movs	r2, #16
 8016578:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801657a:	693b      	ldr	r3, [r7, #16]
 801657c:	2b00      	cmp	r3, #0
 801657e:	d006      	beq.n	801658e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016580:	693b      	ldr	r3, [r7, #16]
 8016582:	2200      	movs	r2, #0
 8016584:	711a      	strb	r2, [r3, #4]
 8016586:	2200      	movs	r2, #0
 8016588:	f042 0202 	orr.w	r2, r2, #2
 801658c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d006      	beq.n	80165a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016594:	68fb      	ldr	r3, [r7, #12]
 8016596:	2200      	movs	r2, #0
 8016598:	711a      	strb	r2, [r3, #4]
 801659a:	2200      	movs	r2, #0
 801659c:	f042 0202 	orr.w	r2, r2, #2
 80165a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	2243      	movs	r2, #67	@ 0x43
 80165a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80165a8:	4b02      	ldr	r3, [pc, #8]	@ (80165b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80165aa:	4618      	mov	r0, r3
 80165ac:	3718      	adds	r7, #24
 80165ae:	46bd      	mov	sp, r7
 80165b0:	bd80      	pop	{r7, pc}
 80165b2:	bf00      	nop
 80165b4:	24000054 	.word	0x24000054

080165b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b086      	sub	sp, #24
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80165c0:	2182      	movs	r1, #130	@ 0x82
 80165c2:	4818      	ldr	r0, [pc, #96]	@ (8016624 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165c4:	f000 fcdf 	bl	8016f86 <USBD_GetEpDesc>
 80165c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80165ca:	2101      	movs	r1, #1
 80165cc:	4815      	ldr	r0, [pc, #84]	@ (8016624 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165ce:	f000 fcda 	bl	8016f86 <USBD_GetEpDesc>
 80165d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80165d4:	2181      	movs	r1, #129	@ 0x81
 80165d6:	4813      	ldr	r0, [pc, #76]	@ (8016624 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80165d8:	f000 fcd5 	bl	8016f86 <USBD_GetEpDesc>
 80165dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80165de:	697b      	ldr	r3, [r7, #20]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d002      	beq.n	80165ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80165e4:	697b      	ldr	r3, [r7, #20]
 80165e6:	2210      	movs	r2, #16
 80165e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80165ea:	693b      	ldr	r3, [r7, #16]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d006      	beq.n	80165fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80165f0:	693b      	ldr	r3, [r7, #16]
 80165f2:	2200      	movs	r2, #0
 80165f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80165f8:	711a      	strb	r2, [r3, #4]
 80165fa:	2200      	movs	r2, #0
 80165fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80165fe:	68fb      	ldr	r3, [r7, #12]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d006      	beq.n	8016612 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	2200      	movs	r2, #0
 8016608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801660c:	711a      	strb	r2, [r3, #4]
 801660e:	2200      	movs	r2, #0
 8016610:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	2243      	movs	r2, #67	@ 0x43
 8016616:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016618:	4b02      	ldr	r3, [pc, #8]	@ (8016624 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801661a:	4618      	mov	r0, r3
 801661c:	3718      	adds	r7, #24
 801661e:	46bd      	mov	sp, r7
 8016620:	bd80      	pop	{r7, pc}
 8016622:	bf00      	nop
 8016624:	24000054 	.word	0x24000054

08016628 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016628:	b480      	push	{r7}
 801662a:	b083      	sub	sp, #12
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	220a      	movs	r2, #10
 8016634:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016636:	4b03      	ldr	r3, [pc, #12]	@ (8016644 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016638:	4618      	mov	r0, r3
 801663a:	370c      	adds	r7, #12
 801663c:	46bd      	mov	sp, r7
 801663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016642:	4770      	bx	lr
 8016644:	24000010 	.word	0x24000010

08016648 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016648:	b480      	push	{r7}
 801664a:	b083      	sub	sp, #12
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
 8016650:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016652:	683b      	ldr	r3, [r7, #0]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d101      	bne.n	801665c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016658:	2303      	movs	r3, #3
 801665a:	e009      	b.n	8016670 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016662:	687a      	ldr	r2, [r7, #4]
 8016664:	33b0      	adds	r3, #176	@ 0xb0
 8016666:	009b      	lsls	r3, r3, #2
 8016668:	4413      	add	r3, r2
 801666a:	683a      	ldr	r2, [r7, #0]
 801666c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801666e:	2300      	movs	r3, #0
}
 8016670:	4618      	mov	r0, r3
 8016672:	370c      	adds	r7, #12
 8016674:	46bd      	mov	sp, r7
 8016676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801667a:	4770      	bx	lr

0801667c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801667c:	b480      	push	{r7}
 801667e:	b087      	sub	sp, #28
 8016680:	af00      	add	r7, sp, #0
 8016682:	60f8      	str	r0, [r7, #12]
 8016684:	60b9      	str	r1, [r7, #8]
 8016686:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801668e:	68fb      	ldr	r3, [r7, #12]
 8016690:	32b0      	adds	r2, #176	@ 0xb0
 8016692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016696:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016698:	697b      	ldr	r3, [r7, #20]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d101      	bne.n	80166a2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801669e:	2303      	movs	r3, #3
 80166a0:	e008      	b.n	80166b4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80166a2:	697b      	ldr	r3, [r7, #20]
 80166a4:	68ba      	ldr	r2, [r7, #8]
 80166a6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80166aa:	697b      	ldr	r3, [r7, #20]
 80166ac:	687a      	ldr	r2, [r7, #4]
 80166ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80166b2:	2300      	movs	r3, #0
}
 80166b4:	4618      	mov	r0, r3
 80166b6:	371c      	adds	r7, #28
 80166b8:	46bd      	mov	sp, r7
 80166ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166be:	4770      	bx	lr

080166c0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80166c0:	b480      	push	{r7}
 80166c2:	b085      	sub	sp, #20
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
 80166c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	32b0      	adds	r2, #176	@ 0xb0
 80166d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80166da:	68fb      	ldr	r3, [r7, #12]
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d101      	bne.n	80166e4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80166e0:	2303      	movs	r3, #3
 80166e2:	e004      	b.n	80166ee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	683a      	ldr	r2, [r7, #0]
 80166e8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80166ec:	2300      	movs	r3, #0
}
 80166ee:	4618      	mov	r0, r3
 80166f0:	3714      	adds	r7, #20
 80166f2:	46bd      	mov	sp, r7
 80166f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f8:	4770      	bx	lr
	...

080166fc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b084      	sub	sp, #16
 8016700:	af00      	add	r7, sp, #0
 8016702:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	32b0      	adds	r2, #176	@ 0xb0
 801670e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016712:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016714:	2301      	movs	r3, #1
 8016716:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016718:	68bb      	ldr	r3, [r7, #8]
 801671a:	2b00      	cmp	r3, #0
 801671c:	d101      	bne.n	8016722 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801671e:	2303      	movs	r3, #3
 8016720:	e025      	b.n	801676e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016722:	68bb      	ldr	r3, [r7, #8]
 8016724:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016728:	2b00      	cmp	r3, #0
 801672a:	d11f      	bne.n	801676c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801672c:	68bb      	ldr	r3, [r7, #8]
 801672e:	2201      	movs	r2, #1
 8016730:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016734:	4b10      	ldr	r3, [pc, #64]	@ (8016778 <USBD_CDC_TransmitPacket+0x7c>)
 8016736:	781b      	ldrb	r3, [r3, #0]
 8016738:	f003 020f 	and.w	r2, r3, #15
 801673c:	68bb      	ldr	r3, [r7, #8]
 801673e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016742:	6878      	ldr	r0, [r7, #4]
 8016744:	4613      	mov	r3, r2
 8016746:	009b      	lsls	r3, r3, #2
 8016748:	4413      	add	r3, r2
 801674a:	009b      	lsls	r3, r3, #2
 801674c:	4403      	add	r3, r0
 801674e:	3318      	adds	r3, #24
 8016750:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016752:	4b09      	ldr	r3, [pc, #36]	@ (8016778 <USBD_CDC_TransmitPacket+0x7c>)
 8016754:	7819      	ldrb	r1, [r3, #0]
 8016756:	68bb      	ldr	r3, [r7, #8]
 8016758:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801675c:	68bb      	ldr	r3, [r7, #8]
 801675e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016762:	6878      	ldr	r0, [r7, #4]
 8016764:	f001 ffef 	bl	8018746 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016768:	2300      	movs	r3, #0
 801676a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801676c:	7bfb      	ldrb	r3, [r7, #15]
}
 801676e:	4618      	mov	r0, r3
 8016770:	3710      	adds	r7, #16
 8016772:	46bd      	mov	sp, r7
 8016774:	bd80      	pop	{r7, pc}
 8016776:	bf00      	nop
 8016778:	24000097 	.word	0x24000097

0801677c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801677c:	b580      	push	{r7, lr}
 801677e:	b084      	sub	sp, #16
 8016780:	af00      	add	r7, sp, #0
 8016782:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	32b0      	adds	r2, #176	@ 0xb0
 801678e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016792:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	32b0      	adds	r2, #176	@ 0xb0
 801679e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d101      	bne.n	80167aa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80167a6:	2303      	movs	r3, #3
 80167a8:	e018      	b.n	80167dc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	7c1b      	ldrb	r3, [r3, #16]
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d10a      	bne.n	80167c8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167b2:	4b0c      	ldr	r3, [pc, #48]	@ (80167e4 <USBD_CDC_ReceivePacket+0x68>)
 80167b4:	7819      	ldrb	r1, [r3, #0]
 80167b6:	68fb      	ldr	r3, [r7, #12]
 80167b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80167c0:	6878      	ldr	r0, [r7, #4]
 80167c2:	f001 ffe1 	bl	8018788 <USBD_LL_PrepareReceive>
 80167c6:	e008      	b.n	80167da <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80167c8:	4b06      	ldr	r3, [pc, #24]	@ (80167e4 <USBD_CDC_ReceivePacket+0x68>)
 80167ca:	7819      	ldrb	r1, [r3, #0]
 80167cc:	68fb      	ldr	r3, [r7, #12]
 80167ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80167d2:	2340      	movs	r3, #64	@ 0x40
 80167d4:	6878      	ldr	r0, [r7, #4]
 80167d6:	f001 ffd7 	bl	8018788 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80167da:	2300      	movs	r3, #0
}
 80167dc:	4618      	mov	r0, r3
 80167de:	3710      	adds	r7, #16
 80167e0:	46bd      	mov	sp, r7
 80167e2:	bd80      	pop	{r7, pc}
 80167e4:	24000098 	.word	0x24000098

080167e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80167e8:	b580      	push	{r7, lr}
 80167ea:	b086      	sub	sp, #24
 80167ec:	af00      	add	r7, sp, #0
 80167ee:	60f8      	str	r0, [r7, #12]
 80167f0:	60b9      	str	r1, [r7, #8]
 80167f2:	4613      	mov	r3, r2
 80167f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d101      	bne.n	8016800 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80167fc:	2303      	movs	r3, #3
 80167fe:	e01f      	b.n	8016840 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	2200      	movs	r2, #0
 8016804:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	2200      	movs	r2, #0
 801680c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	2200      	movs	r2, #0
 8016814:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016818:	68bb      	ldr	r3, [r7, #8]
 801681a:	2b00      	cmp	r3, #0
 801681c:	d003      	beq.n	8016826 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801681e:	68fb      	ldr	r3, [r7, #12]
 8016820:	68ba      	ldr	r2, [r7, #8]
 8016822:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	2201      	movs	r2, #1
 801682a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	79fa      	ldrb	r2, [r7, #7]
 8016832:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016834:	68f8      	ldr	r0, [r7, #12]
 8016836:	f001 fe4b 	bl	80184d0 <USBD_LL_Init>
 801683a:	4603      	mov	r3, r0
 801683c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801683e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016840:	4618      	mov	r0, r3
 8016842:	3718      	adds	r7, #24
 8016844:	46bd      	mov	sp, r7
 8016846:	bd80      	pop	{r7, pc}

08016848 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016848:	b580      	push	{r7, lr}
 801684a:	b084      	sub	sp, #16
 801684c:	af00      	add	r7, sp, #0
 801684e:	6078      	str	r0, [r7, #4]
 8016850:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016852:	2300      	movs	r3, #0
 8016854:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016856:	683b      	ldr	r3, [r7, #0]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d101      	bne.n	8016860 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801685c:	2303      	movs	r3, #3
 801685e:	e025      	b.n	80168ac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	683a      	ldr	r2, [r7, #0]
 8016864:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	32ae      	adds	r2, #174	@ 0xae
 8016872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016878:	2b00      	cmp	r3, #0
 801687a:	d00f      	beq.n	801689c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	32ae      	adds	r2, #174	@ 0xae
 8016886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801688a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801688c:	f107 020e 	add.w	r2, r7, #14
 8016890:	4610      	mov	r0, r2
 8016892:	4798      	blx	r3
 8016894:	4602      	mov	r2, r0
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80168a2:	1c5a      	adds	r2, r3, #1
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80168aa:	2300      	movs	r3, #0
}
 80168ac:	4618      	mov	r0, r3
 80168ae:	3710      	adds	r7, #16
 80168b0:	46bd      	mov	sp, r7
 80168b2:	bd80      	pop	{r7, pc}

080168b4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80168b4:	b580      	push	{r7, lr}
 80168b6:	b082      	sub	sp, #8
 80168b8:	af00      	add	r7, sp, #0
 80168ba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80168bc:	6878      	ldr	r0, [r7, #4]
 80168be:	f001 fe59 	bl	8018574 <USBD_LL_Start>
 80168c2:	4603      	mov	r3, r0
}
 80168c4:	4618      	mov	r0, r3
 80168c6:	3708      	adds	r7, #8
 80168c8:	46bd      	mov	sp, r7
 80168ca:	bd80      	pop	{r7, pc}

080168cc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80168cc:	b480      	push	{r7}
 80168ce:	b083      	sub	sp, #12
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80168d4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80168d6:	4618      	mov	r0, r3
 80168d8:	370c      	adds	r7, #12
 80168da:	46bd      	mov	sp, r7
 80168dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168e0:	4770      	bx	lr

080168e2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80168e2:	b580      	push	{r7, lr}
 80168e4:	b084      	sub	sp, #16
 80168e6:	af00      	add	r7, sp, #0
 80168e8:	6078      	str	r0, [r7, #4]
 80168ea:	460b      	mov	r3, r1
 80168ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80168ee:	2300      	movs	r3, #0
 80168f0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d009      	beq.n	8016910 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016902:	681b      	ldr	r3, [r3, #0]
 8016904:	78fa      	ldrb	r2, [r7, #3]
 8016906:	4611      	mov	r1, r2
 8016908:	6878      	ldr	r0, [r7, #4]
 801690a:	4798      	blx	r3
 801690c:	4603      	mov	r3, r0
 801690e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016910:	7bfb      	ldrb	r3, [r7, #15]
}
 8016912:	4618      	mov	r0, r3
 8016914:	3710      	adds	r7, #16
 8016916:	46bd      	mov	sp, r7
 8016918:	bd80      	pop	{r7, pc}

0801691a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801691a:	b580      	push	{r7, lr}
 801691c:	b084      	sub	sp, #16
 801691e:	af00      	add	r7, sp, #0
 8016920:	6078      	str	r0, [r7, #4]
 8016922:	460b      	mov	r3, r1
 8016924:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016926:	2300      	movs	r3, #0
 8016928:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016930:	685b      	ldr	r3, [r3, #4]
 8016932:	78fa      	ldrb	r2, [r7, #3]
 8016934:	4611      	mov	r1, r2
 8016936:	6878      	ldr	r0, [r7, #4]
 8016938:	4798      	blx	r3
 801693a:	4603      	mov	r3, r0
 801693c:	2b00      	cmp	r3, #0
 801693e:	d001      	beq.n	8016944 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016940:	2303      	movs	r3, #3
 8016942:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016944:	7bfb      	ldrb	r3, [r7, #15]
}
 8016946:	4618      	mov	r0, r3
 8016948:	3710      	adds	r7, #16
 801694a:	46bd      	mov	sp, r7
 801694c:	bd80      	pop	{r7, pc}

0801694e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801694e:	b580      	push	{r7, lr}
 8016950:	b084      	sub	sp, #16
 8016952:	af00      	add	r7, sp, #0
 8016954:	6078      	str	r0, [r7, #4]
 8016956:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801695e:	6839      	ldr	r1, [r7, #0]
 8016960:	4618      	mov	r0, r3
 8016962:	f001 f936 	bl	8017bd2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	2201      	movs	r2, #1
 801696a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016974:	461a      	mov	r2, r3
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016982:	f003 031f 	and.w	r3, r3, #31
 8016986:	2b02      	cmp	r3, #2
 8016988:	d01a      	beq.n	80169c0 <USBD_LL_SetupStage+0x72>
 801698a:	2b02      	cmp	r3, #2
 801698c:	d822      	bhi.n	80169d4 <USBD_LL_SetupStage+0x86>
 801698e:	2b00      	cmp	r3, #0
 8016990:	d002      	beq.n	8016998 <USBD_LL_SetupStage+0x4a>
 8016992:	2b01      	cmp	r3, #1
 8016994:	d00a      	beq.n	80169ac <USBD_LL_SetupStage+0x5e>
 8016996:	e01d      	b.n	80169d4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801699e:	4619      	mov	r1, r3
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f000 fb63 	bl	801706c <USBD_StdDevReq>
 80169a6:	4603      	mov	r3, r0
 80169a8:	73fb      	strb	r3, [r7, #15]
      break;
 80169aa:	e020      	b.n	80169ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169b2:	4619      	mov	r1, r3
 80169b4:	6878      	ldr	r0, [r7, #4]
 80169b6:	f000 fbcb 	bl	8017150 <USBD_StdItfReq>
 80169ba:	4603      	mov	r3, r0
 80169bc:	73fb      	strb	r3, [r7, #15]
      break;
 80169be:	e016      	b.n	80169ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80169c6:	4619      	mov	r1, r3
 80169c8:	6878      	ldr	r0, [r7, #4]
 80169ca:	f000 fc2d 	bl	8017228 <USBD_StdEPReq>
 80169ce:	4603      	mov	r3, r0
 80169d0:	73fb      	strb	r3, [r7, #15]
      break;
 80169d2:	e00c      	b.n	80169ee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80169de:	b2db      	uxtb	r3, r3
 80169e0:	4619      	mov	r1, r3
 80169e2:	6878      	ldr	r0, [r7, #4]
 80169e4:	f001 fe26 	bl	8018634 <USBD_LL_StallEP>
 80169e8:	4603      	mov	r3, r0
 80169ea:	73fb      	strb	r3, [r7, #15]
      break;
 80169ec:	bf00      	nop
  }

  return ret;
 80169ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80169f0:	4618      	mov	r0, r3
 80169f2:	3710      	adds	r7, #16
 80169f4:	46bd      	mov	sp, r7
 80169f6:	bd80      	pop	{r7, pc}

080169f8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b086      	sub	sp, #24
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	60f8      	str	r0, [r7, #12]
 8016a00:	460b      	mov	r3, r1
 8016a02:	607a      	str	r2, [r7, #4]
 8016a04:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016a06:	2300      	movs	r3, #0
 8016a08:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016a0a:	7afb      	ldrb	r3, [r7, #11]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d16e      	bne.n	8016aee <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016a16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016a1e:	2b03      	cmp	r3, #3
 8016a20:	f040 8098 	bne.w	8016b54 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016a24:	693b      	ldr	r3, [r7, #16]
 8016a26:	689a      	ldr	r2, [r3, #8]
 8016a28:	693b      	ldr	r3, [r7, #16]
 8016a2a:	68db      	ldr	r3, [r3, #12]
 8016a2c:	429a      	cmp	r2, r3
 8016a2e:	d913      	bls.n	8016a58 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016a30:	693b      	ldr	r3, [r7, #16]
 8016a32:	689a      	ldr	r2, [r3, #8]
 8016a34:	693b      	ldr	r3, [r7, #16]
 8016a36:	68db      	ldr	r3, [r3, #12]
 8016a38:	1ad2      	subs	r2, r2, r3
 8016a3a:	693b      	ldr	r3, [r7, #16]
 8016a3c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016a3e:	693b      	ldr	r3, [r7, #16]
 8016a40:	68da      	ldr	r2, [r3, #12]
 8016a42:	693b      	ldr	r3, [r7, #16]
 8016a44:	689b      	ldr	r3, [r3, #8]
 8016a46:	4293      	cmp	r3, r2
 8016a48:	bf28      	it	cs
 8016a4a:	4613      	movcs	r3, r2
 8016a4c:	461a      	mov	r2, r3
 8016a4e:	6879      	ldr	r1, [r7, #4]
 8016a50:	68f8      	ldr	r0, [r7, #12]
 8016a52:	f001 f9be 	bl	8017dd2 <USBD_CtlContinueRx>
 8016a56:	e07d      	b.n	8016b54 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016a58:	68fb      	ldr	r3, [r7, #12]
 8016a5a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016a5e:	f003 031f 	and.w	r3, r3, #31
 8016a62:	2b02      	cmp	r3, #2
 8016a64:	d014      	beq.n	8016a90 <USBD_LL_DataOutStage+0x98>
 8016a66:	2b02      	cmp	r3, #2
 8016a68:	d81d      	bhi.n	8016aa6 <USBD_LL_DataOutStage+0xae>
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d002      	beq.n	8016a74 <USBD_LL_DataOutStage+0x7c>
 8016a6e:	2b01      	cmp	r3, #1
 8016a70:	d003      	beq.n	8016a7a <USBD_LL_DataOutStage+0x82>
 8016a72:	e018      	b.n	8016aa6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016a74:	2300      	movs	r3, #0
 8016a76:	75bb      	strb	r3, [r7, #22]
            break;
 8016a78:	e018      	b.n	8016aac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a80:	b2db      	uxtb	r3, r3
 8016a82:	4619      	mov	r1, r3
 8016a84:	68f8      	ldr	r0, [r7, #12]
 8016a86:	f000 fa64 	bl	8016f52 <USBD_CoreFindIF>
 8016a8a:	4603      	mov	r3, r0
 8016a8c:	75bb      	strb	r3, [r7, #22]
            break;
 8016a8e:	e00d      	b.n	8016aac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a96:	b2db      	uxtb	r3, r3
 8016a98:	4619      	mov	r1, r3
 8016a9a:	68f8      	ldr	r0, [r7, #12]
 8016a9c:	f000 fa66 	bl	8016f6c <USBD_CoreFindEP>
 8016aa0:	4603      	mov	r3, r0
 8016aa2:	75bb      	strb	r3, [r7, #22]
            break;
 8016aa4:	e002      	b.n	8016aac <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	75bb      	strb	r3, [r7, #22]
            break;
 8016aaa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016aac:	7dbb      	ldrb	r3, [r7, #22]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d119      	bne.n	8016ae6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ab8:	b2db      	uxtb	r3, r3
 8016aba:	2b03      	cmp	r3, #3
 8016abc:	d113      	bne.n	8016ae6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016abe:	7dba      	ldrb	r2, [r7, #22]
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	32ae      	adds	r2, #174	@ 0xae
 8016ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ac8:	691b      	ldr	r3, [r3, #16]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d00b      	beq.n	8016ae6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016ace:	7dba      	ldrb	r2, [r7, #22]
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016ad6:	7dba      	ldrb	r2, [r7, #22]
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	32ae      	adds	r2, #174	@ 0xae
 8016adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ae0:	691b      	ldr	r3, [r3, #16]
 8016ae2:	68f8      	ldr	r0, [r7, #12]
 8016ae4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016ae6:	68f8      	ldr	r0, [r7, #12]
 8016ae8:	f001 f984 	bl	8017df4 <USBD_CtlSendStatus>
 8016aec:	e032      	b.n	8016b54 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016aee:	7afb      	ldrb	r3, [r7, #11]
 8016af0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016af4:	b2db      	uxtb	r3, r3
 8016af6:	4619      	mov	r1, r3
 8016af8:	68f8      	ldr	r0, [r7, #12]
 8016afa:	f000 fa37 	bl	8016f6c <USBD_CoreFindEP>
 8016afe:	4603      	mov	r3, r0
 8016b00:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b02:	7dbb      	ldrb	r3, [r7, #22]
 8016b04:	2bff      	cmp	r3, #255	@ 0xff
 8016b06:	d025      	beq.n	8016b54 <USBD_LL_DataOutStage+0x15c>
 8016b08:	7dbb      	ldrb	r3, [r7, #22]
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	d122      	bne.n	8016b54 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b14:	b2db      	uxtb	r3, r3
 8016b16:	2b03      	cmp	r3, #3
 8016b18:	d117      	bne.n	8016b4a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016b1a:	7dba      	ldrb	r2, [r7, #22]
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	32ae      	adds	r2, #174	@ 0xae
 8016b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b24:	699b      	ldr	r3, [r3, #24]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d00f      	beq.n	8016b4a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016b2a:	7dba      	ldrb	r2, [r7, #22]
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016b32:	7dba      	ldrb	r2, [r7, #22]
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	32ae      	adds	r2, #174	@ 0xae
 8016b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b3c:	699b      	ldr	r3, [r3, #24]
 8016b3e:	7afa      	ldrb	r2, [r7, #11]
 8016b40:	4611      	mov	r1, r2
 8016b42:	68f8      	ldr	r0, [r7, #12]
 8016b44:	4798      	blx	r3
 8016b46:	4603      	mov	r3, r0
 8016b48:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016b4a:	7dfb      	ldrb	r3, [r7, #23]
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d001      	beq.n	8016b54 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016b50:	7dfb      	ldrb	r3, [r7, #23]
 8016b52:	e000      	b.n	8016b56 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016b54:	2300      	movs	r3, #0
}
 8016b56:	4618      	mov	r0, r3
 8016b58:	3718      	adds	r7, #24
 8016b5a:	46bd      	mov	sp, r7
 8016b5c:	bd80      	pop	{r7, pc}

08016b5e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016b5e:	b580      	push	{r7, lr}
 8016b60:	b086      	sub	sp, #24
 8016b62:	af00      	add	r7, sp, #0
 8016b64:	60f8      	str	r0, [r7, #12]
 8016b66:	460b      	mov	r3, r1
 8016b68:	607a      	str	r2, [r7, #4]
 8016b6a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016b6c:	7afb      	ldrb	r3, [r7, #11]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d16f      	bne.n	8016c52 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016b72:	68fb      	ldr	r3, [r7, #12]
 8016b74:	3314      	adds	r3, #20
 8016b76:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016b7e:	2b02      	cmp	r3, #2
 8016b80:	d15a      	bne.n	8016c38 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016b82:	693b      	ldr	r3, [r7, #16]
 8016b84:	689a      	ldr	r2, [r3, #8]
 8016b86:	693b      	ldr	r3, [r7, #16]
 8016b88:	68db      	ldr	r3, [r3, #12]
 8016b8a:	429a      	cmp	r2, r3
 8016b8c:	d914      	bls.n	8016bb8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016b8e:	693b      	ldr	r3, [r7, #16]
 8016b90:	689a      	ldr	r2, [r3, #8]
 8016b92:	693b      	ldr	r3, [r7, #16]
 8016b94:	68db      	ldr	r3, [r3, #12]
 8016b96:	1ad2      	subs	r2, r2, r3
 8016b98:	693b      	ldr	r3, [r7, #16]
 8016b9a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016b9c:	693b      	ldr	r3, [r7, #16]
 8016b9e:	689b      	ldr	r3, [r3, #8]
 8016ba0:	461a      	mov	r2, r3
 8016ba2:	6879      	ldr	r1, [r7, #4]
 8016ba4:	68f8      	ldr	r0, [r7, #12]
 8016ba6:	f001 f8e6 	bl	8017d76 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016baa:	2300      	movs	r3, #0
 8016bac:	2200      	movs	r2, #0
 8016bae:	2100      	movs	r1, #0
 8016bb0:	68f8      	ldr	r0, [r7, #12]
 8016bb2:	f001 fde9 	bl	8018788 <USBD_LL_PrepareReceive>
 8016bb6:	e03f      	b.n	8016c38 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016bb8:	693b      	ldr	r3, [r7, #16]
 8016bba:	68da      	ldr	r2, [r3, #12]
 8016bbc:	693b      	ldr	r3, [r7, #16]
 8016bbe:	689b      	ldr	r3, [r3, #8]
 8016bc0:	429a      	cmp	r2, r3
 8016bc2:	d11c      	bne.n	8016bfe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016bc4:	693b      	ldr	r3, [r7, #16]
 8016bc6:	685a      	ldr	r2, [r3, #4]
 8016bc8:	693b      	ldr	r3, [r7, #16]
 8016bca:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016bcc:	429a      	cmp	r2, r3
 8016bce:	d316      	bcc.n	8016bfe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016bd0:	693b      	ldr	r3, [r7, #16]
 8016bd2:	685a      	ldr	r2, [r3, #4]
 8016bd4:	68fb      	ldr	r3, [r7, #12]
 8016bd6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016bda:	429a      	cmp	r2, r3
 8016bdc:	d20f      	bcs.n	8016bfe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016bde:	2200      	movs	r2, #0
 8016be0:	2100      	movs	r1, #0
 8016be2:	68f8      	ldr	r0, [r7, #12]
 8016be4:	f001 f8c7 	bl	8017d76 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016be8:	68fb      	ldr	r3, [r7, #12]
 8016bea:	2200      	movs	r2, #0
 8016bec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016bf0:	2300      	movs	r3, #0
 8016bf2:	2200      	movs	r2, #0
 8016bf4:	2100      	movs	r1, #0
 8016bf6:	68f8      	ldr	r0, [r7, #12]
 8016bf8:	f001 fdc6 	bl	8018788 <USBD_LL_PrepareReceive>
 8016bfc:	e01c      	b.n	8016c38 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016bfe:	68fb      	ldr	r3, [r7, #12]
 8016c00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c04:	b2db      	uxtb	r3, r3
 8016c06:	2b03      	cmp	r3, #3
 8016c08:	d10f      	bne.n	8016c2a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016c0a:	68fb      	ldr	r3, [r7, #12]
 8016c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c10:	68db      	ldr	r3, [r3, #12]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d009      	beq.n	8016c2a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	2200      	movs	r2, #0
 8016c1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c24:	68db      	ldr	r3, [r3, #12]
 8016c26:	68f8      	ldr	r0, [r7, #12]
 8016c28:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016c2a:	2180      	movs	r1, #128	@ 0x80
 8016c2c:	68f8      	ldr	r0, [r7, #12]
 8016c2e:	f001 fd01 	bl	8018634 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016c32:	68f8      	ldr	r0, [r7, #12]
 8016c34:	f001 f8f1 	bl	8017e1a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016c38:	68fb      	ldr	r3, [r7, #12]
 8016c3a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d03a      	beq.n	8016cb8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016c42:	68f8      	ldr	r0, [r7, #12]
 8016c44:	f7ff fe42 	bl	80168cc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016c48:	68fb      	ldr	r3, [r7, #12]
 8016c4a:	2200      	movs	r2, #0
 8016c4c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016c50:	e032      	b.n	8016cb8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016c52:	7afb      	ldrb	r3, [r7, #11]
 8016c54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016c58:	b2db      	uxtb	r3, r3
 8016c5a:	4619      	mov	r1, r3
 8016c5c:	68f8      	ldr	r0, [r7, #12]
 8016c5e:	f000 f985 	bl	8016f6c <USBD_CoreFindEP>
 8016c62:	4603      	mov	r3, r0
 8016c64:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c66:	7dfb      	ldrb	r3, [r7, #23]
 8016c68:	2bff      	cmp	r3, #255	@ 0xff
 8016c6a:	d025      	beq.n	8016cb8 <USBD_LL_DataInStage+0x15a>
 8016c6c:	7dfb      	ldrb	r3, [r7, #23]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d122      	bne.n	8016cb8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c72:	68fb      	ldr	r3, [r7, #12]
 8016c74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c78:	b2db      	uxtb	r3, r3
 8016c7a:	2b03      	cmp	r3, #3
 8016c7c:	d11c      	bne.n	8016cb8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016c7e:	7dfa      	ldrb	r2, [r7, #23]
 8016c80:	68fb      	ldr	r3, [r7, #12]
 8016c82:	32ae      	adds	r2, #174	@ 0xae
 8016c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c88:	695b      	ldr	r3, [r3, #20]
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d014      	beq.n	8016cb8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016c8e:	7dfa      	ldrb	r2, [r7, #23]
 8016c90:	68fb      	ldr	r3, [r7, #12]
 8016c92:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016c96:	7dfa      	ldrb	r2, [r7, #23]
 8016c98:	68fb      	ldr	r3, [r7, #12]
 8016c9a:	32ae      	adds	r2, #174	@ 0xae
 8016c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ca0:	695b      	ldr	r3, [r3, #20]
 8016ca2:	7afa      	ldrb	r2, [r7, #11]
 8016ca4:	4611      	mov	r1, r2
 8016ca6:	68f8      	ldr	r0, [r7, #12]
 8016ca8:	4798      	blx	r3
 8016caa:	4603      	mov	r3, r0
 8016cac:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016cae:	7dbb      	ldrb	r3, [r7, #22]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d001      	beq.n	8016cb8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016cb4:	7dbb      	ldrb	r3, [r7, #22]
 8016cb6:	e000      	b.n	8016cba <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016cb8:	2300      	movs	r3, #0
}
 8016cba:	4618      	mov	r0, r3
 8016cbc:	3718      	adds	r7, #24
 8016cbe:	46bd      	mov	sp, r7
 8016cc0:	bd80      	pop	{r7, pc}

08016cc2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016cc2:	b580      	push	{r7, lr}
 8016cc4:	b084      	sub	sp, #16
 8016cc6:	af00      	add	r7, sp, #0
 8016cc8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016cca:	2300      	movs	r3, #0
 8016ccc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	2201      	movs	r2, #1
 8016cd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016cd6:	687b      	ldr	r3, [r7, #4]
 8016cd8:	2200      	movs	r2, #0
 8016cda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016ce4:	687b      	ldr	r3, [r7, #4]
 8016ce6:	2200      	movs	r2, #0
 8016ce8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	2200      	movs	r2, #0
 8016cf0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d014      	beq.n	8016d28 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d04:	685b      	ldr	r3, [r3, #4]
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d00e      	beq.n	8016d28 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d10:	685b      	ldr	r3, [r3, #4]
 8016d12:	687a      	ldr	r2, [r7, #4]
 8016d14:	6852      	ldr	r2, [r2, #4]
 8016d16:	b2d2      	uxtb	r2, r2
 8016d18:	4611      	mov	r1, r2
 8016d1a:	6878      	ldr	r0, [r7, #4]
 8016d1c:	4798      	blx	r3
 8016d1e:	4603      	mov	r3, r0
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d001      	beq.n	8016d28 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016d24:	2303      	movs	r3, #3
 8016d26:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d28:	2340      	movs	r3, #64	@ 0x40
 8016d2a:	2200      	movs	r2, #0
 8016d2c:	2100      	movs	r1, #0
 8016d2e:	6878      	ldr	r0, [r7, #4]
 8016d30:	f001 fc3b 	bl	80185aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	2201      	movs	r2, #1
 8016d38:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	2240      	movs	r2, #64	@ 0x40
 8016d40:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016d44:	2340      	movs	r3, #64	@ 0x40
 8016d46:	2200      	movs	r2, #0
 8016d48:	2180      	movs	r1, #128	@ 0x80
 8016d4a:	6878      	ldr	r0, [r7, #4]
 8016d4c:	f001 fc2d 	bl	80185aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	2201      	movs	r2, #1
 8016d54:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	2240      	movs	r2, #64	@ 0x40
 8016d5a:	621a      	str	r2, [r3, #32]

  return ret;
 8016d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d5e:	4618      	mov	r0, r3
 8016d60:	3710      	adds	r7, #16
 8016d62:	46bd      	mov	sp, r7
 8016d64:	bd80      	pop	{r7, pc}

08016d66 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016d66:	b480      	push	{r7}
 8016d68:	b083      	sub	sp, #12
 8016d6a:	af00      	add	r7, sp, #0
 8016d6c:	6078      	str	r0, [r7, #4]
 8016d6e:	460b      	mov	r3, r1
 8016d70:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	78fa      	ldrb	r2, [r7, #3]
 8016d76:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016d78:	2300      	movs	r3, #0
}
 8016d7a:	4618      	mov	r0, r3
 8016d7c:	370c      	adds	r7, #12
 8016d7e:	46bd      	mov	sp, r7
 8016d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d84:	4770      	bx	lr

08016d86 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016d86:	b480      	push	{r7}
 8016d88:	b083      	sub	sp, #12
 8016d8a:	af00      	add	r7, sp, #0
 8016d8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d94:	b2db      	uxtb	r3, r3
 8016d96:	2b04      	cmp	r3, #4
 8016d98:	d006      	beq.n	8016da8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016d9a:	687b      	ldr	r3, [r7, #4]
 8016d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016da0:	b2da      	uxtb	r2, r3
 8016da2:	687b      	ldr	r3, [r7, #4]
 8016da4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016da8:	687b      	ldr	r3, [r7, #4]
 8016daa:	2204      	movs	r2, #4
 8016dac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016db0:	2300      	movs	r3, #0
}
 8016db2:	4618      	mov	r0, r3
 8016db4:	370c      	adds	r7, #12
 8016db6:	46bd      	mov	sp, r7
 8016db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dbc:	4770      	bx	lr

08016dbe <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016dbe:	b480      	push	{r7}
 8016dc0:	b083      	sub	sp, #12
 8016dc2:	af00      	add	r7, sp, #0
 8016dc4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dcc:	b2db      	uxtb	r3, r3
 8016dce:	2b04      	cmp	r3, #4
 8016dd0:	d106      	bne.n	8016de0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016dd8:	b2da      	uxtb	r2, r3
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016de0:	2300      	movs	r3, #0
}
 8016de2:	4618      	mov	r0, r3
 8016de4:	370c      	adds	r7, #12
 8016de6:	46bd      	mov	sp, r7
 8016de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dec:	4770      	bx	lr

08016dee <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016dee:	b580      	push	{r7, lr}
 8016df0:	b082      	sub	sp, #8
 8016df2:	af00      	add	r7, sp, #0
 8016df4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dfc:	b2db      	uxtb	r3, r3
 8016dfe:	2b03      	cmp	r3, #3
 8016e00:	d110      	bne.n	8016e24 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d00b      	beq.n	8016e24 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e12:	69db      	ldr	r3, [r3, #28]
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d005      	beq.n	8016e24 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e1e:	69db      	ldr	r3, [r3, #28]
 8016e20:	6878      	ldr	r0, [r7, #4]
 8016e22:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016e24:	2300      	movs	r3, #0
}
 8016e26:	4618      	mov	r0, r3
 8016e28:	3708      	adds	r7, #8
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	bd80      	pop	{r7, pc}

08016e2e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016e2e:	b580      	push	{r7, lr}
 8016e30:	b082      	sub	sp, #8
 8016e32:	af00      	add	r7, sp, #0
 8016e34:	6078      	str	r0, [r7, #4]
 8016e36:	460b      	mov	r3, r1
 8016e38:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	32ae      	adds	r2, #174	@ 0xae
 8016e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d101      	bne.n	8016e50 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e4c:	2303      	movs	r3, #3
 8016e4e:	e01c      	b.n	8016e8a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e56:	b2db      	uxtb	r3, r3
 8016e58:	2b03      	cmp	r3, #3
 8016e5a:	d115      	bne.n	8016e88 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	32ae      	adds	r2, #174	@ 0xae
 8016e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e6a:	6a1b      	ldr	r3, [r3, #32]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d00b      	beq.n	8016e88 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e76:	687b      	ldr	r3, [r7, #4]
 8016e78:	32ae      	adds	r2, #174	@ 0xae
 8016e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e7e:	6a1b      	ldr	r3, [r3, #32]
 8016e80:	78fa      	ldrb	r2, [r7, #3]
 8016e82:	4611      	mov	r1, r2
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016e88:	2300      	movs	r3, #0
}
 8016e8a:	4618      	mov	r0, r3
 8016e8c:	3708      	adds	r7, #8
 8016e8e:	46bd      	mov	sp, r7
 8016e90:	bd80      	pop	{r7, pc}

08016e92 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016e92:	b580      	push	{r7, lr}
 8016e94:	b082      	sub	sp, #8
 8016e96:	af00      	add	r7, sp, #0
 8016e98:	6078      	str	r0, [r7, #4]
 8016e9a:	460b      	mov	r3, r1
 8016e9c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	32ae      	adds	r2, #174	@ 0xae
 8016ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	d101      	bne.n	8016eb4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016eb0:	2303      	movs	r3, #3
 8016eb2:	e01c      	b.n	8016eee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016eba:	b2db      	uxtb	r3, r3
 8016ebc:	2b03      	cmp	r3, #3
 8016ebe:	d115      	bne.n	8016eec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	32ae      	adds	r2, #174	@ 0xae
 8016eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d00b      	beq.n	8016eec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	32ae      	adds	r2, #174	@ 0xae
 8016ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ee4:	78fa      	ldrb	r2, [r7, #3]
 8016ee6:	4611      	mov	r1, r2
 8016ee8:	6878      	ldr	r0, [r7, #4]
 8016eea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016eec:	2300      	movs	r3, #0
}
 8016eee:	4618      	mov	r0, r3
 8016ef0:	3708      	adds	r7, #8
 8016ef2:	46bd      	mov	sp, r7
 8016ef4:	bd80      	pop	{r7, pc}

08016ef6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016ef6:	b480      	push	{r7}
 8016ef8:	b083      	sub	sp, #12
 8016efa:	af00      	add	r7, sp, #0
 8016efc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016efe:	2300      	movs	r3, #0
}
 8016f00:	4618      	mov	r0, r3
 8016f02:	370c      	adds	r7, #12
 8016f04:	46bd      	mov	sp, r7
 8016f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f0a:	4770      	bx	lr

08016f0c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016f0c:	b580      	push	{r7, lr}
 8016f0e:	b084      	sub	sp, #16
 8016f10:	af00      	add	r7, sp, #0
 8016f12:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016f14:	2300      	movs	r3, #0
 8016f16:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	2201      	movs	r2, #1
 8016f1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d00e      	beq.n	8016f48 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f30:	685b      	ldr	r3, [r3, #4]
 8016f32:	687a      	ldr	r2, [r7, #4]
 8016f34:	6852      	ldr	r2, [r2, #4]
 8016f36:	b2d2      	uxtb	r2, r2
 8016f38:	4611      	mov	r1, r2
 8016f3a:	6878      	ldr	r0, [r7, #4]
 8016f3c:	4798      	blx	r3
 8016f3e:	4603      	mov	r3, r0
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d001      	beq.n	8016f48 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016f44:	2303      	movs	r3, #3
 8016f46:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f4a:	4618      	mov	r0, r3
 8016f4c:	3710      	adds	r7, #16
 8016f4e:	46bd      	mov	sp, r7
 8016f50:	bd80      	pop	{r7, pc}

08016f52 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f52:	b480      	push	{r7}
 8016f54:	b083      	sub	sp, #12
 8016f56:	af00      	add	r7, sp, #0
 8016f58:	6078      	str	r0, [r7, #4]
 8016f5a:	460b      	mov	r3, r1
 8016f5c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f5e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f60:	4618      	mov	r0, r3
 8016f62:	370c      	adds	r7, #12
 8016f64:	46bd      	mov	sp, r7
 8016f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f6a:	4770      	bx	lr

08016f6c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f6c:	b480      	push	{r7}
 8016f6e:	b083      	sub	sp, #12
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	6078      	str	r0, [r7, #4]
 8016f74:	460b      	mov	r3, r1
 8016f76:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f78:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	370c      	adds	r7, #12
 8016f7e:	46bd      	mov	sp, r7
 8016f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f84:	4770      	bx	lr

08016f86 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016f86:	b580      	push	{r7, lr}
 8016f88:	b086      	sub	sp, #24
 8016f8a:	af00      	add	r7, sp, #0
 8016f8c:	6078      	str	r0, [r7, #4]
 8016f8e:	460b      	mov	r3, r1
 8016f90:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016f9a:	2300      	movs	r3, #0
 8016f9c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	885b      	ldrh	r3, [r3, #2]
 8016fa2:	b29b      	uxth	r3, r3
 8016fa4:	68fa      	ldr	r2, [r7, #12]
 8016fa6:	7812      	ldrb	r2, [r2, #0]
 8016fa8:	4293      	cmp	r3, r2
 8016faa:	d91f      	bls.n	8016fec <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	781b      	ldrb	r3, [r3, #0]
 8016fb0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016fb2:	e013      	b.n	8016fdc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016fb4:	f107 030a 	add.w	r3, r7, #10
 8016fb8:	4619      	mov	r1, r3
 8016fba:	6978      	ldr	r0, [r7, #20]
 8016fbc:	f000 f81b 	bl	8016ff6 <USBD_GetNextDesc>
 8016fc0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016fc2:	697b      	ldr	r3, [r7, #20]
 8016fc4:	785b      	ldrb	r3, [r3, #1]
 8016fc6:	2b05      	cmp	r3, #5
 8016fc8:	d108      	bne.n	8016fdc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016fca:	697b      	ldr	r3, [r7, #20]
 8016fcc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016fce:	693b      	ldr	r3, [r7, #16]
 8016fd0:	789b      	ldrb	r3, [r3, #2]
 8016fd2:	78fa      	ldrb	r2, [r7, #3]
 8016fd4:	429a      	cmp	r2, r3
 8016fd6:	d008      	beq.n	8016fea <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016fd8:	2300      	movs	r3, #0
 8016fda:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016fdc:	68fb      	ldr	r3, [r7, #12]
 8016fde:	885b      	ldrh	r3, [r3, #2]
 8016fe0:	b29a      	uxth	r2, r3
 8016fe2:	897b      	ldrh	r3, [r7, #10]
 8016fe4:	429a      	cmp	r2, r3
 8016fe6:	d8e5      	bhi.n	8016fb4 <USBD_GetEpDesc+0x2e>
 8016fe8:	e000      	b.n	8016fec <USBD_GetEpDesc+0x66>
          break;
 8016fea:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016fec:	693b      	ldr	r3, [r7, #16]
}
 8016fee:	4618      	mov	r0, r3
 8016ff0:	3718      	adds	r7, #24
 8016ff2:	46bd      	mov	sp, r7
 8016ff4:	bd80      	pop	{r7, pc}

08016ff6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016ff6:	b480      	push	{r7}
 8016ff8:	b085      	sub	sp, #20
 8016ffa:	af00      	add	r7, sp, #0
 8016ffc:	6078      	str	r0, [r7, #4]
 8016ffe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017004:	683b      	ldr	r3, [r7, #0]
 8017006:	881b      	ldrh	r3, [r3, #0]
 8017008:	68fa      	ldr	r2, [r7, #12]
 801700a:	7812      	ldrb	r2, [r2, #0]
 801700c:	4413      	add	r3, r2
 801700e:	b29a      	uxth	r2, r3
 8017010:	683b      	ldr	r3, [r7, #0]
 8017012:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8017014:	68fb      	ldr	r3, [r7, #12]
 8017016:	781b      	ldrb	r3, [r3, #0]
 8017018:	461a      	mov	r2, r3
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	4413      	add	r3, r2
 801701e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017020:	68fb      	ldr	r3, [r7, #12]
}
 8017022:	4618      	mov	r0, r3
 8017024:	3714      	adds	r7, #20
 8017026:	46bd      	mov	sp, r7
 8017028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801702c:	4770      	bx	lr

0801702e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801702e:	b480      	push	{r7}
 8017030:	b087      	sub	sp, #28
 8017032:	af00      	add	r7, sp, #0
 8017034:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8017036:	687b      	ldr	r3, [r7, #4]
 8017038:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801703a:	697b      	ldr	r3, [r7, #20]
 801703c:	781b      	ldrb	r3, [r3, #0]
 801703e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8017040:	697b      	ldr	r3, [r7, #20]
 8017042:	3301      	adds	r3, #1
 8017044:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017046:	697b      	ldr	r3, [r7, #20]
 8017048:	781b      	ldrb	r3, [r3, #0]
 801704a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801704c:	8a3b      	ldrh	r3, [r7, #16]
 801704e:	021b      	lsls	r3, r3, #8
 8017050:	b21a      	sxth	r2, r3
 8017052:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017056:	4313      	orrs	r3, r2
 8017058:	b21b      	sxth	r3, r3
 801705a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801705c:	89fb      	ldrh	r3, [r7, #14]
}
 801705e:	4618      	mov	r0, r3
 8017060:	371c      	adds	r7, #28
 8017062:	46bd      	mov	sp, r7
 8017064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017068:	4770      	bx	lr
	...

0801706c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b084      	sub	sp, #16
 8017070:	af00      	add	r7, sp, #0
 8017072:	6078      	str	r0, [r7, #4]
 8017074:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017076:	2300      	movs	r3, #0
 8017078:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801707a:	683b      	ldr	r3, [r7, #0]
 801707c:	781b      	ldrb	r3, [r3, #0]
 801707e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017082:	2b40      	cmp	r3, #64	@ 0x40
 8017084:	d005      	beq.n	8017092 <USBD_StdDevReq+0x26>
 8017086:	2b40      	cmp	r3, #64	@ 0x40
 8017088:	d857      	bhi.n	801713a <USBD_StdDevReq+0xce>
 801708a:	2b00      	cmp	r3, #0
 801708c:	d00f      	beq.n	80170ae <USBD_StdDevReq+0x42>
 801708e:	2b20      	cmp	r3, #32
 8017090:	d153      	bne.n	801713a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017098:	687b      	ldr	r3, [r7, #4]
 801709a:	32ae      	adds	r2, #174	@ 0xae
 801709c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80170a0:	689b      	ldr	r3, [r3, #8]
 80170a2:	6839      	ldr	r1, [r7, #0]
 80170a4:	6878      	ldr	r0, [r7, #4]
 80170a6:	4798      	blx	r3
 80170a8:	4603      	mov	r3, r0
 80170aa:	73fb      	strb	r3, [r7, #15]
      break;
 80170ac:	e04a      	b.n	8017144 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80170ae:	683b      	ldr	r3, [r7, #0]
 80170b0:	785b      	ldrb	r3, [r3, #1]
 80170b2:	2b09      	cmp	r3, #9
 80170b4:	d83b      	bhi.n	801712e <USBD_StdDevReq+0xc2>
 80170b6:	a201      	add	r2, pc, #4	@ (adr r2, 80170bc <USBD_StdDevReq+0x50>)
 80170b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170bc:	08017111 	.word	0x08017111
 80170c0:	08017125 	.word	0x08017125
 80170c4:	0801712f 	.word	0x0801712f
 80170c8:	0801711b 	.word	0x0801711b
 80170cc:	0801712f 	.word	0x0801712f
 80170d0:	080170ef 	.word	0x080170ef
 80170d4:	080170e5 	.word	0x080170e5
 80170d8:	0801712f 	.word	0x0801712f
 80170dc:	08017107 	.word	0x08017107
 80170e0:	080170f9 	.word	0x080170f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80170e4:	6839      	ldr	r1, [r7, #0]
 80170e6:	6878      	ldr	r0, [r7, #4]
 80170e8:	f000 fa3c 	bl	8017564 <USBD_GetDescriptor>
          break;
 80170ec:	e024      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80170ee:	6839      	ldr	r1, [r7, #0]
 80170f0:	6878      	ldr	r0, [r7, #4]
 80170f2:	f000 fbcb 	bl	801788c <USBD_SetAddress>
          break;
 80170f6:	e01f      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80170f8:	6839      	ldr	r1, [r7, #0]
 80170fa:	6878      	ldr	r0, [r7, #4]
 80170fc:	f000 fc0a 	bl	8017914 <USBD_SetConfig>
 8017100:	4603      	mov	r3, r0
 8017102:	73fb      	strb	r3, [r7, #15]
          break;
 8017104:	e018      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8017106:	6839      	ldr	r1, [r7, #0]
 8017108:	6878      	ldr	r0, [r7, #4]
 801710a:	f000 fcad 	bl	8017a68 <USBD_GetConfig>
          break;
 801710e:	e013      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017110:	6839      	ldr	r1, [r7, #0]
 8017112:	6878      	ldr	r0, [r7, #4]
 8017114:	f000 fcde 	bl	8017ad4 <USBD_GetStatus>
          break;
 8017118:	e00e      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801711a:	6839      	ldr	r1, [r7, #0]
 801711c:	6878      	ldr	r0, [r7, #4]
 801711e:	f000 fd0d 	bl	8017b3c <USBD_SetFeature>
          break;
 8017122:	e009      	b.n	8017138 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017124:	6839      	ldr	r1, [r7, #0]
 8017126:	6878      	ldr	r0, [r7, #4]
 8017128:	f000 fd31 	bl	8017b8e <USBD_ClrFeature>
          break;
 801712c:	e004      	b.n	8017138 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801712e:	6839      	ldr	r1, [r7, #0]
 8017130:	6878      	ldr	r0, [r7, #4]
 8017132:	f000 fd88 	bl	8017c46 <USBD_CtlError>
          break;
 8017136:	bf00      	nop
      }
      break;
 8017138:	e004      	b.n	8017144 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801713a:	6839      	ldr	r1, [r7, #0]
 801713c:	6878      	ldr	r0, [r7, #4]
 801713e:	f000 fd82 	bl	8017c46 <USBD_CtlError>
      break;
 8017142:	bf00      	nop
  }

  return ret;
 8017144:	7bfb      	ldrb	r3, [r7, #15]
}
 8017146:	4618      	mov	r0, r3
 8017148:	3710      	adds	r7, #16
 801714a:	46bd      	mov	sp, r7
 801714c:	bd80      	pop	{r7, pc}
 801714e:	bf00      	nop

08017150 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b084      	sub	sp, #16
 8017154:	af00      	add	r7, sp, #0
 8017156:	6078      	str	r0, [r7, #4]
 8017158:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801715a:	2300      	movs	r3, #0
 801715c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801715e:	683b      	ldr	r3, [r7, #0]
 8017160:	781b      	ldrb	r3, [r3, #0]
 8017162:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017166:	2b40      	cmp	r3, #64	@ 0x40
 8017168:	d005      	beq.n	8017176 <USBD_StdItfReq+0x26>
 801716a:	2b40      	cmp	r3, #64	@ 0x40
 801716c:	d852      	bhi.n	8017214 <USBD_StdItfReq+0xc4>
 801716e:	2b00      	cmp	r3, #0
 8017170:	d001      	beq.n	8017176 <USBD_StdItfReq+0x26>
 8017172:	2b20      	cmp	r3, #32
 8017174:	d14e      	bne.n	8017214 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801717c:	b2db      	uxtb	r3, r3
 801717e:	3b01      	subs	r3, #1
 8017180:	2b02      	cmp	r3, #2
 8017182:	d840      	bhi.n	8017206 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8017184:	683b      	ldr	r3, [r7, #0]
 8017186:	889b      	ldrh	r3, [r3, #4]
 8017188:	b2db      	uxtb	r3, r3
 801718a:	2b01      	cmp	r3, #1
 801718c:	d836      	bhi.n	80171fc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801718e:	683b      	ldr	r3, [r7, #0]
 8017190:	889b      	ldrh	r3, [r3, #4]
 8017192:	b2db      	uxtb	r3, r3
 8017194:	4619      	mov	r1, r3
 8017196:	6878      	ldr	r0, [r7, #4]
 8017198:	f7ff fedb 	bl	8016f52 <USBD_CoreFindIF>
 801719c:	4603      	mov	r3, r0
 801719e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80171a0:	7bbb      	ldrb	r3, [r7, #14]
 80171a2:	2bff      	cmp	r3, #255	@ 0xff
 80171a4:	d01d      	beq.n	80171e2 <USBD_StdItfReq+0x92>
 80171a6:	7bbb      	ldrb	r3, [r7, #14]
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d11a      	bne.n	80171e2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80171ac:	7bba      	ldrb	r2, [r7, #14]
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	32ae      	adds	r2, #174	@ 0xae
 80171b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171b6:	689b      	ldr	r3, [r3, #8]
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d00f      	beq.n	80171dc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80171bc:	7bba      	ldrb	r2, [r7, #14]
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80171c4:	7bba      	ldrb	r2, [r7, #14]
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	32ae      	adds	r2, #174	@ 0xae
 80171ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171ce:	689b      	ldr	r3, [r3, #8]
 80171d0:	6839      	ldr	r1, [r7, #0]
 80171d2:	6878      	ldr	r0, [r7, #4]
 80171d4:	4798      	blx	r3
 80171d6:	4603      	mov	r3, r0
 80171d8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171da:	e004      	b.n	80171e6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80171dc:	2303      	movs	r3, #3
 80171de:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80171e0:	e001      	b.n	80171e6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80171e2:	2303      	movs	r3, #3
 80171e4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80171e6:	683b      	ldr	r3, [r7, #0]
 80171e8:	88db      	ldrh	r3, [r3, #6]
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	d110      	bne.n	8017210 <USBD_StdItfReq+0xc0>
 80171ee:	7bfb      	ldrb	r3, [r7, #15]
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	d10d      	bne.n	8017210 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80171f4:	6878      	ldr	r0, [r7, #4]
 80171f6:	f000 fdfd 	bl	8017df4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80171fa:	e009      	b.n	8017210 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80171fc:	6839      	ldr	r1, [r7, #0]
 80171fe:	6878      	ldr	r0, [r7, #4]
 8017200:	f000 fd21 	bl	8017c46 <USBD_CtlError>
          break;
 8017204:	e004      	b.n	8017210 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8017206:	6839      	ldr	r1, [r7, #0]
 8017208:	6878      	ldr	r0, [r7, #4]
 801720a:	f000 fd1c 	bl	8017c46 <USBD_CtlError>
          break;
 801720e:	e000      	b.n	8017212 <USBD_StdItfReq+0xc2>
          break;
 8017210:	bf00      	nop
      }
      break;
 8017212:	e004      	b.n	801721e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017214:	6839      	ldr	r1, [r7, #0]
 8017216:	6878      	ldr	r0, [r7, #4]
 8017218:	f000 fd15 	bl	8017c46 <USBD_CtlError>
      break;
 801721c:	bf00      	nop
  }

  return ret;
 801721e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017220:	4618      	mov	r0, r3
 8017222:	3710      	adds	r7, #16
 8017224:	46bd      	mov	sp, r7
 8017226:	bd80      	pop	{r7, pc}

08017228 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017228:	b580      	push	{r7, lr}
 801722a:	b084      	sub	sp, #16
 801722c:	af00      	add	r7, sp, #0
 801722e:	6078      	str	r0, [r7, #4]
 8017230:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8017232:	2300      	movs	r3, #0
 8017234:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8017236:	683b      	ldr	r3, [r7, #0]
 8017238:	889b      	ldrh	r3, [r3, #4]
 801723a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801723c:	683b      	ldr	r3, [r7, #0]
 801723e:	781b      	ldrb	r3, [r3, #0]
 8017240:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017244:	2b40      	cmp	r3, #64	@ 0x40
 8017246:	d007      	beq.n	8017258 <USBD_StdEPReq+0x30>
 8017248:	2b40      	cmp	r3, #64	@ 0x40
 801724a:	f200 817f 	bhi.w	801754c <USBD_StdEPReq+0x324>
 801724e:	2b00      	cmp	r3, #0
 8017250:	d02a      	beq.n	80172a8 <USBD_StdEPReq+0x80>
 8017252:	2b20      	cmp	r3, #32
 8017254:	f040 817a 	bne.w	801754c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8017258:	7bbb      	ldrb	r3, [r7, #14]
 801725a:	4619      	mov	r1, r3
 801725c:	6878      	ldr	r0, [r7, #4]
 801725e:	f7ff fe85 	bl	8016f6c <USBD_CoreFindEP>
 8017262:	4603      	mov	r3, r0
 8017264:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017266:	7b7b      	ldrb	r3, [r7, #13]
 8017268:	2bff      	cmp	r3, #255	@ 0xff
 801726a:	f000 8174 	beq.w	8017556 <USBD_StdEPReq+0x32e>
 801726e:	7b7b      	ldrb	r3, [r7, #13]
 8017270:	2b00      	cmp	r3, #0
 8017272:	f040 8170 	bne.w	8017556 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017276:	7b7a      	ldrb	r2, [r7, #13]
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801727e:	7b7a      	ldrb	r2, [r7, #13]
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	32ae      	adds	r2, #174	@ 0xae
 8017284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017288:	689b      	ldr	r3, [r3, #8]
 801728a:	2b00      	cmp	r3, #0
 801728c:	f000 8163 	beq.w	8017556 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8017290:	7b7a      	ldrb	r2, [r7, #13]
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	32ae      	adds	r2, #174	@ 0xae
 8017296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801729a:	689b      	ldr	r3, [r3, #8]
 801729c:	6839      	ldr	r1, [r7, #0]
 801729e:	6878      	ldr	r0, [r7, #4]
 80172a0:	4798      	blx	r3
 80172a2:	4603      	mov	r3, r0
 80172a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80172a6:	e156      	b.n	8017556 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80172a8:	683b      	ldr	r3, [r7, #0]
 80172aa:	785b      	ldrb	r3, [r3, #1]
 80172ac:	2b03      	cmp	r3, #3
 80172ae:	d008      	beq.n	80172c2 <USBD_StdEPReq+0x9a>
 80172b0:	2b03      	cmp	r3, #3
 80172b2:	f300 8145 	bgt.w	8017540 <USBD_StdEPReq+0x318>
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	f000 809b 	beq.w	80173f2 <USBD_StdEPReq+0x1ca>
 80172bc:	2b01      	cmp	r3, #1
 80172be:	d03c      	beq.n	801733a <USBD_StdEPReq+0x112>
 80172c0:	e13e      	b.n	8017540 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172c8:	b2db      	uxtb	r3, r3
 80172ca:	2b02      	cmp	r3, #2
 80172cc:	d002      	beq.n	80172d4 <USBD_StdEPReq+0xac>
 80172ce:	2b03      	cmp	r3, #3
 80172d0:	d016      	beq.n	8017300 <USBD_StdEPReq+0xd8>
 80172d2:	e02c      	b.n	801732e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172d4:	7bbb      	ldrb	r3, [r7, #14]
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	d00d      	beq.n	80172f6 <USBD_StdEPReq+0xce>
 80172da:	7bbb      	ldrb	r3, [r7, #14]
 80172dc:	2b80      	cmp	r3, #128	@ 0x80
 80172de:	d00a      	beq.n	80172f6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80172e0:	7bbb      	ldrb	r3, [r7, #14]
 80172e2:	4619      	mov	r1, r3
 80172e4:	6878      	ldr	r0, [r7, #4]
 80172e6:	f001 f9a5 	bl	8018634 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80172ea:	2180      	movs	r1, #128	@ 0x80
 80172ec:	6878      	ldr	r0, [r7, #4]
 80172ee:	f001 f9a1 	bl	8018634 <USBD_LL_StallEP>
 80172f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80172f4:	e020      	b.n	8017338 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80172f6:	6839      	ldr	r1, [r7, #0]
 80172f8:	6878      	ldr	r0, [r7, #4]
 80172fa:	f000 fca4 	bl	8017c46 <USBD_CtlError>
              break;
 80172fe:	e01b      	b.n	8017338 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017300:	683b      	ldr	r3, [r7, #0]
 8017302:	885b      	ldrh	r3, [r3, #2]
 8017304:	2b00      	cmp	r3, #0
 8017306:	d10e      	bne.n	8017326 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8017308:	7bbb      	ldrb	r3, [r7, #14]
 801730a:	2b00      	cmp	r3, #0
 801730c:	d00b      	beq.n	8017326 <USBD_StdEPReq+0xfe>
 801730e:	7bbb      	ldrb	r3, [r7, #14]
 8017310:	2b80      	cmp	r3, #128	@ 0x80
 8017312:	d008      	beq.n	8017326 <USBD_StdEPReq+0xfe>
 8017314:	683b      	ldr	r3, [r7, #0]
 8017316:	88db      	ldrh	r3, [r3, #6]
 8017318:	2b00      	cmp	r3, #0
 801731a:	d104      	bne.n	8017326 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801731c:	7bbb      	ldrb	r3, [r7, #14]
 801731e:	4619      	mov	r1, r3
 8017320:	6878      	ldr	r0, [r7, #4]
 8017322:	f001 f987 	bl	8018634 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017326:	6878      	ldr	r0, [r7, #4]
 8017328:	f000 fd64 	bl	8017df4 <USBD_CtlSendStatus>

              break;
 801732c:	e004      	b.n	8017338 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801732e:	6839      	ldr	r1, [r7, #0]
 8017330:	6878      	ldr	r0, [r7, #4]
 8017332:	f000 fc88 	bl	8017c46 <USBD_CtlError>
              break;
 8017336:	bf00      	nop
          }
          break;
 8017338:	e107      	b.n	801754a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801733a:	687b      	ldr	r3, [r7, #4]
 801733c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017340:	b2db      	uxtb	r3, r3
 8017342:	2b02      	cmp	r3, #2
 8017344:	d002      	beq.n	801734c <USBD_StdEPReq+0x124>
 8017346:	2b03      	cmp	r3, #3
 8017348:	d016      	beq.n	8017378 <USBD_StdEPReq+0x150>
 801734a:	e04b      	b.n	80173e4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801734c:	7bbb      	ldrb	r3, [r7, #14]
 801734e:	2b00      	cmp	r3, #0
 8017350:	d00d      	beq.n	801736e <USBD_StdEPReq+0x146>
 8017352:	7bbb      	ldrb	r3, [r7, #14]
 8017354:	2b80      	cmp	r3, #128	@ 0x80
 8017356:	d00a      	beq.n	801736e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017358:	7bbb      	ldrb	r3, [r7, #14]
 801735a:	4619      	mov	r1, r3
 801735c:	6878      	ldr	r0, [r7, #4]
 801735e:	f001 f969 	bl	8018634 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017362:	2180      	movs	r1, #128	@ 0x80
 8017364:	6878      	ldr	r0, [r7, #4]
 8017366:	f001 f965 	bl	8018634 <USBD_LL_StallEP>
 801736a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801736c:	e040      	b.n	80173f0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801736e:	6839      	ldr	r1, [r7, #0]
 8017370:	6878      	ldr	r0, [r7, #4]
 8017372:	f000 fc68 	bl	8017c46 <USBD_CtlError>
              break;
 8017376:	e03b      	b.n	80173f0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017378:	683b      	ldr	r3, [r7, #0]
 801737a:	885b      	ldrh	r3, [r3, #2]
 801737c:	2b00      	cmp	r3, #0
 801737e:	d136      	bne.n	80173ee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8017380:	7bbb      	ldrb	r3, [r7, #14]
 8017382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017386:	2b00      	cmp	r3, #0
 8017388:	d004      	beq.n	8017394 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801738a:	7bbb      	ldrb	r3, [r7, #14]
 801738c:	4619      	mov	r1, r3
 801738e:	6878      	ldr	r0, [r7, #4]
 8017390:	f001 f96f 	bl	8018672 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017394:	6878      	ldr	r0, [r7, #4]
 8017396:	f000 fd2d 	bl	8017df4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801739a:	7bbb      	ldrb	r3, [r7, #14]
 801739c:	4619      	mov	r1, r3
 801739e:	6878      	ldr	r0, [r7, #4]
 80173a0:	f7ff fde4 	bl	8016f6c <USBD_CoreFindEP>
 80173a4:	4603      	mov	r3, r0
 80173a6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80173a8:	7b7b      	ldrb	r3, [r7, #13]
 80173aa:	2bff      	cmp	r3, #255	@ 0xff
 80173ac:	d01f      	beq.n	80173ee <USBD_StdEPReq+0x1c6>
 80173ae:	7b7b      	ldrb	r3, [r7, #13]
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	d11c      	bne.n	80173ee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80173b4:	7b7a      	ldrb	r2, [r7, #13]
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80173bc:	7b7a      	ldrb	r2, [r7, #13]
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	32ae      	adds	r2, #174	@ 0xae
 80173c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173c6:	689b      	ldr	r3, [r3, #8]
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	d010      	beq.n	80173ee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80173cc:	7b7a      	ldrb	r2, [r7, #13]
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	32ae      	adds	r2, #174	@ 0xae
 80173d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173d6:	689b      	ldr	r3, [r3, #8]
 80173d8:	6839      	ldr	r1, [r7, #0]
 80173da:	6878      	ldr	r0, [r7, #4]
 80173dc:	4798      	blx	r3
 80173de:	4603      	mov	r3, r0
 80173e0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80173e2:	e004      	b.n	80173ee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80173e4:	6839      	ldr	r1, [r7, #0]
 80173e6:	6878      	ldr	r0, [r7, #4]
 80173e8:	f000 fc2d 	bl	8017c46 <USBD_CtlError>
              break;
 80173ec:	e000      	b.n	80173f0 <USBD_StdEPReq+0x1c8>
              break;
 80173ee:	bf00      	nop
          }
          break;
 80173f0:	e0ab      	b.n	801754a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80173f8:	b2db      	uxtb	r3, r3
 80173fa:	2b02      	cmp	r3, #2
 80173fc:	d002      	beq.n	8017404 <USBD_StdEPReq+0x1dc>
 80173fe:	2b03      	cmp	r3, #3
 8017400:	d032      	beq.n	8017468 <USBD_StdEPReq+0x240>
 8017402:	e097      	b.n	8017534 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017404:	7bbb      	ldrb	r3, [r7, #14]
 8017406:	2b00      	cmp	r3, #0
 8017408:	d007      	beq.n	801741a <USBD_StdEPReq+0x1f2>
 801740a:	7bbb      	ldrb	r3, [r7, #14]
 801740c:	2b80      	cmp	r3, #128	@ 0x80
 801740e:	d004      	beq.n	801741a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8017410:	6839      	ldr	r1, [r7, #0]
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	f000 fc17 	bl	8017c46 <USBD_CtlError>
                break;
 8017418:	e091      	b.n	801753e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801741a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801741e:	2b00      	cmp	r3, #0
 8017420:	da0b      	bge.n	801743a <USBD_StdEPReq+0x212>
 8017422:	7bbb      	ldrb	r3, [r7, #14]
 8017424:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017428:	4613      	mov	r3, r2
 801742a:	009b      	lsls	r3, r3, #2
 801742c:	4413      	add	r3, r2
 801742e:	009b      	lsls	r3, r3, #2
 8017430:	3310      	adds	r3, #16
 8017432:	687a      	ldr	r2, [r7, #4]
 8017434:	4413      	add	r3, r2
 8017436:	3304      	adds	r3, #4
 8017438:	e00b      	b.n	8017452 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801743a:	7bbb      	ldrb	r3, [r7, #14]
 801743c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017440:	4613      	mov	r3, r2
 8017442:	009b      	lsls	r3, r3, #2
 8017444:	4413      	add	r3, r2
 8017446:	009b      	lsls	r3, r3, #2
 8017448:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801744c:	687a      	ldr	r2, [r7, #4]
 801744e:	4413      	add	r3, r2
 8017450:	3304      	adds	r3, #4
 8017452:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017454:	68bb      	ldr	r3, [r7, #8]
 8017456:	2200      	movs	r2, #0
 8017458:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801745a:	68bb      	ldr	r3, [r7, #8]
 801745c:	2202      	movs	r2, #2
 801745e:	4619      	mov	r1, r3
 8017460:	6878      	ldr	r0, [r7, #4]
 8017462:	f000 fc6d 	bl	8017d40 <USBD_CtlSendData>
              break;
 8017466:	e06a      	b.n	801753e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801746c:	2b00      	cmp	r3, #0
 801746e:	da11      	bge.n	8017494 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017470:	7bbb      	ldrb	r3, [r7, #14]
 8017472:	f003 020f 	and.w	r2, r3, #15
 8017476:	6879      	ldr	r1, [r7, #4]
 8017478:	4613      	mov	r3, r2
 801747a:	009b      	lsls	r3, r3, #2
 801747c:	4413      	add	r3, r2
 801747e:	009b      	lsls	r3, r3, #2
 8017480:	440b      	add	r3, r1
 8017482:	3324      	adds	r3, #36	@ 0x24
 8017484:	881b      	ldrh	r3, [r3, #0]
 8017486:	2b00      	cmp	r3, #0
 8017488:	d117      	bne.n	80174ba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801748a:	6839      	ldr	r1, [r7, #0]
 801748c:	6878      	ldr	r0, [r7, #4]
 801748e:	f000 fbda 	bl	8017c46 <USBD_CtlError>
                  break;
 8017492:	e054      	b.n	801753e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8017494:	7bbb      	ldrb	r3, [r7, #14]
 8017496:	f003 020f 	and.w	r2, r3, #15
 801749a:	6879      	ldr	r1, [r7, #4]
 801749c:	4613      	mov	r3, r2
 801749e:	009b      	lsls	r3, r3, #2
 80174a0:	4413      	add	r3, r2
 80174a2:	009b      	lsls	r3, r3, #2
 80174a4:	440b      	add	r3, r1
 80174a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80174aa:	881b      	ldrh	r3, [r3, #0]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d104      	bne.n	80174ba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80174b0:	6839      	ldr	r1, [r7, #0]
 80174b2:	6878      	ldr	r0, [r7, #4]
 80174b4:	f000 fbc7 	bl	8017c46 <USBD_CtlError>
                  break;
 80174b8:	e041      	b.n	801753e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174be:	2b00      	cmp	r3, #0
 80174c0:	da0b      	bge.n	80174da <USBD_StdEPReq+0x2b2>
 80174c2:	7bbb      	ldrb	r3, [r7, #14]
 80174c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80174c8:	4613      	mov	r3, r2
 80174ca:	009b      	lsls	r3, r3, #2
 80174cc:	4413      	add	r3, r2
 80174ce:	009b      	lsls	r3, r3, #2
 80174d0:	3310      	adds	r3, #16
 80174d2:	687a      	ldr	r2, [r7, #4]
 80174d4:	4413      	add	r3, r2
 80174d6:	3304      	adds	r3, #4
 80174d8:	e00b      	b.n	80174f2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80174da:	7bbb      	ldrb	r3, [r7, #14]
 80174dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174e0:	4613      	mov	r3, r2
 80174e2:	009b      	lsls	r3, r3, #2
 80174e4:	4413      	add	r3, r2
 80174e6:	009b      	lsls	r3, r3, #2
 80174e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80174ec:	687a      	ldr	r2, [r7, #4]
 80174ee:	4413      	add	r3, r2
 80174f0:	3304      	adds	r3, #4
 80174f2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80174f4:	7bbb      	ldrb	r3, [r7, #14]
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d002      	beq.n	8017500 <USBD_StdEPReq+0x2d8>
 80174fa:	7bbb      	ldrb	r3, [r7, #14]
 80174fc:	2b80      	cmp	r3, #128	@ 0x80
 80174fe:	d103      	bne.n	8017508 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8017500:	68bb      	ldr	r3, [r7, #8]
 8017502:	2200      	movs	r2, #0
 8017504:	601a      	str	r2, [r3, #0]
 8017506:	e00e      	b.n	8017526 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017508:	7bbb      	ldrb	r3, [r7, #14]
 801750a:	4619      	mov	r1, r3
 801750c:	6878      	ldr	r0, [r7, #4]
 801750e:	f001 f8cf 	bl	80186b0 <USBD_LL_IsStallEP>
 8017512:	4603      	mov	r3, r0
 8017514:	2b00      	cmp	r3, #0
 8017516:	d003      	beq.n	8017520 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017518:	68bb      	ldr	r3, [r7, #8]
 801751a:	2201      	movs	r2, #1
 801751c:	601a      	str	r2, [r3, #0]
 801751e:	e002      	b.n	8017526 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017520:	68bb      	ldr	r3, [r7, #8]
 8017522:	2200      	movs	r2, #0
 8017524:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017526:	68bb      	ldr	r3, [r7, #8]
 8017528:	2202      	movs	r2, #2
 801752a:	4619      	mov	r1, r3
 801752c:	6878      	ldr	r0, [r7, #4]
 801752e:	f000 fc07 	bl	8017d40 <USBD_CtlSendData>
              break;
 8017532:	e004      	b.n	801753e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017534:	6839      	ldr	r1, [r7, #0]
 8017536:	6878      	ldr	r0, [r7, #4]
 8017538:	f000 fb85 	bl	8017c46 <USBD_CtlError>
              break;
 801753c:	bf00      	nop
          }
          break;
 801753e:	e004      	b.n	801754a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017540:	6839      	ldr	r1, [r7, #0]
 8017542:	6878      	ldr	r0, [r7, #4]
 8017544:	f000 fb7f 	bl	8017c46 <USBD_CtlError>
          break;
 8017548:	bf00      	nop
      }
      break;
 801754a:	e005      	b.n	8017558 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801754c:	6839      	ldr	r1, [r7, #0]
 801754e:	6878      	ldr	r0, [r7, #4]
 8017550:	f000 fb79 	bl	8017c46 <USBD_CtlError>
      break;
 8017554:	e000      	b.n	8017558 <USBD_StdEPReq+0x330>
      break;
 8017556:	bf00      	nop
  }

  return ret;
 8017558:	7bfb      	ldrb	r3, [r7, #15]
}
 801755a:	4618      	mov	r0, r3
 801755c:	3710      	adds	r7, #16
 801755e:	46bd      	mov	sp, r7
 8017560:	bd80      	pop	{r7, pc}
	...

08017564 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017564:	b580      	push	{r7, lr}
 8017566:	b084      	sub	sp, #16
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
 801756c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801756e:	2300      	movs	r3, #0
 8017570:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017572:	2300      	movs	r3, #0
 8017574:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017576:	2300      	movs	r3, #0
 8017578:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801757a:	683b      	ldr	r3, [r7, #0]
 801757c:	885b      	ldrh	r3, [r3, #2]
 801757e:	0a1b      	lsrs	r3, r3, #8
 8017580:	b29b      	uxth	r3, r3
 8017582:	3b01      	subs	r3, #1
 8017584:	2b0e      	cmp	r3, #14
 8017586:	f200 8152 	bhi.w	801782e <USBD_GetDescriptor+0x2ca>
 801758a:	a201      	add	r2, pc, #4	@ (adr r2, 8017590 <USBD_GetDescriptor+0x2c>)
 801758c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017590:	08017601 	.word	0x08017601
 8017594:	08017619 	.word	0x08017619
 8017598:	08017659 	.word	0x08017659
 801759c:	0801782f 	.word	0x0801782f
 80175a0:	0801782f 	.word	0x0801782f
 80175a4:	080177cf 	.word	0x080177cf
 80175a8:	080177fb 	.word	0x080177fb
 80175ac:	0801782f 	.word	0x0801782f
 80175b0:	0801782f 	.word	0x0801782f
 80175b4:	0801782f 	.word	0x0801782f
 80175b8:	0801782f 	.word	0x0801782f
 80175bc:	0801782f 	.word	0x0801782f
 80175c0:	0801782f 	.word	0x0801782f
 80175c4:	0801782f 	.word	0x0801782f
 80175c8:	080175cd 	.word	0x080175cd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175d2:	69db      	ldr	r3, [r3, #28]
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	d00b      	beq.n	80175f0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175de:	69db      	ldr	r3, [r3, #28]
 80175e0:	687a      	ldr	r2, [r7, #4]
 80175e2:	7c12      	ldrb	r2, [r2, #16]
 80175e4:	f107 0108 	add.w	r1, r7, #8
 80175e8:	4610      	mov	r0, r2
 80175ea:	4798      	blx	r3
 80175ec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80175ee:	e126      	b.n	801783e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80175f0:	6839      	ldr	r1, [r7, #0]
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	f000 fb27 	bl	8017c46 <USBD_CtlError>
        err++;
 80175f8:	7afb      	ldrb	r3, [r7, #11]
 80175fa:	3301      	adds	r3, #1
 80175fc:	72fb      	strb	r3, [r7, #11]
      break;
 80175fe:	e11e      	b.n	801783e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017606:	681b      	ldr	r3, [r3, #0]
 8017608:	687a      	ldr	r2, [r7, #4]
 801760a:	7c12      	ldrb	r2, [r2, #16]
 801760c:	f107 0108 	add.w	r1, r7, #8
 8017610:	4610      	mov	r0, r2
 8017612:	4798      	blx	r3
 8017614:	60f8      	str	r0, [r7, #12]
      break;
 8017616:	e112      	b.n	801783e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	7c1b      	ldrb	r3, [r3, #16]
 801761c:	2b00      	cmp	r3, #0
 801761e:	d10d      	bne.n	801763c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017628:	f107 0208 	add.w	r2, r7, #8
 801762c:	4610      	mov	r0, r2
 801762e:	4798      	blx	r3
 8017630:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	3301      	adds	r3, #1
 8017636:	2202      	movs	r2, #2
 8017638:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801763a:	e100      	b.n	801783e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017644:	f107 0208 	add.w	r2, r7, #8
 8017648:	4610      	mov	r0, r2
 801764a:	4798      	blx	r3
 801764c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	3301      	adds	r3, #1
 8017652:	2202      	movs	r2, #2
 8017654:	701a      	strb	r2, [r3, #0]
      break;
 8017656:	e0f2      	b.n	801783e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8017658:	683b      	ldr	r3, [r7, #0]
 801765a:	885b      	ldrh	r3, [r3, #2]
 801765c:	b2db      	uxtb	r3, r3
 801765e:	2b05      	cmp	r3, #5
 8017660:	f200 80ac 	bhi.w	80177bc <USBD_GetDescriptor+0x258>
 8017664:	a201      	add	r2, pc, #4	@ (adr r2, 801766c <USBD_GetDescriptor+0x108>)
 8017666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801766a:	bf00      	nop
 801766c:	08017685 	.word	0x08017685
 8017670:	080176b9 	.word	0x080176b9
 8017674:	080176ed 	.word	0x080176ed
 8017678:	08017721 	.word	0x08017721
 801767c:	08017755 	.word	0x08017755
 8017680:	08017789 	.word	0x08017789
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801768a:	685b      	ldr	r3, [r3, #4]
 801768c:	2b00      	cmp	r3, #0
 801768e:	d00b      	beq.n	80176a8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017696:	685b      	ldr	r3, [r3, #4]
 8017698:	687a      	ldr	r2, [r7, #4]
 801769a:	7c12      	ldrb	r2, [r2, #16]
 801769c:	f107 0108 	add.w	r1, r7, #8
 80176a0:	4610      	mov	r0, r2
 80176a2:	4798      	blx	r3
 80176a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176a6:	e091      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176a8:	6839      	ldr	r1, [r7, #0]
 80176aa:	6878      	ldr	r0, [r7, #4]
 80176ac:	f000 facb 	bl	8017c46 <USBD_CtlError>
            err++;
 80176b0:	7afb      	ldrb	r3, [r7, #11]
 80176b2:	3301      	adds	r3, #1
 80176b4:	72fb      	strb	r3, [r7, #11]
          break;
 80176b6:	e089      	b.n	80177cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80176b8:	687b      	ldr	r3, [r7, #4]
 80176ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176be:	689b      	ldr	r3, [r3, #8]
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d00b      	beq.n	80176dc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ca:	689b      	ldr	r3, [r3, #8]
 80176cc:	687a      	ldr	r2, [r7, #4]
 80176ce:	7c12      	ldrb	r2, [r2, #16]
 80176d0:	f107 0108 	add.w	r1, r7, #8
 80176d4:	4610      	mov	r0, r2
 80176d6:	4798      	blx	r3
 80176d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176da:	e077      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176dc:	6839      	ldr	r1, [r7, #0]
 80176de:	6878      	ldr	r0, [r7, #4]
 80176e0:	f000 fab1 	bl	8017c46 <USBD_CtlError>
            err++;
 80176e4:	7afb      	ldrb	r3, [r7, #11]
 80176e6:	3301      	adds	r3, #1
 80176e8:	72fb      	strb	r3, [r7, #11]
          break;
 80176ea:	e06f      	b.n	80177cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80176ec:	687b      	ldr	r3, [r7, #4]
 80176ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176f2:	68db      	ldr	r3, [r3, #12]
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	d00b      	beq.n	8017710 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176fe:	68db      	ldr	r3, [r3, #12]
 8017700:	687a      	ldr	r2, [r7, #4]
 8017702:	7c12      	ldrb	r2, [r2, #16]
 8017704:	f107 0108 	add.w	r1, r7, #8
 8017708:	4610      	mov	r0, r2
 801770a:	4798      	blx	r3
 801770c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801770e:	e05d      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017710:	6839      	ldr	r1, [r7, #0]
 8017712:	6878      	ldr	r0, [r7, #4]
 8017714:	f000 fa97 	bl	8017c46 <USBD_CtlError>
            err++;
 8017718:	7afb      	ldrb	r3, [r7, #11]
 801771a:	3301      	adds	r3, #1
 801771c:	72fb      	strb	r3, [r7, #11]
          break;
 801771e:	e055      	b.n	80177cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017720:	687b      	ldr	r3, [r7, #4]
 8017722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017726:	691b      	ldr	r3, [r3, #16]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d00b      	beq.n	8017744 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017732:	691b      	ldr	r3, [r3, #16]
 8017734:	687a      	ldr	r2, [r7, #4]
 8017736:	7c12      	ldrb	r2, [r2, #16]
 8017738:	f107 0108 	add.w	r1, r7, #8
 801773c:	4610      	mov	r0, r2
 801773e:	4798      	blx	r3
 8017740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017742:	e043      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017744:	6839      	ldr	r1, [r7, #0]
 8017746:	6878      	ldr	r0, [r7, #4]
 8017748:	f000 fa7d 	bl	8017c46 <USBD_CtlError>
            err++;
 801774c:	7afb      	ldrb	r3, [r7, #11]
 801774e:	3301      	adds	r3, #1
 8017750:	72fb      	strb	r3, [r7, #11]
          break;
 8017752:	e03b      	b.n	80177cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801775a:	695b      	ldr	r3, [r3, #20]
 801775c:	2b00      	cmp	r3, #0
 801775e:	d00b      	beq.n	8017778 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017766:	695b      	ldr	r3, [r3, #20]
 8017768:	687a      	ldr	r2, [r7, #4]
 801776a:	7c12      	ldrb	r2, [r2, #16]
 801776c:	f107 0108 	add.w	r1, r7, #8
 8017770:	4610      	mov	r0, r2
 8017772:	4798      	blx	r3
 8017774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017776:	e029      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017778:	6839      	ldr	r1, [r7, #0]
 801777a:	6878      	ldr	r0, [r7, #4]
 801777c:	f000 fa63 	bl	8017c46 <USBD_CtlError>
            err++;
 8017780:	7afb      	ldrb	r3, [r7, #11]
 8017782:	3301      	adds	r3, #1
 8017784:	72fb      	strb	r3, [r7, #11]
          break;
 8017786:	e021      	b.n	80177cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801778e:	699b      	ldr	r3, [r3, #24]
 8017790:	2b00      	cmp	r3, #0
 8017792:	d00b      	beq.n	80177ac <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801779a:	699b      	ldr	r3, [r3, #24]
 801779c:	687a      	ldr	r2, [r7, #4]
 801779e:	7c12      	ldrb	r2, [r2, #16]
 80177a0:	f107 0108 	add.w	r1, r7, #8
 80177a4:	4610      	mov	r0, r2
 80177a6:	4798      	blx	r3
 80177a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177aa:	e00f      	b.n	80177cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177ac:	6839      	ldr	r1, [r7, #0]
 80177ae:	6878      	ldr	r0, [r7, #4]
 80177b0:	f000 fa49 	bl	8017c46 <USBD_CtlError>
            err++;
 80177b4:	7afb      	ldrb	r3, [r7, #11]
 80177b6:	3301      	adds	r3, #1
 80177b8:	72fb      	strb	r3, [r7, #11]
          break;
 80177ba:	e007      	b.n	80177cc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80177bc:	6839      	ldr	r1, [r7, #0]
 80177be:	6878      	ldr	r0, [r7, #4]
 80177c0:	f000 fa41 	bl	8017c46 <USBD_CtlError>
          err++;
 80177c4:	7afb      	ldrb	r3, [r7, #11]
 80177c6:	3301      	adds	r3, #1
 80177c8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80177ca:	bf00      	nop
      }
      break;
 80177cc:	e037      	b.n	801783e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	7c1b      	ldrb	r3, [r3, #16]
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d109      	bne.n	80177ea <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80177de:	f107 0208 	add.w	r2, r7, #8
 80177e2:	4610      	mov	r0, r2
 80177e4:	4798      	blx	r3
 80177e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80177e8:	e029      	b.n	801783e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80177ea:	6839      	ldr	r1, [r7, #0]
 80177ec:	6878      	ldr	r0, [r7, #4]
 80177ee:	f000 fa2a 	bl	8017c46 <USBD_CtlError>
        err++;
 80177f2:	7afb      	ldrb	r3, [r7, #11]
 80177f4:	3301      	adds	r3, #1
 80177f6:	72fb      	strb	r3, [r7, #11]
      break;
 80177f8:	e021      	b.n	801783e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	7c1b      	ldrb	r3, [r3, #16]
 80177fe:	2b00      	cmp	r3, #0
 8017800:	d10d      	bne.n	801781e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801780a:	f107 0208 	add.w	r2, r7, #8
 801780e:	4610      	mov	r0, r2
 8017810:	4798      	blx	r3
 8017812:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8017814:	68fb      	ldr	r3, [r7, #12]
 8017816:	3301      	adds	r3, #1
 8017818:	2207      	movs	r2, #7
 801781a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801781c:	e00f      	b.n	801783e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801781e:	6839      	ldr	r1, [r7, #0]
 8017820:	6878      	ldr	r0, [r7, #4]
 8017822:	f000 fa10 	bl	8017c46 <USBD_CtlError>
        err++;
 8017826:	7afb      	ldrb	r3, [r7, #11]
 8017828:	3301      	adds	r3, #1
 801782a:	72fb      	strb	r3, [r7, #11]
      break;
 801782c:	e007      	b.n	801783e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801782e:	6839      	ldr	r1, [r7, #0]
 8017830:	6878      	ldr	r0, [r7, #4]
 8017832:	f000 fa08 	bl	8017c46 <USBD_CtlError>
      err++;
 8017836:	7afb      	ldrb	r3, [r7, #11]
 8017838:	3301      	adds	r3, #1
 801783a:	72fb      	strb	r3, [r7, #11]
      break;
 801783c:	bf00      	nop
  }

  if (err != 0U)
 801783e:	7afb      	ldrb	r3, [r7, #11]
 8017840:	2b00      	cmp	r3, #0
 8017842:	d11e      	bne.n	8017882 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017844:	683b      	ldr	r3, [r7, #0]
 8017846:	88db      	ldrh	r3, [r3, #6]
 8017848:	2b00      	cmp	r3, #0
 801784a:	d016      	beq.n	801787a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801784c:	893b      	ldrh	r3, [r7, #8]
 801784e:	2b00      	cmp	r3, #0
 8017850:	d00e      	beq.n	8017870 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8017852:	683b      	ldr	r3, [r7, #0]
 8017854:	88da      	ldrh	r2, [r3, #6]
 8017856:	893b      	ldrh	r3, [r7, #8]
 8017858:	4293      	cmp	r3, r2
 801785a:	bf28      	it	cs
 801785c:	4613      	movcs	r3, r2
 801785e:	b29b      	uxth	r3, r3
 8017860:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017862:	893b      	ldrh	r3, [r7, #8]
 8017864:	461a      	mov	r2, r3
 8017866:	68f9      	ldr	r1, [r7, #12]
 8017868:	6878      	ldr	r0, [r7, #4]
 801786a:	f000 fa69 	bl	8017d40 <USBD_CtlSendData>
 801786e:	e009      	b.n	8017884 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017870:	6839      	ldr	r1, [r7, #0]
 8017872:	6878      	ldr	r0, [r7, #4]
 8017874:	f000 f9e7 	bl	8017c46 <USBD_CtlError>
 8017878:	e004      	b.n	8017884 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801787a:	6878      	ldr	r0, [r7, #4]
 801787c:	f000 faba 	bl	8017df4 <USBD_CtlSendStatus>
 8017880:	e000      	b.n	8017884 <USBD_GetDescriptor+0x320>
    return;
 8017882:	bf00      	nop
  }
}
 8017884:	3710      	adds	r7, #16
 8017886:	46bd      	mov	sp, r7
 8017888:	bd80      	pop	{r7, pc}
 801788a:	bf00      	nop

0801788c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801788c:	b580      	push	{r7, lr}
 801788e:	b084      	sub	sp, #16
 8017890:	af00      	add	r7, sp, #0
 8017892:	6078      	str	r0, [r7, #4]
 8017894:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017896:	683b      	ldr	r3, [r7, #0]
 8017898:	889b      	ldrh	r3, [r3, #4]
 801789a:	2b00      	cmp	r3, #0
 801789c:	d131      	bne.n	8017902 <USBD_SetAddress+0x76>
 801789e:	683b      	ldr	r3, [r7, #0]
 80178a0:	88db      	ldrh	r3, [r3, #6]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d12d      	bne.n	8017902 <USBD_SetAddress+0x76>
 80178a6:	683b      	ldr	r3, [r7, #0]
 80178a8:	885b      	ldrh	r3, [r3, #2]
 80178aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80178ac:	d829      	bhi.n	8017902 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80178ae:	683b      	ldr	r3, [r7, #0]
 80178b0:	885b      	ldrh	r3, [r3, #2]
 80178b2:	b2db      	uxtb	r3, r3
 80178b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80178b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178c0:	b2db      	uxtb	r3, r3
 80178c2:	2b03      	cmp	r3, #3
 80178c4:	d104      	bne.n	80178d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80178c6:	6839      	ldr	r1, [r7, #0]
 80178c8:	6878      	ldr	r0, [r7, #4]
 80178ca:	f000 f9bc 	bl	8017c46 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178ce:	e01d      	b.n	801790c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	7bfa      	ldrb	r2, [r7, #15]
 80178d4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80178d8:	7bfb      	ldrb	r3, [r7, #15]
 80178da:	4619      	mov	r1, r3
 80178dc:	6878      	ldr	r0, [r7, #4]
 80178de:	f000 ff13 	bl	8018708 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80178e2:	6878      	ldr	r0, [r7, #4]
 80178e4:	f000 fa86 	bl	8017df4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80178e8:	7bfb      	ldrb	r3, [r7, #15]
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d004      	beq.n	80178f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	2202      	movs	r2, #2
 80178f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178f6:	e009      	b.n	801790c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	2201      	movs	r2, #1
 80178fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017900:	e004      	b.n	801790c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8017902:	6839      	ldr	r1, [r7, #0]
 8017904:	6878      	ldr	r0, [r7, #4]
 8017906:	f000 f99e 	bl	8017c46 <USBD_CtlError>
  }
}
 801790a:	bf00      	nop
 801790c:	bf00      	nop
 801790e:	3710      	adds	r7, #16
 8017910:	46bd      	mov	sp, r7
 8017912:	bd80      	pop	{r7, pc}

08017914 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017914:	b580      	push	{r7, lr}
 8017916:	b084      	sub	sp, #16
 8017918:	af00      	add	r7, sp, #0
 801791a:	6078      	str	r0, [r7, #4]
 801791c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801791e:	2300      	movs	r3, #0
 8017920:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8017922:	683b      	ldr	r3, [r7, #0]
 8017924:	885b      	ldrh	r3, [r3, #2]
 8017926:	b2da      	uxtb	r2, r3
 8017928:	4b4e      	ldr	r3, [pc, #312]	@ (8017a64 <USBD_SetConfig+0x150>)
 801792a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801792c:	4b4d      	ldr	r3, [pc, #308]	@ (8017a64 <USBD_SetConfig+0x150>)
 801792e:	781b      	ldrb	r3, [r3, #0]
 8017930:	2b01      	cmp	r3, #1
 8017932:	d905      	bls.n	8017940 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8017934:	6839      	ldr	r1, [r7, #0]
 8017936:	6878      	ldr	r0, [r7, #4]
 8017938:	f000 f985 	bl	8017c46 <USBD_CtlError>
    return USBD_FAIL;
 801793c:	2303      	movs	r3, #3
 801793e:	e08c      	b.n	8017a5a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017946:	b2db      	uxtb	r3, r3
 8017948:	2b02      	cmp	r3, #2
 801794a:	d002      	beq.n	8017952 <USBD_SetConfig+0x3e>
 801794c:	2b03      	cmp	r3, #3
 801794e:	d029      	beq.n	80179a4 <USBD_SetConfig+0x90>
 8017950:	e075      	b.n	8017a3e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8017952:	4b44      	ldr	r3, [pc, #272]	@ (8017a64 <USBD_SetConfig+0x150>)
 8017954:	781b      	ldrb	r3, [r3, #0]
 8017956:	2b00      	cmp	r3, #0
 8017958:	d020      	beq.n	801799c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801795a:	4b42      	ldr	r3, [pc, #264]	@ (8017a64 <USBD_SetConfig+0x150>)
 801795c:	781b      	ldrb	r3, [r3, #0]
 801795e:	461a      	mov	r2, r3
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017964:	4b3f      	ldr	r3, [pc, #252]	@ (8017a64 <USBD_SetConfig+0x150>)
 8017966:	781b      	ldrb	r3, [r3, #0]
 8017968:	4619      	mov	r1, r3
 801796a:	6878      	ldr	r0, [r7, #4]
 801796c:	f7fe ffb9 	bl	80168e2 <USBD_SetClassConfig>
 8017970:	4603      	mov	r3, r0
 8017972:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017974:	7bfb      	ldrb	r3, [r7, #15]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d008      	beq.n	801798c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801797a:	6839      	ldr	r1, [r7, #0]
 801797c:	6878      	ldr	r0, [r7, #4]
 801797e:	f000 f962 	bl	8017c46 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017982:	687b      	ldr	r3, [r7, #4]
 8017984:	2202      	movs	r2, #2
 8017986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801798a:	e065      	b.n	8017a58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801798c:	6878      	ldr	r0, [r7, #4]
 801798e:	f000 fa31 	bl	8017df4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	2203      	movs	r2, #3
 8017996:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801799a:	e05d      	b.n	8017a58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801799c:	6878      	ldr	r0, [r7, #4]
 801799e:	f000 fa29 	bl	8017df4 <USBD_CtlSendStatus>
      break;
 80179a2:	e059      	b.n	8017a58 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80179a4:	4b2f      	ldr	r3, [pc, #188]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179a6:	781b      	ldrb	r3, [r3, #0]
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	d112      	bne.n	80179d2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	2202      	movs	r2, #2
 80179b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80179b4:	4b2b      	ldr	r3, [pc, #172]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179b6:	781b      	ldrb	r3, [r3, #0]
 80179b8:	461a      	mov	r2, r3
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179be:	4b29      	ldr	r3, [pc, #164]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179c0:	781b      	ldrb	r3, [r3, #0]
 80179c2:	4619      	mov	r1, r3
 80179c4:	6878      	ldr	r0, [r7, #4]
 80179c6:	f7fe ffa8 	bl	801691a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80179ca:	6878      	ldr	r0, [r7, #4]
 80179cc:	f000 fa12 	bl	8017df4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80179d0:	e042      	b.n	8017a58 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80179d2:	4b24      	ldr	r3, [pc, #144]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179d4:	781b      	ldrb	r3, [r3, #0]
 80179d6:	461a      	mov	r2, r3
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	685b      	ldr	r3, [r3, #4]
 80179dc:	429a      	cmp	r2, r3
 80179de:	d02a      	beq.n	8017a36 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	685b      	ldr	r3, [r3, #4]
 80179e4:	b2db      	uxtb	r3, r3
 80179e6:	4619      	mov	r1, r3
 80179e8:	6878      	ldr	r0, [r7, #4]
 80179ea:	f7fe ff96 	bl	801691a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80179ee:	4b1d      	ldr	r3, [pc, #116]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179f0:	781b      	ldrb	r3, [r3, #0]
 80179f2:	461a      	mov	r2, r3
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80179f8:	4b1a      	ldr	r3, [pc, #104]	@ (8017a64 <USBD_SetConfig+0x150>)
 80179fa:	781b      	ldrb	r3, [r3, #0]
 80179fc:	4619      	mov	r1, r3
 80179fe:	6878      	ldr	r0, [r7, #4]
 8017a00:	f7fe ff6f 	bl	80168e2 <USBD_SetClassConfig>
 8017a04:	4603      	mov	r3, r0
 8017a06:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017a08:	7bfb      	ldrb	r3, [r7, #15]
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d00f      	beq.n	8017a2e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8017a0e:	6839      	ldr	r1, [r7, #0]
 8017a10:	6878      	ldr	r0, [r7, #4]
 8017a12:	f000 f918 	bl	8017c46 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	685b      	ldr	r3, [r3, #4]
 8017a1a:	b2db      	uxtb	r3, r3
 8017a1c:	4619      	mov	r1, r3
 8017a1e:	6878      	ldr	r0, [r7, #4]
 8017a20:	f7fe ff7b 	bl	801691a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	2202      	movs	r2, #2
 8017a28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017a2c:	e014      	b.n	8017a58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017a2e:	6878      	ldr	r0, [r7, #4]
 8017a30:	f000 f9e0 	bl	8017df4 <USBD_CtlSendStatus>
      break;
 8017a34:	e010      	b.n	8017a58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017a36:	6878      	ldr	r0, [r7, #4]
 8017a38:	f000 f9dc 	bl	8017df4 <USBD_CtlSendStatus>
      break;
 8017a3c:	e00c      	b.n	8017a58 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017a3e:	6839      	ldr	r1, [r7, #0]
 8017a40:	6878      	ldr	r0, [r7, #4]
 8017a42:	f000 f900 	bl	8017c46 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a46:	4b07      	ldr	r3, [pc, #28]	@ (8017a64 <USBD_SetConfig+0x150>)
 8017a48:	781b      	ldrb	r3, [r3, #0]
 8017a4a:	4619      	mov	r1, r3
 8017a4c:	6878      	ldr	r0, [r7, #4]
 8017a4e:	f7fe ff64 	bl	801691a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017a52:	2303      	movs	r3, #3
 8017a54:	73fb      	strb	r3, [r7, #15]
      break;
 8017a56:	bf00      	nop
  }

  return ret;
 8017a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a5a:	4618      	mov	r0, r3
 8017a5c:	3710      	adds	r7, #16
 8017a5e:	46bd      	mov	sp, r7
 8017a60:	bd80      	pop	{r7, pc}
 8017a62:	bf00      	nop
 8017a64:	24013688 	.word	0x24013688

08017a68 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a68:	b580      	push	{r7, lr}
 8017a6a:	b082      	sub	sp, #8
 8017a6c:	af00      	add	r7, sp, #0
 8017a6e:	6078      	str	r0, [r7, #4]
 8017a70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017a72:	683b      	ldr	r3, [r7, #0]
 8017a74:	88db      	ldrh	r3, [r3, #6]
 8017a76:	2b01      	cmp	r3, #1
 8017a78:	d004      	beq.n	8017a84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017a7a:	6839      	ldr	r1, [r7, #0]
 8017a7c:	6878      	ldr	r0, [r7, #4]
 8017a7e:	f000 f8e2 	bl	8017c46 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017a82:	e023      	b.n	8017acc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a8a:	b2db      	uxtb	r3, r3
 8017a8c:	2b02      	cmp	r3, #2
 8017a8e:	dc02      	bgt.n	8017a96 <USBD_GetConfig+0x2e>
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	dc03      	bgt.n	8017a9c <USBD_GetConfig+0x34>
 8017a94:	e015      	b.n	8017ac2 <USBD_GetConfig+0x5a>
 8017a96:	2b03      	cmp	r3, #3
 8017a98:	d00b      	beq.n	8017ab2 <USBD_GetConfig+0x4a>
 8017a9a:	e012      	b.n	8017ac2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	2200      	movs	r2, #0
 8017aa0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017aa2:	687b      	ldr	r3, [r7, #4]
 8017aa4:	3308      	adds	r3, #8
 8017aa6:	2201      	movs	r2, #1
 8017aa8:	4619      	mov	r1, r3
 8017aaa:	6878      	ldr	r0, [r7, #4]
 8017aac:	f000 f948 	bl	8017d40 <USBD_CtlSendData>
        break;
 8017ab0:	e00c      	b.n	8017acc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017ab2:	687b      	ldr	r3, [r7, #4]
 8017ab4:	3304      	adds	r3, #4
 8017ab6:	2201      	movs	r2, #1
 8017ab8:	4619      	mov	r1, r3
 8017aba:	6878      	ldr	r0, [r7, #4]
 8017abc:	f000 f940 	bl	8017d40 <USBD_CtlSendData>
        break;
 8017ac0:	e004      	b.n	8017acc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017ac2:	6839      	ldr	r1, [r7, #0]
 8017ac4:	6878      	ldr	r0, [r7, #4]
 8017ac6:	f000 f8be 	bl	8017c46 <USBD_CtlError>
        break;
 8017aca:	bf00      	nop
}
 8017acc:	bf00      	nop
 8017ace:	3708      	adds	r7, #8
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	bd80      	pop	{r7, pc}

08017ad4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017ad4:	b580      	push	{r7, lr}
 8017ad6:	b082      	sub	sp, #8
 8017ad8:	af00      	add	r7, sp, #0
 8017ada:	6078      	str	r0, [r7, #4]
 8017adc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017ae4:	b2db      	uxtb	r3, r3
 8017ae6:	3b01      	subs	r3, #1
 8017ae8:	2b02      	cmp	r3, #2
 8017aea:	d81e      	bhi.n	8017b2a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017aec:	683b      	ldr	r3, [r7, #0]
 8017aee:	88db      	ldrh	r3, [r3, #6]
 8017af0:	2b02      	cmp	r3, #2
 8017af2:	d004      	beq.n	8017afe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017af4:	6839      	ldr	r1, [r7, #0]
 8017af6:	6878      	ldr	r0, [r7, #4]
 8017af8:	f000 f8a5 	bl	8017c46 <USBD_CtlError>
        break;
 8017afc:	e01a      	b.n	8017b34 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017afe:	687b      	ldr	r3, [r7, #4]
 8017b00:	2201      	movs	r2, #1
 8017b02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d005      	beq.n	8017b1a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	68db      	ldr	r3, [r3, #12]
 8017b12:	f043 0202 	orr.w	r2, r3, #2
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	330c      	adds	r3, #12
 8017b1e:	2202      	movs	r2, #2
 8017b20:	4619      	mov	r1, r3
 8017b22:	6878      	ldr	r0, [r7, #4]
 8017b24:	f000 f90c 	bl	8017d40 <USBD_CtlSendData>
      break;
 8017b28:	e004      	b.n	8017b34 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017b2a:	6839      	ldr	r1, [r7, #0]
 8017b2c:	6878      	ldr	r0, [r7, #4]
 8017b2e:	f000 f88a 	bl	8017c46 <USBD_CtlError>
      break;
 8017b32:	bf00      	nop
  }
}
 8017b34:	bf00      	nop
 8017b36:	3708      	adds	r7, #8
 8017b38:	46bd      	mov	sp, r7
 8017b3a:	bd80      	pop	{r7, pc}

08017b3c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b082      	sub	sp, #8
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	6078      	str	r0, [r7, #4]
 8017b44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b46:	683b      	ldr	r3, [r7, #0]
 8017b48:	885b      	ldrh	r3, [r3, #2]
 8017b4a:	2b01      	cmp	r3, #1
 8017b4c:	d107      	bne.n	8017b5e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	2201      	movs	r2, #1
 8017b52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017b56:	6878      	ldr	r0, [r7, #4]
 8017b58:	f000 f94c 	bl	8017df4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017b5c:	e013      	b.n	8017b86 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017b5e:	683b      	ldr	r3, [r7, #0]
 8017b60:	885b      	ldrh	r3, [r3, #2]
 8017b62:	2b02      	cmp	r3, #2
 8017b64:	d10b      	bne.n	8017b7e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017b66:	683b      	ldr	r3, [r7, #0]
 8017b68:	889b      	ldrh	r3, [r3, #4]
 8017b6a:	0a1b      	lsrs	r3, r3, #8
 8017b6c:	b29b      	uxth	r3, r3
 8017b6e:	b2da      	uxtb	r2, r3
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	f000 f93c 	bl	8017df4 <USBD_CtlSendStatus>
}
 8017b7c:	e003      	b.n	8017b86 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017b7e:	6839      	ldr	r1, [r7, #0]
 8017b80:	6878      	ldr	r0, [r7, #4]
 8017b82:	f000 f860 	bl	8017c46 <USBD_CtlError>
}
 8017b86:	bf00      	nop
 8017b88:	3708      	adds	r7, #8
 8017b8a:	46bd      	mov	sp, r7
 8017b8c:	bd80      	pop	{r7, pc}

08017b8e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b8e:	b580      	push	{r7, lr}
 8017b90:	b082      	sub	sp, #8
 8017b92:	af00      	add	r7, sp, #0
 8017b94:	6078      	str	r0, [r7, #4]
 8017b96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b9e:	b2db      	uxtb	r3, r3
 8017ba0:	3b01      	subs	r3, #1
 8017ba2:	2b02      	cmp	r3, #2
 8017ba4:	d80b      	bhi.n	8017bbe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017ba6:	683b      	ldr	r3, [r7, #0]
 8017ba8:	885b      	ldrh	r3, [r3, #2]
 8017baa:	2b01      	cmp	r3, #1
 8017bac:	d10c      	bne.n	8017bc8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017bae:	687b      	ldr	r3, [r7, #4]
 8017bb0:	2200      	movs	r2, #0
 8017bb2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017bb6:	6878      	ldr	r0, [r7, #4]
 8017bb8:	f000 f91c 	bl	8017df4 <USBD_CtlSendStatus>
      }
      break;
 8017bbc:	e004      	b.n	8017bc8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017bbe:	6839      	ldr	r1, [r7, #0]
 8017bc0:	6878      	ldr	r0, [r7, #4]
 8017bc2:	f000 f840 	bl	8017c46 <USBD_CtlError>
      break;
 8017bc6:	e000      	b.n	8017bca <USBD_ClrFeature+0x3c>
      break;
 8017bc8:	bf00      	nop
  }
}
 8017bca:	bf00      	nop
 8017bcc:	3708      	adds	r7, #8
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	bd80      	pop	{r7, pc}

08017bd2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017bd2:	b580      	push	{r7, lr}
 8017bd4:	b084      	sub	sp, #16
 8017bd6:	af00      	add	r7, sp, #0
 8017bd8:	6078      	str	r0, [r7, #4]
 8017bda:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017bdc:	683b      	ldr	r3, [r7, #0]
 8017bde:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	781a      	ldrb	r2, [r3, #0]
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017be8:	68fb      	ldr	r3, [r7, #12]
 8017bea:	3301      	adds	r3, #1
 8017bec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017bee:	68fb      	ldr	r3, [r7, #12]
 8017bf0:	781a      	ldrb	r2, [r3, #0]
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017bf6:	68fb      	ldr	r3, [r7, #12]
 8017bf8:	3301      	adds	r3, #1
 8017bfa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017bfc:	68f8      	ldr	r0, [r7, #12]
 8017bfe:	f7ff fa16 	bl	801702e <SWAPBYTE>
 8017c02:	4603      	mov	r3, r0
 8017c04:	461a      	mov	r2, r3
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	3301      	adds	r3, #1
 8017c0e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c10:	68fb      	ldr	r3, [r7, #12]
 8017c12:	3301      	adds	r3, #1
 8017c14:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017c16:	68f8      	ldr	r0, [r7, #12]
 8017c18:	f7ff fa09 	bl	801702e <SWAPBYTE>
 8017c1c:	4603      	mov	r3, r0
 8017c1e:	461a      	mov	r2, r3
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017c24:	68fb      	ldr	r3, [r7, #12]
 8017c26:	3301      	adds	r3, #1
 8017c28:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017c30:	68f8      	ldr	r0, [r7, #12]
 8017c32:	f7ff f9fc 	bl	801702e <SWAPBYTE>
 8017c36:	4603      	mov	r3, r0
 8017c38:	461a      	mov	r2, r3
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	80da      	strh	r2, [r3, #6]
}
 8017c3e:	bf00      	nop
 8017c40:	3710      	adds	r7, #16
 8017c42:	46bd      	mov	sp, r7
 8017c44:	bd80      	pop	{r7, pc}

08017c46 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c46:	b580      	push	{r7, lr}
 8017c48:	b082      	sub	sp, #8
 8017c4a:	af00      	add	r7, sp, #0
 8017c4c:	6078      	str	r0, [r7, #4]
 8017c4e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017c50:	2180      	movs	r1, #128	@ 0x80
 8017c52:	6878      	ldr	r0, [r7, #4]
 8017c54:	f000 fcee 	bl	8018634 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017c58:	2100      	movs	r1, #0
 8017c5a:	6878      	ldr	r0, [r7, #4]
 8017c5c:	f000 fcea 	bl	8018634 <USBD_LL_StallEP>
}
 8017c60:	bf00      	nop
 8017c62:	3708      	adds	r7, #8
 8017c64:	46bd      	mov	sp, r7
 8017c66:	bd80      	pop	{r7, pc}

08017c68 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	b086      	sub	sp, #24
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	60f8      	str	r0, [r7, #12]
 8017c70:	60b9      	str	r1, [r7, #8]
 8017c72:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017c74:	2300      	movs	r3, #0
 8017c76:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017c78:	68fb      	ldr	r3, [r7, #12]
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d042      	beq.n	8017d04 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017c7e:	68fb      	ldr	r3, [r7, #12]
 8017c80:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017c82:	6938      	ldr	r0, [r7, #16]
 8017c84:	f000 f842 	bl	8017d0c <USBD_GetLen>
 8017c88:	4603      	mov	r3, r0
 8017c8a:	3301      	adds	r3, #1
 8017c8c:	005b      	lsls	r3, r3, #1
 8017c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017c92:	d808      	bhi.n	8017ca6 <USBD_GetString+0x3e>
 8017c94:	6938      	ldr	r0, [r7, #16]
 8017c96:	f000 f839 	bl	8017d0c <USBD_GetLen>
 8017c9a:	4603      	mov	r3, r0
 8017c9c:	3301      	adds	r3, #1
 8017c9e:	b29b      	uxth	r3, r3
 8017ca0:	005b      	lsls	r3, r3, #1
 8017ca2:	b29a      	uxth	r2, r3
 8017ca4:	e001      	b.n	8017caa <USBD_GetString+0x42>
 8017ca6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017cae:	7dfb      	ldrb	r3, [r7, #23]
 8017cb0:	68ba      	ldr	r2, [r7, #8]
 8017cb2:	4413      	add	r3, r2
 8017cb4:	687a      	ldr	r2, [r7, #4]
 8017cb6:	7812      	ldrb	r2, [r2, #0]
 8017cb8:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cba:	7dfb      	ldrb	r3, [r7, #23]
 8017cbc:	3301      	adds	r3, #1
 8017cbe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017cc0:	7dfb      	ldrb	r3, [r7, #23]
 8017cc2:	68ba      	ldr	r2, [r7, #8]
 8017cc4:	4413      	add	r3, r2
 8017cc6:	2203      	movs	r2, #3
 8017cc8:	701a      	strb	r2, [r3, #0]
  idx++;
 8017cca:	7dfb      	ldrb	r3, [r7, #23]
 8017ccc:	3301      	adds	r3, #1
 8017cce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017cd0:	e013      	b.n	8017cfa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017cd2:	7dfb      	ldrb	r3, [r7, #23]
 8017cd4:	68ba      	ldr	r2, [r7, #8]
 8017cd6:	4413      	add	r3, r2
 8017cd8:	693a      	ldr	r2, [r7, #16]
 8017cda:	7812      	ldrb	r2, [r2, #0]
 8017cdc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017cde:	693b      	ldr	r3, [r7, #16]
 8017ce0:	3301      	adds	r3, #1
 8017ce2:	613b      	str	r3, [r7, #16]
    idx++;
 8017ce4:	7dfb      	ldrb	r3, [r7, #23]
 8017ce6:	3301      	adds	r3, #1
 8017ce8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017cea:	7dfb      	ldrb	r3, [r7, #23]
 8017cec:	68ba      	ldr	r2, [r7, #8]
 8017cee:	4413      	add	r3, r2
 8017cf0:	2200      	movs	r2, #0
 8017cf2:	701a      	strb	r2, [r3, #0]
    idx++;
 8017cf4:	7dfb      	ldrb	r3, [r7, #23]
 8017cf6:	3301      	adds	r3, #1
 8017cf8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017cfa:	693b      	ldr	r3, [r7, #16]
 8017cfc:	781b      	ldrb	r3, [r3, #0]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d1e7      	bne.n	8017cd2 <USBD_GetString+0x6a>
 8017d02:	e000      	b.n	8017d06 <USBD_GetString+0x9e>
    return;
 8017d04:	bf00      	nop
  }
}
 8017d06:	3718      	adds	r7, #24
 8017d08:	46bd      	mov	sp, r7
 8017d0a:	bd80      	pop	{r7, pc}

08017d0c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017d0c:	b480      	push	{r7}
 8017d0e:	b085      	sub	sp, #20
 8017d10:	af00      	add	r7, sp, #0
 8017d12:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017d14:	2300      	movs	r3, #0
 8017d16:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017d1c:	e005      	b.n	8017d2a <USBD_GetLen+0x1e>
  {
    len++;
 8017d1e:	7bfb      	ldrb	r3, [r7, #15]
 8017d20:	3301      	adds	r3, #1
 8017d22:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017d24:	68bb      	ldr	r3, [r7, #8]
 8017d26:	3301      	adds	r3, #1
 8017d28:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017d2a:	68bb      	ldr	r3, [r7, #8]
 8017d2c:	781b      	ldrb	r3, [r3, #0]
 8017d2e:	2b00      	cmp	r3, #0
 8017d30:	d1f5      	bne.n	8017d1e <USBD_GetLen+0x12>
  }

  return len;
 8017d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d34:	4618      	mov	r0, r3
 8017d36:	3714      	adds	r7, #20
 8017d38:	46bd      	mov	sp, r7
 8017d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d3e:	4770      	bx	lr

08017d40 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017d40:	b580      	push	{r7, lr}
 8017d42:	b084      	sub	sp, #16
 8017d44:	af00      	add	r7, sp, #0
 8017d46:	60f8      	str	r0, [r7, #12]
 8017d48:	60b9      	str	r1, [r7, #8]
 8017d4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	2202      	movs	r2, #2
 8017d50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017d54:	68fb      	ldr	r3, [r7, #12]
 8017d56:	687a      	ldr	r2, [r7, #4]
 8017d58:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017d5a:	68fb      	ldr	r3, [r7, #12]
 8017d5c:	687a      	ldr	r2, [r7, #4]
 8017d5e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d60:	687b      	ldr	r3, [r7, #4]
 8017d62:	68ba      	ldr	r2, [r7, #8]
 8017d64:	2100      	movs	r1, #0
 8017d66:	68f8      	ldr	r0, [r7, #12]
 8017d68:	f000 fced 	bl	8018746 <USBD_LL_Transmit>

  return USBD_OK;
 8017d6c:	2300      	movs	r3, #0
}
 8017d6e:	4618      	mov	r0, r3
 8017d70:	3710      	adds	r7, #16
 8017d72:	46bd      	mov	sp, r7
 8017d74:	bd80      	pop	{r7, pc}

08017d76 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017d76:	b580      	push	{r7, lr}
 8017d78:	b084      	sub	sp, #16
 8017d7a:	af00      	add	r7, sp, #0
 8017d7c:	60f8      	str	r0, [r7, #12]
 8017d7e:	60b9      	str	r1, [r7, #8]
 8017d80:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	68ba      	ldr	r2, [r7, #8]
 8017d86:	2100      	movs	r1, #0
 8017d88:	68f8      	ldr	r0, [r7, #12]
 8017d8a:	f000 fcdc 	bl	8018746 <USBD_LL_Transmit>

  return USBD_OK;
 8017d8e:	2300      	movs	r3, #0
}
 8017d90:	4618      	mov	r0, r3
 8017d92:	3710      	adds	r7, #16
 8017d94:	46bd      	mov	sp, r7
 8017d96:	bd80      	pop	{r7, pc}

08017d98 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017d98:	b580      	push	{r7, lr}
 8017d9a:	b084      	sub	sp, #16
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	60f8      	str	r0, [r7, #12]
 8017da0:	60b9      	str	r1, [r7, #8]
 8017da2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017da4:	68fb      	ldr	r3, [r7, #12]
 8017da6:	2203      	movs	r2, #3
 8017da8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017dac:	68fb      	ldr	r3, [r7, #12]
 8017dae:	687a      	ldr	r2, [r7, #4]
 8017db0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017db4:	68fb      	ldr	r3, [r7, #12]
 8017db6:	687a      	ldr	r2, [r7, #4]
 8017db8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	68ba      	ldr	r2, [r7, #8]
 8017dc0:	2100      	movs	r1, #0
 8017dc2:	68f8      	ldr	r0, [r7, #12]
 8017dc4:	f000 fce0 	bl	8018788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017dc8:	2300      	movs	r3, #0
}
 8017dca:	4618      	mov	r0, r3
 8017dcc:	3710      	adds	r7, #16
 8017dce:	46bd      	mov	sp, r7
 8017dd0:	bd80      	pop	{r7, pc}

08017dd2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017dd2:	b580      	push	{r7, lr}
 8017dd4:	b084      	sub	sp, #16
 8017dd6:	af00      	add	r7, sp, #0
 8017dd8:	60f8      	str	r0, [r7, #12]
 8017dda:	60b9      	str	r1, [r7, #8]
 8017ddc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	68ba      	ldr	r2, [r7, #8]
 8017de2:	2100      	movs	r1, #0
 8017de4:	68f8      	ldr	r0, [r7, #12]
 8017de6:	f000 fccf 	bl	8018788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017dea:	2300      	movs	r3, #0
}
 8017dec:	4618      	mov	r0, r3
 8017dee:	3710      	adds	r7, #16
 8017df0:	46bd      	mov	sp, r7
 8017df2:	bd80      	pop	{r7, pc}

08017df4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017df4:	b580      	push	{r7, lr}
 8017df6:	b082      	sub	sp, #8
 8017df8:	af00      	add	r7, sp, #0
 8017dfa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017dfc:	687b      	ldr	r3, [r7, #4]
 8017dfe:	2204      	movs	r2, #4
 8017e00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017e04:	2300      	movs	r3, #0
 8017e06:	2200      	movs	r2, #0
 8017e08:	2100      	movs	r1, #0
 8017e0a:	6878      	ldr	r0, [r7, #4]
 8017e0c:	f000 fc9b 	bl	8018746 <USBD_LL_Transmit>

  return USBD_OK;
 8017e10:	2300      	movs	r3, #0
}
 8017e12:	4618      	mov	r0, r3
 8017e14:	3708      	adds	r7, #8
 8017e16:	46bd      	mov	sp, r7
 8017e18:	bd80      	pop	{r7, pc}

08017e1a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017e1a:	b580      	push	{r7, lr}
 8017e1c:	b082      	sub	sp, #8
 8017e1e:	af00      	add	r7, sp, #0
 8017e20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	2205      	movs	r2, #5
 8017e26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017e2a:	2300      	movs	r3, #0
 8017e2c:	2200      	movs	r2, #0
 8017e2e:	2100      	movs	r1, #0
 8017e30:	6878      	ldr	r0, [r7, #4]
 8017e32:	f000 fca9 	bl	8018788 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017e36:	2300      	movs	r3, #0
}
 8017e38:	4618      	mov	r0, r3
 8017e3a:	3708      	adds	r7, #8
 8017e3c:	46bd      	mov	sp, r7
 8017e3e:	bd80      	pop	{r7, pc}

08017e40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017e40:	b580      	push	{r7, lr}
 8017e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8017e44:	2201      	movs	r2, #1
 8017e46:	4913      	ldr	r1, [pc, #76]	@ (8017e94 <MX_USB_DEVICE_Init+0x54>)
 8017e48:	4813      	ldr	r0, [pc, #76]	@ (8017e98 <MX_USB_DEVICE_Init+0x58>)
 8017e4a:	f7fe fccd 	bl	80167e8 <USBD_Init>
 8017e4e:	4603      	mov	r3, r0
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	d001      	beq.n	8017e58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017e54:	f7ea f9ae 	bl	80021b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8017e58:	4910      	ldr	r1, [pc, #64]	@ (8017e9c <MX_USB_DEVICE_Init+0x5c>)
 8017e5a:	480f      	ldr	r0, [pc, #60]	@ (8017e98 <MX_USB_DEVICE_Init+0x58>)
 8017e5c:	f7fe fcf4 	bl	8016848 <USBD_RegisterClass>
 8017e60:	4603      	mov	r3, r0
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	d001      	beq.n	8017e6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017e66:	f7ea f9a5 	bl	80021b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8017e6a:	490d      	ldr	r1, [pc, #52]	@ (8017ea0 <MX_USB_DEVICE_Init+0x60>)
 8017e6c:	480a      	ldr	r0, [pc, #40]	@ (8017e98 <MX_USB_DEVICE_Init+0x58>)
 8017e6e:	f7fe fbeb 	bl	8016648 <USBD_CDC_RegisterInterface>
 8017e72:	4603      	mov	r3, r0
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d001      	beq.n	8017e7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017e78:	f7ea f99c 	bl	80021b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017e7c:	4806      	ldr	r0, [pc, #24]	@ (8017e98 <MX_USB_DEVICE_Init+0x58>)
 8017e7e:	f7fe fd19 	bl	80168b4 <USBD_Start>
 8017e82:	4603      	mov	r3, r0
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	d001      	beq.n	8017e8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017e88:	f7ea f994 	bl	80021b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017e8c:	f7f5 f94c 	bl	800d128 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017e90:	bf00      	nop
 8017e92:	bd80      	pop	{r7, pc}
 8017e94:	240000b0 	.word	0x240000b0
 8017e98:	2401368c 	.word	0x2401368c
 8017e9c:	2400001c 	.word	0x2400001c
 8017ea0:	2400009c 	.word	0x2400009c

08017ea4 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8017ea4:	b580      	push	{r7, lr}
 8017ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8017ea8:	2200      	movs	r2, #0
 8017eaa:	4905      	ldr	r1, [pc, #20]	@ (8017ec0 <CDC_Init_HS+0x1c>)
 8017eac:	4805      	ldr	r0, [pc, #20]	@ (8017ec4 <CDC_Init_HS+0x20>)
 8017eae:	f7fe fbe5 	bl	801667c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8017eb2:	4905      	ldr	r1, [pc, #20]	@ (8017ec8 <CDC_Init_HS+0x24>)
 8017eb4:	4803      	ldr	r0, [pc, #12]	@ (8017ec4 <CDC_Init_HS+0x20>)
 8017eb6:	f7fe fc03 	bl	80166c0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017eba:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017ebc:	4618      	mov	r0, r3
 8017ebe:	bd80      	pop	{r7, pc}
 8017ec0:	24014168 	.word	0x24014168
 8017ec4:	2401368c 	.word	0x2401368c
 8017ec8:	24013968 	.word	0x24013968

08017ecc <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8017ecc:	b480      	push	{r7}
 8017ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8017ed0:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8017ed2:	4618      	mov	r0, r3
 8017ed4:	46bd      	mov	sp, r7
 8017ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eda:	4770      	bx	lr

08017edc <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017edc:	b480      	push	{r7}
 8017ede:	b083      	sub	sp, #12
 8017ee0:	af00      	add	r7, sp, #0
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	6039      	str	r1, [r7, #0]
 8017ee6:	71fb      	strb	r3, [r7, #7]
 8017ee8:	4613      	mov	r3, r2
 8017eea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017eec:	79fb      	ldrb	r3, [r7, #7]
 8017eee:	2b23      	cmp	r3, #35	@ 0x23
 8017ef0:	d84a      	bhi.n	8017f88 <CDC_Control_HS+0xac>
 8017ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8017ef8 <CDC_Control_HS+0x1c>)
 8017ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017ef8:	08017f89 	.word	0x08017f89
 8017efc:	08017f89 	.word	0x08017f89
 8017f00:	08017f89 	.word	0x08017f89
 8017f04:	08017f89 	.word	0x08017f89
 8017f08:	08017f89 	.word	0x08017f89
 8017f0c:	08017f89 	.word	0x08017f89
 8017f10:	08017f89 	.word	0x08017f89
 8017f14:	08017f89 	.word	0x08017f89
 8017f18:	08017f89 	.word	0x08017f89
 8017f1c:	08017f89 	.word	0x08017f89
 8017f20:	08017f89 	.word	0x08017f89
 8017f24:	08017f89 	.word	0x08017f89
 8017f28:	08017f89 	.word	0x08017f89
 8017f2c:	08017f89 	.word	0x08017f89
 8017f30:	08017f89 	.word	0x08017f89
 8017f34:	08017f89 	.word	0x08017f89
 8017f38:	08017f89 	.word	0x08017f89
 8017f3c:	08017f89 	.word	0x08017f89
 8017f40:	08017f89 	.word	0x08017f89
 8017f44:	08017f89 	.word	0x08017f89
 8017f48:	08017f89 	.word	0x08017f89
 8017f4c:	08017f89 	.word	0x08017f89
 8017f50:	08017f89 	.word	0x08017f89
 8017f54:	08017f89 	.word	0x08017f89
 8017f58:	08017f89 	.word	0x08017f89
 8017f5c:	08017f89 	.word	0x08017f89
 8017f60:	08017f89 	.word	0x08017f89
 8017f64:	08017f89 	.word	0x08017f89
 8017f68:	08017f89 	.word	0x08017f89
 8017f6c:	08017f89 	.word	0x08017f89
 8017f70:	08017f89 	.word	0x08017f89
 8017f74:	08017f89 	.word	0x08017f89
 8017f78:	08017f89 	.word	0x08017f89
 8017f7c:	08017f89 	.word	0x08017f89
 8017f80:	08017f89 	.word	0x08017f89
 8017f84:	08017f89 	.word	0x08017f89
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017f88:	bf00      	nop
  }

  return (USBD_OK);
 8017f8a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8017f8c:	4618      	mov	r0, r3
 8017f8e:	370c      	adds	r7, #12
 8017f90:	46bd      	mov	sp, r7
 8017f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f96:	4770      	bx	lr

08017f98 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8017f98:	b580      	push	{r7, lr}
 8017f9a:	b082      	sub	sp, #8
 8017f9c:	af00      	add	r7, sp, #0
 8017f9e:	6078      	str	r0, [r7, #4]
 8017fa0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8017fa2:	6879      	ldr	r1, [r7, #4]
 8017fa4:	4808      	ldr	r0, [pc, #32]	@ (8017fc8 <CDC_Receive_HS+0x30>)
 8017fa6:	f7fe fb8b 	bl	80166c0 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8017faa:	4807      	ldr	r0, [pc, #28]	@ (8017fc8 <CDC_Receive_HS+0x30>)
 8017fac:	f7fe fbe6 	bl	801677c <USBD_CDC_ReceivePacket>

	VibeCheckShell_PutInput(&vc.shell, (char*)Buf, *Len);
 8017fb0:	683b      	ldr	r3, [r7, #0]
 8017fb2:	681b      	ldr	r3, [r3, #0]
 8017fb4:	461a      	mov	r2, r3
 8017fb6:	6879      	ldr	r1, [r7, #4]
 8017fb8:	4804      	ldr	r0, [pc, #16]	@ (8017fcc <CDC_Receive_HS+0x34>)
 8017fba:	f7ed fc11 	bl	80057e0 <VibeCheckShell_PutInput>

	return (USBD_OK);
 8017fbe:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8017fc0:	4618      	mov	r0, r3
 8017fc2:	3708      	adds	r7, #8
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bd80      	pop	{r7, pc}
 8017fc8:	2401368c 	.word	0x2401368c
 8017fcc:	24000988 	.word	0x24000988

08017fd0 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8017fd0:	b580      	push	{r7, lr}
 8017fd2:	b084      	sub	sp, #16
 8017fd4:	af00      	add	r7, sp, #0
 8017fd6:	6078      	str	r0, [r7, #4]
 8017fd8:	460b      	mov	r3, r1
 8017fda:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017fdc:	2300      	movs	r3, #0
 8017fde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8017fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8018018 <CDC_Transmit_HS+0x48>)
 8017fe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017fe6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017fe8:	68bb      	ldr	r3, [r7, #8]
 8017fea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017fee:	2b00      	cmp	r3, #0
 8017ff0:	d001      	beq.n	8017ff6 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8017ff2:	2301      	movs	r3, #1
 8017ff4:	e00b      	b.n	801800e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8017ff6:	887b      	ldrh	r3, [r7, #2]
 8017ff8:	461a      	mov	r2, r3
 8017ffa:	6879      	ldr	r1, [r7, #4]
 8017ffc:	4806      	ldr	r0, [pc, #24]	@ (8018018 <CDC_Transmit_HS+0x48>)
 8017ffe:	f7fe fb3d 	bl	801667c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8018002:	4805      	ldr	r0, [pc, #20]	@ (8018018 <CDC_Transmit_HS+0x48>)
 8018004:	f7fe fb7a 	bl	80166fc <USBD_CDC_TransmitPacket>
 8018008:	4603      	mov	r3, r0
 801800a:	73fb      	strb	r3, [r7, #15]

  /* USER CODE END 12 */
  return result;
 801800c:	7bfb      	ldrb	r3, [r7, #15]
}
 801800e:	4618      	mov	r0, r3
 8018010:	3710      	adds	r7, #16
 8018012:	46bd      	mov	sp, r7
 8018014:	bd80      	pop	{r7, pc}
 8018016:	bf00      	nop
 8018018:	2401368c 	.word	0x2401368c

0801801c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801801c:	b480      	push	{r7}
 801801e:	b087      	sub	sp, #28
 8018020:	af00      	add	r7, sp, #0
 8018022:	60f8      	str	r0, [r7, #12]
 8018024:	60b9      	str	r1, [r7, #8]
 8018026:	4613      	mov	r3, r2
 8018028:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801802a:	2300      	movs	r3, #0
 801802c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801802e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018032:	4618      	mov	r0, r3
 8018034:	371c      	adds	r7, #28
 8018036:	46bd      	mov	sp, r7
 8018038:	f85d 7b04 	ldr.w	r7, [sp], #4
 801803c:	4770      	bx	lr
	...

08018040 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018040:	b480      	push	{r7}
 8018042:	b083      	sub	sp, #12
 8018044:	af00      	add	r7, sp, #0
 8018046:	4603      	mov	r3, r0
 8018048:	6039      	str	r1, [r7, #0]
 801804a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801804c:	683b      	ldr	r3, [r7, #0]
 801804e:	2212      	movs	r2, #18
 8018050:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8018052:	4b03      	ldr	r3, [pc, #12]	@ (8018060 <USBD_HS_DeviceDescriptor+0x20>)
}
 8018054:	4618      	mov	r0, r3
 8018056:	370c      	adds	r7, #12
 8018058:	46bd      	mov	sp, r7
 801805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801805e:	4770      	bx	lr
 8018060:	240000d0 	.word	0x240000d0

08018064 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018064:	b480      	push	{r7}
 8018066:	b083      	sub	sp, #12
 8018068:	af00      	add	r7, sp, #0
 801806a:	4603      	mov	r3, r0
 801806c:	6039      	str	r1, [r7, #0]
 801806e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018070:	683b      	ldr	r3, [r7, #0]
 8018072:	2204      	movs	r2, #4
 8018074:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018076:	4b03      	ldr	r3, [pc, #12]	@ (8018084 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8018078:	4618      	mov	r0, r3
 801807a:	370c      	adds	r7, #12
 801807c:	46bd      	mov	sp, r7
 801807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018082:	4770      	bx	lr
 8018084:	240000e4 	.word	0x240000e4

08018088 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018088:	b580      	push	{r7, lr}
 801808a:	b082      	sub	sp, #8
 801808c:	af00      	add	r7, sp, #0
 801808e:	4603      	mov	r3, r0
 8018090:	6039      	str	r1, [r7, #0]
 8018092:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018094:	79fb      	ldrb	r3, [r7, #7]
 8018096:	2b00      	cmp	r3, #0
 8018098:	d105      	bne.n	80180a6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801809a:	683a      	ldr	r2, [r7, #0]
 801809c:	4907      	ldr	r1, [pc, #28]	@ (80180bc <USBD_HS_ProductStrDescriptor+0x34>)
 801809e:	4808      	ldr	r0, [pc, #32]	@ (80180c0 <USBD_HS_ProductStrDescriptor+0x38>)
 80180a0:	f7ff fde2 	bl	8017c68 <USBD_GetString>
 80180a4:	e004      	b.n	80180b0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80180a6:	683a      	ldr	r2, [r7, #0]
 80180a8:	4904      	ldr	r1, [pc, #16]	@ (80180bc <USBD_HS_ProductStrDescriptor+0x34>)
 80180aa:	4805      	ldr	r0, [pc, #20]	@ (80180c0 <USBD_HS_ProductStrDescriptor+0x38>)
 80180ac:	f7ff fddc 	bl	8017c68 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180b0:	4b02      	ldr	r3, [pc, #8]	@ (80180bc <USBD_HS_ProductStrDescriptor+0x34>)
}
 80180b2:	4618      	mov	r0, r3
 80180b4:	3708      	adds	r7, #8
 80180b6:	46bd      	mov	sp, r7
 80180b8:	bd80      	pop	{r7, pc}
 80180ba:	bf00      	nop
 80180bc:	24014968 	.word	0x24014968
 80180c0:	0801d904 	.word	0x0801d904

080180c4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180c4:	b580      	push	{r7, lr}
 80180c6:	b082      	sub	sp, #8
 80180c8:	af00      	add	r7, sp, #0
 80180ca:	4603      	mov	r3, r0
 80180cc:	6039      	str	r1, [r7, #0]
 80180ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80180d0:	683a      	ldr	r2, [r7, #0]
 80180d2:	4904      	ldr	r1, [pc, #16]	@ (80180e4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80180d4:	4804      	ldr	r0, [pc, #16]	@ (80180e8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80180d6:	f7ff fdc7 	bl	8017c68 <USBD_GetString>
  return USBD_StrDesc;
 80180da:	4b02      	ldr	r3, [pc, #8]	@ (80180e4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80180dc:	4618      	mov	r0, r3
 80180de:	3708      	adds	r7, #8
 80180e0:	46bd      	mov	sp, r7
 80180e2:	bd80      	pop	{r7, pc}
 80180e4:	24014968 	.word	0x24014968
 80180e8:	0801d910 	.word	0x0801d910

080180ec <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b082      	sub	sp, #8
 80180f0:	af00      	add	r7, sp, #0
 80180f2:	4603      	mov	r3, r0
 80180f4:	6039      	str	r1, [r7, #0]
 80180f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80180f8:	683b      	ldr	r3, [r7, #0]
 80180fa:	221a      	movs	r2, #26
 80180fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80180fe:	f000 f843 	bl	8018188 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018102:	4b02      	ldr	r3, [pc, #8]	@ (801810c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8018104:	4618      	mov	r0, r3
 8018106:	3708      	adds	r7, #8
 8018108:	46bd      	mov	sp, r7
 801810a:	bd80      	pop	{r7, pc}
 801810c:	240000e8 	.word	0x240000e8

08018110 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018110:	b580      	push	{r7, lr}
 8018112:	b082      	sub	sp, #8
 8018114:	af00      	add	r7, sp, #0
 8018116:	4603      	mov	r3, r0
 8018118:	6039      	str	r1, [r7, #0]
 801811a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801811c:	79fb      	ldrb	r3, [r7, #7]
 801811e:	2b00      	cmp	r3, #0
 8018120:	d105      	bne.n	801812e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8018122:	683a      	ldr	r2, [r7, #0]
 8018124:	4907      	ldr	r1, [pc, #28]	@ (8018144 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018126:	4808      	ldr	r0, [pc, #32]	@ (8018148 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018128:	f7ff fd9e 	bl	8017c68 <USBD_GetString>
 801812c:	e004      	b.n	8018138 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801812e:	683a      	ldr	r2, [r7, #0]
 8018130:	4904      	ldr	r1, [pc, #16]	@ (8018144 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018132:	4805      	ldr	r0, [pc, #20]	@ (8018148 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018134:	f7ff fd98 	bl	8017c68 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018138:	4b02      	ldr	r3, [pc, #8]	@ (8018144 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801813a:	4618      	mov	r0, r3
 801813c:	3708      	adds	r7, #8
 801813e:	46bd      	mov	sp, r7
 8018140:	bd80      	pop	{r7, pc}
 8018142:	bf00      	nop
 8018144:	24014968 	.word	0x24014968
 8018148:	0801d91c 	.word	0x0801d91c

0801814c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801814c:	b580      	push	{r7, lr}
 801814e:	b082      	sub	sp, #8
 8018150:	af00      	add	r7, sp, #0
 8018152:	4603      	mov	r3, r0
 8018154:	6039      	str	r1, [r7, #0]
 8018156:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018158:	79fb      	ldrb	r3, [r7, #7]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d105      	bne.n	801816a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801815e:	683a      	ldr	r2, [r7, #0]
 8018160:	4907      	ldr	r1, [pc, #28]	@ (8018180 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018162:	4808      	ldr	r0, [pc, #32]	@ (8018184 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018164:	f7ff fd80 	bl	8017c68 <USBD_GetString>
 8018168:	e004      	b.n	8018174 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801816a:	683a      	ldr	r2, [r7, #0]
 801816c:	4904      	ldr	r1, [pc, #16]	@ (8018180 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801816e:	4805      	ldr	r0, [pc, #20]	@ (8018184 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018170:	f7ff fd7a 	bl	8017c68 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018174:	4b02      	ldr	r3, [pc, #8]	@ (8018180 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8018176:	4618      	mov	r0, r3
 8018178:	3708      	adds	r7, #8
 801817a:	46bd      	mov	sp, r7
 801817c:	bd80      	pop	{r7, pc}
 801817e:	bf00      	nop
 8018180:	24014968 	.word	0x24014968
 8018184:	0801d928 	.word	0x0801d928

08018188 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b084      	sub	sp, #16
 801818c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801818e:	4b0f      	ldr	r3, [pc, #60]	@ (80181cc <Get_SerialNum+0x44>)
 8018190:	681b      	ldr	r3, [r3, #0]
 8018192:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018194:	4b0e      	ldr	r3, [pc, #56]	@ (80181d0 <Get_SerialNum+0x48>)
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801819a:	4b0e      	ldr	r3, [pc, #56]	@ (80181d4 <Get_SerialNum+0x4c>)
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80181a0:	68fa      	ldr	r2, [r7, #12]
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	4413      	add	r3, r2
 80181a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80181a8:	68fb      	ldr	r3, [r7, #12]
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d009      	beq.n	80181c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80181ae:	2208      	movs	r2, #8
 80181b0:	4909      	ldr	r1, [pc, #36]	@ (80181d8 <Get_SerialNum+0x50>)
 80181b2:	68f8      	ldr	r0, [r7, #12]
 80181b4:	f000 f814 	bl	80181e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80181b8:	2204      	movs	r2, #4
 80181ba:	4908      	ldr	r1, [pc, #32]	@ (80181dc <Get_SerialNum+0x54>)
 80181bc:	68b8      	ldr	r0, [r7, #8]
 80181be:	f000 f80f 	bl	80181e0 <IntToUnicode>
  }
}
 80181c2:	bf00      	nop
 80181c4:	3710      	adds	r7, #16
 80181c6:	46bd      	mov	sp, r7
 80181c8:	bd80      	pop	{r7, pc}
 80181ca:	bf00      	nop
 80181cc:	1ff1e800 	.word	0x1ff1e800
 80181d0:	1ff1e804 	.word	0x1ff1e804
 80181d4:	1ff1e808 	.word	0x1ff1e808
 80181d8:	240000ea 	.word	0x240000ea
 80181dc:	240000fa 	.word	0x240000fa

080181e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80181e0:	b480      	push	{r7}
 80181e2:	b087      	sub	sp, #28
 80181e4:	af00      	add	r7, sp, #0
 80181e6:	60f8      	str	r0, [r7, #12]
 80181e8:	60b9      	str	r1, [r7, #8]
 80181ea:	4613      	mov	r3, r2
 80181ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80181ee:	2300      	movs	r3, #0
 80181f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80181f2:	2300      	movs	r3, #0
 80181f4:	75fb      	strb	r3, [r7, #23]
 80181f6:	e027      	b.n	8018248 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80181f8:	68fb      	ldr	r3, [r7, #12]
 80181fa:	0f1b      	lsrs	r3, r3, #28
 80181fc:	2b09      	cmp	r3, #9
 80181fe:	d80b      	bhi.n	8018218 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	0f1b      	lsrs	r3, r3, #28
 8018204:	b2da      	uxtb	r2, r3
 8018206:	7dfb      	ldrb	r3, [r7, #23]
 8018208:	005b      	lsls	r3, r3, #1
 801820a:	4619      	mov	r1, r3
 801820c:	68bb      	ldr	r3, [r7, #8]
 801820e:	440b      	add	r3, r1
 8018210:	3230      	adds	r2, #48	@ 0x30
 8018212:	b2d2      	uxtb	r2, r2
 8018214:	701a      	strb	r2, [r3, #0]
 8018216:	e00a      	b.n	801822e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	0f1b      	lsrs	r3, r3, #28
 801821c:	b2da      	uxtb	r2, r3
 801821e:	7dfb      	ldrb	r3, [r7, #23]
 8018220:	005b      	lsls	r3, r3, #1
 8018222:	4619      	mov	r1, r3
 8018224:	68bb      	ldr	r3, [r7, #8]
 8018226:	440b      	add	r3, r1
 8018228:	3237      	adds	r2, #55	@ 0x37
 801822a:	b2d2      	uxtb	r2, r2
 801822c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801822e:	68fb      	ldr	r3, [r7, #12]
 8018230:	011b      	lsls	r3, r3, #4
 8018232:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018234:	7dfb      	ldrb	r3, [r7, #23]
 8018236:	005b      	lsls	r3, r3, #1
 8018238:	3301      	adds	r3, #1
 801823a:	68ba      	ldr	r2, [r7, #8]
 801823c:	4413      	add	r3, r2
 801823e:	2200      	movs	r2, #0
 8018240:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018242:	7dfb      	ldrb	r3, [r7, #23]
 8018244:	3301      	adds	r3, #1
 8018246:	75fb      	strb	r3, [r7, #23]
 8018248:	7dfa      	ldrb	r2, [r7, #23]
 801824a:	79fb      	ldrb	r3, [r7, #7]
 801824c:	429a      	cmp	r2, r3
 801824e:	d3d3      	bcc.n	80181f8 <IntToUnicode+0x18>
  }
}
 8018250:	bf00      	nop
 8018252:	bf00      	nop
 8018254:	371c      	adds	r7, #28
 8018256:	46bd      	mov	sp, r7
 8018258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801825c:	4770      	bx	lr
	...

08018260 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018260:	b580      	push	{r7, lr}
 8018262:	b0b2      	sub	sp, #200	@ 0xc8
 8018264:	af00      	add	r7, sp, #0
 8018266:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018268:	f107 0310 	add.w	r3, r7, #16
 801826c:	22b8      	movs	r2, #184	@ 0xb8
 801826e:	2100      	movs	r1, #0
 8018270:	4618      	mov	r0, r3
 8018272:	f001 fea6 	bl	8019fc2 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8018276:	687b      	ldr	r3, [r7, #4]
 8018278:	681b      	ldr	r3, [r3, #0]
 801827a:	4a1a      	ldr	r2, [pc, #104]	@ (80182e4 <HAL_PCD_MspInit+0x84>)
 801827c:	4293      	cmp	r3, r2
 801827e:	d12c      	bne.n	80182da <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018280:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8018284:	f04f 0300 	mov.w	r3, #0
 8018288:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801828c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8018290:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018294:	f107 0310 	add.w	r3, r7, #16
 8018298:	4618      	mov	r0, r3
 801829a:	f7f5 febb 	bl	800e014 <HAL_RCCEx_PeriphCLKConfig>
 801829e:	4603      	mov	r3, r0
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	d001      	beq.n	80182a8 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 80182a4:	f7e9 ff86 	bl	80021b4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80182a8:	f7f4 ff3e 	bl	800d128 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80182ac:	4b0e      	ldr	r3, [pc, #56]	@ (80182e8 <HAL_PCD_MspInit+0x88>)
 80182ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80182b2:	4a0d      	ldr	r2, [pc, #52]	@ (80182e8 <HAL_PCD_MspInit+0x88>)
 80182b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80182b8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80182bc:	4b0a      	ldr	r3, [pc, #40]	@ (80182e8 <HAL_PCD_MspInit+0x88>)
 80182be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80182c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80182c6:	60fb      	str	r3, [r7, #12]
 80182c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 1, 1);
 80182ca:	2201      	movs	r2, #1
 80182cc:	2101      	movs	r1, #1
 80182ce:	204d      	movs	r0, #77	@ 0x4d
 80182d0:	f7f0 fcf1 	bl	8008cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80182d4:	204d      	movs	r0, #77	@ 0x4d
 80182d6:	f7f0 fd08 	bl	8008cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80182da:	bf00      	nop
 80182dc:	37c8      	adds	r7, #200	@ 0xc8
 80182de:	46bd      	mov	sp, r7
 80182e0:	bd80      	pop	{r7, pc}
 80182e2:	bf00      	nop
 80182e4:	40040000 	.word	0x40040000
 80182e8:	58024400 	.word	0x58024400

080182ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182ec:	b580      	push	{r7, lr}
 80182ee:	b082      	sub	sp, #8
 80182f0:	af00      	add	r7, sp, #0
 80182f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80182f4:	687b      	ldr	r3, [r7, #4]
 80182f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018300:	4619      	mov	r1, r3
 8018302:	4610      	mov	r0, r2
 8018304:	f7fe fb23 	bl	801694e <USBD_LL_SetupStage>
}
 8018308:	bf00      	nop
 801830a:	3708      	adds	r7, #8
 801830c:	46bd      	mov	sp, r7
 801830e:	bd80      	pop	{r7, pc}

08018310 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018310:	b580      	push	{r7, lr}
 8018312:	b082      	sub	sp, #8
 8018314:	af00      	add	r7, sp, #0
 8018316:	6078      	str	r0, [r7, #4]
 8018318:	460b      	mov	r3, r1
 801831a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018322:	78fa      	ldrb	r2, [r7, #3]
 8018324:	6879      	ldr	r1, [r7, #4]
 8018326:	4613      	mov	r3, r2
 8018328:	00db      	lsls	r3, r3, #3
 801832a:	4413      	add	r3, r2
 801832c:	009b      	lsls	r3, r3, #2
 801832e:	440b      	add	r3, r1
 8018330:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018334:	681a      	ldr	r2, [r3, #0]
 8018336:	78fb      	ldrb	r3, [r7, #3]
 8018338:	4619      	mov	r1, r3
 801833a:	f7fe fb5d 	bl	80169f8 <USBD_LL_DataOutStage>
}
 801833e:	bf00      	nop
 8018340:	3708      	adds	r7, #8
 8018342:	46bd      	mov	sp, r7
 8018344:	bd80      	pop	{r7, pc}

08018346 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018346:	b580      	push	{r7, lr}
 8018348:	b082      	sub	sp, #8
 801834a:	af00      	add	r7, sp, #0
 801834c:	6078      	str	r0, [r7, #4]
 801834e:	460b      	mov	r3, r1
 8018350:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018358:	78fa      	ldrb	r2, [r7, #3]
 801835a:	6879      	ldr	r1, [r7, #4]
 801835c:	4613      	mov	r3, r2
 801835e:	00db      	lsls	r3, r3, #3
 8018360:	4413      	add	r3, r2
 8018362:	009b      	lsls	r3, r3, #2
 8018364:	440b      	add	r3, r1
 8018366:	3320      	adds	r3, #32
 8018368:	681a      	ldr	r2, [r3, #0]
 801836a:	78fb      	ldrb	r3, [r7, #3]
 801836c:	4619      	mov	r1, r3
 801836e:	f7fe fbf6 	bl	8016b5e <USBD_LL_DataInStage>
}
 8018372:	bf00      	nop
 8018374:	3708      	adds	r7, #8
 8018376:	46bd      	mov	sp, r7
 8018378:	bd80      	pop	{r7, pc}

0801837a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801837a:	b580      	push	{r7, lr}
 801837c:	b082      	sub	sp, #8
 801837e:	af00      	add	r7, sp, #0
 8018380:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018388:	4618      	mov	r0, r3
 801838a:	f7fe fd30 	bl	8016dee <USBD_LL_SOF>
}
 801838e:	bf00      	nop
 8018390:	3708      	adds	r7, #8
 8018392:	46bd      	mov	sp, r7
 8018394:	bd80      	pop	{r7, pc}

08018396 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018396:	b580      	push	{r7, lr}
 8018398:	b084      	sub	sp, #16
 801839a:	af00      	add	r7, sp, #0
 801839c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801839e:	2301      	movs	r3, #1
 80183a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	79db      	ldrb	r3, [r3, #7]
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	d102      	bne.n	80183b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80183aa:	2300      	movs	r3, #0
 80183ac:	73fb      	strb	r3, [r7, #15]
 80183ae:	e008      	b.n	80183c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	79db      	ldrb	r3, [r3, #7]
 80183b4:	2b02      	cmp	r3, #2
 80183b6:	d102      	bne.n	80183be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80183b8:	2301      	movs	r3, #1
 80183ba:	73fb      	strb	r3, [r7, #15]
 80183bc:	e001      	b.n	80183c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80183be:	f7e9 fef9 	bl	80021b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183c8:	7bfa      	ldrb	r2, [r7, #15]
 80183ca:	4611      	mov	r1, r2
 80183cc:	4618      	mov	r0, r3
 80183ce:	f7fe fcca 	bl	8016d66 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80183d2:	687b      	ldr	r3, [r7, #4]
 80183d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183d8:	4618      	mov	r0, r3
 80183da:	f7fe fc72 	bl	8016cc2 <USBD_LL_Reset>
}
 80183de:	bf00      	nop
 80183e0:	3710      	adds	r7, #16
 80183e2:	46bd      	mov	sp, r7
 80183e4:	bd80      	pop	{r7, pc}
	...

080183e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183e8:	b580      	push	{r7, lr}
 80183ea:	b082      	sub	sp, #8
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183f6:	4618      	mov	r0, r3
 80183f8:	f7fe fcc5 	bl	8016d86 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	681b      	ldr	r3, [r3, #0]
 8018400:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8018404:	681b      	ldr	r3, [r3, #0]
 8018406:	687a      	ldr	r2, [r7, #4]
 8018408:	6812      	ldr	r2, [r2, #0]
 801840a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801840e:	f043 0301 	orr.w	r3, r3, #1
 8018412:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	7adb      	ldrb	r3, [r3, #11]
 8018418:	2b00      	cmp	r3, #0
 801841a:	d005      	beq.n	8018428 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801841c:	4b04      	ldr	r3, [pc, #16]	@ (8018430 <HAL_PCD_SuspendCallback+0x48>)
 801841e:	691b      	ldr	r3, [r3, #16]
 8018420:	4a03      	ldr	r2, [pc, #12]	@ (8018430 <HAL_PCD_SuspendCallback+0x48>)
 8018422:	f043 0306 	orr.w	r3, r3, #6
 8018426:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018428:	bf00      	nop
 801842a:	3708      	adds	r7, #8
 801842c:	46bd      	mov	sp, r7
 801842e:	bd80      	pop	{r7, pc}
 8018430:	e000ed00 	.word	0xe000ed00

08018434 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018434:	b580      	push	{r7, lr}
 8018436:	b082      	sub	sp, #8
 8018438:	af00      	add	r7, sp, #0
 801843a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801843c:	687b      	ldr	r3, [r7, #4]
 801843e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018442:	4618      	mov	r0, r3
 8018444:	f7fe fcbb 	bl	8016dbe <USBD_LL_Resume>
}
 8018448:	bf00      	nop
 801844a:	3708      	adds	r7, #8
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}

08018450 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b082      	sub	sp, #8
 8018454:	af00      	add	r7, sp, #0
 8018456:	6078      	str	r0, [r7, #4]
 8018458:	460b      	mov	r3, r1
 801845a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018462:	78fa      	ldrb	r2, [r7, #3]
 8018464:	4611      	mov	r1, r2
 8018466:	4618      	mov	r0, r3
 8018468:	f7fe fd13 	bl	8016e92 <USBD_LL_IsoOUTIncomplete>
}
 801846c:	bf00      	nop
 801846e:	3708      	adds	r7, #8
 8018470:	46bd      	mov	sp, r7
 8018472:	bd80      	pop	{r7, pc}

08018474 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018474:	b580      	push	{r7, lr}
 8018476:	b082      	sub	sp, #8
 8018478:	af00      	add	r7, sp, #0
 801847a:	6078      	str	r0, [r7, #4]
 801847c:	460b      	mov	r3, r1
 801847e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018480:	687b      	ldr	r3, [r7, #4]
 8018482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018486:	78fa      	ldrb	r2, [r7, #3]
 8018488:	4611      	mov	r1, r2
 801848a:	4618      	mov	r0, r3
 801848c:	f7fe fccf 	bl	8016e2e <USBD_LL_IsoINIncomplete>
}
 8018490:	bf00      	nop
 8018492:	3708      	adds	r7, #8
 8018494:	46bd      	mov	sp, r7
 8018496:	bd80      	pop	{r7, pc}

08018498 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018498:	b580      	push	{r7, lr}
 801849a:	b082      	sub	sp, #8
 801849c:	af00      	add	r7, sp, #0
 801849e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184a6:	4618      	mov	r0, r3
 80184a8:	f7fe fd25 	bl	8016ef6 <USBD_LL_DevConnected>
}
 80184ac:	bf00      	nop
 80184ae:	3708      	adds	r7, #8
 80184b0:	46bd      	mov	sp, r7
 80184b2:	bd80      	pop	{r7, pc}

080184b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b082      	sub	sp, #8
 80184b8:	af00      	add	r7, sp, #0
 80184ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184c2:	4618      	mov	r0, r3
 80184c4:	f7fe fd22 	bl	8016f0c <USBD_LL_DevDisconnected>
}
 80184c8:	bf00      	nop
 80184ca:	3708      	adds	r7, #8
 80184cc:	46bd      	mov	sp, r7
 80184ce:	bd80      	pop	{r7, pc}

080184d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80184d0:	b580      	push	{r7, lr}
 80184d2:	b082      	sub	sp, #8
 80184d4:	af00      	add	r7, sp, #0
 80184d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	781b      	ldrb	r3, [r3, #0]
 80184dc:	2b01      	cmp	r3, #1
 80184de:	d140      	bne.n	8018562 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80184e0:	4a22      	ldr	r2, [pc, #136]	@ (801856c <USBD_LL_Init+0x9c>)
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	4a20      	ldr	r2, [pc, #128]	@ (801856c <USBD_LL_Init+0x9c>)
 80184ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80184f0:	4b1e      	ldr	r3, [pc, #120]	@ (801856c <USBD_LL_Init+0x9c>)
 80184f2:	4a1f      	ldr	r2, [pc, #124]	@ (8018570 <USBD_LL_Init+0xa0>)
 80184f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80184f6:	4b1d      	ldr	r3, [pc, #116]	@ (801856c <USBD_LL_Init+0x9c>)
 80184f8:	2209      	movs	r2, #9
 80184fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 80184fc:	4b1b      	ldr	r3, [pc, #108]	@ (801856c <USBD_LL_Init+0x9c>)
 80184fe:	2202      	movs	r2, #2
 8018500:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8018502:	4b1a      	ldr	r3, [pc, #104]	@ (801856c <USBD_LL_Init+0x9c>)
 8018504:	2200      	movs	r2, #0
 8018506:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8018508:	4b18      	ldr	r3, [pc, #96]	@ (801856c <USBD_LL_Init+0x9c>)
 801850a:	2202      	movs	r2, #2
 801850c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801850e:	4b17      	ldr	r3, [pc, #92]	@ (801856c <USBD_LL_Init+0x9c>)
 8018510:	2200      	movs	r2, #0
 8018512:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8018514:	4b15      	ldr	r3, [pc, #84]	@ (801856c <USBD_LL_Init+0x9c>)
 8018516:	2200      	movs	r2, #0
 8018518:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801851a:	4b14      	ldr	r3, [pc, #80]	@ (801856c <USBD_LL_Init+0x9c>)
 801851c:	2200      	movs	r2, #0
 801851e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8018520:	4b12      	ldr	r3, [pc, #72]	@ (801856c <USBD_LL_Init+0x9c>)
 8018522:	2200      	movs	r2, #0
 8018524:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8018526:	4b11      	ldr	r3, [pc, #68]	@ (801856c <USBD_LL_Init+0x9c>)
 8018528:	2200      	movs	r2, #0
 801852a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801852c:	4b0f      	ldr	r3, [pc, #60]	@ (801856c <USBD_LL_Init+0x9c>)
 801852e:	2200      	movs	r2, #0
 8018530:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8018532:	480e      	ldr	r0, [pc, #56]	@ (801856c <USBD_LL_Init+0x9c>)
 8018534:	f7f3 fb1f 	bl	800bb76 <HAL_PCD_Init>
 8018538:	4603      	mov	r3, r0
 801853a:	2b00      	cmp	r3, #0
 801853c:	d001      	beq.n	8018542 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801853e:	f7e9 fe39 	bl	80021b4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8018542:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8018546:	4809      	ldr	r0, [pc, #36]	@ (801856c <USBD_LL_Init+0x9c>)
 8018548:	f7f4 fd73 	bl	800d032 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801854c:	2280      	movs	r2, #128	@ 0x80
 801854e:	2100      	movs	r1, #0
 8018550:	4806      	ldr	r0, [pc, #24]	@ (801856c <USBD_LL_Init+0x9c>)
 8018552:	f7f4 fd27 	bl	800cfa4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8018556:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 801855a:	2101      	movs	r1, #1
 801855c:	4803      	ldr	r0, [pc, #12]	@ (801856c <USBD_LL_Init+0x9c>)
 801855e:	f7f4 fd21 	bl	800cfa4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8018562:	2300      	movs	r3, #0
}
 8018564:	4618      	mov	r0, r3
 8018566:	3708      	adds	r7, #8
 8018568:	46bd      	mov	sp, r7
 801856a:	bd80      	pop	{r7, pc}
 801856c:	24014b68 	.word	0x24014b68
 8018570:	40040000 	.word	0x40040000

08018574 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018574:	b580      	push	{r7, lr}
 8018576:	b084      	sub	sp, #16
 8018578:	af00      	add	r7, sp, #0
 801857a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801857c:	2300      	movs	r3, #0
 801857e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018580:	2300      	movs	r3, #0
 8018582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018584:	687b      	ldr	r3, [r7, #4]
 8018586:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801858a:	4618      	mov	r0, r3
 801858c:	f7f3 fbff 	bl	800bd8e <HAL_PCD_Start>
 8018590:	4603      	mov	r3, r0
 8018592:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018594:	7bfb      	ldrb	r3, [r7, #15]
 8018596:	4618      	mov	r0, r3
 8018598:	f000 f942 	bl	8018820 <USBD_Get_USB_Status>
 801859c:	4603      	mov	r3, r0
 801859e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80185a2:	4618      	mov	r0, r3
 80185a4:	3710      	adds	r7, #16
 80185a6:	46bd      	mov	sp, r7
 80185a8:	bd80      	pop	{r7, pc}

080185aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80185aa:	b580      	push	{r7, lr}
 80185ac:	b084      	sub	sp, #16
 80185ae:	af00      	add	r7, sp, #0
 80185b0:	6078      	str	r0, [r7, #4]
 80185b2:	4608      	mov	r0, r1
 80185b4:	4611      	mov	r1, r2
 80185b6:	461a      	mov	r2, r3
 80185b8:	4603      	mov	r3, r0
 80185ba:	70fb      	strb	r3, [r7, #3]
 80185bc:	460b      	mov	r3, r1
 80185be:	70bb      	strb	r3, [r7, #2]
 80185c0:	4613      	mov	r3, r2
 80185c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185c4:	2300      	movs	r3, #0
 80185c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185c8:	2300      	movs	r3, #0
 80185ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80185cc:	687b      	ldr	r3, [r7, #4]
 80185ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80185d2:	78bb      	ldrb	r3, [r7, #2]
 80185d4:	883a      	ldrh	r2, [r7, #0]
 80185d6:	78f9      	ldrb	r1, [r7, #3]
 80185d8:	f7f4 f900 	bl	800c7dc <HAL_PCD_EP_Open>
 80185dc:	4603      	mov	r3, r0
 80185de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185e0:	7bfb      	ldrb	r3, [r7, #15]
 80185e2:	4618      	mov	r0, r3
 80185e4:	f000 f91c 	bl	8018820 <USBD_Get_USB_Status>
 80185e8:	4603      	mov	r3, r0
 80185ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80185ee:	4618      	mov	r0, r3
 80185f0:	3710      	adds	r7, #16
 80185f2:	46bd      	mov	sp, r7
 80185f4:	bd80      	pop	{r7, pc}

080185f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80185f6:	b580      	push	{r7, lr}
 80185f8:	b084      	sub	sp, #16
 80185fa:	af00      	add	r7, sp, #0
 80185fc:	6078      	str	r0, [r7, #4]
 80185fe:	460b      	mov	r3, r1
 8018600:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018602:	2300      	movs	r3, #0
 8018604:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018606:	2300      	movs	r3, #0
 8018608:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801860a:	687b      	ldr	r3, [r7, #4]
 801860c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018610:	78fa      	ldrb	r2, [r7, #3]
 8018612:	4611      	mov	r1, r2
 8018614:	4618      	mov	r0, r3
 8018616:	f7f4 f949 	bl	800c8ac <HAL_PCD_EP_Close>
 801861a:	4603      	mov	r3, r0
 801861c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801861e:	7bfb      	ldrb	r3, [r7, #15]
 8018620:	4618      	mov	r0, r3
 8018622:	f000 f8fd 	bl	8018820 <USBD_Get_USB_Status>
 8018626:	4603      	mov	r3, r0
 8018628:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801862a:	7bbb      	ldrb	r3, [r7, #14]
}
 801862c:	4618      	mov	r0, r3
 801862e:	3710      	adds	r7, #16
 8018630:	46bd      	mov	sp, r7
 8018632:	bd80      	pop	{r7, pc}

08018634 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018634:	b580      	push	{r7, lr}
 8018636:	b084      	sub	sp, #16
 8018638:	af00      	add	r7, sp, #0
 801863a:	6078      	str	r0, [r7, #4]
 801863c:	460b      	mov	r3, r1
 801863e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018640:	2300      	movs	r3, #0
 8018642:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018644:	2300      	movs	r3, #0
 8018646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801864e:	78fa      	ldrb	r2, [r7, #3]
 8018650:	4611      	mov	r1, r2
 8018652:	4618      	mov	r0, r3
 8018654:	f7f4 fa01 	bl	800ca5a <HAL_PCD_EP_SetStall>
 8018658:	4603      	mov	r3, r0
 801865a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801865c:	7bfb      	ldrb	r3, [r7, #15]
 801865e:	4618      	mov	r0, r3
 8018660:	f000 f8de 	bl	8018820 <USBD_Get_USB_Status>
 8018664:	4603      	mov	r3, r0
 8018666:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018668:	7bbb      	ldrb	r3, [r7, #14]
}
 801866a:	4618      	mov	r0, r3
 801866c:	3710      	adds	r7, #16
 801866e:	46bd      	mov	sp, r7
 8018670:	bd80      	pop	{r7, pc}

08018672 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018672:	b580      	push	{r7, lr}
 8018674:	b084      	sub	sp, #16
 8018676:	af00      	add	r7, sp, #0
 8018678:	6078      	str	r0, [r7, #4]
 801867a:	460b      	mov	r3, r1
 801867c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801867e:	2300      	movs	r3, #0
 8018680:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018682:	2300      	movs	r3, #0
 8018684:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801868c:	78fa      	ldrb	r2, [r7, #3]
 801868e:	4611      	mov	r1, r2
 8018690:	4618      	mov	r0, r3
 8018692:	f7f4 fa45 	bl	800cb20 <HAL_PCD_EP_ClrStall>
 8018696:	4603      	mov	r3, r0
 8018698:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801869a:	7bfb      	ldrb	r3, [r7, #15]
 801869c:	4618      	mov	r0, r3
 801869e:	f000 f8bf 	bl	8018820 <USBD_Get_USB_Status>
 80186a2:	4603      	mov	r3, r0
 80186a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80186a8:	4618      	mov	r0, r3
 80186aa:	3710      	adds	r7, #16
 80186ac:	46bd      	mov	sp, r7
 80186ae:	bd80      	pop	{r7, pc}

080186b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186b0:	b480      	push	{r7}
 80186b2:	b085      	sub	sp, #20
 80186b4:	af00      	add	r7, sp, #0
 80186b6:	6078      	str	r0, [r7, #4]
 80186b8:	460b      	mov	r3, r1
 80186ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80186c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	da0b      	bge.n	80186e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80186cc:	78fb      	ldrb	r3, [r7, #3]
 80186ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186d2:	68f9      	ldr	r1, [r7, #12]
 80186d4:	4613      	mov	r3, r2
 80186d6:	00db      	lsls	r3, r3, #3
 80186d8:	4413      	add	r3, r2
 80186da:	009b      	lsls	r3, r3, #2
 80186dc:	440b      	add	r3, r1
 80186de:	3316      	adds	r3, #22
 80186e0:	781b      	ldrb	r3, [r3, #0]
 80186e2:	e00b      	b.n	80186fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80186e4:	78fb      	ldrb	r3, [r7, #3]
 80186e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186ea:	68f9      	ldr	r1, [r7, #12]
 80186ec:	4613      	mov	r3, r2
 80186ee:	00db      	lsls	r3, r3, #3
 80186f0:	4413      	add	r3, r2
 80186f2:	009b      	lsls	r3, r3, #2
 80186f4:	440b      	add	r3, r1
 80186f6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80186fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 80186fc:	4618      	mov	r0, r3
 80186fe:	3714      	adds	r7, #20
 8018700:	46bd      	mov	sp, r7
 8018702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018706:	4770      	bx	lr

08018708 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018708:	b580      	push	{r7, lr}
 801870a:	b084      	sub	sp, #16
 801870c:	af00      	add	r7, sp, #0
 801870e:	6078      	str	r0, [r7, #4]
 8018710:	460b      	mov	r3, r1
 8018712:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018714:	2300      	movs	r3, #0
 8018716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018718:	2300      	movs	r3, #0
 801871a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018722:	78fa      	ldrb	r2, [r7, #3]
 8018724:	4611      	mov	r1, r2
 8018726:	4618      	mov	r0, r3
 8018728:	f7f4 f834 	bl	800c794 <HAL_PCD_SetAddress>
 801872c:	4603      	mov	r3, r0
 801872e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018730:	7bfb      	ldrb	r3, [r7, #15]
 8018732:	4618      	mov	r0, r3
 8018734:	f000 f874 	bl	8018820 <USBD_Get_USB_Status>
 8018738:	4603      	mov	r3, r0
 801873a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801873c:	7bbb      	ldrb	r3, [r7, #14]
}
 801873e:	4618      	mov	r0, r3
 8018740:	3710      	adds	r7, #16
 8018742:	46bd      	mov	sp, r7
 8018744:	bd80      	pop	{r7, pc}

08018746 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018746:	b580      	push	{r7, lr}
 8018748:	b086      	sub	sp, #24
 801874a:	af00      	add	r7, sp, #0
 801874c:	60f8      	str	r0, [r7, #12]
 801874e:	607a      	str	r2, [r7, #4]
 8018750:	603b      	str	r3, [r7, #0]
 8018752:	460b      	mov	r3, r1
 8018754:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018756:	2300      	movs	r3, #0
 8018758:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801875a:	2300      	movs	r3, #0
 801875c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801875e:	68fb      	ldr	r3, [r7, #12]
 8018760:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018764:	7af9      	ldrb	r1, [r7, #11]
 8018766:	683b      	ldr	r3, [r7, #0]
 8018768:	687a      	ldr	r2, [r7, #4]
 801876a:	f7f4 f93c 	bl	800c9e6 <HAL_PCD_EP_Transmit>
 801876e:	4603      	mov	r3, r0
 8018770:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018772:	7dfb      	ldrb	r3, [r7, #23]
 8018774:	4618      	mov	r0, r3
 8018776:	f000 f853 	bl	8018820 <USBD_Get_USB_Status>
 801877a:	4603      	mov	r3, r0
 801877c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801877e:	7dbb      	ldrb	r3, [r7, #22]
}
 8018780:	4618      	mov	r0, r3
 8018782:	3718      	adds	r7, #24
 8018784:	46bd      	mov	sp, r7
 8018786:	bd80      	pop	{r7, pc}

08018788 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018788:	b580      	push	{r7, lr}
 801878a:	b086      	sub	sp, #24
 801878c:	af00      	add	r7, sp, #0
 801878e:	60f8      	str	r0, [r7, #12]
 8018790:	607a      	str	r2, [r7, #4]
 8018792:	603b      	str	r3, [r7, #0]
 8018794:	460b      	mov	r3, r1
 8018796:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018798:	2300      	movs	r3, #0
 801879a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801879c:	2300      	movs	r3, #0
 801879e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80187a6:	7af9      	ldrb	r1, [r7, #11]
 80187a8:	683b      	ldr	r3, [r7, #0]
 80187aa:	687a      	ldr	r2, [r7, #4]
 80187ac:	f7f4 f8c8 	bl	800c940 <HAL_PCD_EP_Receive>
 80187b0:	4603      	mov	r3, r0
 80187b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80187b4:	7dfb      	ldrb	r3, [r7, #23]
 80187b6:	4618      	mov	r0, r3
 80187b8:	f000 f832 	bl	8018820 <USBD_Get_USB_Status>
 80187bc:	4603      	mov	r3, r0
 80187be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80187c0:	7dbb      	ldrb	r3, [r7, #22]
}
 80187c2:	4618      	mov	r0, r3
 80187c4:	3718      	adds	r7, #24
 80187c6:	46bd      	mov	sp, r7
 80187c8:	bd80      	pop	{r7, pc}

080187ca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80187ca:	b580      	push	{r7, lr}
 80187cc:	b082      	sub	sp, #8
 80187ce:	af00      	add	r7, sp, #0
 80187d0:	6078      	str	r0, [r7, #4]
 80187d2:	460b      	mov	r3, r1
 80187d4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187dc:	78fa      	ldrb	r2, [r7, #3]
 80187de:	4611      	mov	r1, r2
 80187e0:	4618      	mov	r0, r3
 80187e2:	f7f4 f8e8 	bl	800c9b6 <HAL_PCD_EP_GetRxCount>
 80187e6:	4603      	mov	r3, r0
}
 80187e8:	4618      	mov	r0, r3
 80187ea:	3708      	adds	r7, #8
 80187ec:	46bd      	mov	sp, r7
 80187ee:	bd80      	pop	{r7, pc}

080187f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80187f0:	b480      	push	{r7}
 80187f2:	b083      	sub	sp, #12
 80187f4:	af00      	add	r7, sp, #0
 80187f6:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80187f8:	4b03      	ldr	r3, [pc, #12]	@ (8018808 <USBD_static_malloc+0x18>)
}
 80187fa:	4618      	mov	r0, r3
 80187fc:	370c      	adds	r7, #12
 80187fe:	46bd      	mov	sp, r7
 8018800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018804:	4770      	bx	lr
 8018806:	bf00      	nop
 8018808:	2401504c 	.word	0x2401504c

0801880c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801880c:	b480      	push	{r7}
 801880e:	b083      	sub	sp, #12
 8018810:	af00      	add	r7, sp, #0
 8018812:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018814:	bf00      	nop
 8018816:	370c      	adds	r7, #12
 8018818:	46bd      	mov	sp, r7
 801881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801881e:	4770      	bx	lr

08018820 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018820:	b480      	push	{r7}
 8018822:	b085      	sub	sp, #20
 8018824:	af00      	add	r7, sp, #0
 8018826:	4603      	mov	r3, r0
 8018828:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801882a:	2300      	movs	r3, #0
 801882c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801882e:	79fb      	ldrb	r3, [r7, #7]
 8018830:	2b03      	cmp	r3, #3
 8018832:	d817      	bhi.n	8018864 <USBD_Get_USB_Status+0x44>
 8018834:	a201      	add	r2, pc, #4	@ (adr r2, 801883c <USBD_Get_USB_Status+0x1c>)
 8018836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801883a:	bf00      	nop
 801883c:	0801884d 	.word	0x0801884d
 8018840:	08018853 	.word	0x08018853
 8018844:	08018859 	.word	0x08018859
 8018848:	0801885f 	.word	0x0801885f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801884c:	2300      	movs	r3, #0
 801884e:	73fb      	strb	r3, [r7, #15]
    break;
 8018850:	e00b      	b.n	801886a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018852:	2303      	movs	r3, #3
 8018854:	73fb      	strb	r3, [r7, #15]
    break;
 8018856:	e008      	b.n	801886a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018858:	2301      	movs	r3, #1
 801885a:	73fb      	strb	r3, [r7, #15]
    break;
 801885c:	e005      	b.n	801886a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801885e:	2303      	movs	r3, #3
 8018860:	73fb      	strb	r3, [r7, #15]
    break;
 8018862:	e002      	b.n	801886a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018864:	2303      	movs	r3, #3
 8018866:	73fb      	strb	r3, [r7, #15]
    break;
 8018868:	bf00      	nop
  }
  return usb_status;
 801886a:	7bfb      	ldrb	r3, [r7, #15]
}
 801886c:	4618      	mov	r0, r3
 801886e:	3714      	adds	r7, #20
 8018870:	46bd      	mov	sp, r7
 8018872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018876:	4770      	bx	lr

08018878 <atof>:
 8018878:	2100      	movs	r1, #0
 801887a:	f000 bdb7 	b.w	80193ec <strtod>

0801887e <atoi>:
 801887e:	220a      	movs	r2, #10
 8018880:	2100      	movs	r1, #0
 8018882:	f000 be39 	b.w	80194f8 <strtol>

08018886 <sulp>:
 8018886:	b570      	push	{r4, r5, r6, lr}
 8018888:	4604      	mov	r4, r0
 801888a:	460d      	mov	r5, r1
 801888c:	4616      	mov	r6, r2
 801888e:	ec45 4b10 	vmov	d0, r4, r5
 8018892:	f003 f9eb 	bl	801bc6c <__ulp>
 8018896:	b17e      	cbz	r6, 80188b8 <sulp+0x32>
 8018898:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801889c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	dd09      	ble.n	80188b8 <sulp+0x32>
 80188a4:	051b      	lsls	r3, r3, #20
 80188a6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80188aa:	2000      	movs	r0, #0
 80188ac:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80188b0:	ec41 0b17 	vmov	d7, r0, r1
 80188b4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80188b8:	bd70      	pop	{r4, r5, r6, pc}
 80188ba:	0000      	movs	r0, r0
 80188bc:	0000      	movs	r0, r0
	...

080188c0 <_strtod_l>:
 80188c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188c4:	ed2d 8b0a 	vpush	{d8-d12}
 80188c8:	b097      	sub	sp, #92	@ 0x5c
 80188ca:	4688      	mov	r8, r1
 80188cc:	920e      	str	r2, [sp, #56]	@ 0x38
 80188ce:	2200      	movs	r2, #0
 80188d0:	9212      	str	r2, [sp, #72]	@ 0x48
 80188d2:	9005      	str	r0, [sp, #20]
 80188d4:	f04f 0a00 	mov.w	sl, #0
 80188d8:	f04f 0b00 	mov.w	fp, #0
 80188dc:	460a      	mov	r2, r1
 80188de:	9211      	str	r2, [sp, #68]	@ 0x44
 80188e0:	7811      	ldrb	r1, [r2, #0]
 80188e2:	292b      	cmp	r1, #43	@ 0x2b
 80188e4:	d04c      	beq.n	8018980 <_strtod_l+0xc0>
 80188e6:	d839      	bhi.n	801895c <_strtod_l+0x9c>
 80188e8:	290d      	cmp	r1, #13
 80188ea:	d833      	bhi.n	8018954 <_strtod_l+0x94>
 80188ec:	2908      	cmp	r1, #8
 80188ee:	d833      	bhi.n	8018958 <_strtod_l+0x98>
 80188f0:	2900      	cmp	r1, #0
 80188f2:	d03c      	beq.n	801896e <_strtod_l+0xae>
 80188f4:	2200      	movs	r2, #0
 80188f6:	9208      	str	r2, [sp, #32]
 80188f8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80188fa:	782a      	ldrb	r2, [r5, #0]
 80188fc:	2a30      	cmp	r2, #48	@ 0x30
 80188fe:	f040 80b5 	bne.w	8018a6c <_strtod_l+0x1ac>
 8018902:	786a      	ldrb	r2, [r5, #1]
 8018904:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8018908:	2a58      	cmp	r2, #88	@ 0x58
 801890a:	d170      	bne.n	80189ee <_strtod_l+0x12e>
 801890c:	9302      	str	r3, [sp, #8]
 801890e:	9b08      	ldr	r3, [sp, #32]
 8018910:	9301      	str	r3, [sp, #4]
 8018912:	ab12      	add	r3, sp, #72	@ 0x48
 8018914:	9300      	str	r3, [sp, #0]
 8018916:	4a8b      	ldr	r2, [pc, #556]	@ (8018b44 <_strtod_l+0x284>)
 8018918:	9805      	ldr	r0, [sp, #20]
 801891a:	ab13      	add	r3, sp, #76	@ 0x4c
 801891c:	a911      	add	r1, sp, #68	@ 0x44
 801891e:	f002 fa97 	bl	801ae50 <__gethex>
 8018922:	f010 060f 	ands.w	r6, r0, #15
 8018926:	4604      	mov	r4, r0
 8018928:	d005      	beq.n	8018936 <_strtod_l+0x76>
 801892a:	2e06      	cmp	r6, #6
 801892c:	d12a      	bne.n	8018984 <_strtod_l+0xc4>
 801892e:	3501      	adds	r5, #1
 8018930:	2300      	movs	r3, #0
 8018932:	9511      	str	r5, [sp, #68]	@ 0x44
 8018934:	9308      	str	r3, [sp, #32]
 8018936:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018938:	2b00      	cmp	r3, #0
 801893a:	f040 852f 	bne.w	801939c <_strtod_l+0xadc>
 801893e:	9b08      	ldr	r3, [sp, #32]
 8018940:	ec4b ab10 	vmov	d0, sl, fp
 8018944:	b1cb      	cbz	r3, 801897a <_strtod_l+0xba>
 8018946:	eeb1 0b40 	vneg.f64	d0, d0
 801894a:	b017      	add	sp, #92	@ 0x5c
 801894c:	ecbd 8b0a 	vpop	{d8-d12}
 8018950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018954:	2920      	cmp	r1, #32
 8018956:	d1cd      	bne.n	80188f4 <_strtod_l+0x34>
 8018958:	3201      	adds	r2, #1
 801895a:	e7c0      	b.n	80188de <_strtod_l+0x1e>
 801895c:	292d      	cmp	r1, #45	@ 0x2d
 801895e:	d1c9      	bne.n	80188f4 <_strtod_l+0x34>
 8018960:	2101      	movs	r1, #1
 8018962:	9108      	str	r1, [sp, #32]
 8018964:	1c51      	adds	r1, r2, #1
 8018966:	9111      	str	r1, [sp, #68]	@ 0x44
 8018968:	7852      	ldrb	r2, [r2, #1]
 801896a:	2a00      	cmp	r2, #0
 801896c:	d1c4      	bne.n	80188f8 <_strtod_l+0x38>
 801896e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018970:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018974:	2b00      	cmp	r3, #0
 8018976:	f040 850f 	bne.w	8019398 <_strtod_l+0xad8>
 801897a:	ec4b ab10 	vmov	d0, sl, fp
 801897e:	e7e4      	b.n	801894a <_strtod_l+0x8a>
 8018980:	2100      	movs	r1, #0
 8018982:	e7ee      	b.n	8018962 <_strtod_l+0xa2>
 8018984:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018986:	b13a      	cbz	r2, 8018998 <_strtod_l+0xd8>
 8018988:	2135      	movs	r1, #53	@ 0x35
 801898a:	a814      	add	r0, sp, #80	@ 0x50
 801898c:	f003 fa65 	bl	801be5a <__copybits>
 8018990:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018992:	9805      	ldr	r0, [sp, #20]
 8018994:	f002 fe36 	bl	801b604 <_Bfree>
 8018998:	1e73      	subs	r3, r6, #1
 801899a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801899c:	2b04      	cmp	r3, #4
 801899e:	d806      	bhi.n	80189ae <_strtod_l+0xee>
 80189a0:	e8df f003 	tbb	[pc, r3]
 80189a4:	201d0314 	.word	0x201d0314
 80189a8:	14          	.byte	0x14
 80189a9:	00          	.byte	0x00
 80189aa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80189ae:	05e3      	lsls	r3, r4, #23
 80189b0:	bf48      	it	mi
 80189b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80189b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80189ba:	0d1b      	lsrs	r3, r3, #20
 80189bc:	051b      	lsls	r3, r3, #20
 80189be:	2b00      	cmp	r3, #0
 80189c0:	d1b9      	bne.n	8018936 <_strtod_l+0x76>
 80189c2:	f001 fb6f 	bl	801a0a4 <__errno>
 80189c6:	2322      	movs	r3, #34	@ 0x22
 80189c8:	6003      	str	r3, [r0, #0]
 80189ca:	e7b4      	b.n	8018936 <_strtod_l+0x76>
 80189cc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80189d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80189d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80189d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80189dc:	e7e7      	b.n	80189ae <_strtod_l+0xee>
 80189de:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8018b4c <_strtod_l+0x28c>
 80189e2:	e7e4      	b.n	80189ae <_strtod_l+0xee>
 80189e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80189e8:	f04f 3aff 	mov.w	sl, #4294967295
 80189ec:	e7df      	b.n	80189ae <_strtod_l+0xee>
 80189ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80189f0:	1c5a      	adds	r2, r3, #1
 80189f2:	9211      	str	r2, [sp, #68]	@ 0x44
 80189f4:	785b      	ldrb	r3, [r3, #1]
 80189f6:	2b30      	cmp	r3, #48	@ 0x30
 80189f8:	d0f9      	beq.n	80189ee <_strtod_l+0x12e>
 80189fa:	2b00      	cmp	r3, #0
 80189fc:	d09b      	beq.n	8018936 <_strtod_l+0x76>
 80189fe:	2301      	movs	r3, #1
 8018a00:	2600      	movs	r6, #0
 8018a02:	9307      	str	r3, [sp, #28]
 8018a04:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a06:	930a      	str	r3, [sp, #40]	@ 0x28
 8018a08:	46b1      	mov	r9, r6
 8018a0a:	4635      	mov	r5, r6
 8018a0c:	220a      	movs	r2, #10
 8018a0e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8018a10:	7804      	ldrb	r4, [r0, #0]
 8018a12:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8018a16:	b2d9      	uxtb	r1, r3
 8018a18:	2909      	cmp	r1, #9
 8018a1a:	d929      	bls.n	8018a70 <_strtod_l+0x1b0>
 8018a1c:	494a      	ldr	r1, [pc, #296]	@ (8018b48 <_strtod_l+0x288>)
 8018a1e:	2201      	movs	r2, #1
 8018a20:	f001 fae4 	bl	8019fec <strncmp>
 8018a24:	b378      	cbz	r0, 8018a86 <_strtod_l+0x1c6>
 8018a26:	2000      	movs	r0, #0
 8018a28:	4622      	mov	r2, r4
 8018a2a:	462b      	mov	r3, r5
 8018a2c:	4607      	mov	r7, r0
 8018a2e:	9006      	str	r0, [sp, #24]
 8018a30:	2a65      	cmp	r2, #101	@ 0x65
 8018a32:	d001      	beq.n	8018a38 <_strtod_l+0x178>
 8018a34:	2a45      	cmp	r2, #69	@ 0x45
 8018a36:	d117      	bne.n	8018a68 <_strtod_l+0x1a8>
 8018a38:	b91b      	cbnz	r3, 8018a42 <_strtod_l+0x182>
 8018a3a:	9b07      	ldr	r3, [sp, #28]
 8018a3c:	4303      	orrs	r3, r0
 8018a3e:	d096      	beq.n	801896e <_strtod_l+0xae>
 8018a40:	2300      	movs	r3, #0
 8018a42:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8018a46:	f108 0201 	add.w	r2, r8, #1
 8018a4a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a4c:	f898 2001 	ldrb.w	r2, [r8, #1]
 8018a50:	2a2b      	cmp	r2, #43	@ 0x2b
 8018a52:	d06b      	beq.n	8018b2c <_strtod_l+0x26c>
 8018a54:	2a2d      	cmp	r2, #45	@ 0x2d
 8018a56:	d071      	beq.n	8018b3c <_strtod_l+0x27c>
 8018a58:	f04f 0e00 	mov.w	lr, #0
 8018a5c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018a60:	2c09      	cmp	r4, #9
 8018a62:	d979      	bls.n	8018b58 <_strtod_l+0x298>
 8018a64:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018a68:	2400      	movs	r4, #0
 8018a6a:	e094      	b.n	8018b96 <_strtod_l+0x2d6>
 8018a6c:	2300      	movs	r3, #0
 8018a6e:	e7c7      	b.n	8018a00 <_strtod_l+0x140>
 8018a70:	2d08      	cmp	r5, #8
 8018a72:	f100 0001 	add.w	r0, r0, #1
 8018a76:	bfd4      	ite	le
 8018a78:	fb02 3909 	mlale	r9, r2, r9, r3
 8018a7c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8018a80:	3501      	adds	r5, #1
 8018a82:	9011      	str	r0, [sp, #68]	@ 0x44
 8018a84:	e7c3      	b.n	8018a0e <_strtod_l+0x14e>
 8018a86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a88:	1c5a      	adds	r2, r3, #1
 8018a8a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a8c:	785a      	ldrb	r2, [r3, #1]
 8018a8e:	b375      	cbz	r5, 8018aee <_strtod_l+0x22e>
 8018a90:	4607      	mov	r7, r0
 8018a92:	462b      	mov	r3, r5
 8018a94:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018a98:	2909      	cmp	r1, #9
 8018a9a:	d913      	bls.n	8018ac4 <_strtod_l+0x204>
 8018a9c:	2101      	movs	r1, #1
 8018a9e:	9106      	str	r1, [sp, #24]
 8018aa0:	e7c6      	b.n	8018a30 <_strtod_l+0x170>
 8018aa2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018aa4:	1c5a      	adds	r2, r3, #1
 8018aa6:	9211      	str	r2, [sp, #68]	@ 0x44
 8018aa8:	785a      	ldrb	r2, [r3, #1]
 8018aaa:	3001      	adds	r0, #1
 8018aac:	2a30      	cmp	r2, #48	@ 0x30
 8018aae:	d0f8      	beq.n	8018aa2 <_strtod_l+0x1e2>
 8018ab0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018ab4:	2b08      	cmp	r3, #8
 8018ab6:	f200 8476 	bhi.w	80193a6 <_strtod_l+0xae6>
 8018aba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8018abe:	4607      	mov	r7, r0
 8018ac0:	2000      	movs	r0, #0
 8018ac2:	4603      	mov	r3, r0
 8018ac4:	3a30      	subs	r2, #48	@ 0x30
 8018ac6:	f100 0101 	add.w	r1, r0, #1
 8018aca:	d023      	beq.n	8018b14 <_strtod_l+0x254>
 8018acc:	440f      	add	r7, r1
 8018ace:	eb00 0c03 	add.w	ip, r0, r3
 8018ad2:	4619      	mov	r1, r3
 8018ad4:	240a      	movs	r4, #10
 8018ad6:	4561      	cmp	r1, ip
 8018ad8:	d10b      	bne.n	8018af2 <_strtod_l+0x232>
 8018ada:	1c5c      	adds	r4, r3, #1
 8018adc:	4403      	add	r3, r0
 8018ade:	2b08      	cmp	r3, #8
 8018ae0:	4404      	add	r4, r0
 8018ae2:	dc11      	bgt.n	8018b08 <_strtod_l+0x248>
 8018ae4:	230a      	movs	r3, #10
 8018ae6:	fb03 2909 	mla	r9, r3, r9, r2
 8018aea:	2100      	movs	r1, #0
 8018aec:	e013      	b.n	8018b16 <_strtod_l+0x256>
 8018aee:	4628      	mov	r0, r5
 8018af0:	e7dc      	b.n	8018aac <_strtod_l+0x1ec>
 8018af2:	2908      	cmp	r1, #8
 8018af4:	f101 0101 	add.w	r1, r1, #1
 8018af8:	dc02      	bgt.n	8018b00 <_strtod_l+0x240>
 8018afa:	fb04 f909 	mul.w	r9, r4, r9
 8018afe:	e7ea      	b.n	8018ad6 <_strtod_l+0x216>
 8018b00:	2910      	cmp	r1, #16
 8018b02:	bfd8      	it	le
 8018b04:	4366      	mulle	r6, r4
 8018b06:	e7e6      	b.n	8018ad6 <_strtod_l+0x216>
 8018b08:	2b0f      	cmp	r3, #15
 8018b0a:	dcee      	bgt.n	8018aea <_strtod_l+0x22a>
 8018b0c:	230a      	movs	r3, #10
 8018b0e:	fb03 2606 	mla	r6, r3, r6, r2
 8018b12:	e7ea      	b.n	8018aea <_strtod_l+0x22a>
 8018b14:	461c      	mov	r4, r3
 8018b16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b18:	1c5a      	adds	r2, r3, #1
 8018b1a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b1c:	785a      	ldrb	r2, [r3, #1]
 8018b1e:	4608      	mov	r0, r1
 8018b20:	4623      	mov	r3, r4
 8018b22:	e7b7      	b.n	8018a94 <_strtod_l+0x1d4>
 8018b24:	2301      	movs	r3, #1
 8018b26:	2700      	movs	r7, #0
 8018b28:	9306      	str	r3, [sp, #24]
 8018b2a:	e786      	b.n	8018a3a <_strtod_l+0x17a>
 8018b2c:	f04f 0e00 	mov.w	lr, #0
 8018b30:	f108 0202 	add.w	r2, r8, #2
 8018b34:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b36:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018b3a:	e78f      	b.n	8018a5c <_strtod_l+0x19c>
 8018b3c:	f04f 0e01 	mov.w	lr, #1
 8018b40:	e7f6      	b.n	8018b30 <_strtod_l+0x270>
 8018b42:	bf00      	nop
 8018b44:	0801df78 	.word	0x0801df78
 8018b48:	0801df60 	.word	0x0801df60
 8018b4c:	7ff00000 	.word	0x7ff00000
 8018b50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b52:	1c54      	adds	r4, r2, #1
 8018b54:	9411      	str	r4, [sp, #68]	@ 0x44
 8018b56:	7852      	ldrb	r2, [r2, #1]
 8018b58:	2a30      	cmp	r2, #48	@ 0x30
 8018b5a:	d0f9      	beq.n	8018b50 <_strtod_l+0x290>
 8018b5c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8018b60:	2c08      	cmp	r4, #8
 8018b62:	d881      	bhi.n	8018a68 <_strtod_l+0x1a8>
 8018b64:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8018b68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018b6c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b6e:	1c51      	adds	r1, r2, #1
 8018b70:	9111      	str	r1, [sp, #68]	@ 0x44
 8018b72:	7852      	ldrb	r2, [r2, #1]
 8018b74:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018b78:	2c09      	cmp	r4, #9
 8018b7a:	d938      	bls.n	8018bee <_strtod_l+0x32e>
 8018b7c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018b7e:	1b0c      	subs	r4, r1, r4
 8018b80:	2c08      	cmp	r4, #8
 8018b82:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8018b86:	dc02      	bgt.n	8018b8e <_strtod_l+0x2ce>
 8018b88:	4564      	cmp	r4, ip
 8018b8a:	bfa8      	it	ge
 8018b8c:	4664      	movge	r4, ip
 8018b8e:	f1be 0f00 	cmp.w	lr, #0
 8018b92:	d000      	beq.n	8018b96 <_strtod_l+0x2d6>
 8018b94:	4264      	negs	r4, r4
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d14e      	bne.n	8018c38 <_strtod_l+0x378>
 8018b9a:	9b07      	ldr	r3, [sp, #28]
 8018b9c:	4318      	orrs	r0, r3
 8018b9e:	f47f aeca 	bne.w	8018936 <_strtod_l+0x76>
 8018ba2:	9b06      	ldr	r3, [sp, #24]
 8018ba4:	2b00      	cmp	r3, #0
 8018ba6:	f47f aee2 	bne.w	801896e <_strtod_l+0xae>
 8018baa:	2a69      	cmp	r2, #105	@ 0x69
 8018bac:	d027      	beq.n	8018bfe <_strtod_l+0x33e>
 8018bae:	dc24      	bgt.n	8018bfa <_strtod_l+0x33a>
 8018bb0:	2a49      	cmp	r2, #73	@ 0x49
 8018bb2:	d024      	beq.n	8018bfe <_strtod_l+0x33e>
 8018bb4:	2a4e      	cmp	r2, #78	@ 0x4e
 8018bb6:	f47f aeda 	bne.w	801896e <_strtod_l+0xae>
 8018bba:	4997      	ldr	r1, [pc, #604]	@ (8018e18 <_strtod_l+0x558>)
 8018bbc:	a811      	add	r0, sp, #68	@ 0x44
 8018bbe:	f002 fb69 	bl	801b294 <__match>
 8018bc2:	2800      	cmp	r0, #0
 8018bc4:	f43f aed3 	beq.w	801896e <_strtod_l+0xae>
 8018bc8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018bca:	781b      	ldrb	r3, [r3, #0]
 8018bcc:	2b28      	cmp	r3, #40	@ 0x28
 8018bce:	d12d      	bne.n	8018c2c <_strtod_l+0x36c>
 8018bd0:	4992      	ldr	r1, [pc, #584]	@ (8018e1c <_strtod_l+0x55c>)
 8018bd2:	aa14      	add	r2, sp, #80	@ 0x50
 8018bd4:	a811      	add	r0, sp, #68	@ 0x44
 8018bd6:	f002 fb71 	bl	801b2bc <__hexnan>
 8018bda:	2805      	cmp	r0, #5
 8018bdc:	d126      	bne.n	8018c2c <_strtod_l+0x36c>
 8018bde:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018be0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8018be4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018be8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018bec:	e6a3      	b.n	8018936 <_strtod_l+0x76>
 8018bee:	240a      	movs	r4, #10
 8018bf0:	fb04 2c0c 	mla	ip, r4, ip, r2
 8018bf4:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8018bf8:	e7b8      	b.n	8018b6c <_strtod_l+0x2ac>
 8018bfa:	2a6e      	cmp	r2, #110	@ 0x6e
 8018bfc:	e7db      	b.n	8018bb6 <_strtod_l+0x2f6>
 8018bfe:	4988      	ldr	r1, [pc, #544]	@ (8018e20 <_strtod_l+0x560>)
 8018c00:	a811      	add	r0, sp, #68	@ 0x44
 8018c02:	f002 fb47 	bl	801b294 <__match>
 8018c06:	2800      	cmp	r0, #0
 8018c08:	f43f aeb1 	beq.w	801896e <_strtod_l+0xae>
 8018c0c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c0e:	4985      	ldr	r1, [pc, #532]	@ (8018e24 <_strtod_l+0x564>)
 8018c10:	3b01      	subs	r3, #1
 8018c12:	a811      	add	r0, sp, #68	@ 0x44
 8018c14:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c16:	f002 fb3d 	bl	801b294 <__match>
 8018c1a:	b910      	cbnz	r0, 8018c22 <_strtod_l+0x362>
 8018c1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018c1e:	3301      	adds	r3, #1
 8018c20:	9311      	str	r3, [sp, #68]	@ 0x44
 8018c22:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8018e38 <_strtod_l+0x578>
 8018c26:	f04f 0a00 	mov.w	sl, #0
 8018c2a:	e684      	b.n	8018936 <_strtod_l+0x76>
 8018c2c:	487e      	ldr	r0, [pc, #504]	@ (8018e28 <_strtod_l+0x568>)
 8018c2e:	f001 fa77 	bl	801a120 <nan>
 8018c32:	ec5b ab10 	vmov	sl, fp, d0
 8018c36:	e67e      	b.n	8018936 <_strtod_l+0x76>
 8018c38:	ee07 9a90 	vmov	s15, r9
 8018c3c:	1be2      	subs	r2, r4, r7
 8018c3e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8018c42:	2d00      	cmp	r5, #0
 8018c44:	bf08      	it	eq
 8018c46:	461d      	moveq	r5, r3
 8018c48:	2b10      	cmp	r3, #16
 8018c4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c4c:	461a      	mov	r2, r3
 8018c4e:	bfa8      	it	ge
 8018c50:	2210      	movge	r2, #16
 8018c52:	2b09      	cmp	r3, #9
 8018c54:	ec5b ab17 	vmov	sl, fp, d7
 8018c58:	dc15      	bgt.n	8018c86 <_strtod_l+0x3c6>
 8018c5a:	1be1      	subs	r1, r4, r7
 8018c5c:	2900      	cmp	r1, #0
 8018c5e:	f43f ae6a 	beq.w	8018936 <_strtod_l+0x76>
 8018c62:	eba4 0107 	sub.w	r1, r4, r7
 8018c66:	dd72      	ble.n	8018d4e <_strtod_l+0x48e>
 8018c68:	2916      	cmp	r1, #22
 8018c6a:	dc59      	bgt.n	8018d20 <_strtod_l+0x460>
 8018c6c:	4b6f      	ldr	r3, [pc, #444]	@ (8018e2c <_strtod_l+0x56c>)
 8018c6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018c74:	ed93 7b00 	vldr	d7, [r3]
 8018c78:	ec4b ab16 	vmov	d6, sl, fp
 8018c7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018c80:	ec5b ab17 	vmov	sl, fp, d7
 8018c84:	e657      	b.n	8018936 <_strtod_l+0x76>
 8018c86:	4969      	ldr	r1, [pc, #420]	@ (8018e2c <_strtod_l+0x56c>)
 8018c88:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8018c8c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8018c90:	ee06 6a90 	vmov	s13, r6
 8018c94:	2b0f      	cmp	r3, #15
 8018c96:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8018c9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8018c9e:	ec5b ab16 	vmov	sl, fp, d6
 8018ca2:	ddda      	ble.n	8018c5a <_strtod_l+0x39a>
 8018ca4:	1a9a      	subs	r2, r3, r2
 8018ca6:	1be1      	subs	r1, r4, r7
 8018ca8:	440a      	add	r2, r1
 8018caa:	2a00      	cmp	r2, #0
 8018cac:	f340 8094 	ble.w	8018dd8 <_strtod_l+0x518>
 8018cb0:	f012 000f 	ands.w	r0, r2, #15
 8018cb4:	d00a      	beq.n	8018ccc <_strtod_l+0x40c>
 8018cb6:	495d      	ldr	r1, [pc, #372]	@ (8018e2c <_strtod_l+0x56c>)
 8018cb8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018cbc:	ed91 7b00 	vldr	d7, [r1]
 8018cc0:	ec4b ab16 	vmov	d6, sl, fp
 8018cc4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018cc8:	ec5b ab17 	vmov	sl, fp, d7
 8018ccc:	f032 020f 	bics.w	r2, r2, #15
 8018cd0:	d073      	beq.n	8018dba <_strtod_l+0x4fa>
 8018cd2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8018cd6:	dd47      	ble.n	8018d68 <_strtod_l+0x4a8>
 8018cd8:	2400      	movs	r4, #0
 8018cda:	4625      	mov	r5, r4
 8018cdc:	9407      	str	r4, [sp, #28]
 8018cde:	4626      	mov	r6, r4
 8018ce0:	9a05      	ldr	r2, [sp, #20]
 8018ce2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8018e38 <_strtod_l+0x578>
 8018ce6:	2322      	movs	r3, #34	@ 0x22
 8018ce8:	6013      	str	r3, [r2, #0]
 8018cea:	f04f 0a00 	mov.w	sl, #0
 8018cee:	9b07      	ldr	r3, [sp, #28]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	f43f ae20 	beq.w	8018936 <_strtod_l+0x76>
 8018cf6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018cf8:	9805      	ldr	r0, [sp, #20]
 8018cfa:	f002 fc83 	bl	801b604 <_Bfree>
 8018cfe:	9805      	ldr	r0, [sp, #20]
 8018d00:	4631      	mov	r1, r6
 8018d02:	f002 fc7f 	bl	801b604 <_Bfree>
 8018d06:	9805      	ldr	r0, [sp, #20]
 8018d08:	4629      	mov	r1, r5
 8018d0a:	f002 fc7b 	bl	801b604 <_Bfree>
 8018d0e:	9907      	ldr	r1, [sp, #28]
 8018d10:	9805      	ldr	r0, [sp, #20]
 8018d12:	f002 fc77 	bl	801b604 <_Bfree>
 8018d16:	9805      	ldr	r0, [sp, #20]
 8018d18:	4621      	mov	r1, r4
 8018d1a:	f002 fc73 	bl	801b604 <_Bfree>
 8018d1e:	e60a      	b.n	8018936 <_strtod_l+0x76>
 8018d20:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8018d24:	1be0      	subs	r0, r4, r7
 8018d26:	4281      	cmp	r1, r0
 8018d28:	dbbc      	blt.n	8018ca4 <_strtod_l+0x3e4>
 8018d2a:	4a40      	ldr	r2, [pc, #256]	@ (8018e2c <_strtod_l+0x56c>)
 8018d2c:	f1c3 030f 	rsb	r3, r3, #15
 8018d30:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018d34:	ed91 7b00 	vldr	d7, [r1]
 8018d38:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018d3a:	ec4b ab16 	vmov	d6, sl, fp
 8018d3e:	1acb      	subs	r3, r1, r3
 8018d40:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8018d44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d48:	ed92 6b00 	vldr	d6, [r2]
 8018d4c:	e796      	b.n	8018c7c <_strtod_l+0x3bc>
 8018d4e:	3116      	adds	r1, #22
 8018d50:	dba8      	blt.n	8018ca4 <_strtod_l+0x3e4>
 8018d52:	4b36      	ldr	r3, [pc, #216]	@ (8018e2c <_strtod_l+0x56c>)
 8018d54:	1b3c      	subs	r4, r7, r4
 8018d56:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8018d5a:	ed94 7b00 	vldr	d7, [r4]
 8018d5e:	ec4b ab16 	vmov	d6, sl, fp
 8018d62:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018d66:	e78b      	b.n	8018c80 <_strtod_l+0x3c0>
 8018d68:	2000      	movs	r0, #0
 8018d6a:	ec4b ab17 	vmov	d7, sl, fp
 8018d6e:	4e30      	ldr	r6, [pc, #192]	@ (8018e30 <_strtod_l+0x570>)
 8018d70:	1112      	asrs	r2, r2, #4
 8018d72:	4601      	mov	r1, r0
 8018d74:	2a01      	cmp	r2, #1
 8018d76:	dc23      	bgt.n	8018dc0 <_strtod_l+0x500>
 8018d78:	b108      	cbz	r0, 8018d7e <_strtod_l+0x4be>
 8018d7a:	ec5b ab17 	vmov	sl, fp, d7
 8018d7e:	4a2c      	ldr	r2, [pc, #176]	@ (8018e30 <_strtod_l+0x570>)
 8018d80:	482c      	ldr	r0, [pc, #176]	@ (8018e34 <_strtod_l+0x574>)
 8018d82:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8018d86:	ed92 7b00 	vldr	d7, [r2]
 8018d8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018d8e:	ec4b ab16 	vmov	d6, sl, fp
 8018d92:	4a29      	ldr	r2, [pc, #164]	@ (8018e38 <_strtod_l+0x578>)
 8018d94:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d98:	ee17 1a90 	vmov	r1, s15
 8018d9c:	400a      	ands	r2, r1
 8018d9e:	4282      	cmp	r2, r0
 8018da0:	ec5b ab17 	vmov	sl, fp, d7
 8018da4:	d898      	bhi.n	8018cd8 <_strtod_l+0x418>
 8018da6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8018daa:	4282      	cmp	r2, r0
 8018dac:	bf86      	itte	hi
 8018dae:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8018e3c <_strtod_l+0x57c>
 8018db2:	f04f 3aff 	movhi.w	sl, #4294967295
 8018db6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8018dba:	2200      	movs	r2, #0
 8018dbc:	9206      	str	r2, [sp, #24]
 8018dbe:	e076      	b.n	8018eae <_strtod_l+0x5ee>
 8018dc0:	f012 0f01 	tst.w	r2, #1
 8018dc4:	d004      	beq.n	8018dd0 <_strtod_l+0x510>
 8018dc6:	ed96 6b00 	vldr	d6, [r6]
 8018dca:	2001      	movs	r0, #1
 8018dcc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018dd0:	3101      	adds	r1, #1
 8018dd2:	1052      	asrs	r2, r2, #1
 8018dd4:	3608      	adds	r6, #8
 8018dd6:	e7cd      	b.n	8018d74 <_strtod_l+0x4b4>
 8018dd8:	d0ef      	beq.n	8018dba <_strtod_l+0x4fa>
 8018dda:	4252      	negs	r2, r2
 8018ddc:	f012 000f 	ands.w	r0, r2, #15
 8018de0:	d00a      	beq.n	8018df8 <_strtod_l+0x538>
 8018de2:	4912      	ldr	r1, [pc, #72]	@ (8018e2c <_strtod_l+0x56c>)
 8018de4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018de8:	ed91 7b00 	vldr	d7, [r1]
 8018dec:	ec4b ab16 	vmov	d6, sl, fp
 8018df0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018df4:	ec5b ab17 	vmov	sl, fp, d7
 8018df8:	1112      	asrs	r2, r2, #4
 8018dfa:	d0de      	beq.n	8018dba <_strtod_l+0x4fa>
 8018dfc:	2a1f      	cmp	r2, #31
 8018dfe:	dd1f      	ble.n	8018e40 <_strtod_l+0x580>
 8018e00:	2400      	movs	r4, #0
 8018e02:	4625      	mov	r5, r4
 8018e04:	9407      	str	r4, [sp, #28]
 8018e06:	4626      	mov	r6, r4
 8018e08:	9a05      	ldr	r2, [sp, #20]
 8018e0a:	2322      	movs	r3, #34	@ 0x22
 8018e0c:	f04f 0a00 	mov.w	sl, #0
 8018e10:	f04f 0b00 	mov.w	fp, #0
 8018e14:	6013      	str	r3, [r2, #0]
 8018e16:	e76a      	b.n	8018cee <_strtod_l+0x42e>
 8018e18:	0801e0c6 	.word	0x0801e0c6
 8018e1c:	0801df64 	.word	0x0801df64
 8018e20:	0801e0be 	.word	0x0801e0be
 8018e24:	0801e0f8 	.word	0x0801e0f8
 8018e28:	0801e384 	.word	0x0801e384
 8018e2c:	0801e270 	.word	0x0801e270
 8018e30:	0801e248 	.word	0x0801e248
 8018e34:	7ca00000 	.word	0x7ca00000
 8018e38:	7ff00000 	.word	0x7ff00000
 8018e3c:	7fefffff 	.word	0x7fefffff
 8018e40:	f012 0110 	ands.w	r1, r2, #16
 8018e44:	bf18      	it	ne
 8018e46:	216a      	movne	r1, #106	@ 0x6a
 8018e48:	9106      	str	r1, [sp, #24]
 8018e4a:	ec4b ab17 	vmov	d7, sl, fp
 8018e4e:	49b0      	ldr	r1, [pc, #704]	@ (8019110 <_strtod_l+0x850>)
 8018e50:	2000      	movs	r0, #0
 8018e52:	07d6      	lsls	r6, r2, #31
 8018e54:	d504      	bpl.n	8018e60 <_strtod_l+0x5a0>
 8018e56:	ed91 6b00 	vldr	d6, [r1]
 8018e5a:	2001      	movs	r0, #1
 8018e5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e60:	1052      	asrs	r2, r2, #1
 8018e62:	f101 0108 	add.w	r1, r1, #8
 8018e66:	d1f4      	bne.n	8018e52 <_strtod_l+0x592>
 8018e68:	b108      	cbz	r0, 8018e6e <_strtod_l+0x5ae>
 8018e6a:	ec5b ab17 	vmov	sl, fp, d7
 8018e6e:	9a06      	ldr	r2, [sp, #24]
 8018e70:	b1b2      	cbz	r2, 8018ea0 <_strtod_l+0x5e0>
 8018e72:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8018e76:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8018e7a:	2a00      	cmp	r2, #0
 8018e7c:	4658      	mov	r0, fp
 8018e7e:	dd0f      	ble.n	8018ea0 <_strtod_l+0x5e0>
 8018e80:	2a1f      	cmp	r2, #31
 8018e82:	dd55      	ble.n	8018f30 <_strtod_l+0x670>
 8018e84:	2a34      	cmp	r2, #52	@ 0x34
 8018e86:	bfde      	ittt	le
 8018e88:	f04f 32ff 	movle.w	r2, #4294967295
 8018e8c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8018e90:	408a      	lslle	r2, r1
 8018e92:	f04f 0a00 	mov.w	sl, #0
 8018e96:	bfcc      	ite	gt
 8018e98:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018e9c:	ea02 0b00 	andle.w	fp, r2, r0
 8018ea0:	ec4b ab17 	vmov	d7, sl, fp
 8018ea4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018eac:	d0a8      	beq.n	8018e00 <_strtod_l+0x540>
 8018eae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018eb0:	9805      	ldr	r0, [sp, #20]
 8018eb2:	f8cd 9000 	str.w	r9, [sp]
 8018eb6:	462a      	mov	r2, r5
 8018eb8:	f002 fc0c 	bl	801b6d4 <__s2b>
 8018ebc:	9007      	str	r0, [sp, #28]
 8018ebe:	2800      	cmp	r0, #0
 8018ec0:	f43f af0a 	beq.w	8018cd8 <_strtod_l+0x418>
 8018ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ec6:	1b3f      	subs	r7, r7, r4
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	bfb4      	ite	lt
 8018ecc:	463b      	movlt	r3, r7
 8018ece:	2300      	movge	r3, #0
 8018ed0:	930a      	str	r3, [sp, #40]	@ 0x28
 8018ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ed4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8019100 <_strtod_l+0x840>
 8018ed8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018edc:	2400      	movs	r4, #0
 8018ede:	930d      	str	r3, [sp, #52]	@ 0x34
 8018ee0:	4625      	mov	r5, r4
 8018ee2:	9b07      	ldr	r3, [sp, #28]
 8018ee4:	9805      	ldr	r0, [sp, #20]
 8018ee6:	6859      	ldr	r1, [r3, #4]
 8018ee8:	f002 fb4c 	bl	801b584 <_Balloc>
 8018eec:	4606      	mov	r6, r0
 8018eee:	2800      	cmp	r0, #0
 8018ef0:	f43f aef6 	beq.w	8018ce0 <_strtod_l+0x420>
 8018ef4:	9b07      	ldr	r3, [sp, #28]
 8018ef6:	691a      	ldr	r2, [r3, #16]
 8018ef8:	ec4b ab19 	vmov	d9, sl, fp
 8018efc:	3202      	adds	r2, #2
 8018efe:	f103 010c 	add.w	r1, r3, #12
 8018f02:	0092      	lsls	r2, r2, #2
 8018f04:	300c      	adds	r0, #12
 8018f06:	f001 f8fa 	bl	801a0fe <memcpy>
 8018f0a:	eeb0 0b49 	vmov.f64	d0, d9
 8018f0e:	9805      	ldr	r0, [sp, #20]
 8018f10:	aa14      	add	r2, sp, #80	@ 0x50
 8018f12:	a913      	add	r1, sp, #76	@ 0x4c
 8018f14:	f002 ff1a 	bl	801bd4c <__d2b>
 8018f18:	9012      	str	r0, [sp, #72]	@ 0x48
 8018f1a:	2800      	cmp	r0, #0
 8018f1c:	f43f aee0 	beq.w	8018ce0 <_strtod_l+0x420>
 8018f20:	9805      	ldr	r0, [sp, #20]
 8018f22:	2101      	movs	r1, #1
 8018f24:	f002 fc6c 	bl	801b800 <__i2b>
 8018f28:	4605      	mov	r5, r0
 8018f2a:	b940      	cbnz	r0, 8018f3e <_strtod_l+0x67e>
 8018f2c:	2500      	movs	r5, #0
 8018f2e:	e6d7      	b.n	8018ce0 <_strtod_l+0x420>
 8018f30:	f04f 31ff 	mov.w	r1, #4294967295
 8018f34:	fa01 f202 	lsl.w	r2, r1, r2
 8018f38:	ea02 0a0a 	and.w	sl, r2, sl
 8018f3c:	e7b0      	b.n	8018ea0 <_strtod_l+0x5e0>
 8018f3e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8018f40:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018f42:	2f00      	cmp	r7, #0
 8018f44:	bfab      	itete	ge
 8018f46:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8018f48:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8018f4a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8018f4e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8018f52:	bfac      	ite	ge
 8018f54:	eb07 0903 	addge.w	r9, r7, r3
 8018f58:	eba3 0807 	sublt.w	r8, r3, r7
 8018f5c:	9b06      	ldr	r3, [sp, #24]
 8018f5e:	1aff      	subs	r7, r7, r3
 8018f60:	4417      	add	r7, r2
 8018f62:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8018f66:	4a6b      	ldr	r2, [pc, #428]	@ (8019114 <_strtod_l+0x854>)
 8018f68:	3f01      	subs	r7, #1
 8018f6a:	4297      	cmp	r7, r2
 8018f6c:	da51      	bge.n	8019012 <_strtod_l+0x752>
 8018f6e:	1bd1      	subs	r1, r2, r7
 8018f70:	291f      	cmp	r1, #31
 8018f72:	eba3 0301 	sub.w	r3, r3, r1
 8018f76:	f04f 0201 	mov.w	r2, #1
 8018f7a:	dc3e      	bgt.n	8018ffa <_strtod_l+0x73a>
 8018f7c:	408a      	lsls	r2, r1
 8018f7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018f80:	2200      	movs	r2, #0
 8018f82:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018f84:	eb09 0703 	add.w	r7, r9, r3
 8018f88:	4498      	add	r8, r3
 8018f8a:	9b06      	ldr	r3, [sp, #24]
 8018f8c:	45b9      	cmp	r9, r7
 8018f8e:	4498      	add	r8, r3
 8018f90:	464b      	mov	r3, r9
 8018f92:	bfa8      	it	ge
 8018f94:	463b      	movge	r3, r7
 8018f96:	4543      	cmp	r3, r8
 8018f98:	bfa8      	it	ge
 8018f9a:	4643      	movge	r3, r8
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	bfc2      	ittt	gt
 8018fa0:	1aff      	subgt	r7, r7, r3
 8018fa2:	eba8 0803 	subgt.w	r8, r8, r3
 8018fa6:	eba9 0903 	subgt.w	r9, r9, r3
 8018faa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	dd16      	ble.n	8018fde <_strtod_l+0x71e>
 8018fb0:	4629      	mov	r1, r5
 8018fb2:	9805      	ldr	r0, [sp, #20]
 8018fb4:	461a      	mov	r2, r3
 8018fb6:	f002 fce3 	bl	801b980 <__pow5mult>
 8018fba:	4605      	mov	r5, r0
 8018fbc:	2800      	cmp	r0, #0
 8018fbe:	d0b5      	beq.n	8018f2c <_strtod_l+0x66c>
 8018fc0:	4601      	mov	r1, r0
 8018fc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018fc4:	9805      	ldr	r0, [sp, #20]
 8018fc6:	f002 fc31 	bl	801b82c <__multiply>
 8018fca:	900f      	str	r0, [sp, #60]	@ 0x3c
 8018fcc:	2800      	cmp	r0, #0
 8018fce:	f43f ae87 	beq.w	8018ce0 <_strtod_l+0x420>
 8018fd2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018fd4:	9805      	ldr	r0, [sp, #20]
 8018fd6:	f002 fb15 	bl	801b604 <_Bfree>
 8018fda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018fdc:	9312      	str	r3, [sp, #72]	@ 0x48
 8018fde:	2f00      	cmp	r7, #0
 8018fe0:	dc1b      	bgt.n	801901a <_strtod_l+0x75a>
 8018fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fe4:	2b00      	cmp	r3, #0
 8018fe6:	dd21      	ble.n	801902c <_strtod_l+0x76c>
 8018fe8:	4631      	mov	r1, r6
 8018fea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018fec:	9805      	ldr	r0, [sp, #20]
 8018fee:	f002 fcc7 	bl	801b980 <__pow5mult>
 8018ff2:	4606      	mov	r6, r0
 8018ff4:	b9d0      	cbnz	r0, 801902c <_strtod_l+0x76c>
 8018ff6:	2600      	movs	r6, #0
 8018ff8:	e672      	b.n	8018ce0 <_strtod_l+0x420>
 8018ffa:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8018ffe:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8019002:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8019006:	37e2      	adds	r7, #226	@ 0xe2
 8019008:	fa02 f107 	lsl.w	r1, r2, r7
 801900c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801900e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019010:	e7b8      	b.n	8018f84 <_strtod_l+0x6c4>
 8019012:	2200      	movs	r2, #0
 8019014:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019016:	2201      	movs	r2, #1
 8019018:	e7f9      	b.n	801900e <_strtod_l+0x74e>
 801901a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801901c:	9805      	ldr	r0, [sp, #20]
 801901e:	463a      	mov	r2, r7
 8019020:	f002 fd08 	bl	801ba34 <__lshift>
 8019024:	9012      	str	r0, [sp, #72]	@ 0x48
 8019026:	2800      	cmp	r0, #0
 8019028:	d1db      	bne.n	8018fe2 <_strtod_l+0x722>
 801902a:	e659      	b.n	8018ce0 <_strtod_l+0x420>
 801902c:	f1b8 0f00 	cmp.w	r8, #0
 8019030:	dd07      	ble.n	8019042 <_strtod_l+0x782>
 8019032:	4631      	mov	r1, r6
 8019034:	9805      	ldr	r0, [sp, #20]
 8019036:	4642      	mov	r2, r8
 8019038:	f002 fcfc 	bl	801ba34 <__lshift>
 801903c:	4606      	mov	r6, r0
 801903e:	2800      	cmp	r0, #0
 8019040:	d0d9      	beq.n	8018ff6 <_strtod_l+0x736>
 8019042:	f1b9 0f00 	cmp.w	r9, #0
 8019046:	dd08      	ble.n	801905a <_strtod_l+0x79a>
 8019048:	4629      	mov	r1, r5
 801904a:	9805      	ldr	r0, [sp, #20]
 801904c:	464a      	mov	r2, r9
 801904e:	f002 fcf1 	bl	801ba34 <__lshift>
 8019052:	4605      	mov	r5, r0
 8019054:	2800      	cmp	r0, #0
 8019056:	f43f ae43 	beq.w	8018ce0 <_strtod_l+0x420>
 801905a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801905c:	9805      	ldr	r0, [sp, #20]
 801905e:	4632      	mov	r2, r6
 8019060:	f002 fd70 	bl	801bb44 <__mdiff>
 8019064:	4604      	mov	r4, r0
 8019066:	2800      	cmp	r0, #0
 8019068:	f43f ae3a 	beq.w	8018ce0 <_strtod_l+0x420>
 801906c:	2300      	movs	r3, #0
 801906e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8019072:	60c3      	str	r3, [r0, #12]
 8019074:	4629      	mov	r1, r5
 8019076:	f002 fd49 	bl	801bb0c <__mcmp>
 801907a:	2800      	cmp	r0, #0
 801907c:	da4e      	bge.n	801911c <_strtod_l+0x85c>
 801907e:	ea58 080a 	orrs.w	r8, r8, sl
 8019082:	d174      	bne.n	801916e <_strtod_l+0x8ae>
 8019084:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019088:	2b00      	cmp	r3, #0
 801908a:	d170      	bne.n	801916e <_strtod_l+0x8ae>
 801908c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019090:	0d1b      	lsrs	r3, r3, #20
 8019092:	051b      	lsls	r3, r3, #20
 8019094:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019098:	d969      	bls.n	801916e <_strtod_l+0x8ae>
 801909a:	6963      	ldr	r3, [r4, #20]
 801909c:	b913      	cbnz	r3, 80190a4 <_strtod_l+0x7e4>
 801909e:	6923      	ldr	r3, [r4, #16]
 80190a0:	2b01      	cmp	r3, #1
 80190a2:	dd64      	ble.n	801916e <_strtod_l+0x8ae>
 80190a4:	4621      	mov	r1, r4
 80190a6:	2201      	movs	r2, #1
 80190a8:	9805      	ldr	r0, [sp, #20]
 80190aa:	f002 fcc3 	bl	801ba34 <__lshift>
 80190ae:	4629      	mov	r1, r5
 80190b0:	4604      	mov	r4, r0
 80190b2:	f002 fd2b 	bl	801bb0c <__mcmp>
 80190b6:	2800      	cmp	r0, #0
 80190b8:	dd59      	ble.n	801916e <_strtod_l+0x8ae>
 80190ba:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80190be:	9a06      	ldr	r2, [sp, #24]
 80190c0:	0d1b      	lsrs	r3, r3, #20
 80190c2:	051b      	lsls	r3, r3, #20
 80190c4:	2a00      	cmp	r2, #0
 80190c6:	d070      	beq.n	80191aa <_strtod_l+0x8ea>
 80190c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80190cc:	d86d      	bhi.n	80191aa <_strtod_l+0x8ea>
 80190ce:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80190d2:	f67f ae99 	bls.w	8018e08 <_strtod_l+0x548>
 80190d6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8019108 <_strtod_l+0x848>
 80190da:	ec4b ab16 	vmov	d6, sl, fp
 80190de:	4b0e      	ldr	r3, [pc, #56]	@ (8019118 <_strtod_l+0x858>)
 80190e0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80190e4:	ee17 2a90 	vmov	r2, s15
 80190e8:	4013      	ands	r3, r2
 80190ea:	ec5b ab17 	vmov	sl, fp, d7
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	f47f ae01 	bne.w	8018cf6 <_strtod_l+0x436>
 80190f4:	9a05      	ldr	r2, [sp, #20]
 80190f6:	2322      	movs	r3, #34	@ 0x22
 80190f8:	6013      	str	r3, [r2, #0]
 80190fa:	e5fc      	b.n	8018cf6 <_strtod_l+0x436>
 80190fc:	f3af 8000 	nop.w
 8019100:	ffc00000 	.word	0xffc00000
 8019104:	41dfffff 	.word	0x41dfffff
 8019108:	00000000 	.word	0x00000000
 801910c:	39500000 	.word	0x39500000
 8019110:	0801df90 	.word	0x0801df90
 8019114:	fffffc02 	.word	0xfffffc02
 8019118:	7ff00000 	.word	0x7ff00000
 801911c:	46d9      	mov	r9, fp
 801911e:	d15d      	bne.n	80191dc <_strtod_l+0x91c>
 8019120:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019124:	f1b8 0f00 	cmp.w	r8, #0
 8019128:	d02a      	beq.n	8019180 <_strtod_l+0x8c0>
 801912a:	4aab      	ldr	r2, [pc, #684]	@ (80193d8 <_strtod_l+0xb18>)
 801912c:	4293      	cmp	r3, r2
 801912e:	d12a      	bne.n	8019186 <_strtod_l+0x8c6>
 8019130:	9b06      	ldr	r3, [sp, #24]
 8019132:	4652      	mov	r2, sl
 8019134:	b1fb      	cbz	r3, 8019176 <_strtod_l+0x8b6>
 8019136:	4ba9      	ldr	r3, [pc, #676]	@ (80193dc <_strtod_l+0xb1c>)
 8019138:	ea0b 0303 	and.w	r3, fp, r3
 801913c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019140:	f04f 31ff 	mov.w	r1, #4294967295
 8019144:	d81a      	bhi.n	801917c <_strtod_l+0x8bc>
 8019146:	0d1b      	lsrs	r3, r3, #20
 8019148:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801914c:	fa01 f303 	lsl.w	r3, r1, r3
 8019150:	429a      	cmp	r2, r3
 8019152:	d118      	bne.n	8019186 <_strtod_l+0x8c6>
 8019154:	4ba2      	ldr	r3, [pc, #648]	@ (80193e0 <_strtod_l+0xb20>)
 8019156:	4599      	cmp	r9, r3
 8019158:	d102      	bne.n	8019160 <_strtod_l+0x8a0>
 801915a:	3201      	adds	r2, #1
 801915c:	f43f adc0 	beq.w	8018ce0 <_strtod_l+0x420>
 8019160:	4b9e      	ldr	r3, [pc, #632]	@ (80193dc <_strtod_l+0xb1c>)
 8019162:	ea09 0303 	and.w	r3, r9, r3
 8019166:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801916a:	f04f 0a00 	mov.w	sl, #0
 801916e:	9b06      	ldr	r3, [sp, #24]
 8019170:	2b00      	cmp	r3, #0
 8019172:	d1b0      	bne.n	80190d6 <_strtod_l+0x816>
 8019174:	e5bf      	b.n	8018cf6 <_strtod_l+0x436>
 8019176:	f04f 33ff 	mov.w	r3, #4294967295
 801917a:	e7e9      	b.n	8019150 <_strtod_l+0x890>
 801917c:	460b      	mov	r3, r1
 801917e:	e7e7      	b.n	8019150 <_strtod_l+0x890>
 8019180:	ea53 030a 	orrs.w	r3, r3, sl
 8019184:	d099      	beq.n	80190ba <_strtod_l+0x7fa>
 8019186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019188:	b1c3      	cbz	r3, 80191bc <_strtod_l+0x8fc>
 801918a:	ea13 0f09 	tst.w	r3, r9
 801918e:	d0ee      	beq.n	801916e <_strtod_l+0x8ae>
 8019190:	9a06      	ldr	r2, [sp, #24]
 8019192:	4650      	mov	r0, sl
 8019194:	4659      	mov	r1, fp
 8019196:	f1b8 0f00 	cmp.w	r8, #0
 801919a:	d013      	beq.n	80191c4 <_strtod_l+0x904>
 801919c:	f7ff fb73 	bl	8018886 <sulp>
 80191a0:	ee39 7b00 	vadd.f64	d7, d9, d0
 80191a4:	ec5b ab17 	vmov	sl, fp, d7
 80191a8:	e7e1      	b.n	801916e <_strtod_l+0x8ae>
 80191aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80191ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80191b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80191b6:	f04f 3aff 	mov.w	sl, #4294967295
 80191ba:	e7d8      	b.n	801916e <_strtod_l+0x8ae>
 80191bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80191be:	ea13 0f0a 	tst.w	r3, sl
 80191c2:	e7e4      	b.n	801918e <_strtod_l+0x8ce>
 80191c4:	f7ff fb5f 	bl	8018886 <sulp>
 80191c8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80191cc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80191d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191d4:	ec5b ab10 	vmov	sl, fp, d0
 80191d8:	d1c9      	bne.n	801916e <_strtod_l+0x8ae>
 80191da:	e615      	b.n	8018e08 <_strtod_l+0x548>
 80191dc:	4629      	mov	r1, r5
 80191de:	4620      	mov	r0, r4
 80191e0:	f002 fe0c 	bl	801bdfc <__ratio>
 80191e4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80191e8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80191ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191f0:	d85d      	bhi.n	80192ae <_strtod_l+0x9ee>
 80191f2:	f1b8 0f00 	cmp.w	r8, #0
 80191f6:	d164      	bne.n	80192c2 <_strtod_l+0xa02>
 80191f8:	f1ba 0f00 	cmp.w	sl, #0
 80191fc:	d14b      	bne.n	8019296 <_strtod_l+0x9d6>
 80191fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019202:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8019206:	2b00      	cmp	r3, #0
 8019208:	d160      	bne.n	80192cc <_strtod_l+0xa0c>
 801920a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801920e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019216:	d401      	bmi.n	801921c <_strtod_l+0x95c>
 8019218:	ee20 8b08 	vmul.f64	d8, d0, d8
 801921c:	eeb1 ab48 	vneg.f64	d10, d8
 8019220:	486e      	ldr	r0, [pc, #440]	@ (80193dc <_strtod_l+0xb1c>)
 8019222:	4970      	ldr	r1, [pc, #448]	@ (80193e4 <_strtod_l+0xb24>)
 8019224:	ea09 0700 	and.w	r7, r9, r0
 8019228:	428f      	cmp	r7, r1
 801922a:	ec53 2b1a 	vmov	r2, r3, d10
 801922e:	d17d      	bne.n	801932c <_strtod_l+0xa6c>
 8019230:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8019234:	ec4b ab1c 	vmov	d12, sl, fp
 8019238:	eeb0 0b4c 	vmov.f64	d0, d12
 801923c:	f002 fd16 	bl	801bc6c <__ulp>
 8019240:	4866      	ldr	r0, [pc, #408]	@ (80193dc <_strtod_l+0xb1c>)
 8019242:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8019246:	ee1c 3a90 	vmov	r3, s25
 801924a:	4a67      	ldr	r2, [pc, #412]	@ (80193e8 <_strtod_l+0xb28>)
 801924c:	ea03 0100 	and.w	r1, r3, r0
 8019250:	4291      	cmp	r1, r2
 8019252:	ec5b ab1c 	vmov	sl, fp, d12
 8019256:	d93c      	bls.n	80192d2 <_strtod_l+0xa12>
 8019258:	ee19 2a90 	vmov	r2, s19
 801925c:	4b60      	ldr	r3, [pc, #384]	@ (80193e0 <_strtod_l+0xb20>)
 801925e:	429a      	cmp	r2, r3
 8019260:	d104      	bne.n	801926c <_strtod_l+0x9ac>
 8019262:	ee19 3a10 	vmov	r3, s18
 8019266:	3301      	adds	r3, #1
 8019268:	f43f ad3a 	beq.w	8018ce0 <_strtod_l+0x420>
 801926c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 80193e0 <_strtod_l+0xb20>
 8019270:	f04f 3aff 	mov.w	sl, #4294967295
 8019274:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019276:	9805      	ldr	r0, [sp, #20]
 8019278:	f002 f9c4 	bl	801b604 <_Bfree>
 801927c:	9805      	ldr	r0, [sp, #20]
 801927e:	4631      	mov	r1, r6
 8019280:	f002 f9c0 	bl	801b604 <_Bfree>
 8019284:	9805      	ldr	r0, [sp, #20]
 8019286:	4629      	mov	r1, r5
 8019288:	f002 f9bc 	bl	801b604 <_Bfree>
 801928c:	9805      	ldr	r0, [sp, #20]
 801928e:	4621      	mov	r1, r4
 8019290:	f002 f9b8 	bl	801b604 <_Bfree>
 8019294:	e625      	b.n	8018ee2 <_strtod_l+0x622>
 8019296:	f1ba 0f01 	cmp.w	sl, #1
 801929a:	d103      	bne.n	80192a4 <_strtod_l+0x9e4>
 801929c:	f1bb 0f00 	cmp.w	fp, #0
 80192a0:	f43f adb2 	beq.w	8018e08 <_strtod_l+0x548>
 80192a4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80192a8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80192ac:	e7b8      	b.n	8019220 <_strtod_l+0x960>
 80192ae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80192b2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80192b6:	f1b8 0f00 	cmp.w	r8, #0
 80192ba:	d0af      	beq.n	801921c <_strtod_l+0x95c>
 80192bc:	eeb0 ab48 	vmov.f64	d10, d8
 80192c0:	e7ae      	b.n	8019220 <_strtod_l+0x960>
 80192c2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80192c6:	eeb0 8b4a 	vmov.f64	d8, d10
 80192ca:	e7a9      	b.n	8019220 <_strtod_l+0x960>
 80192cc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80192d0:	e7a6      	b.n	8019220 <_strtod_l+0x960>
 80192d2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80192d6:	9b06      	ldr	r3, [sp, #24]
 80192d8:	46d9      	mov	r9, fp
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d1ca      	bne.n	8019274 <_strtod_l+0x9b4>
 80192de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80192e2:	0d1b      	lsrs	r3, r3, #20
 80192e4:	051b      	lsls	r3, r3, #20
 80192e6:	429f      	cmp	r7, r3
 80192e8:	d1c4      	bne.n	8019274 <_strtod_l+0x9b4>
 80192ea:	ec51 0b18 	vmov	r0, r1, d8
 80192ee:	f7e7 fa4b 	bl	8000788 <__aeabi_d2lz>
 80192f2:	f7e7 fa03 	bl	80006fc <__aeabi_l2d>
 80192f6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80192fa:	ec41 0b17 	vmov	d7, r0, r1
 80192fe:	ea49 090a 	orr.w	r9, r9, sl
 8019302:	ea59 0908 	orrs.w	r9, r9, r8
 8019306:	ee38 8b47 	vsub.f64	d8, d8, d7
 801930a:	d03c      	beq.n	8019386 <_strtod_l+0xac6>
 801930c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80193c0 <_strtod_l+0xb00>
 8019310:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019318:	f53f aced 	bmi.w	8018cf6 <_strtod_l+0x436>
 801931c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80193c8 <_strtod_l+0xb08>
 8019320:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019328:	dda4      	ble.n	8019274 <_strtod_l+0x9b4>
 801932a:	e4e4      	b.n	8018cf6 <_strtod_l+0x436>
 801932c:	9906      	ldr	r1, [sp, #24]
 801932e:	b1e1      	cbz	r1, 801936a <_strtod_l+0xaaa>
 8019330:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8019334:	d819      	bhi.n	801936a <_strtod_l+0xaaa>
 8019336:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801933a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801933e:	d811      	bhi.n	8019364 <_strtod_l+0xaa4>
 8019340:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8019344:	ee18 3a10 	vmov	r3, s16
 8019348:	2b01      	cmp	r3, #1
 801934a:	bf38      	it	cc
 801934c:	2301      	movcc	r3, #1
 801934e:	ee08 3a10 	vmov	s16, r3
 8019352:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8019356:	f1b8 0f00 	cmp.w	r8, #0
 801935a:	d111      	bne.n	8019380 <_strtod_l+0xac0>
 801935c:	eeb1 7b48 	vneg.f64	d7, d8
 8019360:	ec53 2b17 	vmov	r2, r3, d7
 8019364:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8019368:	1bcb      	subs	r3, r1, r7
 801936a:	eeb0 0b49 	vmov.f64	d0, d9
 801936e:	ec43 2b1a 	vmov	d10, r2, r3
 8019372:	f002 fc7b 	bl	801bc6c <__ulp>
 8019376:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801937a:	ec5b ab19 	vmov	sl, fp, d9
 801937e:	e7aa      	b.n	80192d6 <_strtod_l+0xa16>
 8019380:	eeb0 7b48 	vmov.f64	d7, d8
 8019384:	e7ec      	b.n	8019360 <_strtod_l+0xaa0>
 8019386:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 80193d0 <_strtod_l+0xb10>
 801938a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801938e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019392:	f57f af6f 	bpl.w	8019274 <_strtod_l+0x9b4>
 8019396:	e4ae      	b.n	8018cf6 <_strtod_l+0x436>
 8019398:	2300      	movs	r3, #0
 801939a:	9308      	str	r3, [sp, #32]
 801939c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801939e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80193a0:	6013      	str	r3, [r2, #0]
 80193a2:	f7ff bacc 	b.w	801893e <_strtod_l+0x7e>
 80193a6:	2a65      	cmp	r2, #101	@ 0x65
 80193a8:	f43f abbc 	beq.w	8018b24 <_strtod_l+0x264>
 80193ac:	2a45      	cmp	r2, #69	@ 0x45
 80193ae:	f43f abb9 	beq.w	8018b24 <_strtod_l+0x264>
 80193b2:	2301      	movs	r3, #1
 80193b4:	9306      	str	r3, [sp, #24]
 80193b6:	f7ff bbf0 	b.w	8018b9a <_strtod_l+0x2da>
 80193ba:	bf00      	nop
 80193bc:	f3af 8000 	nop.w
 80193c0:	94a03595 	.word	0x94a03595
 80193c4:	3fdfffff 	.word	0x3fdfffff
 80193c8:	35afe535 	.word	0x35afe535
 80193cc:	3fe00000 	.word	0x3fe00000
 80193d0:	94a03595 	.word	0x94a03595
 80193d4:	3fcfffff 	.word	0x3fcfffff
 80193d8:	000fffff 	.word	0x000fffff
 80193dc:	7ff00000 	.word	0x7ff00000
 80193e0:	7fefffff 	.word	0x7fefffff
 80193e4:	7fe00000 	.word	0x7fe00000
 80193e8:	7c9fffff 	.word	0x7c9fffff

080193ec <strtod>:
 80193ec:	460a      	mov	r2, r1
 80193ee:	4601      	mov	r1, r0
 80193f0:	4802      	ldr	r0, [pc, #8]	@ (80193fc <strtod+0x10>)
 80193f2:	4b03      	ldr	r3, [pc, #12]	@ (8019400 <strtod+0x14>)
 80193f4:	6800      	ldr	r0, [r0, #0]
 80193f6:	f7ff ba63 	b.w	80188c0 <_strtod_l>
 80193fa:	bf00      	nop
 80193fc:	2400027c 	.word	0x2400027c
 8019400:	24000110 	.word	0x24000110

08019404 <_strtol_l.constprop.0>:
 8019404:	2b24      	cmp	r3, #36	@ 0x24
 8019406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801940a:	4686      	mov	lr, r0
 801940c:	4690      	mov	r8, r2
 801940e:	d801      	bhi.n	8019414 <_strtol_l.constprop.0+0x10>
 8019410:	2b01      	cmp	r3, #1
 8019412:	d106      	bne.n	8019422 <_strtol_l.constprop.0+0x1e>
 8019414:	f000 fe46 	bl	801a0a4 <__errno>
 8019418:	2316      	movs	r3, #22
 801941a:	6003      	str	r3, [r0, #0]
 801941c:	2000      	movs	r0, #0
 801941e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019422:	4834      	ldr	r0, [pc, #208]	@ (80194f4 <_strtol_l.constprop.0+0xf0>)
 8019424:	460d      	mov	r5, r1
 8019426:	462a      	mov	r2, r5
 8019428:	f815 4b01 	ldrb.w	r4, [r5], #1
 801942c:	5d06      	ldrb	r6, [r0, r4]
 801942e:	f016 0608 	ands.w	r6, r6, #8
 8019432:	d1f8      	bne.n	8019426 <_strtol_l.constprop.0+0x22>
 8019434:	2c2d      	cmp	r4, #45	@ 0x2d
 8019436:	d12d      	bne.n	8019494 <_strtol_l.constprop.0+0x90>
 8019438:	782c      	ldrb	r4, [r5, #0]
 801943a:	2601      	movs	r6, #1
 801943c:	1c95      	adds	r5, r2, #2
 801943e:	f033 0210 	bics.w	r2, r3, #16
 8019442:	d109      	bne.n	8019458 <_strtol_l.constprop.0+0x54>
 8019444:	2c30      	cmp	r4, #48	@ 0x30
 8019446:	d12a      	bne.n	801949e <_strtol_l.constprop.0+0x9a>
 8019448:	782a      	ldrb	r2, [r5, #0]
 801944a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801944e:	2a58      	cmp	r2, #88	@ 0x58
 8019450:	d125      	bne.n	801949e <_strtol_l.constprop.0+0x9a>
 8019452:	786c      	ldrb	r4, [r5, #1]
 8019454:	2310      	movs	r3, #16
 8019456:	3502      	adds	r5, #2
 8019458:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801945c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019460:	2200      	movs	r2, #0
 8019462:	fbbc f9f3 	udiv	r9, ip, r3
 8019466:	4610      	mov	r0, r2
 8019468:	fb03 ca19 	mls	sl, r3, r9, ip
 801946c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019470:	2f09      	cmp	r7, #9
 8019472:	d81b      	bhi.n	80194ac <_strtol_l.constprop.0+0xa8>
 8019474:	463c      	mov	r4, r7
 8019476:	42a3      	cmp	r3, r4
 8019478:	dd27      	ble.n	80194ca <_strtol_l.constprop.0+0xc6>
 801947a:	1c57      	adds	r7, r2, #1
 801947c:	d007      	beq.n	801948e <_strtol_l.constprop.0+0x8a>
 801947e:	4581      	cmp	r9, r0
 8019480:	d320      	bcc.n	80194c4 <_strtol_l.constprop.0+0xc0>
 8019482:	d101      	bne.n	8019488 <_strtol_l.constprop.0+0x84>
 8019484:	45a2      	cmp	sl, r4
 8019486:	db1d      	blt.n	80194c4 <_strtol_l.constprop.0+0xc0>
 8019488:	fb00 4003 	mla	r0, r0, r3, r4
 801948c:	2201      	movs	r2, #1
 801948e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019492:	e7eb      	b.n	801946c <_strtol_l.constprop.0+0x68>
 8019494:	2c2b      	cmp	r4, #43	@ 0x2b
 8019496:	bf04      	itt	eq
 8019498:	782c      	ldrbeq	r4, [r5, #0]
 801949a:	1c95      	addeq	r5, r2, #2
 801949c:	e7cf      	b.n	801943e <_strtol_l.constprop.0+0x3a>
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d1da      	bne.n	8019458 <_strtol_l.constprop.0+0x54>
 80194a2:	2c30      	cmp	r4, #48	@ 0x30
 80194a4:	bf0c      	ite	eq
 80194a6:	2308      	moveq	r3, #8
 80194a8:	230a      	movne	r3, #10
 80194aa:	e7d5      	b.n	8019458 <_strtol_l.constprop.0+0x54>
 80194ac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80194b0:	2f19      	cmp	r7, #25
 80194b2:	d801      	bhi.n	80194b8 <_strtol_l.constprop.0+0xb4>
 80194b4:	3c37      	subs	r4, #55	@ 0x37
 80194b6:	e7de      	b.n	8019476 <_strtol_l.constprop.0+0x72>
 80194b8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80194bc:	2f19      	cmp	r7, #25
 80194be:	d804      	bhi.n	80194ca <_strtol_l.constprop.0+0xc6>
 80194c0:	3c57      	subs	r4, #87	@ 0x57
 80194c2:	e7d8      	b.n	8019476 <_strtol_l.constprop.0+0x72>
 80194c4:	f04f 32ff 	mov.w	r2, #4294967295
 80194c8:	e7e1      	b.n	801948e <_strtol_l.constprop.0+0x8a>
 80194ca:	1c53      	adds	r3, r2, #1
 80194cc:	d108      	bne.n	80194e0 <_strtol_l.constprop.0+0xdc>
 80194ce:	2322      	movs	r3, #34	@ 0x22
 80194d0:	f8ce 3000 	str.w	r3, [lr]
 80194d4:	4660      	mov	r0, ip
 80194d6:	f1b8 0f00 	cmp.w	r8, #0
 80194da:	d0a0      	beq.n	801941e <_strtol_l.constprop.0+0x1a>
 80194dc:	1e69      	subs	r1, r5, #1
 80194de:	e006      	b.n	80194ee <_strtol_l.constprop.0+0xea>
 80194e0:	b106      	cbz	r6, 80194e4 <_strtol_l.constprop.0+0xe0>
 80194e2:	4240      	negs	r0, r0
 80194e4:	f1b8 0f00 	cmp.w	r8, #0
 80194e8:	d099      	beq.n	801941e <_strtol_l.constprop.0+0x1a>
 80194ea:	2a00      	cmp	r2, #0
 80194ec:	d1f6      	bne.n	80194dc <_strtol_l.constprop.0+0xd8>
 80194ee:	f8c8 1000 	str.w	r1, [r8]
 80194f2:	e794      	b.n	801941e <_strtol_l.constprop.0+0x1a>
 80194f4:	0801dfb9 	.word	0x0801dfb9

080194f8 <strtol>:
 80194f8:	4613      	mov	r3, r2
 80194fa:	460a      	mov	r2, r1
 80194fc:	4601      	mov	r1, r0
 80194fe:	4802      	ldr	r0, [pc, #8]	@ (8019508 <strtol+0x10>)
 8019500:	6800      	ldr	r0, [r0, #0]
 8019502:	f7ff bf7f 	b.w	8019404 <_strtol_l.constprop.0>
 8019506:	bf00      	nop
 8019508:	2400027c 	.word	0x2400027c

0801950c <__cvt>:
 801950c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801950e:	ed2d 8b02 	vpush	{d8}
 8019512:	eeb0 8b40 	vmov.f64	d8, d0
 8019516:	b085      	sub	sp, #20
 8019518:	4617      	mov	r7, r2
 801951a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801951c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801951e:	ee18 2a90 	vmov	r2, s17
 8019522:	f025 0520 	bic.w	r5, r5, #32
 8019526:	2a00      	cmp	r2, #0
 8019528:	bfb6      	itet	lt
 801952a:	222d      	movlt	r2, #45	@ 0x2d
 801952c:	2200      	movge	r2, #0
 801952e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019532:	2d46      	cmp	r5, #70	@ 0x46
 8019534:	460c      	mov	r4, r1
 8019536:	701a      	strb	r2, [r3, #0]
 8019538:	d004      	beq.n	8019544 <__cvt+0x38>
 801953a:	2d45      	cmp	r5, #69	@ 0x45
 801953c:	d100      	bne.n	8019540 <__cvt+0x34>
 801953e:	3401      	adds	r4, #1
 8019540:	2102      	movs	r1, #2
 8019542:	e000      	b.n	8019546 <__cvt+0x3a>
 8019544:	2103      	movs	r1, #3
 8019546:	ab03      	add	r3, sp, #12
 8019548:	9301      	str	r3, [sp, #4]
 801954a:	ab02      	add	r3, sp, #8
 801954c:	9300      	str	r3, [sp, #0]
 801954e:	4622      	mov	r2, r4
 8019550:	4633      	mov	r3, r6
 8019552:	eeb0 0b48 	vmov.f64	d0, d8
 8019556:	f000 fe73 	bl	801a240 <_dtoa_r>
 801955a:	2d47      	cmp	r5, #71	@ 0x47
 801955c:	d114      	bne.n	8019588 <__cvt+0x7c>
 801955e:	07fb      	lsls	r3, r7, #31
 8019560:	d50a      	bpl.n	8019578 <__cvt+0x6c>
 8019562:	1902      	adds	r2, r0, r4
 8019564:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801956c:	bf08      	it	eq
 801956e:	9203      	streq	r2, [sp, #12]
 8019570:	2130      	movs	r1, #48	@ 0x30
 8019572:	9b03      	ldr	r3, [sp, #12]
 8019574:	4293      	cmp	r3, r2
 8019576:	d319      	bcc.n	80195ac <__cvt+0xa0>
 8019578:	9b03      	ldr	r3, [sp, #12]
 801957a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801957c:	1a1b      	subs	r3, r3, r0
 801957e:	6013      	str	r3, [r2, #0]
 8019580:	b005      	add	sp, #20
 8019582:	ecbd 8b02 	vpop	{d8}
 8019586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019588:	2d46      	cmp	r5, #70	@ 0x46
 801958a:	eb00 0204 	add.w	r2, r0, r4
 801958e:	d1e9      	bne.n	8019564 <__cvt+0x58>
 8019590:	7803      	ldrb	r3, [r0, #0]
 8019592:	2b30      	cmp	r3, #48	@ 0x30
 8019594:	d107      	bne.n	80195a6 <__cvt+0x9a>
 8019596:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801959a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801959e:	bf1c      	itt	ne
 80195a0:	f1c4 0401 	rsbne	r4, r4, #1
 80195a4:	6034      	strne	r4, [r6, #0]
 80195a6:	6833      	ldr	r3, [r6, #0]
 80195a8:	441a      	add	r2, r3
 80195aa:	e7db      	b.n	8019564 <__cvt+0x58>
 80195ac:	1c5c      	adds	r4, r3, #1
 80195ae:	9403      	str	r4, [sp, #12]
 80195b0:	7019      	strb	r1, [r3, #0]
 80195b2:	e7de      	b.n	8019572 <__cvt+0x66>

080195b4 <__exponent>:
 80195b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80195b6:	2900      	cmp	r1, #0
 80195b8:	bfba      	itte	lt
 80195ba:	4249      	neglt	r1, r1
 80195bc:	232d      	movlt	r3, #45	@ 0x2d
 80195be:	232b      	movge	r3, #43	@ 0x2b
 80195c0:	2909      	cmp	r1, #9
 80195c2:	7002      	strb	r2, [r0, #0]
 80195c4:	7043      	strb	r3, [r0, #1]
 80195c6:	dd29      	ble.n	801961c <__exponent+0x68>
 80195c8:	f10d 0307 	add.w	r3, sp, #7
 80195cc:	461d      	mov	r5, r3
 80195ce:	270a      	movs	r7, #10
 80195d0:	461a      	mov	r2, r3
 80195d2:	fbb1 f6f7 	udiv	r6, r1, r7
 80195d6:	fb07 1416 	mls	r4, r7, r6, r1
 80195da:	3430      	adds	r4, #48	@ 0x30
 80195dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80195e0:	460c      	mov	r4, r1
 80195e2:	2c63      	cmp	r4, #99	@ 0x63
 80195e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80195e8:	4631      	mov	r1, r6
 80195ea:	dcf1      	bgt.n	80195d0 <__exponent+0x1c>
 80195ec:	3130      	adds	r1, #48	@ 0x30
 80195ee:	1e94      	subs	r4, r2, #2
 80195f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80195f4:	1c41      	adds	r1, r0, #1
 80195f6:	4623      	mov	r3, r4
 80195f8:	42ab      	cmp	r3, r5
 80195fa:	d30a      	bcc.n	8019612 <__exponent+0x5e>
 80195fc:	f10d 0309 	add.w	r3, sp, #9
 8019600:	1a9b      	subs	r3, r3, r2
 8019602:	42ac      	cmp	r4, r5
 8019604:	bf88      	it	hi
 8019606:	2300      	movhi	r3, #0
 8019608:	3302      	adds	r3, #2
 801960a:	4403      	add	r3, r0
 801960c:	1a18      	subs	r0, r3, r0
 801960e:	b003      	add	sp, #12
 8019610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019612:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019616:	f801 6f01 	strb.w	r6, [r1, #1]!
 801961a:	e7ed      	b.n	80195f8 <__exponent+0x44>
 801961c:	2330      	movs	r3, #48	@ 0x30
 801961e:	3130      	adds	r1, #48	@ 0x30
 8019620:	7083      	strb	r3, [r0, #2]
 8019622:	70c1      	strb	r1, [r0, #3]
 8019624:	1d03      	adds	r3, r0, #4
 8019626:	e7f1      	b.n	801960c <__exponent+0x58>

08019628 <_printf_float>:
 8019628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801962c:	b08d      	sub	sp, #52	@ 0x34
 801962e:	460c      	mov	r4, r1
 8019630:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019634:	4616      	mov	r6, r2
 8019636:	461f      	mov	r7, r3
 8019638:	4605      	mov	r5, r0
 801963a:	f000 fce9 	bl	801a010 <_localeconv_r>
 801963e:	f8d0 b000 	ldr.w	fp, [r0]
 8019642:	4658      	mov	r0, fp
 8019644:	f7e6 fec4 	bl	80003d0 <strlen>
 8019648:	2300      	movs	r3, #0
 801964a:	930a      	str	r3, [sp, #40]	@ 0x28
 801964c:	f8d8 3000 	ldr.w	r3, [r8]
 8019650:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019654:	6822      	ldr	r2, [r4, #0]
 8019656:	9005      	str	r0, [sp, #20]
 8019658:	3307      	adds	r3, #7
 801965a:	f023 0307 	bic.w	r3, r3, #7
 801965e:	f103 0108 	add.w	r1, r3, #8
 8019662:	f8c8 1000 	str.w	r1, [r8]
 8019666:	ed93 0b00 	vldr	d0, [r3]
 801966a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80198c8 <_printf_float+0x2a0>
 801966e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019672:	eeb4 7b46 	vcmp.f64	d7, d6
 8019676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801967a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801967e:	dd24      	ble.n	80196ca <_printf_float+0xa2>
 8019680:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019688:	d502      	bpl.n	8019690 <_printf_float+0x68>
 801968a:	232d      	movs	r3, #45	@ 0x2d
 801968c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019690:	498f      	ldr	r1, [pc, #572]	@ (80198d0 <_printf_float+0x2a8>)
 8019692:	4b90      	ldr	r3, [pc, #576]	@ (80198d4 <_printf_float+0x2ac>)
 8019694:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019698:	bf94      	ite	ls
 801969a:	4688      	movls	r8, r1
 801969c:	4698      	movhi	r8, r3
 801969e:	f022 0204 	bic.w	r2, r2, #4
 80196a2:	2303      	movs	r3, #3
 80196a4:	6123      	str	r3, [r4, #16]
 80196a6:	6022      	str	r2, [r4, #0]
 80196a8:	f04f 0a00 	mov.w	sl, #0
 80196ac:	9700      	str	r7, [sp, #0]
 80196ae:	4633      	mov	r3, r6
 80196b0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80196b2:	4621      	mov	r1, r4
 80196b4:	4628      	mov	r0, r5
 80196b6:	f000 f9d1 	bl	8019a5c <_printf_common>
 80196ba:	3001      	adds	r0, #1
 80196bc:	f040 8089 	bne.w	80197d2 <_printf_float+0x1aa>
 80196c0:	f04f 30ff 	mov.w	r0, #4294967295
 80196c4:	b00d      	add	sp, #52	@ 0x34
 80196c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80196ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196d2:	d709      	bvc.n	80196e8 <_printf_float+0xc0>
 80196d4:	ee10 3a90 	vmov	r3, s1
 80196d8:	2b00      	cmp	r3, #0
 80196da:	bfbc      	itt	lt
 80196dc:	232d      	movlt	r3, #45	@ 0x2d
 80196de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80196e2:	497d      	ldr	r1, [pc, #500]	@ (80198d8 <_printf_float+0x2b0>)
 80196e4:	4b7d      	ldr	r3, [pc, #500]	@ (80198dc <_printf_float+0x2b4>)
 80196e6:	e7d5      	b.n	8019694 <_printf_float+0x6c>
 80196e8:	6863      	ldr	r3, [r4, #4]
 80196ea:	1c59      	adds	r1, r3, #1
 80196ec:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80196f0:	d139      	bne.n	8019766 <_printf_float+0x13e>
 80196f2:	2306      	movs	r3, #6
 80196f4:	6063      	str	r3, [r4, #4]
 80196f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80196fa:	2300      	movs	r3, #0
 80196fc:	6022      	str	r2, [r4, #0]
 80196fe:	9303      	str	r3, [sp, #12]
 8019700:	ab0a      	add	r3, sp, #40	@ 0x28
 8019702:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019706:	ab09      	add	r3, sp, #36	@ 0x24
 8019708:	9300      	str	r3, [sp, #0]
 801970a:	6861      	ldr	r1, [r4, #4]
 801970c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019710:	4628      	mov	r0, r5
 8019712:	f7ff fefb 	bl	801950c <__cvt>
 8019716:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801971a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801971c:	4680      	mov	r8, r0
 801971e:	d129      	bne.n	8019774 <_printf_float+0x14c>
 8019720:	1cc8      	adds	r0, r1, #3
 8019722:	db02      	blt.n	801972a <_printf_float+0x102>
 8019724:	6863      	ldr	r3, [r4, #4]
 8019726:	4299      	cmp	r1, r3
 8019728:	dd41      	ble.n	80197ae <_printf_float+0x186>
 801972a:	f1a9 0902 	sub.w	r9, r9, #2
 801972e:	fa5f f989 	uxtb.w	r9, r9
 8019732:	3901      	subs	r1, #1
 8019734:	464a      	mov	r2, r9
 8019736:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801973a:	9109      	str	r1, [sp, #36]	@ 0x24
 801973c:	f7ff ff3a 	bl	80195b4 <__exponent>
 8019740:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019742:	1813      	adds	r3, r2, r0
 8019744:	2a01      	cmp	r2, #1
 8019746:	4682      	mov	sl, r0
 8019748:	6123      	str	r3, [r4, #16]
 801974a:	dc02      	bgt.n	8019752 <_printf_float+0x12a>
 801974c:	6822      	ldr	r2, [r4, #0]
 801974e:	07d2      	lsls	r2, r2, #31
 8019750:	d501      	bpl.n	8019756 <_printf_float+0x12e>
 8019752:	3301      	adds	r3, #1
 8019754:	6123      	str	r3, [r4, #16]
 8019756:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801975a:	2b00      	cmp	r3, #0
 801975c:	d0a6      	beq.n	80196ac <_printf_float+0x84>
 801975e:	232d      	movs	r3, #45	@ 0x2d
 8019760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019764:	e7a2      	b.n	80196ac <_printf_float+0x84>
 8019766:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801976a:	d1c4      	bne.n	80196f6 <_printf_float+0xce>
 801976c:	2b00      	cmp	r3, #0
 801976e:	d1c2      	bne.n	80196f6 <_printf_float+0xce>
 8019770:	2301      	movs	r3, #1
 8019772:	e7bf      	b.n	80196f4 <_printf_float+0xcc>
 8019774:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019778:	d9db      	bls.n	8019732 <_printf_float+0x10a>
 801977a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801977e:	d118      	bne.n	80197b2 <_printf_float+0x18a>
 8019780:	2900      	cmp	r1, #0
 8019782:	6863      	ldr	r3, [r4, #4]
 8019784:	dd0b      	ble.n	801979e <_printf_float+0x176>
 8019786:	6121      	str	r1, [r4, #16]
 8019788:	b913      	cbnz	r3, 8019790 <_printf_float+0x168>
 801978a:	6822      	ldr	r2, [r4, #0]
 801978c:	07d0      	lsls	r0, r2, #31
 801978e:	d502      	bpl.n	8019796 <_printf_float+0x16e>
 8019790:	3301      	adds	r3, #1
 8019792:	440b      	add	r3, r1
 8019794:	6123      	str	r3, [r4, #16]
 8019796:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019798:	f04f 0a00 	mov.w	sl, #0
 801979c:	e7db      	b.n	8019756 <_printf_float+0x12e>
 801979e:	b913      	cbnz	r3, 80197a6 <_printf_float+0x17e>
 80197a0:	6822      	ldr	r2, [r4, #0]
 80197a2:	07d2      	lsls	r2, r2, #31
 80197a4:	d501      	bpl.n	80197aa <_printf_float+0x182>
 80197a6:	3302      	adds	r3, #2
 80197a8:	e7f4      	b.n	8019794 <_printf_float+0x16c>
 80197aa:	2301      	movs	r3, #1
 80197ac:	e7f2      	b.n	8019794 <_printf_float+0x16c>
 80197ae:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80197b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80197b4:	4299      	cmp	r1, r3
 80197b6:	db05      	blt.n	80197c4 <_printf_float+0x19c>
 80197b8:	6823      	ldr	r3, [r4, #0]
 80197ba:	6121      	str	r1, [r4, #16]
 80197bc:	07d8      	lsls	r0, r3, #31
 80197be:	d5ea      	bpl.n	8019796 <_printf_float+0x16e>
 80197c0:	1c4b      	adds	r3, r1, #1
 80197c2:	e7e7      	b.n	8019794 <_printf_float+0x16c>
 80197c4:	2900      	cmp	r1, #0
 80197c6:	bfd4      	ite	le
 80197c8:	f1c1 0202 	rsble	r2, r1, #2
 80197cc:	2201      	movgt	r2, #1
 80197ce:	4413      	add	r3, r2
 80197d0:	e7e0      	b.n	8019794 <_printf_float+0x16c>
 80197d2:	6823      	ldr	r3, [r4, #0]
 80197d4:	055a      	lsls	r2, r3, #21
 80197d6:	d407      	bmi.n	80197e8 <_printf_float+0x1c0>
 80197d8:	6923      	ldr	r3, [r4, #16]
 80197da:	4642      	mov	r2, r8
 80197dc:	4631      	mov	r1, r6
 80197de:	4628      	mov	r0, r5
 80197e0:	47b8      	blx	r7
 80197e2:	3001      	adds	r0, #1
 80197e4:	d12a      	bne.n	801983c <_printf_float+0x214>
 80197e6:	e76b      	b.n	80196c0 <_printf_float+0x98>
 80197e8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80197ec:	f240 80e0 	bls.w	80199b0 <_printf_float+0x388>
 80197f0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80197f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80197f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197fc:	d133      	bne.n	8019866 <_printf_float+0x23e>
 80197fe:	4a38      	ldr	r2, [pc, #224]	@ (80198e0 <_printf_float+0x2b8>)
 8019800:	2301      	movs	r3, #1
 8019802:	4631      	mov	r1, r6
 8019804:	4628      	mov	r0, r5
 8019806:	47b8      	blx	r7
 8019808:	3001      	adds	r0, #1
 801980a:	f43f af59 	beq.w	80196c0 <_printf_float+0x98>
 801980e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019812:	4543      	cmp	r3, r8
 8019814:	db02      	blt.n	801981c <_printf_float+0x1f4>
 8019816:	6823      	ldr	r3, [r4, #0]
 8019818:	07d8      	lsls	r0, r3, #31
 801981a:	d50f      	bpl.n	801983c <_printf_float+0x214>
 801981c:	9b05      	ldr	r3, [sp, #20]
 801981e:	465a      	mov	r2, fp
 8019820:	4631      	mov	r1, r6
 8019822:	4628      	mov	r0, r5
 8019824:	47b8      	blx	r7
 8019826:	3001      	adds	r0, #1
 8019828:	f43f af4a 	beq.w	80196c0 <_printf_float+0x98>
 801982c:	f04f 0900 	mov.w	r9, #0
 8019830:	f108 38ff 	add.w	r8, r8, #4294967295
 8019834:	f104 0a1a 	add.w	sl, r4, #26
 8019838:	45c8      	cmp	r8, r9
 801983a:	dc09      	bgt.n	8019850 <_printf_float+0x228>
 801983c:	6823      	ldr	r3, [r4, #0]
 801983e:	079b      	lsls	r3, r3, #30
 8019840:	f100 8107 	bmi.w	8019a52 <_printf_float+0x42a>
 8019844:	68e0      	ldr	r0, [r4, #12]
 8019846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019848:	4298      	cmp	r0, r3
 801984a:	bfb8      	it	lt
 801984c:	4618      	movlt	r0, r3
 801984e:	e739      	b.n	80196c4 <_printf_float+0x9c>
 8019850:	2301      	movs	r3, #1
 8019852:	4652      	mov	r2, sl
 8019854:	4631      	mov	r1, r6
 8019856:	4628      	mov	r0, r5
 8019858:	47b8      	blx	r7
 801985a:	3001      	adds	r0, #1
 801985c:	f43f af30 	beq.w	80196c0 <_printf_float+0x98>
 8019860:	f109 0901 	add.w	r9, r9, #1
 8019864:	e7e8      	b.n	8019838 <_printf_float+0x210>
 8019866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019868:	2b00      	cmp	r3, #0
 801986a:	dc3b      	bgt.n	80198e4 <_printf_float+0x2bc>
 801986c:	4a1c      	ldr	r2, [pc, #112]	@ (80198e0 <_printf_float+0x2b8>)
 801986e:	2301      	movs	r3, #1
 8019870:	4631      	mov	r1, r6
 8019872:	4628      	mov	r0, r5
 8019874:	47b8      	blx	r7
 8019876:	3001      	adds	r0, #1
 8019878:	f43f af22 	beq.w	80196c0 <_printf_float+0x98>
 801987c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019880:	ea59 0303 	orrs.w	r3, r9, r3
 8019884:	d102      	bne.n	801988c <_printf_float+0x264>
 8019886:	6823      	ldr	r3, [r4, #0]
 8019888:	07d9      	lsls	r1, r3, #31
 801988a:	d5d7      	bpl.n	801983c <_printf_float+0x214>
 801988c:	9b05      	ldr	r3, [sp, #20]
 801988e:	465a      	mov	r2, fp
 8019890:	4631      	mov	r1, r6
 8019892:	4628      	mov	r0, r5
 8019894:	47b8      	blx	r7
 8019896:	3001      	adds	r0, #1
 8019898:	f43f af12 	beq.w	80196c0 <_printf_float+0x98>
 801989c:	f04f 0a00 	mov.w	sl, #0
 80198a0:	f104 0b1a 	add.w	fp, r4, #26
 80198a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198a6:	425b      	negs	r3, r3
 80198a8:	4553      	cmp	r3, sl
 80198aa:	dc01      	bgt.n	80198b0 <_printf_float+0x288>
 80198ac:	464b      	mov	r3, r9
 80198ae:	e794      	b.n	80197da <_printf_float+0x1b2>
 80198b0:	2301      	movs	r3, #1
 80198b2:	465a      	mov	r2, fp
 80198b4:	4631      	mov	r1, r6
 80198b6:	4628      	mov	r0, r5
 80198b8:	47b8      	blx	r7
 80198ba:	3001      	adds	r0, #1
 80198bc:	f43f af00 	beq.w	80196c0 <_printf_float+0x98>
 80198c0:	f10a 0a01 	add.w	sl, sl, #1
 80198c4:	e7ee      	b.n	80198a4 <_printf_float+0x27c>
 80198c6:	bf00      	nop
 80198c8:	ffffffff 	.word	0xffffffff
 80198cc:	7fefffff 	.word	0x7fefffff
 80198d0:	0801e0b9 	.word	0x0801e0b9
 80198d4:	0801e0bd 	.word	0x0801e0bd
 80198d8:	0801e0c1 	.word	0x0801e0c1
 80198dc:	0801e0c5 	.word	0x0801e0c5
 80198e0:	0801e0c9 	.word	0x0801e0c9
 80198e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80198e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80198ea:	4553      	cmp	r3, sl
 80198ec:	bfa8      	it	ge
 80198ee:	4653      	movge	r3, sl
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	4699      	mov	r9, r3
 80198f4:	dc37      	bgt.n	8019966 <_printf_float+0x33e>
 80198f6:	2300      	movs	r3, #0
 80198f8:	9307      	str	r3, [sp, #28]
 80198fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80198fe:	f104 021a 	add.w	r2, r4, #26
 8019902:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019904:	9907      	ldr	r1, [sp, #28]
 8019906:	9306      	str	r3, [sp, #24]
 8019908:	eba3 0309 	sub.w	r3, r3, r9
 801990c:	428b      	cmp	r3, r1
 801990e:	dc31      	bgt.n	8019974 <_printf_float+0x34c>
 8019910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019912:	459a      	cmp	sl, r3
 8019914:	dc3b      	bgt.n	801998e <_printf_float+0x366>
 8019916:	6823      	ldr	r3, [r4, #0]
 8019918:	07da      	lsls	r2, r3, #31
 801991a:	d438      	bmi.n	801998e <_printf_float+0x366>
 801991c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801991e:	ebaa 0903 	sub.w	r9, sl, r3
 8019922:	9b06      	ldr	r3, [sp, #24]
 8019924:	ebaa 0303 	sub.w	r3, sl, r3
 8019928:	4599      	cmp	r9, r3
 801992a:	bfa8      	it	ge
 801992c:	4699      	movge	r9, r3
 801992e:	f1b9 0f00 	cmp.w	r9, #0
 8019932:	dc34      	bgt.n	801999e <_printf_float+0x376>
 8019934:	f04f 0800 	mov.w	r8, #0
 8019938:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801993c:	f104 0b1a 	add.w	fp, r4, #26
 8019940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019942:	ebaa 0303 	sub.w	r3, sl, r3
 8019946:	eba3 0309 	sub.w	r3, r3, r9
 801994a:	4543      	cmp	r3, r8
 801994c:	f77f af76 	ble.w	801983c <_printf_float+0x214>
 8019950:	2301      	movs	r3, #1
 8019952:	465a      	mov	r2, fp
 8019954:	4631      	mov	r1, r6
 8019956:	4628      	mov	r0, r5
 8019958:	47b8      	blx	r7
 801995a:	3001      	adds	r0, #1
 801995c:	f43f aeb0 	beq.w	80196c0 <_printf_float+0x98>
 8019960:	f108 0801 	add.w	r8, r8, #1
 8019964:	e7ec      	b.n	8019940 <_printf_float+0x318>
 8019966:	4642      	mov	r2, r8
 8019968:	4631      	mov	r1, r6
 801996a:	4628      	mov	r0, r5
 801996c:	47b8      	blx	r7
 801996e:	3001      	adds	r0, #1
 8019970:	d1c1      	bne.n	80198f6 <_printf_float+0x2ce>
 8019972:	e6a5      	b.n	80196c0 <_printf_float+0x98>
 8019974:	2301      	movs	r3, #1
 8019976:	4631      	mov	r1, r6
 8019978:	4628      	mov	r0, r5
 801997a:	9206      	str	r2, [sp, #24]
 801997c:	47b8      	blx	r7
 801997e:	3001      	adds	r0, #1
 8019980:	f43f ae9e 	beq.w	80196c0 <_printf_float+0x98>
 8019984:	9b07      	ldr	r3, [sp, #28]
 8019986:	9a06      	ldr	r2, [sp, #24]
 8019988:	3301      	adds	r3, #1
 801998a:	9307      	str	r3, [sp, #28]
 801998c:	e7b9      	b.n	8019902 <_printf_float+0x2da>
 801998e:	9b05      	ldr	r3, [sp, #20]
 8019990:	465a      	mov	r2, fp
 8019992:	4631      	mov	r1, r6
 8019994:	4628      	mov	r0, r5
 8019996:	47b8      	blx	r7
 8019998:	3001      	adds	r0, #1
 801999a:	d1bf      	bne.n	801991c <_printf_float+0x2f4>
 801999c:	e690      	b.n	80196c0 <_printf_float+0x98>
 801999e:	9a06      	ldr	r2, [sp, #24]
 80199a0:	464b      	mov	r3, r9
 80199a2:	4442      	add	r2, r8
 80199a4:	4631      	mov	r1, r6
 80199a6:	4628      	mov	r0, r5
 80199a8:	47b8      	blx	r7
 80199aa:	3001      	adds	r0, #1
 80199ac:	d1c2      	bne.n	8019934 <_printf_float+0x30c>
 80199ae:	e687      	b.n	80196c0 <_printf_float+0x98>
 80199b0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80199b4:	f1b9 0f01 	cmp.w	r9, #1
 80199b8:	dc01      	bgt.n	80199be <_printf_float+0x396>
 80199ba:	07db      	lsls	r3, r3, #31
 80199bc:	d536      	bpl.n	8019a2c <_printf_float+0x404>
 80199be:	2301      	movs	r3, #1
 80199c0:	4642      	mov	r2, r8
 80199c2:	4631      	mov	r1, r6
 80199c4:	4628      	mov	r0, r5
 80199c6:	47b8      	blx	r7
 80199c8:	3001      	adds	r0, #1
 80199ca:	f43f ae79 	beq.w	80196c0 <_printf_float+0x98>
 80199ce:	9b05      	ldr	r3, [sp, #20]
 80199d0:	465a      	mov	r2, fp
 80199d2:	4631      	mov	r1, r6
 80199d4:	4628      	mov	r0, r5
 80199d6:	47b8      	blx	r7
 80199d8:	3001      	adds	r0, #1
 80199da:	f43f ae71 	beq.w	80196c0 <_printf_float+0x98>
 80199de:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80199e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80199e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80199ea:	f109 39ff 	add.w	r9, r9, #4294967295
 80199ee:	d018      	beq.n	8019a22 <_printf_float+0x3fa>
 80199f0:	464b      	mov	r3, r9
 80199f2:	f108 0201 	add.w	r2, r8, #1
 80199f6:	4631      	mov	r1, r6
 80199f8:	4628      	mov	r0, r5
 80199fa:	47b8      	blx	r7
 80199fc:	3001      	adds	r0, #1
 80199fe:	d10c      	bne.n	8019a1a <_printf_float+0x3f2>
 8019a00:	e65e      	b.n	80196c0 <_printf_float+0x98>
 8019a02:	2301      	movs	r3, #1
 8019a04:	465a      	mov	r2, fp
 8019a06:	4631      	mov	r1, r6
 8019a08:	4628      	mov	r0, r5
 8019a0a:	47b8      	blx	r7
 8019a0c:	3001      	adds	r0, #1
 8019a0e:	f43f ae57 	beq.w	80196c0 <_printf_float+0x98>
 8019a12:	f108 0801 	add.w	r8, r8, #1
 8019a16:	45c8      	cmp	r8, r9
 8019a18:	dbf3      	blt.n	8019a02 <_printf_float+0x3da>
 8019a1a:	4653      	mov	r3, sl
 8019a1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019a20:	e6dc      	b.n	80197dc <_printf_float+0x1b4>
 8019a22:	f04f 0800 	mov.w	r8, #0
 8019a26:	f104 0b1a 	add.w	fp, r4, #26
 8019a2a:	e7f4      	b.n	8019a16 <_printf_float+0x3ee>
 8019a2c:	2301      	movs	r3, #1
 8019a2e:	4642      	mov	r2, r8
 8019a30:	e7e1      	b.n	80199f6 <_printf_float+0x3ce>
 8019a32:	2301      	movs	r3, #1
 8019a34:	464a      	mov	r2, r9
 8019a36:	4631      	mov	r1, r6
 8019a38:	4628      	mov	r0, r5
 8019a3a:	47b8      	blx	r7
 8019a3c:	3001      	adds	r0, #1
 8019a3e:	f43f ae3f 	beq.w	80196c0 <_printf_float+0x98>
 8019a42:	f108 0801 	add.w	r8, r8, #1
 8019a46:	68e3      	ldr	r3, [r4, #12]
 8019a48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019a4a:	1a5b      	subs	r3, r3, r1
 8019a4c:	4543      	cmp	r3, r8
 8019a4e:	dcf0      	bgt.n	8019a32 <_printf_float+0x40a>
 8019a50:	e6f8      	b.n	8019844 <_printf_float+0x21c>
 8019a52:	f04f 0800 	mov.w	r8, #0
 8019a56:	f104 0919 	add.w	r9, r4, #25
 8019a5a:	e7f4      	b.n	8019a46 <_printf_float+0x41e>

08019a5c <_printf_common>:
 8019a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a60:	4616      	mov	r6, r2
 8019a62:	4698      	mov	r8, r3
 8019a64:	688a      	ldr	r2, [r1, #8]
 8019a66:	690b      	ldr	r3, [r1, #16]
 8019a68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019a6c:	4293      	cmp	r3, r2
 8019a6e:	bfb8      	it	lt
 8019a70:	4613      	movlt	r3, r2
 8019a72:	6033      	str	r3, [r6, #0]
 8019a74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019a78:	4607      	mov	r7, r0
 8019a7a:	460c      	mov	r4, r1
 8019a7c:	b10a      	cbz	r2, 8019a82 <_printf_common+0x26>
 8019a7e:	3301      	adds	r3, #1
 8019a80:	6033      	str	r3, [r6, #0]
 8019a82:	6823      	ldr	r3, [r4, #0]
 8019a84:	0699      	lsls	r1, r3, #26
 8019a86:	bf42      	ittt	mi
 8019a88:	6833      	ldrmi	r3, [r6, #0]
 8019a8a:	3302      	addmi	r3, #2
 8019a8c:	6033      	strmi	r3, [r6, #0]
 8019a8e:	6825      	ldr	r5, [r4, #0]
 8019a90:	f015 0506 	ands.w	r5, r5, #6
 8019a94:	d106      	bne.n	8019aa4 <_printf_common+0x48>
 8019a96:	f104 0a19 	add.w	sl, r4, #25
 8019a9a:	68e3      	ldr	r3, [r4, #12]
 8019a9c:	6832      	ldr	r2, [r6, #0]
 8019a9e:	1a9b      	subs	r3, r3, r2
 8019aa0:	42ab      	cmp	r3, r5
 8019aa2:	dc26      	bgt.n	8019af2 <_printf_common+0x96>
 8019aa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019aa8:	6822      	ldr	r2, [r4, #0]
 8019aaa:	3b00      	subs	r3, #0
 8019aac:	bf18      	it	ne
 8019aae:	2301      	movne	r3, #1
 8019ab0:	0692      	lsls	r2, r2, #26
 8019ab2:	d42b      	bmi.n	8019b0c <_printf_common+0xb0>
 8019ab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019ab8:	4641      	mov	r1, r8
 8019aba:	4638      	mov	r0, r7
 8019abc:	47c8      	blx	r9
 8019abe:	3001      	adds	r0, #1
 8019ac0:	d01e      	beq.n	8019b00 <_printf_common+0xa4>
 8019ac2:	6823      	ldr	r3, [r4, #0]
 8019ac4:	6922      	ldr	r2, [r4, #16]
 8019ac6:	f003 0306 	and.w	r3, r3, #6
 8019aca:	2b04      	cmp	r3, #4
 8019acc:	bf02      	ittt	eq
 8019ace:	68e5      	ldreq	r5, [r4, #12]
 8019ad0:	6833      	ldreq	r3, [r6, #0]
 8019ad2:	1aed      	subeq	r5, r5, r3
 8019ad4:	68a3      	ldr	r3, [r4, #8]
 8019ad6:	bf0c      	ite	eq
 8019ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019adc:	2500      	movne	r5, #0
 8019ade:	4293      	cmp	r3, r2
 8019ae0:	bfc4      	itt	gt
 8019ae2:	1a9b      	subgt	r3, r3, r2
 8019ae4:	18ed      	addgt	r5, r5, r3
 8019ae6:	2600      	movs	r6, #0
 8019ae8:	341a      	adds	r4, #26
 8019aea:	42b5      	cmp	r5, r6
 8019aec:	d11a      	bne.n	8019b24 <_printf_common+0xc8>
 8019aee:	2000      	movs	r0, #0
 8019af0:	e008      	b.n	8019b04 <_printf_common+0xa8>
 8019af2:	2301      	movs	r3, #1
 8019af4:	4652      	mov	r2, sl
 8019af6:	4641      	mov	r1, r8
 8019af8:	4638      	mov	r0, r7
 8019afa:	47c8      	blx	r9
 8019afc:	3001      	adds	r0, #1
 8019afe:	d103      	bne.n	8019b08 <_printf_common+0xac>
 8019b00:	f04f 30ff 	mov.w	r0, #4294967295
 8019b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b08:	3501      	adds	r5, #1
 8019b0a:	e7c6      	b.n	8019a9a <_printf_common+0x3e>
 8019b0c:	18e1      	adds	r1, r4, r3
 8019b0e:	1c5a      	adds	r2, r3, #1
 8019b10:	2030      	movs	r0, #48	@ 0x30
 8019b12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019b16:	4422      	add	r2, r4
 8019b18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019b1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019b20:	3302      	adds	r3, #2
 8019b22:	e7c7      	b.n	8019ab4 <_printf_common+0x58>
 8019b24:	2301      	movs	r3, #1
 8019b26:	4622      	mov	r2, r4
 8019b28:	4641      	mov	r1, r8
 8019b2a:	4638      	mov	r0, r7
 8019b2c:	47c8      	blx	r9
 8019b2e:	3001      	adds	r0, #1
 8019b30:	d0e6      	beq.n	8019b00 <_printf_common+0xa4>
 8019b32:	3601      	adds	r6, #1
 8019b34:	e7d9      	b.n	8019aea <_printf_common+0x8e>
	...

08019b38 <_printf_i>:
 8019b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019b3c:	7e0f      	ldrb	r7, [r1, #24]
 8019b3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019b40:	2f78      	cmp	r7, #120	@ 0x78
 8019b42:	4691      	mov	r9, r2
 8019b44:	4680      	mov	r8, r0
 8019b46:	460c      	mov	r4, r1
 8019b48:	469a      	mov	sl, r3
 8019b4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019b4e:	d807      	bhi.n	8019b60 <_printf_i+0x28>
 8019b50:	2f62      	cmp	r7, #98	@ 0x62
 8019b52:	d80a      	bhi.n	8019b6a <_printf_i+0x32>
 8019b54:	2f00      	cmp	r7, #0
 8019b56:	f000 80d2 	beq.w	8019cfe <_printf_i+0x1c6>
 8019b5a:	2f58      	cmp	r7, #88	@ 0x58
 8019b5c:	f000 80b9 	beq.w	8019cd2 <_printf_i+0x19a>
 8019b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019b64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019b68:	e03a      	b.n	8019be0 <_printf_i+0xa8>
 8019b6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019b6e:	2b15      	cmp	r3, #21
 8019b70:	d8f6      	bhi.n	8019b60 <_printf_i+0x28>
 8019b72:	a101      	add	r1, pc, #4	@ (adr r1, 8019b78 <_printf_i+0x40>)
 8019b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019b78:	08019bd1 	.word	0x08019bd1
 8019b7c:	08019be5 	.word	0x08019be5
 8019b80:	08019b61 	.word	0x08019b61
 8019b84:	08019b61 	.word	0x08019b61
 8019b88:	08019b61 	.word	0x08019b61
 8019b8c:	08019b61 	.word	0x08019b61
 8019b90:	08019be5 	.word	0x08019be5
 8019b94:	08019b61 	.word	0x08019b61
 8019b98:	08019b61 	.word	0x08019b61
 8019b9c:	08019b61 	.word	0x08019b61
 8019ba0:	08019b61 	.word	0x08019b61
 8019ba4:	08019ce5 	.word	0x08019ce5
 8019ba8:	08019c0f 	.word	0x08019c0f
 8019bac:	08019c9f 	.word	0x08019c9f
 8019bb0:	08019b61 	.word	0x08019b61
 8019bb4:	08019b61 	.word	0x08019b61
 8019bb8:	08019d07 	.word	0x08019d07
 8019bbc:	08019b61 	.word	0x08019b61
 8019bc0:	08019c0f 	.word	0x08019c0f
 8019bc4:	08019b61 	.word	0x08019b61
 8019bc8:	08019b61 	.word	0x08019b61
 8019bcc:	08019ca7 	.word	0x08019ca7
 8019bd0:	6833      	ldr	r3, [r6, #0]
 8019bd2:	1d1a      	adds	r2, r3, #4
 8019bd4:	681b      	ldr	r3, [r3, #0]
 8019bd6:	6032      	str	r2, [r6, #0]
 8019bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019bdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019be0:	2301      	movs	r3, #1
 8019be2:	e09d      	b.n	8019d20 <_printf_i+0x1e8>
 8019be4:	6833      	ldr	r3, [r6, #0]
 8019be6:	6820      	ldr	r0, [r4, #0]
 8019be8:	1d19      	adds	r1, r3, #4
 8019bea:	6031      	str	r1, [r6, #0]
 8019bec:	0606      	lsls	r6, r0, #24
 8019bee:	d501      	bpl.n	8019bf4 <_printf_i+0xbc>
 8019bf0:	681d      	ldr	r5, [r3, #0]
 8019bf2:	e003      	b.n	8019bfc <_printf_i+0xc4>
 8019bf4:	0645      	lsls	r5, r0, #25
 8019bf6:	d5fb      	bpl.n	8019bf0 <_printf_i+0xb8>
 8019bf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019bfc:	2d00      	cmp	r5, #0
 8019bfe:	da03      	bge.n	8019c08 <_printf_i+0xd0>
 8019c00:	232d      	movs	r3, #45	@ 0x2d
 8019c02:	426d      	negs	r5, r5
 8019c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019c08:	4859      	ldr	r0, [pc, #356]	@ (8019d70 <_printf_i+0x238>)
 8019c0a:	230a      	movs	r3, #10
 8019c0c:	e011      	b.n	8019c32 <_printf_i+0xfa>
 8019c0e:	6821      	ldr	r1, [r4, #0]
 8019c10:	6833      	ldr	r3, [r6, #0]
 8019c12:	0608      	lsls	r0, r1, #24
 8019c14:	f853 5b04 	ldr.w	r5, [r3], #4
 8019c18:	d402      	bmi.n	8019c20 <_printf_i+0xe8>
 8019c1a:	0649      	lsls	r1, r1, #25
 8019c1c:	bf48      	it	mi
 8019c1e:	b2ad      	uxthmi	r5, r5
 8019c20:	2f6f      	cmp	r7, #111	@ 0x6f
 8019c22:	4853      	ldr	r0, [pc, #332]	@ (8019d70 <_printf_i+0x238>)
 8019c24:	6033      	str	r3, [r6, #0]
 8019c26:	bf14      	ite	ne
 8019c28:	230a      	movne	r3, #10
 8019c2a:	2308      	moveq	r3, #8
 8019c2c:	2100      	movs	r1, #0
 8019c2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019c32:	6866      	ldr	r6, [r4, #4]
 8019c34:	60a6      	str	r6, [r4, #8]
 8019c36:	2e00      	cmp	r6, #0
 8019c38:	bfa2      	ittt	ge
 8019c3a:	6821      	ldrge	r1, [r4, #0]
 8019c3c:	f021 0104 	bicge.w	r1, r1, #4
 8019c40:	6021      	strge	r1, [r4, #0]
 8019c42:	b90d      	cbnz	r5, 8019c48 <_printf_i+0x110>
 8019c44:	2e00      	cmp	r6, #0
 8019c46:	d04b      	beq.n	8019ce0 <_printf_i+0x1a8>
 8019c48:	4616      	mov	r6, r2
 8019c4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8019c4e:	fb03 5711 	mls	r7, r3, r1, r5
 8019c52:	5dc7      	ldrb	r7, [r0, r7]
 8019c54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019c58:	462f      	mov	r7, r5
 8019c5a:	42bb      	cmp	r3, r7
 8019c5c:	460d      	mov	r5, r1
 8019c5e:	d9f4      	bls.n	8019c4a <_printf_i+0x112>
 8019c60:	2b08      	cmp	r3, #8
 8019c62:	d10b      	bne.n	8019c7c <_printf_i+0x144>
 8019c64:	6823      	ldr	r3, [r4, #0]
 8019c66:	07df      	lsls	r7, r3, #31
 8019c68:	d508      	bpl.n	8019c7c <_printf_i+0x144>
 8019c6a:	6923      	ldr	r3, [r4, #16]
 8019c6c:	6861      	ldr	r1, [r4, #4]
 8019c6e:	4299      	cmp	r1, r3
 8019c70:	bfde      	ittt	le
 8019c72:	2330      	movle	r3, #48	@ 0x30
 8019c74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019c78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019c7c:	1b92      	subs	r2, r2, r6
 8019c7e:	6122      	str	r2, [r4, #16]
 8019c80:	f8cd a000 	str.w	sl, [sp]
 8019c84:	464b      	mov	r3, r9
 8019c86:	aa03      	add	r2, sp, #12
 8019c88:	4621      	mov	r1, r4
 8019c8a:	4640      	mov	r0, r8
 8019c8c:	f7ff fee6 	bl	8019a5c <_printf_common>
 8019c90:	3001      	adds	r0, #1
 8019c92:	d14a      	bne.n	8019d2a <_printf_i+0x1f2>
 8019c94:	f04f 30ff 	mov.w	r0, #4294967295
 8019c98:	b004      	add	sp, #16
 8019c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c9e:	6823      	ldr	r3, [r4, #0]
 8019ca0:	f043 0320 	orr.w	r3, r3, #32
 8019ca4:	6023      	str	r3, [r4, #0]
 8019ca6:	4833      	ldr	r0, [pc, #204]	@ (8019d74 <_printf_i+0x23c>)
 8019ca8:	2778      	movs	r7, #120	@ 0x78
 8019caa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019cae:	6823      	ldr	r3, [r4, #0]
 8019cb0:	6831      	ldr	r1, [r6, #0]
 8019cb2:	061f      	lsls	r7, r3, #24
 8019cb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8019cb8:	d402      	bmi.n	8019cc0 <_printf_i+0x188>
 8019cba:	065f      	lsls	r7, r3, #25
 8019cbc:	bf48      	it	mi
 8019cbe:	b2ad      	uxthmi	r5, r5
 8019cc0:	6031      	str	r1, [r6, #0]
 8019cc2:	07d9      	lsls	r1, r3, #31
 8019cc4:	bf44      	itt	mi
 8019cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8019cca:	6023      	strmi	r3, [r4, #0]
 8019ccc:	b11d      	cbz	r5, 8019cd6 <_printf_i+0x19e>
 8019cce:	2310      	movs	r3, #16
 8019cd0:	e7ac      	b.n	8019c2c <_printf_i+0xf4>
 8019cd2:	4827      	ldr	r0, [pc, #156]	@ (8019d70 <_printf_i+0x238>)
 8019cd4:	e7e9      	b.n	8019caa <_printf_i+0x172>
 8019cd6:	6823      	ldr	r3, [r4, #0]
 8019cd8:	f023 0320 	bic.w	r3, r3, #32
 8019cdc:	6023      	str	r3, [r4, #0]
 8019cde:	e7f6      	b.n	8019cce <_printf_i+0x196>
 8019ce0:	4616      	mov	r6, r2
 8019ce2:	e7bd      	b.n	8019c60 <_printf_i+0x128>
 8019ce4:	6833      	ldr	r3, [r6, #0]
 8019ce6:	6825      	ldr	r5, [r4, #0]
 8019ce8:	6961      	ldr	r1, [r4, #20]
 8019cea:	1d18      	adds	r0, r3, #4
 8019cec:	6030      	str	r0, [r6, #0]
 8019cee:	062e      	lsls	r6, r5, #24
 8019cf0:	681b      	ldr	r3, [r3, #0]
 8019cf2:	d501      	bpl.n	8019cf8 <_printf_i+0x1c0>
 8019cf4:	6019      	str	r1, [r3, #0]
 8019cf6:	e002      	b.n	8019cfe <_printf_i+0x1c6>
 8019cf8:	0668      	lsls	r0, r5, #25
 8019cfa:	d5fb      	bpl.n	8019cf4 <_printf_i+0x1bc>
 8019cfc:	8019      	strh	r1, [r3, #0]
 8019cfe:	2300      	movs	r3, #0
 8019d00:	6123      	str	r3, [r4, #16]
 8019d02:	4616      	mov	r6, r2
 8019d04:	e7bc      	b.n	8019c80 <_printf_i+0x148>
 8019d06:	6833      	ldr	r3, [r6, #0]
 8019d08:	1d1a      	adds	r2, r3, #4
 8019d0a:	6032      	str	r2, [r6, #0]
 8019d0c:	681e      	ldr	r6, [r3, #0]
 8019d0e:	6862      	ldr	r2, [r4, #4]
 8019d10:	2100      	movs	r1, #0
 8019d12:	4630      	mov	r0, r6
 8019d14:	f7e6 fb0c 	bl	8000330 <memchr>
 8019d18:	b108      	cbz	r0, 8019d1e <_printf_i+0x1e6>
 8019d1a:	1b80      	subs	r0, r0, r6
 8019d1c:	6060      	str	r0, [r4, #4]
 8019d1e:	6863      	ldr	r3, [r4, #4]
 8019d20:	6123      	str	r3, [r4, #16]
 8019d22:	2300      	movs	r3, #0
 8019d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019d28:	e7aa      	b.n	8019c80 <_printf_i+0x148>
 8019d2a:	6923      	ldr	r3, [r4, #16]
 8019d2c:	4632      	mov	r2, r6
 8019d2e:	4649      	mov	r1, r9
 8019d30:	4640      	mov	r0, r8
 8019d32:	47d0      	blx	sl
 8019d34:	3001      	adds	r0, #1
 8019d36:	d0ad      	beq.n	8019c94 <_printf_i+0x15c>
 8019d38:	6823      	ldr	r3, [r4, #0]
 8019d3a:	079b      	lsls	r3, r3, #30
 8019d3c:	d413      	bmi.n	8019d66 <_printf_i+0x22e>
 8019d3e:	68e0      	ldr	r0, [r4, #12]
 8019d40:	9b03      	ldr	r3, [sp, #12]
 8019d42:	4298      	cmp	r0, r3
 8019d44:	bfb8      	it	lt
 8019d46:	4618      	movlt	r0, r3
 8019d48:	e7a6      	b.n	8019c98 <_printf_i+0x160>
 8019d4a:	2301      	movs	r3, #1
 8019d4c:	4632      	mov	r2, r6
 8019d4e:	4649      	mov	r1, r9
 8019d50:	4640      	mov	r0, r8
 8019d52:	47d0      	blx	sl
 8019d54:	3001      	adds	r0, #1
 8019d56:	d09d      	beq.n	8019c94 <_printf_i+0x15c>
 8019d58:	3501      	adds	r5, #1
 8019d5a:	68e3      	ldr	r3, [r4, #12]
 8019d5c:	9903      	ldr	r1, [sp, #12]
 8019d5e:	1a5b      	subs	r3, r3, r1
 8019d60:	42ab      	cmp	r3, r5
 8019d62:	dcf2      	bgt.n	8019d4a <_printf_i+0x212>
 8019d64:	e7eb      	b.n	8019d3e <_printf_i+0x206>
 8019d66:	2500      	movs	r5, #0
 8019d68:	f104 0619 	add.w	r6, r4, #25
 8019d6c:	e7f5      	b.n	8019d5a <_printf_i+0x222>
 8019d6e:	bf00      	nop
 8019d70:	0801e0cb 	.word	0x0801e0cb
 8019d74:	0801e0dc 	.word	0x0801e0dc

08019d78 <std>:
 8019d78:	2300      	movs	r3, #0
 8019d7a:	b510      	push	{r4, lr}
 8019d7c:	4604      	mov	r4, r0
 8019d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8019d82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019d86:	6083      	str	r3, [r0, #8]
 8019d88:	8181      	strh	r1, [r0, #12]
 8019d8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8019d8c:	81c2      	strh	r2, [r0, #14]
 8019d8e:	6183      	str	r3, [r0, #24]
 8019d90:	4619      	mov	r1, r3
 8019d92:	2208      	movs	r2, #8
 8019d94:	305c      	adds	r0, #92	@ 0x5c
 8019d96:	f000 f914 	bl	8019fc2 <memset>
 8019d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8019dd0 <std+0x58>)
 8019d9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8019d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8019dd4 <std+0x5c>)
 8019da0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019da2:	4b0d      	ldr	r3, [pc, #52]	@ (8019dd8 <std+0x60>)
 8019da4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019da6:	4b0d      	ldr	r3, [pc, #52]	@ (8019ddc <std+0x64>)
 8019da8:	6323      	str	r3, [r4, #48]	@ 0x30
 8019daa:	4b0d      	ldr	r3, [pc, #52]	@ (8019de0 <std+0x68>)
 8019dac:	6224      	str	r4, [r4, #32]
 8019dae:	429c      	cmp	r4, r3
 8019db0:	d006      	beq.n	8019dc0 <std+0x48>
 8019db2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019db6:	4294      	cmp	r4, r2
 8019db8:	d002      	beq.n	8019dc0 <std+0x48>
 8019dba:	33d0      	adds	r3, #208	@ 0xd0
 8019dbc:	429c      	cmp	r4, r3
 8019dbe:	d105      	bne.n	8019dcc <std+0x54>
 8019dc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019dc8:	f000 b996 	b.w	801a0f8 <__retarget_lock_init_recursive>
 8019dcc:	bd10      	pop	{r4, pc}
 8019dce:	bf00      	nop
 8019dd0:	08019f3d 	.word	0x08019f3d
 8019dd4:	08019f5f 	.word	0x08019f5f
 8019dd8:	08019f97 	.word	0x08019f97
 8019ddc:	08019fbb 	.word	0x08019fbb
 8019de0:	2401526c 	.word	0x2401526c

08019de4 <stdio_exit_handler>:
 8019de4:	4a02      	ldr	r2, [pc, #8]	@ (8019df0 <stdio_exit_handler+0xc>)
 8019de6:	4903      	ldr	r1, [pc, #12]	@ (8019df4 <stdio_exit_handler+0x10>)
 8019de8:	4803      	ldr	r0, [pc, #12]	@ (8019df8 <stdio_exit_handler+0x14>)
 8019dea:	f000 b869 	b.w	8019ec0 <_fwalk_sglue>
 8019dee:	bf00      	nop
 8019df0:	24000104 	.word	0x24000104
 8019df4:	0801c2b5 	.word	0x0801c2b5
 8019df8:	24000280 	.word	0x24000280

08019dfc <cleanup_stdio>:
 8019dfc:	6841      	ldr	r1, [r0, #4]
 8019dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8019e30 <cleanup_stdio+0x34>)
 8019e00:	4299      	cmp	r1, r3
 8019e02:	b510      	push	{r4, lr}
 8019e04:	4604      	mov	r4, r0
 8019e06:	d001      	beq.n	8019e0c <cleanup_stdio+0x10>
 8019e08:	f002 fa54 	bl	801c2b4 <_fflush_r>
 8019e0c:	68a1      	ldr	r1, [r4, #8]
 8019e0e:	4b09      	ldr	r3, [pc, #36]	@ (8019e34 <cleanup_stdio+0x38>)
 8019e10:	4299      	cmp	r1, r3
 8019e12:	d002      	beq.n	8019e1a <cleanup_stdio+0x1e>
 8019e14:	4620      	mov	r0, r4
 8019e16:	f002 fa4d 	bl	801c2b4 <_fflush_r>
 8019e1a:	68e1      	ldr	r1, [r4, #12]
 8019e1c:	4b06      	ldr	r3, [pc, #24]	@ (8019e38 <cleanup_stdio+0x3c>)
 8019e1e:	4299      	cmp	r1, r3
 8019e20:	d004      	beq.n	8019e2c <cleanup_stdio+0x30>
 8019e22:	4620      	mov	r0, r4
 8019e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e28:	f002 ba44 	b.w	801c2b4 <_fflush_r>
 8019e2c:	bd10      	pop	{r4, pc}
 8019e2e:	bf00      	nop
 8019e30:	2401526c 	.word	0x2401526c
 8019e34:	240152d4 	.word	0x240152d4
 8019e38:	2401533c 	.word	0x2401533c

08019e3c <global_stdio_init.part.0>:
 8019e3c:	b510      	push	{r4, lr}
 8019e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8019e6c <global_stdio_init.part.0+0x30>)
 8019e40:	4c0b      	ldr	r4, [pc, #44]	@ (8019e70 <global_stdio_init.part.0+0x34>)
 8019e42:	4a0c      	ldr	r2, [pc, #48]	@ (8019e74 <global_stdio_init.part.0+0x38>)
 8019e44:	601a      	str	r2, [r3, #0]
 8019e46:	4620      	mov	r0, r4
 8019e48:	2200      	movs	r2, #0
 8019e4a:	2104      	movs	r1, #4
 8019e4c:	f7ff ff94 	bl	8019d78 <std>
 8019e50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019e54:	2201      	movs	r2, #1
 8019e56:	2109      	movs	r1, #9
 8019e58:	f7ff ff8e 	bl	8019d78 <std>
 8019e5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019e60:	2202      	movs	r2, #2
 8019e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e66:	2112      	movs	r1, #18
 8019e68:	f7ff bf86 	b.w	8019d78 <std>
 8019e6c:	240153a4 	.word	0x240153a4
 8019e70:	2401526c 	.word	0x2401526c
 8019e74:	08019de5 	.word	0x08019de5

08019e78 <__sfp_lock_acquire>:
 8019e78:	4801      	ldr	r0, [pc, #4]	@ (8019e80 <__sfp_lock_acquire+0x8>)
 8019e7a:	f000 b93e 	b.w	801a0fa <__retarget_lock_acquire_recursive>
 8019e7e:	bf00      	nop
 8019e80:	240153ad 	.word	0x240153ad

08019e84 <__sfp_lock_release>:
 8019e84:	4801      	ldr	r0, [pc, #4]	@ (8019e8c <__sfp_lock_release+0x8>)
 8019e86:	f000 b939 	b.w	801a0fc <__retarget_lock_release_recursive>
 8019e8a:	bf00      	nop
 8019e8c:	240153ad 	.word	0x240153ad

08019e90 <__sinit>:
 8019e90:	b510      	push	{r4, lr}
 8019e92:	4604      	mov	r4, r0
 8019e94:	f7ff fff0 	bl	8019e78 <__sfp_lock_acquire>
 8019e98:	6a23      	ldr	r3, [r4, #32]
 8019e9a:	b11b      	cbz	r3, 8019ea4 <__sinit+0x14>
 8019e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019ea0:	f7ff bff0 	b.w	8019e84 <__sfp_lock_release>
 8019ea4:	4b04      	ldr	r3, [pc, #16]	@ (8019eb8 <__sinit+0x28>)
 8019ea6:	6223      	str	r3, [r4, #32]
 8019ea8:	4b04      	ldr	r3, [pc, #16]	@ (8019ebc <__sinit+0x2c>)
 8019eaa:	681b      	ldr	r3, [r3, #0]
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d1f5      	bne.n	8019e9c <__sinit+0xc>
 8019eb0:	f7ff ffc4 	bl	8019e3c <global_stdio_init.part.0>
 8019eb4:	e7f2      	b.n	8019e9c <__sinit+0xc>
 8019eb6:	bf00      	nop
 8019eb8:	08019dfd 	.word	0x08019dfd
 8019ebc:	240153a4 	.word	0x240153a4

08019ec0 <_fwalk_sglue>:
 8019ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ec4:	4607      	mov	r7, r0
 8019ec6:	4688      	mov	r8, r1
 8019ec8:	4614      	mov	r4, r2
 8019eca:	2600      	movs	r6, #0
 8019ecc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019ed0:	f1b9 0901 	subs.w	r9, r9, #1
 8019ed4:	d505      	bpl.n	8019ee2 <_fwalk_sglue+0x22>
 8019ed6:	6824      	ldr	r4, [r4, #0]
 8019ed8:	2c00      	cmp	r4, #0
 8019eda:	d1f7      	bne.n	8019ecc <_fwalk_sglue+0xc>
 8019edc:	4630      	mov	r0, r6
 8019ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019ee2:	89ab      	ldrh	r3, [r5, #12]
 8019ee4:	2b01      	cmp	r3, #1
 8019ee6:	d907      	bls.n	8019ef8 <_fwalk_sglue+0x38>
 8019ee8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019eec:	3301      	adds	r3, #1
 8019eee:	d003      	beq.n	8019ef8 <_fwalk_sglue+0x38>
 8019ef0:	4629      	mov	r1, r5
 8019ef2:	4638      	mov	r0, r7
 8019ef4:	47c0      	blx	r8
 8019ef6:	4306      	orrs	r6, r0
 8019ef8:	3568      	adds	r5, #104	@ 0x68
 8019efa:	e7e9      	b.n	8019ed0 <_fwalk_sglue+0x10>

08019efc <siprintf>:
 8019efc:	b40e      	push	{r1, r2, r3}
 8019efe:	b500      	push	{lr}
 8019f00:	b09c      	sub	sp, #112	@ 0x70
 8019f02:	ab1d      	add	r3, sp, #116	@ 0x74
 8019f04:	9002      	str	r0, [sp, #8]
 8019f06:	9006      	str	r0, [sp, #24]
 8019f08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019f0c:	4809      	ldr	r0, [pc, #36]	@ (8019f34 <siprintf+0x38>)
 8019f0e:	9107      	str	r1, [sp, #28]
 8019f10:	9104      	str	r1, [sp, #16]
 8019f12:	4909      	ldr	r1, [pc, #36]	@ (8019f38 <siprintf+0x3c>)
 8019f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8019f18:	9105      	str	r1, [sp, #20]
 8019f1a:	6800      	ldr	r0, [r0, #0]
 8019f1c:	9301      	str	r3, [sp, #4]
 8019f1e:	a902      	add	r1, sp, #8
 8019f20:	f002 f848 	bl	801bfb4 <_svfiprintf_r>
 8019f24:	9b02      	ldr	r3, [sp, #8]
 8019f26:	2200      	movs	r2, #0
 8019f28:	701a      	strb	r2, [r3, #0]
 8019f2a:	b01c      	add	sp, #112	@ 0x70
 8019f2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f30:	b003      	add	sp, #12
 8019f32:	4770      	bx	lr
 8019f34:	2400027c 	.word	0x2400027c
 8019f38:	ffff0208 	.word	0xffff0208

08019f3c <__sread>:
 8019f3c:	b510      	push	{r4, lr}
 8019f3e:	460c      	mov	r4, r1
 8019f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f44:	f000 f88a 	bl	801a05c <_read_r>
 8019f48:	2800      	cmp	r0, #0
 8019f4a:	bfab      	itete	ge
 8019f4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019f4e:	89a3      	ldrhlt	r3, [r4, #12]
 8019f50:	181b      	addge	r3, r3, r0
 8019f52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019f56:	bfac      	ite	ge
 8019f58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019f5a:	81a3      	strhlt	r3, [r4, #12]
 8019f5c:	bd10      	pop	{r4, pc}

08019f5e <__swrite>:
 8019f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f62:	461f      	mov	r7, r3
 8019f64:	898b      	ldrh	r3, [r1, #12]
 8019f66:	05db      	lsls	r3, r3, #23
 8019f68:	4605      	mov	r5, r0
 8019f6a:	460c      	mov	r4, r1
 8019f6c:	4616      	mov	r6, r2
 8019f6e:	d505      	bpl.n	8019f7c <__swrite+0x1e>
 8019f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f74:	2302      	movs	r3, #2
 8019f76:	2200      	movs	r2, #0
 8019f78:	f000 f85e 	bl	801a038 <_lseek_r>
 8019f7c:	89a3      	ldrh	r3, [r4, #12]
 8019f7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019f82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019f86:	81a3      	strh	r3, [r4, #12]
 8019f88:	4632      	mov	r2, r6
 8019f8a:	463b      	mov	r3, r7
 8019f8c:	4628      	mov	r0, r5
 8019f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019f92:	f000 b875 	b.w	801a080 <_write_r>

08019f96 <__sseek>:
 8019f96:	b510      	push	{r4, lr}
 8019f98:	460c      	mov	r4, r1
 8019f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f9e:	f000 f84b 	bl	801a038 <_lseek_r>
 8019fa2:	1c43      	adds	r3, r0, #1
 8019fa4:	89a3      	ldrh	r3, [r4, #12]
 8019fa6:	bf15      	itete	ne
 8019fa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019faa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019fae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019fb2:	81a3      	strheq	r3, [r4, #12]
 8019fb4:	bf18      	it	ne
 8019fb6:	81a3      	strhne	r3, [r4, #12]
 8019fb8:	bd10      	pop	{r4, pc}

08019fba <__sclose>:
 8019fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fbe:	f000 b82b 	b.w	801a018 <_close_r>

08019fc2 <memset>:
 8019fc2:	4402      	add	r2, r0
 8019fc4:	4603      	mov	r3, r0
 8019fc6:	4293      	cmp	r3, r2
 8019fc8:	d100      	bne.n	8019fcc <memset+0xa>
 8019fca:	4770      	bx	lr
 8019fcc:	f803 1b01 	strb.w	r1, [r3], #1
 8019fd0:	e7f9      	b.n	8019fc6 <memset+0x4>

08019fd2 <strchr>:
 8019fd2:	b2c9      	uxtb	r1, r1
 8019fd4:	4603      	mov	r3, r0
 8019fd6:	4618      	mov	r0, r3
 8019fd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019fdc:	b112      	cbz	r2, 8019fe4 <strchr+0x12>
 8019fde:	428a      	cmp	r2, r1
 8019fe0:	d1f9      	bne.n	8019fd6 <strchr+0x4>
 8019fe2:	4770      	bx	lr
 8019fe4:	2900      	cmp	r1, #0
 8019fe6:	bf18      	it	ne
 8019fe8:	2000      	movne	r0, #0
 8019fea:	4770      	bx	lr

08019fec <strncmp>:
 8019fec:	b510      	push	{r4, lr}
 8019fee:	b16a      	cbz	r2, 801a00c <strncmp+0x20>
 8019ff0:	3901      	subs	r1, #1
 8019ff2:	1884      	adds	r4, r0, r2
 8019ff4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019ff8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019ffc:	429a      	cmp	r2, r3
 8019ffe:	d103      	bne.n	801a008 <strncmp+0x1c>
 801a000:	42a0      	cmp	r0, r4
 801a002:	d001      	beq.n	801a008 <strncmp+0x1c>
 801a004:	2a00      	cmp	r2, #0
 801a006:	d1f5      	bne.n	8019ff4 <strncmp+0x8>
 801a008:	1ad0      	subs	r0, r2, r3
 801a00a:	bd10      	pop	{r4, pc}
 801a00c:	4610      	mov	r0, r2
 801a00e:	e7fc      	b.n	801a00a <strncmp+0x1e>

0801a010 <_localeconv_r>:
 801a010:	4800      	ldr	r0, [pc, #0]	@ (801a014 <_localeconv_r+0x4>)
 801a012:	4770      	bx	lr
 801a014:	24000200 	.word	0x24000200

0801a018 <_close_r>:
 801a018:	b538      	push	{r3, r4, r5, lr}
 801a01a:	4d06      	ldr	r5, [pc, #24]	@ (801a034 <_close_r+0x1c>)
 801a01c:	2300      	movs	r3, #0
 801a01e:	4604      	mov	r4, r0
 801a020:	4608      	mov	r0, r1
 801a022:	602b      	str	r3, [r5, #0]
 801a024:	f7e8 fedc 	bl	8002de0 <_close>
 801a028:	1c43      	adds	r3, r0, #1
 801a02a:	d102      	bne.n	801a032 <_close_r+0x1a>
 801a02c:	682b      	ldr	r3, [r5, #0]
 801a02e:	b103      	cbz	r3, 801a032 <_close_r+0x1a>
 801a030:	6023      	str	r3, [r4, #0]
 801a032:	bd38      	pop	{r3, r4, r5, pc}
 801a034:	240153a8 	.word	0x240153a8

0801a038 <_lseek_r>:
 801a038:	b538      	push	{r3, r4, r5, lr}
 801a03a:	4d07      	ldr	r5, [pc, #28]	@ (801a058 <_lseek_r+0x20>)
 801a03c:	4604      	mov	r4, r0
 801a03e:	4608      	mov	r0, r1
 801a040:	4611      	mov	r1, r2
 801a042:	2200      	movs	r2, #0
 801a044:	602a      	str	r2, [r5, #0]
 801a046:	461a      	mov	r2, r3
 801a048:	f7e8 fef1 	bl	8002e2e <_lseek>
 801a04c:	1c43      	adds	r3, r0, #1
 801a04e:	d102      	bne.n	801a056 <_lseek_r+0x1e>
 801a050:	682b      	ldr	r3, [r5, #0]
 801a052:	b103      	cbz	r3, 801a056 <_lseek_r+0x1e>
 801a054:	6023      	str	r3, [r4, #0]
 801a056:	bd38      	pop	{r3, r4, r5, pc}
 801a058:	240153a8 	.word	0x240153a8

0801a05c <_read_r>:
 801a05c:	b538      	push	{r3, r4, r5, lr}
 801a05e:	4d07      	ldr	r5, [pc, #28]	@ (801a07c <_read_r+0x20>)
 801a060:	4604      	mov	r4, r0
 801a062:	4608      	mov	r0, r1
 801a064:	4611      	mov	r1, r2
 801a066:	2200      	movs	r2, #0
 801a068:	602a      	str	r2, [r5, #0]
 801a06a:	461a      	mov	r2, r3
 801a06c:	f7e8 fe7f 	bl	8002d6e <_read>
 801a070:	1c43      	adds	r3, r0, #1
 801a072:	d102      	bne.n	801a07a <_read_r+0x1e>
 801a074:	682b      	ldr	r3, [r5, #0]
 801a076:	b103      	cbz	r3, 801a07a <_read_r+0x1e>
 801a078:	6023      	str	r3, [r4, #0]
 801a07a:	bd38      	pop	{r3, r4, r5, pc}
 801a07c:	240153a8 	.word	0x240153a8

0801a080 <_write_r>:
 801a080:	b538      	push	{r3, r4, r5, lr}
 801a082:	4d07      	ldr	r5, [pc, #28]	@ (801a0a0 <_write_r+0x20>)
 801a084:	4604      	mov	r4, r0
 801a086:	4608      	mov	r0, r1
 801a088:	4611      	mov	r1, r2
 801a08a:	2200      	movs	r2, #0
 801a08c:	602a      	str	r2, [r5, #0]
 801a08e:	461a      	mov	r2, r3
 801a090:	f7e8 fe8a 	bl	8002da8 <_write>
 801a094:	1c43      	adds	r3, r0, #1
 801a096:	d102      	bne.n	801a09e <_write_r+0x1e>
 801a098:	682b      	ldr	r3, [r5, #0]
 801a09a:	b103      	cbz	r3, 801a09e <_write_r+0x1e>
 801a09c:	6023      	str	r3, [r4, #0]
 801a09e:	bd38      	pop	{r3, r4, r5, pc}
 801a0a0:	240153a8 	.word	0x240153a8

0801a0a4 <__errno>:
 801a0a4:	4b01      	ldr	r3, [pc, #4]	@ (801a0ac <__errno+0x8>)
 801a0a6:	6818      	ldr	r0, [r3, #0]
 801a0a8:	4770      	bx	lr
 801a0aa:	bf00      	nop
 801a0ac:	2400027c 	.word	0x2400027c

0801a0b0 <__libc_init_array>:
 801a0b0:	b570      	push	{r4, r5, r6, lr}
 801a0b2:	4d0d      	ldr	r5, [pc, #52]	@ (801a0e8 <__libc_init_array+0x38>)
 801a0b4:	4c0d      	ldr	r4, [pc, #52]	@ (801a0ec <__libc_init_array+0x3c>)
 801a0b6:	1b64      	subs	r4, r4, r5
 801a0b8:	10a4      	asrs	r4, r4, #2
 801a0ba:	2600      	movs	r6, #0
 801a0bc:	42a6      	cmp	r6, r4
 801a0be:	d109      	bne.n	801a0d4 <__libc_init_array+0x24>
 801a0c0:	4d0b      	ldr	r5, [pc, #44]	@ (801a0f0 <__libc_init_array+0x40>)
 801a0c2:	4c0c      	ldr	r4, [pc, #48]	@ (801a0f4 <__libc_init_array+0x44>)
 801a0c4:	f003 fb18 	bl	801d6f8 <_init>
 801a0c8:	1b64      	subs	r4, r4, r5
 801a0ca:	10a4      	asrs	r4, r4, #2
 801a0cc:	2600      	movs	r6, #0
 801a0ce:	42a6      	cmp	r6, r4
 801a0d0:	d105      	bne.n	801a0de <__libc_init_array+0x2e>
 801a0d2:	bd70      	pop	{r4, r5, r6, pc}
 801a0d4:	f855 3b04 	ldr.w	r3, [r5], #4
 801a0d8:	4798      	blx	r3
 801a0da:	3601      	adds	r6, #1
 801a0dc:	e7ee      	b.n	801a0bc <__libc_init_array+0xc>
 801a0de:	f855 3b04 	ldr.w	r3, [r5], #4
 801a0e2:	4798      	blx	r3
 801a0e4:	3601      	adds	r6, #1
 801a0e6:	e7f2      	b.n	801a0ce <__libc_init_array+0x1e>
 801a0e8:	0801e6a8 	.word	0x0801e6a8
 801a0ec:	0801e6a8 	.word	0x0801e6a8
 801a0f0:	0801e6a8 	.word	0x0801e6a8
 801a0f4:	0801e6ac 	.word	0x0801e6ac

0801a0f8 <__retarget_lock_init_recursive>:
 801a0f8:	4770      	bx	lr

0801a0fa <__retarget_lock_acquire_recursive>:
 801a0fa:	4770      	bx	lr

0801a0fc <__retarget_lock_release_recursive>:
 801a0fc:	4770      	bx	lr

0801a0fe <memcpy>:
 801a0fe:	440a      	add	r2, r1
 801a100:	4291      	cmp	r1, r2
 801a102:	f100 33ff 	add.w	r3, r0, #4294967295
 801a106:	d100      	bne.n	801a10a <memcpy+0xc>
 801a108:	4770      	bx	lr
 801a10a:	b510      	push	{r4, lr}
 801a10c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a110:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a114:	4291      	cmp	r1, r2
 801a116:	d1f9      	bne.n	801a10c <memcpy+0xe>
 801a118:	bd10      	pop	{r4, pc}
 801a11a:	0000      	movs	r0, r0
 801a11c:	0000      	movs	r0, r0
	...

0801a120 <nan>:
 801a120:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a128 <nan+0x8>
 801a124:	4770      	bx	lr
 801a126:	bf00      	nop
 801a128:	00000000 	.word	0x00000000
 801a12c:	7ff80000 	.word	0x7ff80000

0801a130 <quorem>:
 801a130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a134:	6903      	ldr	r3, [r0, #16]
 801a136:	690c      	ldr	r4, [r1, #16]
 801a138:	42a3      	cmp	r3, r4
 801a13a:	4607      	mov	r7, r0
 801a13c:	db7e      	blt.n	801a23c <quorem+0x10c>
 801a13e:	3c01      	subs	r4, #1
 801a140:	f101 0814 	add.w	r8, r1, #20
 801a144:	00a3      	lsls	r3, r4, #2
 801a146:	f100 0514 	add.w	r5, r0, #20
 801a14a:	9300      	str	r3, [sp, #0]
 801a14c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a150:	9301      	str	r3, [sp, #4]
 801a152:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a156:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a15a:	3301      	adds	r3, #1
 801a15c:	429a      	cmp	r2, r3
 801a15e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a162:	fbb2 f6f3 	udiv	r6, r2, r3
 801a166:	d32e      	bcc.n	801a1c6 <quorem+0x96>
 801a168:	f04f 0a00 	mov.w	sl, #0
 801a16c:	46c4      	mov	ip, r8
 801a16e:	46ae      	mov	lr, r5
 801a170:	46d3      	mov	fp, sl
 801a172:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a176:	b298      	uxth	r0, r3
 801a178:	fb06 a000 	mla	r0, r6, r0, sl
 801a17c:	0c02      	lsrs	r2, r0, #16
 801a17e:	0c1b      	lsrs	r3, r3, #16
 801a180:	fb06 2303 	mla	r3, r6, r3, r2
 801a184:	f8de 2000 	ldr.w	r2, [lr]
 801a188:	b280      	uxth	r0, r0
 801a18a:	b292      	uxth	r2, r2
 801a18c:	1a12      	subs	r2, r2, r0
 801a18e:	445a      	add	r2, fp
 801a190:	f8de 0000 	ldr.w	r0, [lr]
 801a194:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a198:	b29b      	uxth	r3, r3
 801a19a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a19e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a1a2:	b292      	uxth	r2, r2
 801a1a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a1a8:	45e1      	cmp	r9, ip
 801a1aa:	f84e 2b04 	str.w	r2, [lr], #4
 801a1ae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a1b2:	d2de      	bcs.n	801a172 <quorem+0x42>
 801a1b4:	9b00      	ldr	r3, [sp, #0]
 801a1b6:	58eb      	ldr	r3, [r5, r3]
 801a1b8:	b92b      	cbnz	r3, 801a1c6 <quorem+0x96>
 801a1ba:	9b01      	ldr	r3, [sp, #4]
 801a1bc:	3b04      	subs	r3, #4
 801a1be:	429d      	cmp	r5, r3
 801a1c0:	461a      	mov	r2, r3
 801a1c2:	d32f      	bcc.n	801a224 <quorem+0xf4>
 801a1c4:	613c      	str	r4, [r7, #16]
 801a1c6:	4638      	mov	r0, r7
 801a1c8:	f001 fca0 	bl	801bb0c <__mcmp>
 801a1cc:	2800      	cmp	r0, #0
 801a1ce:	db25      	blt.n	801a21c <quorem+0xec>
 801a1d0:	4629      	mov	r1, r5
 801a1d2:	2000      	movs	r0, #0
 801a1d4:	f858 2b04 	ldr.w	r2, [r8], #4
 801a1d8:	f8d1 c000 	ldr.w	ip, [r1]
 801a1dc:	fa1f fe82 	uxth.w	lr, r2
 801a1e0:	fa1f f38c 	uxth.w	r3, ip
 801a1e4:	eba3 030e 	sub.w	r3, r3, lr
 801a1e8:	4403      	add	r3, r0
 801a1ea:	0c12      	lsrs	r2, r2, #16
 801a1ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a1f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a1f4:	b29b      	uxth	r3, r3
 801a1f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a1fa:	45c1      	cmp	r9, r8
 801a1fc:	f841 3b04 	str.w	r3, [r1], #4
 801a200:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a204:	d2e6      	bcs.n	801a1d4 <quorem+0xa4>
 801a206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a20a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a20e:	b922      	cbnz	r2, 801a21a <quorem+0xea>
 801a210:	3b04      	subs	r3, #4
 801a212:	429d      	cmp	r5, r3
 801a214:	461a      	mov	r2, r3
 801a216:	d30b      	bcc.n	801a230 <quorem+0x100>
 801a218:	613c      	str	r4, [r7, #16]
 801a21a:	3601      	adds	r6, #1
 801a21c:	4630      	mov	r0, r6
 801a21e:	b003      	add	sp, #12
 801a220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a224:	6812      	ldr	r2, [r2, #0]
 801a226:	3b04      	subs	r3, #4
 801a228:	2a00      	cmp	r2, #0
 801a22a:	d1cb      	bne.n	801a1c4 <quorem+0x94>
 801a22c:	3c01      	subs	r4, #1
 801a22e:	e7c6      	b.n	801a1be <quorem+0x8e>
 801a230:	6812      	ldr	r2, [r2, #0]
 801a232:	3b04      	subs	r3, #4
 801a234:	2a00      	cmp	r2, #0
 801a236:	d1ef      	bne.n	801a218 <quorem+0xe8>
 801a238:	3c01      	subs	r4, #1
 801a23a:	e7ea      	b.n	801a212 <quorem+0xe2>
 801a23c:	2000      	movs	r0, #0
 801a23e:	e7ee      	b.n	801a21e <quorem+0xee>

0801a240 <_dtoa_r>:
 801a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a244:	ed2d 8b02 	vpush	{d8}
 801a248:	69c7      	ldr	r7, [r0, #28]
 801a24a:	b091      	sub	sp, #68	@ 0x44
 801a24c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a250:	ec55 4b10 	vmov	r4, r5, d0
 801a254:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801a256:	9107      	str	r1, [sp, #28]
 801a258:	4681      	mov	r9, r0
 801a25a:	9209      	str	r2, [sp, #36]	@ 0x24
 801a25c:	930d      	str	r3, [sp, #52]	@ 0x34
 801a25e:	b97f      	cbnz	r7, 801a280 <_dtoa_r+0x40>
 801a260:	2010      	movs	r0, #16
 801a262:	f001 f8c7 	bl	801b3f4 <malloc>
 801a266:	4602      	mov	r2, r0
 801a268:	f8c9 001c 	str.w	r0, [r9, #28]
 801a26c:	b920      	cbnz	r0, 801a278 <_dtoa_r+0x38>
 801a26e:	4ba0      	ldr	r3, [pc, #640]	@ (801a4f0 <_dtoa_r+0x2b0>)
 801a270:	21ef      	movs	r1, #239	@ 0xef
 801a272:	48a0      	ldr	r0, [pc, #640]	@ (801a4f4 <_dtoa_r+0x2b4>)
 801a274:	f002 f870 	bl	801c358 <__assert_func>
 801a278:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a27c:	6007      	str	r7, [r0, #0]
 801a27e:	60c7      	str	r7, [r0, #12]
 801a280:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a284:	6819      	ldr	r1, [r3, #0]
 801a286:	b159      	cbz	r1, 801a2a0 <_dtoa_r+0x60>
 801a288:	685a      	ldr	r2, [r3, #4]
 801a28a:	604a      	str	r2, [r1, #4]
 801a28c:	2301      	movs	r3, #1
 801a28e:	4093      	lsls	r3, r2
 801a290:	608b      	str	r3, [r1, #8]
 801a292:	4648      	mov	r0, r9
 801a294:	f001 f9b6 	bl	801b604 <_Bfree>
 801a298:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a29c:	2200      	movs	r2, #0
 801a29e:	601a      	str	r2, [r3, #0]
 801a2a0:	1e2b      	subs	r3, r5, #0
 801a2a2:	bfbb      	ittet	lt
 801a2a4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a2a8:	9303      	strlt	r3, [sp, #12]
 801a2aa:	2300      	movge	r3, #0
 801a2ac:	2201      	movlt	r2, #1
 801a2ae:	bfac      	ite	ge
 801a2b0:	6033      	strge	r3, [r6, #0]
 801a2b2:	6032      	strlt	r2, [r6, #0]
 801a2b4:	4b90      	ldr	r3, [pc, #576]	@ (801a4f8 <_dtoa_r+0x2b8>)
 801a2b6:	9e03      	ldr	r6, [sp, #12]
 801a2b8:	43b3      	bics	r3, r6
 801a2ba:	d110      	bne.n	801a2de <_dtoa_r+0x9e>
 801a2bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a2be:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a2c2:	6013      	str	r3, [r2, #0]
 801a2c4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801a2c8:	4323      	orrs	r3, r4
 801a2ca:	f000 84de 	beq.w	801ac8a <_dtoa_r+0xa4a>
 801a2ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a2d0:	4f8a      	ldr	r7, [pc, #552]	@ (801a4fc <_dtoa_r+0x2bc>)
 801a2d2:	2b00      	cmp	r3, #0
 801a2d4:	f000 84e0 	beq.w	801ac98 <_dtoa_r+0xa58>
 801a2d8:	1cfb      	adds	r3, r7, #3
 801a2da:	f000 bcdb 	b.w	801ac94 <_dtoa_r+0xa54>
 801a2de:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a2e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a2e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2ea:	d10a      	bne.n	801a302 <_dtoa_r+0xc2>
 801a2ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a2ee:	2301      	movs	r3, #1
 801a2f0:	6013      	str	r3, [r2, #0]
 801a2f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a2f4:	b113      	cbz	r3, 801a2fc <_dtoa_r+0xbc>
 801a2f6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a2f8:	4b81      	ldr	r3, [pc, #516]	@ (801a500 <_dtoa_r+0x2c0>)
 801a2fa:	6013      	str	r3, [r2, #0]
 801a2fc:	4f81      	ldr	r7, [pc, #516]	@ (801a504 <_dtoa_r+0x2c4>)
 801a2fe:	f000 bccb 	b.w	801ac98 <_dtoa_r+0xa58>
 801a302:	aa0e      	add	r2, sp, #56	@ 0x38
 801a304:	a90f      	add	r1, sp, #60	@ 0x3c
 801a306:	4648      	mov	r0, r9
 801a308:	eeb0 0b48 	vmov.f64	d0, d8
 801a30c:	f001 fd1e 	bl	801bd4c <__d2b>
 801a310:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801a314:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a316:	9001      	str	r0, [sp, #4]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d045      	beq.n	801a3a8 <_dtoa_r+0x168>
 801a31c:	eeb0 7b48 	vmov.f64	d7, d8
 801a320:	ee18 1a90 	vmov	r1, s17
 801a324:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a328:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801a32c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801a330:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801a334:	2500      	movs	r5, #0
 801a336:	ee07 1a90 	vmov	s15, r1
 801a33a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801a33e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a4d8 <_dtoa_r+0x298>
 801a342:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a346:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a4e0 <_dtoa_r+0x2a0>
 801a34a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a34e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a4e8 <_dtoa_r+0x2a8>
 801a352:	ee07 3a90 	vmov	s15, r3
 801a356:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a35a:	eeb0 7b46 	vmov.f64	d7, d6
 801a35e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a362:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a366:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a36a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a36e:	ee16 8a90 	vmov	r8, s13
 801a372:	d508      	bpl.n	801a386 <_dtoa_r+0x146>
 801a374:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a378:	eeb4 6b47 	vcmp.f64	d6, d7
 801a37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a380:	bf18      	it	ne
 801a382:	f108 38ff 	addne.w	r8, r8, #4294967295
 801a386:	f1b8 0f16 	cmp.w	r8, #22
 801a38a:	d82b      	bhi.n	801a3e4 <_dtoa_r+0x1a4>
 801a38c:	495e      	ldr	r1, [pc, #376]	@ (801a508 <_dtoa_r+0x2c8>)
 801a38e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801a392:	ed91 7b00 	vldr	d7, [r1]
 801a396:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a39a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a39e:	d501      	bpl.n	801a3a4 <_dtoa_r+0x164>
 801a3a0:	f108 38ff 	add.w	r8, r8, #4294967295
 801a3a4:	2100      	movs	r1, #0
 801a3a6:	e01e      	b.n	801a3e6 <_dtoa_r+0x1a6>
 801a3a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a3aa:	4413      	add	r3, r2
 801a3ac:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801a3b0:	2920      	cmp	r1, #32
 801a3b2:	bfc1      	itttt	gt
 801a3b4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801a3b8:	408e      	lslgt	r6, r1
 801a3ba:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801a3be:	fa24 f101 	lsrgt.w	r1, r4, r1
 801a3c2:	bfd6      	itet	le
 801a3c4:	f1c1 0120 	rsble	r1, r1, #32
 801a3c8:	4331      	orrgt	r1, r6
 801a3ca:	fa04 f101 	lslle.w	r1, r4, r1
 801a3ce:	ee07 1a90 	vmov	s15, r1
 801a3d2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a3d6:	3b01      	subs	r3, #1
 801a3d8:	ee17 1a90 	vmov	r1, s15
 801a3dc:	2501      	movs	r5, #1
 801a3de:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801a3e2:	e7a8      	b.n	801a336 <_dtoa_r+0xf6>
 801a3e4:	2101      	movs	r1, #1
 801a3e6:	1ad2      	subs	r2, r2, r3
 801a3e8:	1e53      	subs	r3, r2, #1
 801a3ea:	9306      	str	r3, [sp, #24]
 801a3ec:	bf45      	ittet	mi
 801a3ee:	f1c2 0301 	rsbmi	r3, r2, #1
 801a3f2:	9305      	strmi	r3, [sp, #20]
 801a3f4:	2300      	movpl	r3, #0
 801a3f6:	2300      	movmi	r3, #0
 801a3f8:	bf4c      	ite	mi
 801a3fa:	9306      	strmi	r3, [sp, #24]
 801a3fc:	9305      	strpl	r3, [sp, #20]
 801a3fe:	f1b8 0f00 	cmp.w	r8, #0
 801a402:	910c      	str	r1, [sp, #48]	@ 0x30
 801a404:	db18      	blt.n	801a438 <_dtoa_r+0x1f8>
 801a406:	9b06      	ldr	r3, [sp, #24]
 801a408:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801a40c:	4443      	add	r3, r8
 801a40e:	9306      	str	r3, [sp, #24]
 801a410:	2300      	movs	r3, #0
 801a412:	9a07      	ldr	r2, [sp, #28]
 801a414:	2a09      	cmp	r2, #9
 801a416:	d849      	bhi.n	801a4ac <_dtoa_r+0x26c>
 801a418:	2a05      	cmp	r2, #5
 801a41a:	bfc4      	itt	gt
 801a41c:	3a04      	subgt	r2, #4
 801a41e:	9207      	strgt	r2, [sp, #28]
 801a420:	9a07      	ldr	r2, [sp, #28]
 801a422:	f1a2 0202 	sub.w	r2, r2, #2
 801a426:	bfcc      	ite	gt
 801a428:	2400      	movgt	r4, #0
 801a42a:	2401      	movle	r4, #1
 801a42c:	2a03      	cmp	r2, #3
 801a42e:	d848      	bhi.n	801a4c2 <_dtoa_r+0x282>
 801a430:	e8df f002 	tbb	[pc, r2]
 801a434:	3a2c2e0b 	.word	0x3a2c2e0b
 801a438:	9b05      	ldr	r3, [sp, #20]
 801a43a:	2200      	movs	r2, #0
 801a43c:	eba3 0308 	sub.w	r3, r3, r8
 801a440:	9305      	str	r3, [sp, #20]
 801a442:	920a      	str	r2, [sp, #40]	@ 0x28
 801a444:	f1c8 0300 	rsb	r3, r8, #0
 801a448:	e7e3      	b.n	801a412 <_dtoa_r+0x1d2>
 801a44a:	2200      	movs	r2, #0
 801a44c:	9208      	str	r2, [sp, #32]
 801a44e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a450:	2a00      	cmp	r2, #0
 801a452:	dc39      	bgt.n	801a4c8 <_dtoa_r+0x288>
 801a454:	f04f 0b01 	mov.w	fp, #1
 801a458:	46da      	mov	sl, fp
 801a45a:	465a      	mov	r2, fp
 801a45c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801a460:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801a464:	2100      	movs	r1, #0
 801a466:	2004      	movs	r0, #4
 801a468:	f100 0614 	add.w	r6, r0, #20
 801a46c:	4296      	cmp	r6, r2
 801a46e:	d930      	bls.n	801a4d2 <_dtoa_r+0x292>
 801a470:	6079      	str	r1, [r7, #4]
 801a472:	4648      	mov	r0, r9
 801a474:	9304      	str	r3, [sp, #16]
 801a476:	f001 f885 	bl	801b584 <_Balloc>
 801a47a:	9b04      	ldr	r3, [sp, #16]
 801a47c:	4607      	mov	r7, r0
 801a47e:	2800      	cmp	r0, #0
 801a480:	d146      	bne.n	801a510 <_dtoa_r+0x2d0>
 801a482:	4b22      	ldr	r3, [pc, #136]	@ (801a50c <_dtoa_r+0x2cc>)
 801a484:	4602      	mov	r2, r0
 801a486:	f240 11af 	movw	r1, #431	@ 0x1af
 801a48a:	e6f2      	b.n	801a272 <_dtoa_r+0x32>
 801a48c:	2201      	movs	r2, #1
 801a48e:	e7dd      	b.n	801a44c <_dtoa_r+0x20c>
 801a490:	2200      	movs	r2, #0
 801a492:	9208      	str	r2, [sp, #32]
 801a494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a496:	eb08 0b02 	add.w	fp, r8, r2
 801a49a:	f10b 0a01 	add.w	sl, fp, #1
 801a49e:	4652      	mov	r2, sl
 801a4a0:	2a01      	cmp	r2, #1
 801a4a2:	bfb8      	it	lt
 801a4a4:	2201      	movlt	r2, #1
 801a4a6:	e7db      	b.n	801a460 <_dtoa_r+0x220>
 801a4a8:	2201      	movs	r2, #1
 801a4aa:	e7f2      	b.n	801a492 <_dtoa_r+0x252>
 801a4ac:	2401      	movs	r4, #1
 801a4ae:	2200      	movs	r2, #0
 801a4b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a4b4:	f04f 3bff 	mov.w	fp, #4294967295
 801a4b8:	2100      	movs	r1, #0
 801a4ba:	46da      	mov	sl, fp
 801a4bc:	2212      	movs	r2, #18
 801a4be:	9109      	str	r1, [sp, #36]	@ 0x24
 801a4c0:	e7ce      	b.n	801a460 <_dtoa_r+0x220>
 801a4c2:	2201      	movs	r2, #1
 801a4c4:	9208      	str	r2, [sp, #32]
 801a4c6:	e7f5      	b.n	801a4b4 <_dtoa_r+0x274>
 801a4c8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801a4cc:	46da      	mov	sl, fp
 801a4ce:	465a      	mov	r2, fp
 801a4d0:	e7c6      	b.n	801a460 <_dtoa_r+0x220>
 801a4d2:	3101      	adds	r1, #1
 801a4d4:	0040      	lsls	r0, r0, #1
 801a4d6:	e7c7      	b.n	801a468 <_dtoa_r+0x228>
 801a4d8:	636f4361 	.word	0x636f4361
 801a4dc:	3fd287a7 	.word	0x3fd287a7
 801a4e0:	8b60c8b3 	.word	0x8b60c8b3
 801a4e4:	3fc68a28 	.word	0x3fc68a28
 801a4e8:	509f79fb 	.word	0x509f79fb
 801a4ec:	3fd34413 	.word	0x3fd34413
 801a4f0:	0801e102 	.word	0x0801e102
 801a4f4:	0801e119 	.word	0x0801e119
 801a4f8:	7ff00000 	.word	0x7ff00000
 801a4fc:	0801e0fe 	.word	0x0801e0fe
 801a500:	0801e0ca 	.word	0x0801e0ca
 801a504:	0801e0c9 	.word	0x0801e0c9
 801a508:	0801e270 	.word	0x0801e270
 801a50c:	0801e171 	.word	0x0801e171
 801a510:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a514:	f1ba 0f0e 	cmp.w	sl, #14
 801a518:	6010      	str	r0, [r2, #0]
 801a51a:	d86f      	bhi.n	801a5fc <_dtoa_r+0x3bc>
 801a51c:	2c00      	cmp	r4, #0
 801a51e:	d06d      	beq.n	801a5fc <_dtoa_r+0x3bc>
 801a520:	f1b8 0f00 	cmp.w	r8, #0
 801a524:	f340 80c2 	ble.w	801a6ac <_dtoa_r+0x46c>
 801a528:	4aca      	ldr	r2, [pc, #808]	@ (801a854 <_dtoa_r+0x614>)
 801a52a:	f008 010f 	and.w	r1, r8, #15
 801a52e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a532:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a536:	ed92 7b00 	vldr	d7, [r2]
 801a53a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a53e:	f000 80a9 	beq.w	801a694 <_dtoa_r+0x454>
 801a542:	4ac5      	ldr	r2, [pc, #788]	@ (801a858 <_dtoa_r+0x618>)
 801a544:	ed92 6b08 	vldr	d6, [r2, #32]
 801a548:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a54c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a550:	f001 010f 	and.w	r1, r1, #15
 801a554:	2203      	movs	r2, #3
 801a556:	48c0      	ldr	r0, [pc, #768]	@ (801a858 <_dtoa_r+0x618>)
 801a558:	2900      	cmp	r1, #0
 801a55a:	f040 809d 	bne.w	801a698 <_dtoa_r+0x458>
 801a55e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a562:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a566:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a56a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a56c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a570:	2900      	cmp	r1, #0
 801a572:	f000 80c1 	beq.w	801a6f8 <_dtoa_r+0x4b8>
 801a576:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a57a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a582:	f140 80b9 	bpl.w	801a6f8 <_dtoa_r+0x4b8>
 801a586:	f1ba 0f00 	cmp.w	sl, #0
 801a58a:	f000 80b5 	beq.w	801a6f8 <_dtoa_r+0x4b8>
 801a58e:	f1bb 0f00 	cmp.w	fp, #0
 801a592:	dd31      	ble.n	801a5f8 <_dtoa_r+0x3b8>
 801a594:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a598:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a59c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a5a0:	f108 31ff 	add.w	r1, r8, #4294967295
 801a5a4:	9104      	str	r1, [sp, #16]
 801a5a6:	3201      	adds	r2, #1
 801a5a8:	465c      	mov	r4, fp
 801a5aa:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a5ae:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a5b2:	ee07 2a90 	vmov	s15, r2
 801a5b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a5ba:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a5be:	ee15 2a90 	vmov	r2, s11
 801a5c2:	ec51 0b15 	vmov	r0, r1, d5
 801a5c6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a5ca:	2c00      	cmp	r4, #0
 801a5cc:	f040 8098 	bne.w	801a700 <_dtoa_r+0x4c0>
 801a5d0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a5d4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a5d8:	ec41 0b17 	vmov	d7, r0, r1
 801a5dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a5e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5e4:	f300 8261 	bgt.w	801aaaa <_dtoa_r+0x86a>
 801a5e8:	eeb1 7b47 	vneg.f64	d7, d7
 801a5ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a5f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5f4:	f100 80f5 	bmi.w	801a7e2 <_dtoa_r+0x5a2>
 801a5f8:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a5fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a5fe:	2a00      	cmp	r2, #0
 801a600:	f2c0 812c 	blt.w	801a85c <_dtoa_r+0x61c>
 801a604:	f1b8 0f0e 	cmp.w	r8, #14
 801a608:	f300 8128 	bgt.w	801a85c <_dtoa_r+0x61c>
 801a60c:	4b91      	ldr	r3, [pc, #580]	@ (801a854 <_dtoa_r+0x614>)
 801a60e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a612:	ed93 6b00 	vldr	d6, [r3]
 801a616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a618:	2b00      	cmp	r3, #0
 801a61a:	da03      	bge.n	801a624 <_dtoa_r+0x3e4>
 801a61c:	f1ba 0f00 	cmp.w	sl, #0
 801a620:	f340 80d2 	ble.w	801a7c8 <_dtoa_r+0x588>
 801a624:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a628:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a62c:	463e      	mov	r6, r7
 801a62e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a632:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a636:	ee15 3a10 	vmov	r3, s10
 801a63a:	3330      	adds	r3, #48	@ 0x30
 801a63c:	f806 3b01 	strb.w	r3, [r6], #1
 801a640:	1bf3      	subs	r3, r6, r7
 801a642:	459a      	cmp	sl, r3
 801a644:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a648:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a64c:	f040 80f8 	bne.w	801a840 <_dtoa_r+0x600>
 801a650:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a654:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a65c:	f300 80dd 	bgt.w	801a81a <_dtoa_r+0x5da>
 801a660:	eeb4 7b46 	vcmp.f64	d7, d6
 801a664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a668:	d104      	bne.n	801a674 <_dtoa_r+0x434>
 801a66a:	ee15 3a10 	vmov	r3, s10
 801a66e:	07db      	lsls	r3, r3, #31
 801a670:	f100 80d3 	bmi.w	801a81a <_dtoa_r+0x5da>
 801a674:	9901      	ldr	r1, [sp, #4]
 801a676:	4648      	mov	r0, r9
 801a678:	f000 ffc4 	bl	801b604 <_Bfree>
 801a67c:	2300      	movs	r3, #0
 801a67e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a680:	7033      	strb	r3, [r6, #0]
 801a682:	f108 0301 	add.w	r3, r8, #1
 801a686:	6013      	str	r3, [r2, #0]
 801a688:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	f000 8304 	beq.w	801ac98 <_dtoa_r+0xa58>
 801a690:	601e      	str	r6, [r3, #0]
 801a692:	e301      	b.n	801ac98 <_dtoa_r+0xa58>
 801a694:	2202      	movs	r2, #2
 801a696:	e75e      	b.n	801a556 <_dtoa_r+0x316>
 801a698:	07cc      	lsls	r4, r1, #31
 801a69a:	d504      	bpl.n	801a6a6 <_dtoa_r+0x466>
 801a69c:	ed90 6b00 	vldr	d6, [r0]
 801a6a0:	3201      	adds	r2, #1
 801a6a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a6a6:	1049      	asrs	r1, r1, #1
 801a6a8:	3008      	adds	r0, #8
 801a6aa:	e755      	b.n	801a558 <_dtoa_r+0x318>
 801a6ac:	d022      	beq.n	801a6f4 <_dtoa_r+0x4b4>
 801a6ae:	f1c8 0100 	rsb	r1, r8, #0
 801a6b2:	4a68      	ldr	r2, [pc, #416]	@ (801a854 <_dtoa_r+0x614>)
 801a6b4:	f001 000f 	and.w	r0, r1, #15
 801a6b8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a6bc:	ed92 7b00 	vldr	d7, [r2]
 801a6c0:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a6c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a6c8:	4863      	ldr	r0, [pc, #396]	@ (801a858 <_dtoa_r+0x618>)
 801a6ca:	1109      	asrs	r1, r1, #4
 801a6cc:	2400      	movs	r4, #0
 801a6ce:	2202      	movs	r2, #2
 801a6d0:	b929      	cbnz	r1, 801a6de <_dtoa_r+0x49e>
 801a6d2:	2c00      	cmp	r4, #0
 801a6d4:	f43f af49 	beq.w	801a56a <_dtoa_r+0x32a>
 801a6d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a6dc:	e745      	b.n	801a56a <_dtoa_r+0x32a>
 801a6de:	07ce      	lsls	r6, r1, #31
 801a6e0:	d505      	bpl.n	801a6ee <_dtoa_r+0x4ae>
 801a6e2:	ed90 6b00 	vldr	d6, [r0]
 801a6e6:	3201      	adds	r2, #1
 801a6e8:	2401      	movs	r4, #1
 801a6ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a6ee:	1049      	asrs	r1, r1, #1
 801a6f0:	3008      	adds	r0, #8
 801a6f2:	e7ed      	b.n	801a6d0 <_dtoa_r+0x490>
 801a6f4:	2202      	movs	r2, #2
 801a6f6:	e738      	b.n	801a56a <_dtoa_r+0x32a>
 801a6f8:	f8cd 8010 	str.w	r8, [sp, #16]
 801a6fc:	4654      	mov	r4, sl
 801a6fe:	e754      	b.n	801a5aa <_dtoa_r+0x36a>
 801a700:	4a54      	ldr	r2, [pc, #336]	@ (801a854 <_dtoa_r+0x614>)
 801a702:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a706:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a70a:	9a08      	ldr	r2, [sp, #32]
 801a70c:	ec41 0b17 	vmov	d7, r0, r1
 801a710:	443c      	add	r4, r7
 801a712:	b34a      	cbz	r2, 801a768 <_dtoa_r+0x528>
 801a714:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a718:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a71c:	463e      	mov	r6, r7
 801a71e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a722:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a726:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a72a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a72e:	ee14 2a90 	vmov	r2, s9
 801a732:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a736:	3230      	adds	r2, #48	@ 0x30
 801a738:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a73c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a744:	f806 2b01 	strb.w	r2, [r6], #1
 801a748:	d438      	bmi.n	801a7bc <_dtoa_r+0x57c>
 801a74a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a74e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a756:	d462      	bmi.n	801a81e <_dtoa_r+0x5de>
 801a758:	42a6      	cmp	r6, r4
 801a75a:	f43f af4d 	beq.w	801a5f8 <_dtoa_r+0x3b8>
 801a75e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a762:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a766:	e7e0      	b.n	801a72a <_dtoa_r+0x4ea>
 801a768:	4621      	mov	r1, r4
 801a76a:	463e      	mov	r6, r7
 801a76c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a770:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a774:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a778:	ee14 2a90 	vmov	r2, s9
 801a77c:	3230      	adds	r2, #48	@ 0x30
 801a77e:	f806 2b01 	strb.w	r2, [r6], #1
 801a782:	42a6      	cmp	r6, r4
 801a784:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a788:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a78c:	d119      	bne.n	801a7c2 <_dtoa_r+0x582>
 801a78e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a792:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a796:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a79a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a79e:	dc3e      	bgt.n	801a81e <_dtoa_r+0x5de>
 801a7a0:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a7a4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7ac:	f57f af24 	bpl.w	801a5f8 <_dtoa_r+0x3b8>
 801a7b0:	460e      	mov	r6, r1
 801a7b2:	3901      	subs	r1, #1
 801a7b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a7b8:	2b30      	cmp	r3, #48	@ 0x30
 801a7ba:	d0f9      	beq.n	801a7b0 <_dtoa_r+0x570>
 801a7bc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a7c0:	e758      	b.n	801a674 <_dtoa_r+0x434>
 801a7c2:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a7c6:	e7d5      	b.n	801a774 <_dtoa_r+0x534>
 801a7c8:	d10b      	bne.n	801a7e2 <_dtoa_r+0x5a2>
 801a7ca:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a7ce:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a7d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a7d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7de:	f2c0 8161 	blt.w	801aaa4 <_dtoa_r+0x864>
 801a7e2:	2400      	movs	r4, #0
 801a7e4:	4625      	mov	r5, r4
 801a7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a7e8:	43db      	mvns	r3, r3
 801a7ea:	9304      	str	r3, [sp, #16]
 801a7ec:	463e      	mov	r6, r7
 801a7ee:	f04f 0800 	mov.w	r8, #0
 801a7f2:	4621      	mov	r1, r4
 801a7f4:	4648      	mov	r0, r9
 801a7f6:	f000 ff05 	bl	801b604 <_Bfree>
 801a7fa:	2d00      	cmp	r5, #0
 801a7fc:	d0de      	beq.n	801a7bc <_dtoa_r+0x57c>
 801a7fe:	f1b8 0f00 	cmp.w	r8, #0
 801a802:	d005      	beq.n	801a810 <_dtoa_r+0x5d0>
 801a804:	45a8      	cmp	r8, r5
 801a806:	d003      	beq.n	801a810 <_dtoa_r+0x5d0>
 801a808:	4641      	mov	r1, r8
 801a80a:	4648      	mov	r0, r9
 801a80c:	f000 fefa 	bl	801b604 <_Bfree>
 801a810:	4629      	mov	r1, r5
 801a812:	4648      	mov	r0, r9
 801a814:	f000 fef6 	bl	801b604 <_Bfree>
 801a818:	e7d0      	b.n	801a7bc <_dtoa_r+0x57c>
 801a81a:	f8cd 8010 	str.w	r8, [sp, #16]
 801a81e:	4633      	mov	r3, r6
 801a820:	461e      	mov	r6, r3
 801a822:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a826:	2a39      	cmp	r2, #57	@ 0x39
 801a828:	d106      	bne.n	801a838 <_dtoa_r+0x5f8>
 801a82a:	429f      	cmp	r7, r3
 801a82c:	d1f8      	bne.n	801a820 <_dtoa_r+0x5e0>
 801a82e:	9a04      	ldr	r2, [sp, #16]
 801a830:	3201      	adds	r2, #1
 801a832:	9204      	str	r2, [sp, #16]
 801a834:	2230      	movs	r2, #48	@ 0x30
 801a836:	703a      	strb	r2, [r7, #0]
 801a838:	781a      	ldrb	r2, [r3, #0]
 801a83a:	3201      	adds	r2, #1
 801a83c:	701a      	strb	r2, [r3, #0]
 801a83e:	e7bd      	b.n	801a7bc <_dtoa_r+0x57c>
 801a840:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a844:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a84c:	f47f aeef 	bne.w	801a62e <_dtoa_r+0x3ee>
 801a850:	e710      	b.n	801a674 <_dtoa_r+0x434>
 801a852:	bf00      	nop
 801a854:	0801e270 	.word	0x0801e270
 801a858:	0801e248 	.word	0x0801e248
 801a85c:	9908      	ldr	r1, [sp, #32]
 801a85e:	2900      	cmp	r1, #0
 801a860:	f000 80e3 	beq.w	801aa2a <_dtoa_r+0x7ea>
 801a864:	9907      	ldr	r1, [sp, #28]
 801a866:	2901      	cmp	r1, #1
 801a868:	f300 80c8 	bgt.w	801a9fc <_dtoa_r+0x7bc>
 801a86c:	2d00      	cmp	r5, #0
 801a86e:	f000 80c1 	beq.w	801a9f4 <_dtoa_r+0x7b4>
 801a872:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a876:	9e05      	ldr	r6, [sp, #20]
 801a878:	461c      	mov	r4, r3
 801a87a:	9304      	str	r3, [sp, #16]
 801a87c:	9b05      	ldr	r3, [sp, #20]
 801a87e:	4413      	add	r3, r2
 801a880:	9305      	str	r3, [sp, #20]
 801a882:	9b06      	ldr	r3, [sp, #24]
 801a884:	2101      	movs	r1, #1
 801a886:	4413      	add	r3, r2
 801a888:	4648      	mov	r0, r9
 801a88a:	9306      	str	r3, [sp, #24]
 801a88c:	f000 ffb8 	bl	801b800 <__i2b>
 801a890:	9b04      	ldr	r3, [sp, #16]
 801a892:	4605      	mov	r5, r0
 801a894:	b166      	cbz	r6, 801a8b0 <_dtoa_r+0x670>
 801a896:	9a06      	ldr	r2, [sp, #24]
 801a898:	2a00      	cmp	r2, #0
 801a89a:	dd09      	ble.n	801a8b0 <_dtoa_r+0x670>
 801a89c:	42b2      	cmp	r2, r6
 801a89e:	9905      	ldr	r1, [sp, #20]
 801a8a0:	bfa8      	it	ge
 801a8a2:	4632      	movge	r2, r6
 801a8a4:	1a89      	subs	r1, r1, r2
 801a8a6:	9105      	str	r1, [sp, #20]
 801a8a8:	9906      	ldr	r1, [sp, #24]
 801a8aa:	1ab6      	subs	r6, r6, r2
 801a8ac:	1a8a      	subs	r2, r1, r2
 801a8ae:	9206      	str	r2, [sp, #24]
 801a8b0:	b1fb      	cbz	r3, 801a8f2 <_dtoa_r+0x6b2>
 801a8b2:	9a08      	ldr	r2, [sp, #32]
 801a8b4:	2a00      	cmp	r2, #0
 801a8b6:	f000 80bc 	beq.w	801aa32 <_dtoa_r+0x7f2>
 801a8ba:	b19c      	cbz	r4, 801a8e4 <_dtoa_r+0x6a4>
 801a8bc:	4629      	mov	r1, r5
 801a8be:	4622      	mov	r2, r4
 801a8c0:	4648      	mov	r0, r9
 801a8c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a8c4:	f001 f85c 	bl	801b980 <__pow5mult>
 801a8c8:	9a01      	ldr	r2, [sp, #4]
 801a8ca:	4601      	mov	r1, r0
 801a8cc:	4605      	mov	r5, r0
 801a8ce:	4648      	mov	r0, r9
 801a8d0:	f000 ffac 	bl	801b82c <__multiply>
 801a8d4:	9901      	ldr	r1, [sp, #4]
 801a8d6:	9004      	str	r0, [sp, #16]
 801a8d8:	4648      	mov	r0, r9
 801a8da:	f000 fe93 	bl	801b604 <_Bfree>
 801a8de:	9a04      	ldr	r2, [sp, #16]
 801a8e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a8e2:	9201      	str	r2, [sp, #4]
 801a8e4:	1b1a      	subs	r2, r3, r4
 801a8e6:	d004      	beq.n	801a8f2 <_dtoa_r+0x6b2>
 801a8e8:	9901      	ldr	r1, [sp, #4]
 801a8ea:	4648      	mov	r0, r9
 801a8ec:	f001 f848 	bl	801b980 <__pow5mult>
 801a8f0:	9001      	str	r0, [sp, #4]
 801a8f2:	2101      	movs	r1, #1
 801a8f4:	4648      	mov	r0, r9
 801a8f6:	f000 ff83 	bl	801b800 <__i2b>
 801a8fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a8fc:	4604      	mov	r4, r0
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	f000 81d0 	beq.w	801aca4 <_dtoa_r+0xa64>
 801a904:	461a      	mov	r2, r3
 801a906:	4601      	mov	r1, r0
 801a908:	4648      	mov	r0, r9
 801a90a:	f001 f839 	bl	801b980 <__pow5mult>
 801a90e:	9b07      	ldr	r3, [sp, #28]
 801a910:	2b01      	cmp	r3, #1
 801a912:	4604      	mov	r4, r0
 801a914:	f300 8095 	bgt.w	801aa42 <_dtoa_r+0x802>
 801a918:	9b02      	ldr	r3, [sp, #8]
 801a91a:	2b00      	cmp	r3, #0
 801a91c:	f040 808b 	bne.w	801aa36 <_dtoa_r+0x7f6>
 801a920:	9b03      	ldr	r3, [sp, #12]
 801a922:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a926:	2a00      	cmp	r2, #0
 801a928:	f040 8087 	bne.w	801aa3a <_dtoa_r+0x7fa>
 801a92c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801a930:	0d12      	lsrs	r2, r2, #20
 801a932:	0512      	lsls	r2, r2, #20
 801a934:	2a00      	cmp	r2, #0
 801a936:	f000 8082 	beq.w	801aa3e <_dtoa_r+0x7fe>
 801a93a:	9b05      	ldr	r3, [sp, #20]
 801a93c:	3301      	adds	r3, #1
 801a93e:	9305      	str	r3, [sp, #20]
 801a940:	9b06      	ldr	r3, [sp, #24]
 801a942:	3301      	adds	r3, #1
 801a944:	9306      	str	r3, [sp, #24]
 801a946:	2301      	movs	r3, #1
 801a948:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a94a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	f000 81af 	beq.w	801acb0 <_dtoa_r+0xa70>
 801a952:	6922      	ldr	r2, [r4, #16]
 801a954:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a958:	6910      	ldr	r0, [r2, #16]
 801a95a:	f000 ff05 	bl	801b768 <__hi0bits>
 801a95e:	f1c0 0020 	rsb	r0, r0, #32
 801a962:	9b06      	ldr	r3, [sp, #24]
 801a964:	4418      	add	r0, r3
 801a966:	f010 001f 	ands.w	r0, r0, #31
 801a96a:	d076      	beq.n	801aa5a <_dtoa_r+0x81a>
 801a96c:	f1c0 0220 	rsb	r2, r0, #32
 801a970:	2a04      	cmp	r2, #4
 801a972:	dd69      	ble.n	801aa48 <_dtoa_r+0x808>
 801a974:	9b05      	ldr	r3, [sp, #20]
 801a976:	f1c0 001c 	rsb	r0, r0, #28
 801a97a:	4403      	add	r3, r0
 801a97c:	9305      	str	r3, [sp, #20]
 801a97e:	9b06      	ldr	r3, [sp, #24]
 801a980:	4406      	add	r6, r0
 801a982:	4403      	add	r3, r0
 801a984:	9306      	str	r3, [sp, #24]
 801a986:	9b05      	ldr	r3, [sp, #20]
 801a988:	2b00      	cmp	r3, #0
 801a98a:	dd05      	ble.n	801a998 <_dtoa_r+0x758>
 801a98c:	9901      	ldr	r1, [sp, #4]
 801a98e:	461a      	mov	r2, r3
 801a990:	4648      	mov	r0, r9
 801a992:	f001 f84f 	bl	801ba34 <__lshift>
 801a996:	9001      	str	r0, [sp, #4]
 801a998:	9b06      	ldr	r3, [sp, #24]
 801a99a:	2b00      	cmp	r3, #0
 801a99c:	dd05      	ble.n	801a9aa <_dtoa_r+0x76a>
 801a99e:	4621      	mov	r1, r4
 801a9a0:	461a      	mov	r2, r3
 801a9a2:	4648      	mov	r0, r9
 801a9a4:	f001 f846 	bl	801ba34 <__lshift>
 801a9a8:	4604      	mov	r4, r0
 801a9aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d056      	beq.n	801aa5e <_dtoa_r+0x81e>
 801a9b0:	9801      	ldr	r0, [sp, #4]
 801a9b2:	4621      	mov	r1, r4
 801a9b4:	f001 f8aa 	bl	801bb0c <__mcmp>
 801a9b8:	2800      	cmp	r0, #0
 801a9ba:	da50      	bge.n	801aa5e <_dtoa_r+0x81e>
 801a9bc:	f108 33ff 	add.w	r3, r8, #4294967295
 801a9c0:	9304      	str	r3, [sp, #16]
 801a9c2:	9901      	ldr	r1, [sp, #4]
 801a9c4:	2300      	movs	r3, #0
 801a9c6:	220a      	movs	r2, #10
 801a9c8:	4648      	mov	r0, r9
 801a9ca:	f000 fe3d 	bl	801b648 <__multadd>
 801a9ce:	9b08      	ldr	r3, [sp, #32]
 801a9d0:	9001      	str	r0, [sp, #4]
 801a9d2:	2b00      	cmp	r3, #0
 801a9d4:	f000 816e 	beq.w	801acb4 <_dtoa_r+0xa74>
 801a9d8:	4629      	mov	r1, r5
 801a9da:	2300      	movs	r3, #0
 801a9dc:	220a      	movs	r2, #10
 801a9de:	4648      	mov	r0, r9
 801a9e0:	f000 fe32 	bl	801b648 <__multadd>
 801a9e4:	f1bb 0f00 	cmp.w	fp, #0
 801a9e8:	4605      	mov	r5, r0
 801a9ea:	dc64      	bgt.n	801aab6 <_dtoa_r+0x876>
 801a9ec:	9b07      	ldr	r3, [sp, #28]
 801a9ee:	2b02      	cmp	r3, #2
 801a9f0:	dc3e      	bgt.n	801aa70 <_dtoa_r+0x830>
 801a9f2:	e060      	b.n	801aab6 <_dtoa_r+0x876>
 801a9f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a9f6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801a9fa:	e73c      	b.n	801a876 <_dtoa_r+0x636>
 801a9fc:	f10a 34ff 	add.w	r4, sl, #4294967295
 801aa00:	42a3      	cmp	r3, r4
 801aa02:	bfbf      	itttt	lt
 801aa04:	1ae2      	sublt	r2, r4, r3
 801aa06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801aa08:	189b      	addlt	r3, r3, r2
 801aa0a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801aa0c:	bfae      	itee	ge
 801aa0e:	1b1c      	subge	r4, r3, r4
 801aa10:	4623      	movlt	r3, r4
 801aa12:	2400      	movlt	r4, #0
 801aa14:	f1ba 0f00 	cmp.w	sl, #0
 801aa18:	bfb5      	itete	lt
 801aa1a:	9a05      	ldrlt	r2, [sp, #20]
 801aa1c:	9e05      	ldrge	r6, [sp, #20]
 801aa1e:	eba2 060a 	sublt.w	r6, r2, sl
 801aa22:	4652      	movge	r2, sl
 801aa24:	bfb8      	it	lt
 801aa26:	2200      	movlt	r2, #0
 801aa28:	e727      	b.n	801a87a <_dtoa_r+0x63a>
 801aa2a:	9e05      	ldr	r6, [sp, #20]
 801aa2c:	9d08      	ldr	r5, [sp, #32]
 801aa2e:	461c      	mov	r4, r3
 801aa30:	e730      	b.n	801a894 <_dtoa_r+0x654>
 801aa32:	461a      	mov	r2, r3
 801aa34:	e758      	b.n	801a8e8 <_dtoa_r+0x6a8>
 801aa36:	2300      	movs	r3, #0
 801aa38:	e786      	b.n	801a948 <_dtoa_r+0x708>
 801aa3a:	9b02      	ldr	r3, [sp, #8]
 801aa3c:	e784      	b.n	801a948 <_dtoa_r+0x708>
 801aa3e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801aa40:	e783      	b.n	801a94a <_dtoa_r+0x70a>
 801aa42:	2300      	movs	r3, #0
 801aa44:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aa46:	e784      	b.n	801a952 <_dtoa_r+0x712>
 801aa48:	d09d      	beq.n	801a986 <_dtoa_r+0x746>
 801aa4a:	9b05      	ldr	r3, [sp, #20]
 801aa4c:	321c      	adds	r2, #28
 801aa4e:	4413      	add	r3, r2
 801aa50:	9305      	str	r3, [sp, #20]
 801aa52:	9b06      	ldr	r3, [sp, #24]
 801aa54:	4416      	add	r6, r2
 801aa56:	4413      	add	r3, r2
 801aa58:	e794      	b.n	801a984 <_dtoa_r+0x744>
 801aa5a:	4602      	mov	r2, r0
 801aa5c:	e7f5      	b.n	801aa4a <_dtoa_r+0x80a>
 801aa5e:	f1ba 0f00 	cmp.w	sl, #0
 801aa62:	f8cd 8010 	str.w	r8, [sp, #16]
 801aa66:	46d3      	mov	fp, sl
 801aa68:	dc21      	bgt.n	801aaae <_dtoa_r+0x86e>
 801aa6a:	9b07      	ldr	r3, [sp, #28]
 801aa6c:	2b02      	cmp	r3, #2
 801aa6e:	dd1e      	ble.n	801aaae <_dtoa_r+0x86e>
 801aa70:	f1bb 0f00 	cmp.w	fp, #0
 801aa74:	f47f aeb7 	bne.w	801a7e6 <_dtoa_r+0x5a6>
 801aa78:	4621      	mov	r1, r4
 801aa7a:	465b      	mov	r3, fp
 801aa7c:	2205      	movs	r2, #5
 801aa7e:	4648      	mov	r0, r9
 801aa80:	f000 fde2 	bl	801b648 <__multadd>
 801aa84:	4601      	mov	r1, r0
 801aa86:	4604      	mov	r4, r0
 801aa88:	9801      	ldr	r0, [sp, #4]
 801aa8a:	f001 f83f 	bl	801bb0c <__mcmp>
 801aa8e:	2800      	cmp	r0, #0
 801aa90:	f77f aea9 	ble.w	801a7e6 <_dtoa_r+0x5a6>
 801aa94:	463e      	mov	r6, r7
 801aa96:	2331      	movs	r3, #49	@ 0x31
 801aa98:	f806 3b01 	strb.w	r3, [r6], #1
 801aa9c:	9b04      	ldr	r3, [sp, #16]
 801aa9e:	3301      	adds	r3, #1
 801aaa0:	9304      	str	r3, [sp, #16]
 801aaa2:	e6a4      	b.n	801a7ee <_dtoa_r+0x5ae>
 801aaa4:	f8cd 8010 	str.w	r8, [sp, #16]
 801aaa8:	4654      	mov	r4, sl
 801aaaa:	4625      	mov	r5, r4
 801aaac:	e7f2      	b.n	801aa94 <_dtoa_r+0x854>
 801aaae:	9b08      	ldr	r3, [sp, #32]
 801aab0:	2b00      	cmp	r3, #0
 801aab2:	f000 8103 	beq.w	801acbc <_dtoa_r+0xa7c>
 801aab6:	2e00      	cmp	r6, #0
 801aab8:	dd05      	ble.n	801aac6 <_dtoa_r+0x886>
 801aaba:	4629      	mov	r1, r5
 801aabc:	4632      	mov	r2, r6
 801aabe:	4648      	mov	r0, r9
 801aac0:	f000 ffb8 	bl	801ba34 <__lshift>
 801aac4:	4605      	mov	r5, r0
 801aac6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	d058      	beq.n	801ab7e <_dtoa_r+0x93e>
 801aacc:	6869      	ldr	r1, [r5, #4]
 801aace:	4648      	mov	r0, r9
 801aad0:	f000 fd58 	bl	801b584 <_Balloc>
 801aad4:	4606      	mov	r6, r0
 801aad6:	b928      	cbnz	r0, 801aae4 <_dtoa_r+0x8a4>
 801aad8:	4b82      	ldr	r3, [pc, #520]	@ (801ace4 <_dtoa_r+0xaa4>)
 801aada:	4602      	mov	r2, r0
 801aadc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801aae0:	f7ff bbc7 	b.w	801a272 <_dtoa_r+0x32>
 801aae4:	692a      	ldr	r2, [r5, #16]
 801aae6:	3202      	adds	r2, #2
 801aae8:	0092      	lsls	r2, r2, #2
 801aaea:	f105 010c 	add.w	r1, r5, #12
 801aaee:	300c      	adds	r0, #12
 801aaf0:	f7ff fb05 	bl	801a0fe <memcpy>
 801aaf4:	2201      	movs	r2, #1
 801aaf6:	4631      	mov	r1, r6
 801aaf8:	4648      	mov	r0, r9
 801aafa:	f000 ff9b 	bl	801ba34 <__lshift>
 801aafe:	1c7b      	adds	r3, r7, #1
 801ab00:	9305      	str	r3, [sp, #20]
 801ab02:	eb07 030b 	add.w	r3, r7, fp
 801ab06:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab08:	9b02      	ldr	r3, [sp, #8]
 801ab0a:	f003 0301 	and.w	r3, r3, #1
 801ab0e:	46a8      	mov	r8, r5
 801ab10:	9308      	str	r3, [sp, #32]
 801ab12:	4605      	mov	r5, r0
 801ab14:	9b05      	ldr	r3, [sp, #20]
 801ab16:	9801      	ldr	r0, [sp, #4]
 801ab18:	4621      	mov	r1, r4
 801ab1a:	f103 3bff 	add.w	fp, r3, #4294967295
 801ab1e:	f7ff fb07 	bl	801a130 <quorem>
 801ab22:	4641      	mov	r1, r8
 801ab24:	9002      	str	r0, [sp, #8]
 801ab26:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ab2a:	9801      	ldr	r0, [sp, #4]
 801ab2c:	f000 ffee 	bl	801bb0c <__mcmp>
 801ab30:	462a      	mov	r2, r5
 801ab32:	9006      	str	r0, [sp, #24]
 801ab34:	4621      	mov	r1, r4
 801ab36:	4648      	mov	r0, r9
 801ab38:	f001 f804 	bl	801bb44 <__mdiff>
 801ab3c:	68c2      	ldr	r2, [r0, #12]
 801ab3e:	4606      	mov	r6, r0
 801ab40:	b9fa      	cbnz	r2, 801ab82 <_dtoa_r+0x942>
 801ab42:	4601      	mov	r1, r0
 801ab44:	9801      	ldr	r0, [sp, #4]
 801ab46:	f000 ffe1 	bl	801bb0c <__mcmp>
 801ab4a:	4602      	mov	r2, r0
 801ab4c:	4631      	mov	r1, r6
 801ab4e:	4648      	mov	r0, r9
 801ab50:	920a      	str	r2, [sp, #40]	@ 0x28
 801ab52:	f000 fd57 	bl	801b604 <_Bfree>
 801ab56:	9b07      	ldr	r3, [sp, #28]
 801ab58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ab5a:	9e05      	ldr	r6, [sp, #20]
 801ab5c:	ea43 0102 	orr.w	r1, r3, r2
 801ab60:	9b08      	ldr	r3, [sp, #32]
 801ab62:	4319      	orrs	r1, r3
 801ab64:	d10f      	bne.n	801ab86 <_dtoa_r+0x946>
 801ab66:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ab6a:	d028      	beq.n	801abbe <_dtoa_r+0x97e>
 801ab6c:	9b06      	ldr	r3, [sp, #24]
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	dd02      	ble.n	801ab78 <_dtoa_r+0x938>
 801ab72:	9b02      	ldr	r3, [sp, #8]
 801ab74:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801ab78:	f88b a000 	strb.w	sl, [fp]
 801ab7c:	e639      	b.n	801a7f2 <_dtoa_r+0x5b2>
 801ab7e:	4628      	mov	r0, r5
 801ab80:	e7bd      	b.n	801aafe <_dtoa_r+0x8be>
 801ab82:	2201      	movs	r2, #1
 801ab84:	e7e2      	b.n	801ab4c <_dtoa_r+0x90c>
 801ab86:	9b06      	ldr	r3, [sp, #24]
 801ab88:	2b00      	cmp	r3, #0
 801ab8a:	db04      	blt.n	801ab96 <_dtoa_r+0x956>
 801ab8c:	9907      	ldr	r1, [sp, #28]
 801ab8e:	430b      	orrs	r3, r1
 801ab90:	9908      	ldr	r1, [sp, #32]
 801ab92:	430b      	orrs	r3, r1
 801ab94:	d120      	bne.n	801abd8 <_dtoa_r+0x998>
 801ab96:	2a00      	cmp	r2, #0
 801ab98:	ddee      	ble.n	801ab78 <_dtoa_r+0x938>
 801ab9a:	9901      	ldr	r1, [sp, #4]
 801ab9c:	2201      	movs	r2, #1
 801ab9e:	4648      	mov	r0, r9
 801aba0:	f000 ff48 	bl	801ba34 <__lshift>
 801aba4:	4621      	mov	r1, r4
 801aba6:	9001      	str	r0, [sp, #4]
 801aba8:	f000 ffb0 	bl	801bb0c <__mcmp>
 801abac:	2800      	cmp	r0, #0
 801abae:	dc03      	bgt.n	801abb8 <_dtoa_r+0x978>
 801abb0:	d1e2      	bne.n	801ab78 <_dtoa_r+0x938>
 801abb2:	f01a 0f01 	tst.w	sl, #1
 801abb6:	d0df      	beq.n	801ab78 <_dtoa_r+0x938>
 801abb8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801abbc:	d1d9      	bne.n	801ab72 <_dtoa_r+0x932>
 801abbe:	2339      	movs	r3, #57	@ 0x39
 801abc0:	f88b 3000 	strb.w	r3, [fp]
 801abc4:	4633      	mov	r3, r6
 801abc6:	461e      	mov	r6, r3
 801abc8:	3b01      	subs	r3, #1
 801abca:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801abce:	2a39      	cmp	r2, #57	@ 0x39
 801abd0:	d053      	beq.n	801ac7a <_dtoa_r+0xa3a>
 801abd2:	3201      	adds	r2, #1
 801abd4:	701a      	strb	r2, [r3, #0]
 801abd6:	e60c      	b.n	801a7f2 <_dtoa_r+0x5b2>
 801abd8:	2a00      	cmp	r2, #0
 801abda:	dd07      	ble.n	801abec <_dtoa_r+0x9ac>
 801abdc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801abe0:	d0ed      	beq.n	801abbe <_dtoa_r+0x97e>
 801abe2:	f10a 0301 	add.w	r3, sl, #1
 801abe6:	f88b 3000 	strb.w	r3, [fp]
 801abea:	e602      	b.n	801a7f2 <_dtoa_r+0x5b2>
 801abec:	9b05      	ldr	r3, [sp, #20]
 801abee:	9a05      	ldr	r2, [sp, #20]
 801abf0:	f803 ac01 	strb.w	sl, [r3, #-1]
 801abf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801abf6:	4293      	cmp	r3, r2
 801abf8:	d029      	beq.n	801ac4e <_dtoa_r+0xa0e>
 801abfa:	9901      	ldr	r1, [sp, #4]
 801abfc:	2300      	movs	r3, #0
 801abfe:	220a      	movs	r2, #10
 801ac00:	4648      	mov	r0, r9
 801ac02:	f000 fd21 	bl	801b648 <__multadd>
 801ac06:	45a8      	cmp	r8, r5
 801ac08:	9001      	str	r0, [sp, #4]
 801ac0a:	f04f 0300 	mov.w	r3, #0
 801ac0e:	f04f 020a 	mov.w	r2, #10
 801ac12:	4641      	mov	r1, r8
 801ac14:	4648      	mov	r0, r9
 801ac16:	d107      	bne.n	801ac28 <_dtoa_r+0x9e8>
 801ac18:	f000 fd16 	bl	801b648 <__multadd>
 801ac1c:	4680      	mov	r8, r0
 801ac1e:	4605      	mov	r5, r0
 801ac20:	9b05      	ldr	r3, [sp, #20]
 801ac22:	3301      	adds	r3, #1
 801ac24:	9305      	str	r3, [sp, #20]
 801ac26:	e775      	b.n	801ab14 <_dtoa_r+0x8d4>
 801ac28:	f000 fd0e 	bl	801b648 <__multadd>
 801ac2c:	4629      	mov	r1, r5
 801ac2e:	4680      	mov	r8, r0
 801ac30:	2300      	movs	r3, #0
 801ac32:	220a      	movs	r2, #10
 801ac34:	4648      	mov	r0, r9
 801ac36:	f000 fd07 	bl	801b648 <__multadd>
 801ac3a:	4605      	mov	r5, r0
 801ac3c:	e7f0      	b.n	801ac20 <_dtoa_r+0x9e0>
 801ac3e:	f1bb 0f00 	cmp.w	fp, #0
 801ac42:	bfcc      	ite	gt
 801ac44:	465e      	movgt	r6, fp
 801ac46:	2601      	movle	r6, #1
 801ac48:	443e      	add	r6, r7
 801ac4a:	f04f 0800 	mov.w	r8, #0
 801ac4e:	9901      	ldr	r1, [sp, #4]
 801ac50:	2201      	movs	r2, #1
 801ac52:	4648      	mov	r0, r9
 801ac54:	f000 feee 	bl	801ba34 <__lshift>
 801ac58:	4621      	mov	r1, r4
 801ac5a:	9001      	str	r0, [sp, #4]
 801ac5c:	f000 ff56 	bl	801bb0c <__mcmp>
 801ac60:	2800      	cmp	r0, #0
 801ac62:	dcaf      	bgt.n	801abc4 <_dtoa_r+0x984>
 801ac64:	d102      	bne.n	801ac6c <_dtoa_r+0xa2c>
 801ac66:	f01a 0f01 	tst.w	sl, #1
 801ac6a:	d1ab      	bne.n	801abc4 <_dtoa_r+0x984>
 801ac6c:	4633      	mov	r3, r6
 801ac6e:	461e      	mov	r6, r3
 801ac70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ac74:	2a30      	cmp	r2, #48	@ 0x30
 801ac76:	d0fa      	beq.n	801ac6e <_dtoa_r+0xa2e>
 801ac78:	e5bb      	b.n	801a7f2 <_dtoa_r+0x5b2>
 801ac7a:	429f      	cmp	r7, r3
 801ac7c:	d1a3      	bne.n	801abc6 <_dtoa_r+0x986>
 801ac7e:	9b04      	ldr	r3, [sp, #16]
 801ac80:	3301      	adds	r3, #1
 801ac82:	9304      	str	r3, [sp, #16]
 801ac84:	2331      	movs	r3, #49	@ 0x31
 801ac86:	703b      	strb	r3, [r7, #0]
 801ac88:	e5b3      	b.n	801a7f2 <_dtoa_r+0x5b2>
 801ac8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ac8c:	4f16      	ldr	r7, [pc, #88]	@ (801ace8 <_dtoa_r+0xaa8>)
 801ac8e:	b11b      	cbz	r3, 801ac98 <_dtoa_r+0xa58>
 801ac90:	f107 0308 	add.w	r3, r7, #8
 801ac94:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ac96:	6013      	str	r3, [r2, #0]
 801ac98:	4638      	mov	r0, r7
 801ac9a:	b011      	add	sp, #68	@ 0x44
 801ac9c:	ecbd 8b02 	vpop	{d8}
 801aca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aca4:	9b07      	ldr	r3, [sp, #28]
 801aca6:	2b01      	cmp	r3, #1
 801aca8:	f77f ae36 	ble.w	801a918 <_dtoa_r+0x6d8>
 801acac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801acae:	930b      	str	r3, [sp, #44]	@ 0x2c
 801acb0:	2001      	movs	r0, #1
 801acb2:	e656      	b.n	801a962 <_dtoa_r+0x722>
 801acb4:	f1bb 0f00 	cmp.w	fp, #0
 801acb8:	f77f aed7 	ble.w	801aa6a <_dtoa_r+0x82a>
 801acbc:	463e      	mov	r6, r7
 801acbe:	9801      	ldr	r0, [sp, #4]
 801acc0:	4621      	mov	r1, r4
 801acc2:	f7ff fa35 	bl	801a130 <quorem>
 801acc6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801acca:	f806 ab01 	strb.w	sl, [r6], #1
 801acce:	1bf2      	subs	r2, r6, r7
 801acd0:	4593      	cmp	fp, r2
 801acd2:	ddb4      	ble.n	801ac3e <_dtoa_r+0x9fe>
 801acd4:	9901      	ldr	r1, [sp, #4]
 801acd6:	2300      	movs	r3, #0
 801acd8:	220a      	movs	r2, #10
 801acda:	4648      	mov	r0, r9
 801acdc:	f000 fcb4 	bl	801b648 <__multadd>
 801ace0:	9001      	str	r0, [sp, #4]
 801ace2:	e7ec      	b.n	801acbe <_dtoa_r+0xa7e>
 801ace4:	0801e171 	.word	0x0801e171
 801ace8:	0801e0f5 	.word	0x0801e0f5

0801acec <_free_r>:
 801acec:	b538      	push	{r3, r4, r5, lr}
 801acee:	4605      	mov	r5, r0
 801acf0:	2900      	cmp	r1, #0
 801acf2:	d041      	beq.n	801ad78 <_free_r+0x8c>
 801acf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801acf8:	1f0c      	subs	r4, r1, #4
 801acfa:	2b00      	cmp	r3, #0
 801acfc:	bfb8      	it	lt
 801acfe:	18e4      	addlt	r4, r4, r3
 801ad00:	f000 fc34 	bl	801b56c <__malloc_lock>
 801ad04:	4a1d      	ldr	r2, [pc, #116]	@ (801ad7c <_free_r+0x90>)
 801ad06:	6813      	ldr	r3, [r2, #0]
 801ad08:	b933      	cbnz	r3, 801ad18 <_free_r+0x2c>
 801ad0a:	6063      	str	r3, [r4, #4]
 801ad0c:	6014      	str	r4, [r2, #0]
 801ad0e:	4628      	mov	r0, r5
 801ad10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ad14:	f000 bc30 	b.w	801b578 <__malloc_unlock>
 801ad18:	42a3      	cmp	r3, r4
 801ad1a:	d908      	bls.n	801ad2e <_free_r+0x42>
 801ad1c:	6820      	ldr	r0, [r4, #0]
 801ad1e:	1821      	adds	r1, r4, r0
 801ad20:	428b      	cmp	r3, r1
 801ad22:	bf01      	itttt	eq
 801ad24:	6819      	ldreq	r1, [r3, #0]
 801ad26:	685b      	ldreq	r3, [r3, #4]
 801ad28:	1809      	addeq	r1, r1, r0
 801ad2a:	6021      	streq	r1, [r4, #0]
 801ad2c:	e7ed      	b.n	801ad0a <_free_r+0x1e>
 801ad2e:	461a      	mov	r2, r3
 801ad30:	685b      	ldr	r3, [r3, #4]
 801ad32:	b10b      	cbz	r3, 801ad38 <_free_r+0x4c>
 801ad34:	42a3      	cmp	r3, r4
 801ad36:	d9fa      	bls.n	801ad2e <_free_r+0x42>
 801ad38:	6811      	ldr	r1, [r2, #0]
 801ad3a:	1850      	adds	r0, r2, r1
 801ad3c:	42a0      	cmp	r0, r4
 801ad3e:	d10b      	bne.n	801ad58 <_free_r+0x6c>
 801ad40:	6820      	ldr	r0, [r4, #0]
 801ad42:	4401      	add	r1, r0
 801ad44:	1850      	adds	r0, r2, r1
 801ad46:	4283      	cmp	r3, r0
 801ad48:	6011      	str	r1, [r2, #0]
 801ad4a:	d1e0      	bne.n	801ad0e <_free_r+0x22>
 801ad4c:	6818      	ldr	r0, [r3, #0]
 801ad4e:	685b      	ldr	r3, [r3, #4]
 801ad50:	6053      	str	r3, [r2, #4]
 801ad52:	4408      	add	r0, r1
 801ad54:	6010      	str	r0, [r2, #0]
 801ad56:	e7da      	b.n	801ad0e <_free_r+0x22>
 801ad58:	d902      	bls.n	801ad60 <_free_r+0x74>
 801ad5a:	230c      	movs	r3, #12
 801ad5c:	602b      	str	r3, [r5, #0]
 801ad5e:	e7d6      	b.n	801ad0e <_free_r+0x22>
 801ad60:	6820      	ldr	r0, [r4, #0]
 801ad62:	1821      	adds	r1, r4, r0
 801ad64:	428b      	cmp	r3, r1
 801ad66:	bf04      	itt	eq
 801ad68:	6819      	ldreq	r1, [r3, #0]
 801ad6a:	685b      	ldreq	r3, [r3, #4]
 801ad6c:	6063      	str	r3, [r4, #4]
 801ad6e:	bf04      	itt	eq
 801ad70:	1809      	addeq	r1, r1, r0
 801ad72:	6021      	streq	r1, [r4, #0]
 801ad74:	6054      	str	r4, [r2, #4]
 801ad76:	e7ca      	b.n	801ad0e <_free_r+0x22>
 801ad78:	bd38      	pop	{r3, r4, r5, pc}
 801ad7a:	bf00      	nop
 801ad7c:	240153b4 	.word	0x240153b4

0801ad80 <rshift>:
 801ad80:	6903      	ldr	r3, [r0, #16]
 801ad82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ad86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ad8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ad8e:	f100 0414 	add.w	r4, r0, #20
 801ad92:	dd45      	ble.n	801ae20 <rshift+0xa0>
 801ad94:	f011 011f 	ands.w	r1, r1, #31
 801ad98:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ad9c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ada0:	d10c      	bne.n	801adbc <rshift+0x3c>
 801ada2:	f100 0710 	add.w	r7, r0, #16
 801ada6:	4629      	mov	r1, r5
 801ada8:	42b1      	cmp	r1, r6
 801adaa:	d334      	bcc.n	801ae16 <rshift+0x96>
 801adac:	1a9b      	subs	r3, r3, r2
 801adae:	009b      	lsls	r3, r3, #2
 801adb0:	1eea      	subs	r2, r5, #3
 801adb2:	4296      	cmp	r6, r2
 801adb4:	bf38      	it	cc
 801adb6:	2300      	movcc	r3, #0
 801adb8:	4423      	add	r3, r4
 801adba:	e015      	b.n	801ade8 <rshift+0x68>
 801adbc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801adc0:	f1c1 0820 	rsb	r8, r1, #32
 801adc4:	40cf      	lsrs	r7, r1
 801adc6:	f105 0e04 	add.w	lr, r5, #4
 801adca:	46a1      	mov	r9, r4
 801adcc:	4576      	cmp	r6, lr
 801adce:	46f4      	mov	ip, lr
 801add0:	d815      	bhi.n	801adfe <rshift+0x7e>
 801add2:	1a9a      	subs	r2, r3, r2
 801add4:	0092      	lsls	r2, r2, #2
 801add6:	3a04      	subs	r2, #4
 801add8:	3501      	adds	r5, #1
 801adda:	42ae      	cmp	r6, r5
 801addc:	bf38      	it	cc
 801adde:	2200      	movcc	r2, #0
 801ade0:	18a3      	adds	r3, r4, r2
 801ade2:	50a7      	str	r7, [r4, r2]
 801ade4:	b107      	cbz	r7, 801ade8 <rshift+0x68>
 801ade6:	3304      	adds	r3, #4
 801ade8:	1b1a      	subs	r2, r3, r4
 801adea:	42a3      	cmp	r3, r4
 801adec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801adf0:	bf08      	it	eq
 801adf2:	2300      	moveq	r3, #0
 801adf4:	6102      	str	r2, [r0, #16]
 801adf6:	bf08      	it	eq
 801adf8:	6143      	streq	r3, [r0, #20]
 801adfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801adfe:	f8dc c000 	ldr.w	ip, [ip]
 801ae02:	fa0c fc08 	lsl.w	ip, ip, r8
 801ae06:	ea4c 0707 	orr.w	r7, ip, r7
 801ae0a:	f849 7b04 	str.w	r7, [r9], #4
 801ae0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ae12:	40cf      	lsrs	r7, r1
 801ae14:	e7da      	b.n	801adcc <rshift+0x4c>
 801ae16:	f851 cb04 	ldr.w	ip, [r1], #4
 801ae1a:	f847 cf04 	str.w	ip, [r7, #4]!
 801ae1e:	e7c3      	b.n	801ada8 <rshift+0x28>
 801ae20:	4623      	mov	r3, r4
 801ae22:	e7e1      	b.n	801ade8 <rshift+0x68>

0801ae24 <__hexdig_fun>:
 801ae24:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801ae28:	2b09      	cmp	r3, #9
 801ae2a:	d802      	bhi.n	801ae32 <__hexdig_fun+0xe>
 801ae2c:	3820      	subs	r0, #32
 801ae2e:	b2c0      	uxtb	r0, r0
 801ae30:	4770      	bx	lr
 801ae32:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801ae36:	2b05      	cmp	r3, #5
 801ae38:	d801      	bhi.n	801ae3e <__hexdig_fun+0x1a>
 801ae3a:	3847      	subs	r0, #71	@ 0x47
 801ae3c:	e7f7      	b.n	801ae2e <__hexdig_fun+0xa>
 801ae3e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801ae42:	2b05      	cmp	r3, #5
 801ae44:	d801      	bhi.n	801ae4a <__hexdig_fun+0x26>
 801ae46:	3827      	subs	r0, #39	@ 0x27
 801ae48:	e7f1      	b.n	801ae2e <__hexdig_fun+0xa>
 801ae4a:	2000      	movs	r0, #0
 801ae4c:	4770      	bx	lr
	...

0801ae50 <__gethex>:
 801ae50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae54:	b085      	sub	sp, #20
 801ae56:	468a      	mov	sl, r1
 801ae58:	9302      	str	r3, [sp, #8]
 801ae5a:	680b      	ldr	r3, [r1, #0]
 801ae5c:	9001      	str	r0, [sp, #4]
 801ae5e:	4690      	mov	r8, r2
 801ae60:	1c9c      	adds	r4, r3, #2
 801ae62:	46a1      	mov	r9, r4
 801ae64:	f814 0b01 	ldrb.w	r0, [r4], #1
 801ae68:	2830      	cmp	r0, #48	@ 0x30
 801ae6a:	d0fa      	beq.n	801ae62 <__gethex+0x12>
 801ae6c:	eba9 0303 	sub.w	r3, r9, r3
 801ae70:	f1a3 0b02 	sub.w	fp, r3, #2
 801ae74:	f7ff ffd6 	bl	801ae24 <__hexdig_fun>
 801ae78:	4605      	mov	r5, r0
 801ae7a:	2800      	cmp	r0, #0
 801ae7c:	d168      	bne.n	801af50 <__gethex+0x100>
 801ae7e:	49a0      	ldr	r1, [pc, #640]	@ (801b100 <__gethex+0x2b0>)
 801ae80:	2201      	movs	r2, #1
 801ae82:	4648      	mov	r0, r9
 801ae84:	f7ff f8b2 	bl	8019fec <strncmp>
 801ae88:	4607      	mov	r7, r0
 801ae8a:	2800      	cmp	r0, #0
 801ae8c:	d167      	bne.n	801af5e <__gethex+0x10e>
 801ae8e:	f899 0001 	ldrb.w	r0, [r9, #1]
 801ae92:	4626      	mov	r6, r4
 801ae94:	f7ff ffc6 	bl	801ae24 <__hexdig_fun>
 801ae98:	2800      	cmp	r0, #0
 801ae9a:	d062      	beq.n	801af62 <__gethex+0x112>
 801ae9c:	4623      	mov	r3, r4
 801ae9e:	7818      	ldrb	r0, [r3, #0]
 801aea0:	2830      	cmp	r0, #48	@ 0x30
 801aea2:	4699      	mov	r9, r3
 801aea4:	f103 0301 	add.w	r3, r3, #1
 801aea8:	d0f9      	beq.n	801ae9e <__gethex+0x4e>
 801aeaa:	f7ff ffbb 	bl	801ae24 <__hexdig_fun>
 801aeae:	fab0 f580 	clz	r5, r0
 801aeb2:	096d      	lsrs	r5, r5, #5
 801aeb4:	f04f 0b01 	mov.w	fp, #1
 801aeb8:	464a      	mov	r2, r9
 801aeba:	4616      	mov	r6, r2
 801aebc:	3201      	adds	r2, #1
 801aebe:	7830      	ldrb	r0, [r6, #0]
 801aec0:	f7ff ffb0 	bl	801ae24 <__hexdig_fun>
 801aec4:	2800      	cmp	r0, #0
 801aec6:	d1f8      	bne.n	801aeba <__gethex+0x6a>
 801aec8:	498d      	ldr	r1, [pc, #564]	@ (801b100 <__gethex+0x2b0>)
 801aeca:	2201      	movs	r2, #1
 801aecc:	4630      	mov	r0, r6
 801aece:	f7ff f88d 	bl	8019fec <strncmp>
 801aed2:	2800      	cmp	r0, #0
 801aed4:	d13f      	bne.n	801af56 <__gethex+0x106>
 801aed6:	b944      	cbnz	r4, 801aeea <__gethex+0x9a>
 801aed8:	1c74      	adds	r4, r6, #1
 801aeda:	4622      	mov	r2, r4
 801aedc:	4616      	mov	r6, r2
 801aede:	3201      	adds	r2, #1
 801aee0:	7830      	ldrb	r0, [r6, #0]
 801aee2:	f7ff ff9f 	bl	801ae24 <__hexdig_fun>
 801aee6:	2800      	cmp	r0, #0
 801aee8:	d1f8      	bne.n	801aedc <__gethex+0x8c>
 801aeea:	1ba4      	subs	r4, r4, r6
 801aeec:	00a7      	lsls	r7, r4, #2
 801aeee:	7833      	ldrb	r3, [r6, #0]
 801aef0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801aef4:	2b50      	cmp	r3, #80	@ 0x50
 801aef6:	d13e      	bne.n	801af76 <__gethex+0x126>
 801aef8:	7873      	ldrb	r3, [r6, #1]
 801aefa:	2b2b      	cmp	r3, #43	@ 0x2b
 801aefc:	d033      	beq.n	801af66 <__gethex+0x116>
 801aefe:	2b2d      	cmp	r3, #45	@ 0x2d
 801af00:	d034      	beq.n	801af6c <__gethex+0x11c>
 801af02:	1c71      	adds	r1, r6, #1
 801af04:	2400      	movs	r4, #0
 801af06:	7808      	ldrb	r0, [r1, #0]
 801af08:	f7ff ff8c 	bl	801ae24 <__hexdig_fun>
 801af0c:	1e43      	subs	r3, r0, #1
 801af0e:	b2db      	uxtb	r3, r3
 801af10:	2b18      	cmp	r3, #24
 801af12:	d830      	bhi.n	801af76 <__gethex+0x126>
 801af14:	f1a0 0210 	sub.w	r2, r0, #16
 801af18:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801af1c:	f7ff ff82 	bl	801ae24 <__hexdig_fun>
 801af20:	f100 3cff 	add.w	ip, r0, #4294967295
 801af24:	fa5f fc8c 	uxtb.w	ip, ip
 801af28:	f1bc 0f18 	cmp.w	ip, #24
 801af2c:	f04f 030a 	mov.w	r3, #10
 801af30:	d91e      	bls.n	801af70 <__gethex+0x120>
 801af32:	b104      	cbz	r4, 801af36 <__gethex+0xe6>
 801af34:	4252      	negs	r2, r2
 801af36:	4417      	add	r7, r2
 801af38:	f8ca 1000 	str.w	r1, [sl]
 801af3c:	b1ed      	cbz	r5, 801af7a <__gethex+0x12a>
 801af3e:	f1bb 0f00 	cmp.w	fp, #0
 801af42:	bf0c      	ite	eq
 801af44:	2506      	moveq	r5, #6
 801af46:	2500      	movne	r5, #0
 801af48:	4628      	mov	r0, r5
 801af4a:	b005      	add	sp, #20
 801af4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af50:	2500      	movs	r5, #0
 801af52:	462c      	mov	r4, r5
 801af54:	e7b0      	b.n	801aeb8 <__gethex+0x68>
 801af56:	2c00      	cmp	r4, #0
 801af58:	d1c7      	bne.n	801aeea <__gethex+0x9a>
 801af5a:	4627      	mov	r7, r4
 801af5c:	e7c7      	b.n	801aeee <__gethex+0x9e>
 801af5e:	464e      	mov	r6, r9
 801af60:	462f      	mov	r7, r5
 801af62:	2501      	movs	r5, #1
 801af64:	e7c3      	b.n	801aeee <__gethex+0x9e>
 801af66:	2400      	movs	r4, #0
 801af68:	1cb1      	adds	r1, r6, #2
 801af6a:	e7cc      	b.n	801af06 <__gethex+0xb6>
 801af6c:	2401      	movs	r4, #1
 801af6e:	e7fb      	b.n	801af68 <__gethex+0x118>
 801af70:	fb03 0002 	mla	r0, r3, r2, r0
 801af74:	e7ce      	b.n	801af14 <__gethex+0xc4>
 801af76:	4631      	mov	r1, r6
 801af78:	e7de      	b.n	801af38 <__gethex+0xe8>
 801af7a:	eba6 0309 	sub.w	r3, r6, r9
 801af7e:	3b01      	subs	r3, #1
 801af80:	4629      	mov	r1, r5
 801af82:	2b07      	cmp	r3, #7
 801af84:	dc0a      	bgt.n	801af9c <__gethex+0x14c>
 801af86:	9801      	ldr	r0, [sp, #4]
 801af88:	f000 fafc 	bl	801b584 <_Balloc>
 801af8c:	4604      	mov	r4, r0
 801af8e:	b940      	cbnz	r0, 801afa2 <__gethex+0x152>
 801af90:	4b5c      	ldr	r3, [pc, #368]	@ (801b104 <__gethex+0x2b4>)
 801af92:	4602      	mov	r2, r0
 801af94:	21e4      	movs	r1, #228	@ 0xe4
 801af96:	485c      	ldr	r0, [pc, #368]	@ (801b108 <__gethex+0x2b8>)
 801af98:	f001 f9de 	bl	801c358 <__assert_func>
 801af9c:	3101      	adds	r1, #1
 801af9e:	105b      	asrs	r3, r3, #1
 801afa0:	e7ef      	b.n	801af82 <__gethex+0x132>
 801afa2:	f100 0a14 	add.w	sl, r0, #20
 801afa6:	2300      	movs	r3, #0
 801afa8:	4655      	mov	r5, sl
 801afaa:	469b      	mov	fp, r3
 801afac:	45b1      	cmp	r9, r6
 801afae:	d337      	bcc.n	801b020 <__gethex+0x1d0>
 801afb0:	f845 bb04 	str.w	fp, [r5], #4
 801afb4:	eba5 050a 	sub.w	r5, r5, sl
 801afb8:	10ad      	asrs	r5, r5, #2
 801afba:	6125      	str	r5, [r4, #16]
 801afbc:	4658      	mov	r0, fp
 801afbe:	f000 fbd3 	bl	801b768 <__hi0bits>
 801afc2:	016d      	lsls	r5, r5, #5
 801afc4:	f8d8 6000 	ldr.w	r6, [r8]
 801afc8:	1a2d      	subs	r5, r5, r0
 801afca:	42b5      	cmp	r5, r6
 801afcc:	dd54      	ble.n	801b078 <__gethex+0x228>
 801afce:	1bad      	subs	r5, r5, r6
 801afd0:	4629      	mov	r1, r5
 801afd2:	4620      	mov	r0, r4
 801afd4:	f000 ff64 	bl	801bea0 <__any_on>
 801afd8:	4681      	mov	r9, r0
 801afda:	b178      	cbz	r0, 801affc <__gethex+0x1ac>
 801afdc:	1e6b      	subs	r3, r5, #1
 801afde:	1159      	asrs	r1, r3, #5
 801afe0:	f003 021f 	and.w	r2, r3, #31
 801afe4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801afe8:	f04f 0901 	mov.w	r9, #1
 801afec:	fa09 f202 	lsl.w	r2, r9, r2
 801aff0:	420a      	tst	r2, r1
 801aff2:	d003      	beq.n	801affc <__gethex+0x1ac>
 801aff4:	454b      	cmp	r3, r9
 801aff6:	dc36      	bgt.n	801b066 <__gethex+0x216>
 801aff8:	f04f 0902 	mov.w	r9, #2
 801affc:	4629      	mov	r1, r5
 801affe:	4620      	mov	r0, r4
 801b000:	f7ff febe 	bl	801ad80 <rshift>
 801b004:	442f      	add	r7, r5
 801b006:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b00a:	42bb      	cmp	r3, r7
 801b00c:	da42      	bge.n	801b094 <__gethex+0x244>
 801b00e:	9801      	ldr	r0, [sp, #4]
 801b010:	4621      	mov	r1, r4
 801b012:	f000 faf7 	bl	801b604 <_Bfree>
 801b016:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b018:	2300      	movs	r3, #0
 801b01a:	6013      	str	r3, [r2, #0]
 801b01c:	25a3      	movs	r5, #163	@ 0xa3
 801b01e:	e793      	b.n	801af48 <__gethex+0xf8>
 801b020:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801b024:	2a2e      	cmp	r2, #46	@ 0x2e
 801b026:	d012      	beq.n	801b04e <__gethex+0x1fe>
 801b028:	2b20      	cmp	r3, #32
 801b02a:	d104      	bne.n	801b036 <__gethex+0x1e6>
 801b02c:	f845 bb04 	str.w	fp, [r5], #4
 801b030:	f04f 0b00 	mov.w	fp, #0
 801b034:	465b      	mov	r3, fp
 801b036:	7830      	ldrb	r0, [r6, #0]
 801b038:	9303      	str	r3, [sp, #12]
 801b03a:	f7ff fef3 	bl	801ae24 <__hexdig_fun>
 801b03e:	9b03      	ldr	r3, [sp, #12]
 801b040:	f000 000f 	and.w	r0, r0, #15
 801b044:	4098      	lsls	r0, r3
 801b046:	ea4b 0b00 	orr.w	fp, fp, r0
 801b04a:	3304      	adds	r3, #4
 801b04c:	e7ae      	b.n	801afac <__gethex+0x15c>
 801b04e:	45b1      	cmp	r9, r6
 801b050:	d8ea      	bhi.n	801b028 <__gethex+0x1d8>
 801b052:	492b      	ldr	r1, [pc, #172]	@ (801b100 <__gethex+0x2b0>)
 801b054:	9303      	str	r3, [sp, #12]
 801b056:	2201      	movs	r2, #1
 801b058:	4630      	mov	r0, r6
 801b05a:	f7fe ffc7 	bl	8019fec <strncmp>
 801b05e:	9b03      	ldr	r3, [sp, #12]
 801b060:	2800      	cmp	r0, #0
 801b062:	d1e1      	bne.n	801b028 <__gethex+0x1d8>
 801b064:	e7a2      	b.n	801afac <__gethex+0x15c>
 801b066:	1ea9      	subs	r1, r5, #2
 801b068:	4620      	mov	r0, r4
 801b06a:	f000 ff19 	bl	801bea0 <__any_on>
 801b06e:	2800      	cmp	r0, #0
 801b070:	d0c2      	beq.n	801aff8 <__gethex+0x1a8>
 801b072:	f04f 0903 	mov.w	r9, #3
 801b076:	e7c1      	b.n	801affc <__gethex+0x1ac>
 801b078:	da09      	bge.n	801b08e <__gethex+0x23e>
 801b07a:	1b75      	subs	r5, r6, r5
 801b07c:	4621      	mov	r1, r4
 801b07e:	9801      	ldr	r0, [sp, #4]
 801b080:	462a      	mov	r2, r5
 801b082:	f000 fcd7 	bl	801ba34 <__lshift>
 801b086:	1b7f      	subs	r7, r7, r5
 801b088:	4604      	mov	r4, r0
 801b08a:	f100 0a14 	add.w	sl, r0, #20
 801b08e:	f04f 0900 	mov.w	r9, #0
 801b092:	e7b8      	b.n	801b006 <__gethex+0x1b6>
 801b094:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b098:	42bd      	cmp	r5, r7
 801b09a:	dd6f      	ble.n	801b17c <__gethex+0x32c>
 801b09c:	1bed      	subs	r5, r5, r7
 801b09e:	42ae      	cmp	r6, r5
 801b0a0:	dc34      	bgt.n	801b10c <__gethex+0x2bc>
 801b0a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b0a6:	2b02      	cmp	r3, #2
 801b0a8:	d022      	beq.n	801b0f0 <__gethex+0x2a0>
 801b0aa:	2b03      	cmp	r3, #3
 801b0ac:	d024      	beq.n	801b0f8 <__gethex+0x2a8>
 801b0ae:	2b01      	cmp	r3, #1
 801b0b0:	d115      	bne.n	801b0de <__gethex+0x28e>
 801b0b2:	42ae      	cmp	r6, r5
 801b0b4:	d113      	bne.n	801b0de <__gethex+0x28e>
 801b0b6:	2e01      	cmp	r6, #1
 801b0b8:	d10b      	bne.n	801b0d2 <__gethex+0x282>
 801b0ba:	9a02      	ldr	r2, [sp, #8]
 801b0bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b0c0:	6013      	str	r3, [r2, #0]
 801b0c2:	2301      	movs	r3, #1
 801b0c4:	6123      	str	r3, [r4, #16]
 801b0c6:	f8ca 3000 	str.w	r3, [sl]
 801b0ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b0cc:	2562      	movs	r5, #98	@ 0x62
 801b0ce:	601c      	str	r4, [r3, #0]
 801b0d0:	e73a      	b.n	801af48 <__gethex+0xf8>
 801b0d2:	1e71      	subs	r1, r6, #1
 801b0d4:	4620      	mov	r0, r4
 801b0d6:	f000 fee3 	bl	801bea0 <__any_on>
 801b0da:	2800      	cmp	r0, #0
 801b0dc:	d1ed      	bne.n	801b0ba <__gethex+0x26a>
 801b0de:	9801      	ldr	r0, [sp, #4]
 801b0e0:	4621      	mov	r1, r4
 801b0e2:	f000 fa8f 	bl	801b604 <_Bfree>
 801b0e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b0e8:	2300      	movs	r3, #0
 801b0ea:	6013      	str	r3, [r2, #0]
 801b0ec:	2550      	movs	r5, #80	@ 0x50
 801b0ee:	e72b      	b.n	801af48 <__gethex+0xf8>
 801b0f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b0f2:	2b00      	cmp	r3, #0
 801b0f4:	d1f3      	bne.n	801b0de <__gethex+0x28e>
 801b0f6:	e7e0      	b.n	801b0ba <__gethex+0x26a>
 801b0f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	d1dd      	bne.n	801b0ba <__gethex+0x26a>
 801b0fe:	e7ee      	b.n	801b0de <__gethex+0x28e>
 801b100:	0801df60 	.word	0x0801df60
 801b104:	0801e171 	.word	0x0801e171
 801b108:	0801e182 	.word	0x0801e182
 801b10c:	1e6f      	subs	r7, r5, #1
 801b10e:	f1b9 0f00 	cmp.w	r9, #0
 801b112:	d130      	bne.n	801b176 <__gethex+0x326>
 801b114:	b127      	cbz	r7, 801b120 <__gethex+0x2d0>
 801b116:	4639      	mov	r1, r7
 801b118:	4620      	mov	r0, r4
 801b11a:	f000 fec1 	bl	801bea0 <__any_on>
 801b11e:	4681      	mov	r9, r0
 801b120:	117a      	asrs	r2, r7, #5
 801b122:	2301      	movs	r3, #1
 801b124:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801b128:	f007 071f 	and.w	r7, r7, #31
 801b12c:	40bb      	lsls	r3, r7
 801b12e:	4213      	tst	r3, r2
 801b130:	4629      	mov	r1, r5
 801b132:	4620      	mov	r0, r4
 801b134:	bf18      	it	ne
 801b136:	f049 0902 	orrne.w	r9, r9, #2
 801b13a:	f7ff fe21 	bl	801ad80 <rshift>
 801b13e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801b142:	1b76      	subs	r6, r6, r5
 801b144:	2502      	movs	r5, #2
 801b146:	f1b9 0f00 	cmp.w	r9, #0
 801b14a:	d047      	beq.n	801b1dc <__gethex+0x38c>
 801b14c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b150:	2b02      	cmp	r3, #2
 801b152:	d015      	beq.n	801b180 <__gethex+0x330>
 801b154:	2b03      	cmp	r3, #3
 801b156:	d017      	beq.n	801b188 <__gethex+0x338>
 801b158:	2b01      	cmp	r3, #1
 801b15a:	d109      	bne.n	801b170 <__gethex+0x320>
 801b15c:	f019 0f02 	tst.w	r9, #2
 801b160:	d006      	beq.n	801b170 <__gethex+0x320>
 801b162:	f8da 3000 	ldr.w	r3, [sl]
 801b166:	ea49 0903 	orr.w	r9, r9, r3
 801b16a:	f019 0f01 	tst.w	r9, #1
 801b16e:	d10e      	bne.n	801b18e <__gethex+0x33e>
 801b170:	f045 0510 	orr.w	r5, r5, #16
 801b174:	e032      	b.n	801b1dc <__gethex+0x38c>
 801b176:	f04f 0901 	mov.w	r9, #1
 801b17a:	e7d1      	b.n	801b120 <__gethex+0x2d0>
 801b17c:	2501      	movs	r5, #1
 801b17e:	e7e2      	b.n	801b146 <__gethex+0x2f6>
 801b180:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b182:	f1c3 0301 	rsb	r3, r3, #1
 801b186:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b188:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b18a:	2b00      	cmp	r3, #0
 801b18c:	d0f0      	beq.n	801b170 <__gethex+0x320>
 801b18e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b192:	f104 0314 	add.w	r3, r4, #20
 801b196:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b19a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b19e:	f04f 0c00 	mov.w	ip, #0
 801b1a2:	4618      	mov	r0, r3
 801b1a4:	f853 2b04 	ldr.w	r2, [r3], #4
 801b1a8:	f1b2 3fff 	cmp.w	r2, #4294967295
 801b1ac:	d01b      	beq.n	801b1e6 <__gethex+0x396>
 801b1ae:	3201      	adds	r2, #1
 801b1b0:	6002      	str	r2, [r0, #0]
 801b1b2:	2d02      	cmp	r5, #2
 801b1b4:	f104 0314 	add.w	r3, r4, #20
 801b1b8:	d13c      	bne.n	801b234 <__gethex+0x3e4>
 801b1ba:	f8d8 2000 	ldr.w	r2, [r8]
 801b1be:	3a01      	subs	r2, #1
 801b1c0:	42b2      	cmp	r2, r6
 801b1c2:	d109      	bne.n	801b1d8 <__gethex+0x388>
 801b1c4:	1171      	asrs	r1, r6, #5
 801b1c6:	2201      	movs	r2, #1
 801b1c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b1cc:	f006 061f 	and.w	r6, r6, #31
 801b1d0:	fa02 f606 	lsl.w	r6, r2, r6
 801b1d4:	421e      	tst	r6, r3
 801b1d6:	d13a      	bne.n	801b24e <__gethex+0x3fe>
 801b1d8:	f045 0520 	orr.w	r5, r5, #32
 801b1dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b1de:	601c      	str	r4, [r3, #0]
 801b1e0:	9b02      	ldr	r3, [sp, #8]
 801b1e2:	601f      	str	r7, [r3, #0]
 801b1e4:	e6b0      	b.n	801af48 <__gethex+0xf8>
 801b1e6:	4299      	cmp	r1, r3
 801b1e8:	f843 cc04 	str.w	ip, [r3, #-4]
 801b1ec:	d8d9      	bhi.n	801b1a2 <__gethex+0x352>
 801b1ee:	68a3      	ldr	r3, [r4, #8]
 801b1f0:	459b      	cmp	fp, r3
 801b1f2:	db17      	blt.n	801b224 <__gethex+0x3d4>
 801b1f4:	6861      	ldr	r1, [r4, #4]
 801b1f6:	9801      	ldr	r0, [sp, #4]
 801b1f8:	3101      	adds	r1, #1
 801b1fa:	f000 f9c3 	bl	801b584 <_Balloc>
 801b1fe:	4681      	mov	r9, r0
 801b200:	b918      	cbnz	r0, 801b20a <__gethex+0x3ba>
 801b202:	4b1a      	ldr	r3, [pc, #104]	@ (801b26c <__gethex+0x41c>)
 801b204:	4602      	mov	r2, r0
 801b206:	2184      	movs	r1, #132	@ 0x84
 801b208:	e6c5      	b.n	801af96 <__gethex+0x146>
 801b20a:	6922      	ldr	r2, [r4, #16]
 801b20c:	3202      	adds	r2, #2
 801b20e:	f104 010c 	add.w	r1, r4, #12
 801b212:	0092      	lsls	r2, r2, #2
 801b214:	300c      	adds	r0, #12
 801b216:	f7fe ff72 	bl	801a0fe <memcpy>
 801b21a:	4621      	mov	r1, r4
 801b21c:	9801      	ldr	r0, [sp, #4]
 801b21e:	f000 f9f1 	bl	801b604 <_Bfree>
 801b222:	464c      	mov	r4, r9
 801b224:	6923      	ldr	r3, [r4, #16]
 801b226:	1c5a      	adds	r2, r3, #1
 801b228:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b22c:	6122      	str	r2, [r4, #16]
 801b22e:	2201      	movs	r2, #1
 801b230:	615a      	str	r2, [r3, #20]
 801b232:	e7be      	b.n	801b1b2 <__gethex+0x362>
 801b234:	6922      	ldr	r2, [r4, #16]
 801b236:	455a      	cmp	r2, fp
 801b238:	dd0b      	ble.n	801b252 <__gethex+0x402>
 801b23a:	2101      	movs	r1, #1
 801b23c:	4620      	mov	r0, r4
 801b23e:	f7ff fd9f 	bl	801ad80 <rshift>
 801b242:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b246:	3701      	adds	r7, #1
 801b248:	42bb      	cmp	r3, r7
 801b24a:	f6ff aee0 	blt.w	801b00e <__gethex+0x1be>
 801b24e:	2501      	movs	r5, #1
 801b250:	e7c2      	b.n	801b1d8 <__gethex+0x388>
 801b252:	f016 061f 	ands.w	r6, r6, #31
 801b256:	d0fa      	beq.n	801b24e <__gethex+0x3fe>
 801b258:	4453      	add	r3, sl
 801b25a:	f1c6 0620 	rsb	r6, r6, #32
 801b25e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801b262:	f000 fa81 	bl	801b768 <__hi0bits>
 801b266:	42b0      	cmp	r0, r6
 801b268:	dbe7      	blt.n	801b23a <__gethex+0x3ea>
 801b26a:	e7f0      	b.n	801b24e <__gethex+0x3fe>
 801b26c:	0801e171 	.word	0x0801e171

0801b270 <L_shift>:
 801b270:	f1c2 0208 	rsb	r2, r2, #8
 801b274:	0092      	lsls	r2, r2, #2
 801b276:	b570      	push	{r4, r5, r6, lr}
 801b278:	f1c2 0620 	rsb	r6, r2, #32
 801b27c:	6843      	ldr	r3, [r0, #4]
 801b27e:	6804      	ldr	r4, [r0, #0]
 801b280:	fa03 f506 	lsl.w	r5, r3, r6
 801b284:	432c      	orrs	r4, r5
 801b286:	40d3      	lsrs	r3, r2
 801b288:	6004      	str	r4, [r0, #0]
 801b28a:	f840 3f04 	str.w	r3, [r0, #4]!
 801b28e:	4288      	cmp	r0, r1
 801b290:	d3f4      	bcc.n	801b27c <L_shift+0xc>
 801b292:	bd70      	pop	{r4, r5, r6, pc}

0801b294 <__match>:
 801b294:	b530      	push	{r4, r5, lr}
 801b296:	6803      	ldr	r3, [r0, #0]
 801b298:	3301      	adds	r3, #1
 801b29a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b29e:	b914      	cbnz	r4, 801b2a6 <__match+0x12>
 801b2a0:	6003      	str	r3, [r0, #0]
 801b2a2:	2001      	movs	r0, #1
 801b2a4:	bd30      	pop	{r4, r5, pc}
 801b2a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b2aa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801b2ae:	2d19      	cmp	r5, #25
 801b2b0:	bf98      	it	ls
 801b2b2:	3220      	addls	r2, #32
 801b2b4:	42a2      	cmp	r2, r4
 801b2b6:	d0f0      	beq.n	801b29a <__match+0x6>
 801b2b8:	2000      	movs	r0, #0
 801b2ba:	e7f3      	b.n	801b2a4 <__match+0x10>

0801b2bc <__hexnan>:
 801b2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2c0:	680b      	ldr	r3, [r1, #0]
 801b2c2:	6801      	ldr	r1, [r0, #0]
 801b2c4:	115e      	asrs	r6, r3, #5
 801b2c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b2ca:	f013 031f 	ands.w	r3, r3, #31
 801b2ce:	b087      	sub	sp, #28
 801b2d0:	bf18      	it	ne
 801b2d2:	3604      	addne	r6, #4
 801b2d4:	2500      	movs	r5, #0
 801b2d6:	1f37      	subs	r7, r6, #4
 801b2d8:	4682      	mov	sl, r0
 801b2da:	4690      	mov	r8, r2
 801b2dc:	9301      	str	r3, [sp, #4]
 801b2de:	f846 5c04 	str.w	r5, [r6, #-4]
 801b2e2:	46b9      	mov	r9, r7
 801b2e4:	463c      	mov	r4, r7
 801b2e6:	9502      	str	r5, [sp, #8]
 801b2e8:	46ab      	mov	fp, r5
 801b2ea:	784a      	ldrb	r2, [r1, #1]
 801b2ec:	1c4b      	adds	r3, r1, #1
 801b2ee:	9303      	str	r3, [sp, #12]
 801b2f0:	b342      	cbz	r2, 801b344 <__hexnan+0x88>
 801b2f2:	4610      	mov	r0, r2
 801b2f4:	9105      	str	r1, [sp, #20]
 801b2f6:	9204      	str	r2, [sp, #16]
 801b2f8:	f7ff fd94 	bl	801ae24 <__hexdig_fun>
 801b2fc:	2800      	cmp	r0, #0
 801b2fe:	d151      	bne.n	801b3a4 <__hexnan+0xe8>
 801b300:	9a04      	ldr	r2, [sp, #16]
 801b302:	9905      	ldr	r1, [sp, #20]
 801b304:	2a20      	cmp	r2, #32
 801b306:	d818      	bhi.n	801b33a <__hexnan+0x7e>
 801b308:	9b02      	ldr	r3, [sp, #8]
 801b30a:	459b      	cmp	fp, r3
 801b30c:	dd13      	ble.n	801b336 <__hexnan+0x7a>
 801b30e:	454c      	cmp	r4, r9
 801b310:	d206      	bcs.n	801b320 <__hexnan+0x64>
 801b312:	2d07      	cmp	r5, #7
 801b314:	dc04      	bgt.n	801b320 <__hexnan+0x64>
 801b316:	462a      	mov	r2, r5
 801b318:	4649      	mov	r1, r9
 801b31a:	4620      	mov	r0, r4
 801b31c:	f7ff ffa8 	bl	801b270 <L_shift>
 801b320:	4544      	cmp	r4, r8
 801b322:	d952      	bls.n	801b3ca <__hexnan+0x10e>
 801b324:	2300      	movs	r3, #0
 801b326:	f1a4 0904 	sub.w	r9, r4, #4
 801b32a:	f844 3c04 	str.w	r3, [r4, #-4]
 801b32e:	f8cd b008 	str.w	fp, [sp, #8]
 801b332:	464c      	mov	r4, r9
 801b334:	461d      	mov	r5, r3
 801b336:	9903      	ldr	r1, [sp, #12]
 801b338:	e7d7      	b.n	801b2ea <__hexnan+0x2e>
 801b33a:	2a29      	cmp	r2, #41	@ 0x29
 801b33c:	d157      	bne.n	801b3ee <__hexnan+0x132>
 801b33e:	3102      	adds	r1, #2
 801b340:	f8ca 1000 	str.w	r1, [sl]
 801b344:	f1bb 0f00 	cmp.w	fp, #0
 801b348:	d051      	beq.n	801b3ee <__hexnan+0x132>
 801b34a:	454c      	cmp	r4, r9
 801b34c:	d206      	bcs.n	801b35c <__hexnan+0xa0>
 801b34e:	2d07      	cmp	r5, #7
 801b350:	dc04      	bgt.n	801b35c <__hexnan+0xa0>
 801b352:	462a      	mov	r2, r5
 801b354:	4649      	mov	r1, r9
 801b356:	4620      	mov	r0, r4
 801b358:	f7ff ff8a 	bl	801b270 <L_shift>
 801b35c:	4544      	cmp	r4, r8
 801b35e:	d936      	bls.n	801b3ce <__hexnan+0x112>
 801b360:	f1a8 0204 	sub.w	r2, r8, #4
 801b364:	4623      	mov	r3, r4
 801b366:	f853 1b04 	ldr.w	r1, [r3], #4
 801b36a:	f842 1f04 	str.w	r1, [r2, #4]!
 801b36e:	429f      	cmp	r7, r3
 801b370:	d2f9      	bcs.n	801b366 <__hexnan+0xaa>
 801b372:	1b3b      	subs	r3, r7, r4
 801b374:	f023 0303 	bic.w	r3, r3, #3
 801b378:	3304      	adds	r3, #4
 801b37a:	3401      	adds	r4, #1
 801b37c:	3e03      	subs	r6, #3
 801b37e:	42b4      	cmp	r4, r6
 801b380:	bf88      	it	hi
 801b382:	2304      	movhi	r3, #4
 801b384:	4443      	add	r3, r8
 801b386:	2200      	movs	r2, #0
 801b388:	f843 2b04 	str.w	r2, [r3], #4
 801b38c:	429f      	cmp	r7, r3
 801b38e:	d2fb      	bcs.n	801b388 <__hexnan+0xcc>
 801b390:	683b      	ldr	r3, [r7, #0]
 801b392:	b91b      	cbnz	r3, 801b39c <__hexnan+0xe0>
 801b394:	4547      	cmp	r7, r8
 801b396:	d128      	bne.n	801b3ea <__hexnan+0x12e>
 801b398:	2301      	movs	r3, #1
 801b39a:	603b      	str	r3, [r7, #0]
 801b39c:	2005      	movs	r0, #5
 801b39e:	b007      	add	sp, #28
 801b3a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3a4:	3501      	adds	r5, #1
 801b3a6:	2d08      	cmp	r5, #8
 801b3a8:	f10b 0b01 	add.w	fp, fp, #1
 801b3ac:	dd06      	ble.n	801b3bc <__hexnan+0x100>
 801b3ae:	4544      	cmp	r4, r8
 801b3b0:	d9c1      	bls.n	801b336 <__hexnan+0x7a>
 801b3b2:	2300      	movs	r3, #0
 801b3b4:	f844 3c04 	str.w	r3, [r4, #-4]
 801b3b8:	2501      	movs	r5, #1
 801b3ba:	3c04      	subs	r4, #4
 801b3bc:	6822      	ldr	r2, [r4, #0]
 801b3be:	f000 000f 	and.w	r0, r0, #15
 801b3c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801b3c6:	6020      	str	r0, [r4, #0]
 801b3c8:	e7b5      	b.n	801b336 <__hexnan+0x7a>
 801b3ca:	2508      	movs	r5, #8
 801b3cc:	e7b3      	b.n	801b336 <__hexnan+0x7a>
 801b3ce:	9b01      	ldr	r3, [sp, #4]
 801b3d0:	2b00      	cmp	r3, #0
 801b3d2:	d0dd      	beq.n	801b390 <__hexnan+0xd4>
 801b3d4:	f1c3 0320 	rsb	r3, r3, #32
 801b3d8:	f04f 32ff 	mov.w	r2, #4294967295
 801b3dc:	40da      	lsrs	r2, r3
 801b3de:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801b3e2:	4013      	ands	r3, r2
 801b3e4:	f846 3c04 	str.w	r3, [r6, #-4]
 801b3e8:	e7d2      	b.n	801b390 <__hexnan+0xd4>
 801b3ea:	3f04      	subs	r7, #4
 801b3ec:	e7d0      	b.n	801b390 <__hexnan+0xd4>
 801b3ee:	2004      	movs	r0, #4
 801b3f0:	e7d5      	b.n	801b39e <__hexnan+0xe2>
	...

0801b3f4 <malloc>:
 801b3f4:	4b02      	ldr	r3, [pc, #8]	@ (801b400 <malloc+0xc>)
 801b3f6:	4601      	mov	r1, r0
 801b3f8:	6818      	ldr	r0, [r3, #0]
 801b3fa:	f000 b825 	b.w	801b448 <_malloc_r>
 801b3fe:	bf00      	nop
 801b400:	2400027c 	.word	0x2400027c

0801b404 <sbrk_aligned>:
 801b404:	b570      	push	{r4, r5, r6, lr}
 801b406:	4e0f      	ldr	r6, [pc, #60]	@ (801b444 <sbrk_aligned+0x40>)
 801b408:	460c      	mov	r4, r1
 801b40a:	6831      	ldr	r1, [r6, #0]
 801b40c:	4605      	mov	r5, r0
 801b40e:	b911      	cbnz	r1, 801b416 <sbrk_aligned+0x12>
 801b410:	f000 ff92 	bl	801c338 <_sbrk_r>
 801b414:	6030      	str	r0, [r6, #0]
 801b416:	4621      	mov	r1, r4
 801b418:	4628      	mov	r0, r5
 801b41a:	f000 ff8d 	bl	801c338 <_sbrk_r>
 801b41e:	1c43      	adds	r3, r0, #1
 801b420:	d103      	bne.n	801b42a <sbrk_aligned+0x26>
 801b422:	f04f 34ff 	mov.w	r4, #4294967295
 801b426:	4620      	mov	r0, r4
 801b428:	bd70      	pop	{r4, r5, r6, pc}
 801b42a:	1cc4      	adds	r4, r0, #3
 801b42c:	f024 0403 	bic.w	r4, r4, #3
 801b430:	42a0      	cmp	r0, r4
 801b432:	d0f8      	beq.n	801b426 <sbrk_aligned+0x22>
 801b434:	1a21      	subs	r1, r4, r0
 801b436:	4628      	mov	r0, r5
 801b438:	f000 ff7e 	bl	801c338 <_sbrk_r>
 801b43c:	3001      	adds	r0, #1
 801b43e:	d1f2      	bne.n	801b426 <sbrk_aligned+0x22>
 801b440:	e7ef      	b.n	801b422 <sbrk_aligned+0x1e>
 801b442:	bf00      	nop
 801b444:	240153b0 	.word	0x240153b0

0801b448 <_malloc_r>:
 801b448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b44c:	1ccd      	adds	r5, r1, #3
 801b44e:	f025 0503 	bic.w	r5, r5, #3
 801b452:	3508      	adds	r5, #8
 801b454:	2d0c      	cmp	r5, #12
 801b456:	bf38      	it	cc
 801b458:	250c      	movcc	r5, #12
 801b45a:	2d00      	cmp	r5, #0
 801b45c:	4606      	mov	r6, r0
 801b45e:	db01      	blt.n	801b464 <_malloc_r+0x1c>
 801b460:	42a9      	cmp	r1, r5
 801b462:	d904      	bls.n	801b46e <_malloc_r+0x26>
 801b464:	230c      	movs	r3, #12
 801b466:	6033      	str	r3, [r6, #0]
 801b468:	2000      	movs	r0, #0
 801b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b46e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b544 <_malloc_r+0xfc>
 801b472:	f000 f87b 	bl	801b56c <__malloc_lock>
 801b476:	f8d8 3000 	ldr.w	r3, [r8]
 801b47a:	461c      	mov	r4, r3
 801b47c:	bb44      	cbnz	r4, 801b4d0 <_malloc_r+0x88>
 801b47e:	4629      	mov	r1, r5
 801b480:	4630      	mov	r0, r6
 801b482:	f7ff ffbf 	bl	801b404 <sbrk_aligned>
 801b486:	1c43      	adds	r3, r0, #1
 801b488:	4604      	mov	r4, r0
 801b48a:	d158      	bne.n	801b53e <_malloc_r+0xf6>
 801b48c:	f8d8 4000 	ldr.w	r4, [r8]
 801b490:	4627      	mov	r7, r4
 801b492:	2f00      	cmp	r7, #0
 801b494:	d143      	bne.n	801b51e <_malloc_r+0xd6>
 801b496:	2c00      	cmp	r4, #0
 801b498:	d04b      	beq.n	801b532 <_malloc_r+0xea>
 801b49a:	6823      	ldr	r3, [r4, #0]
 801b49c:	4639      	mov	r1, r7
 801b49e:	4630      	mov	r0, r6
 801b4a0:	eb04 0903 	add.w	r9, r4, r3
 801b4a4:	f000 ff48 	bl	801c338 <_sbrk_r>
 801b4a8:	4581      	cmp	r9, r0
 801b4aa:	d142      	bne.n	801b532 <_malloc_r+0xea>
 801b4ac:	6821      	ldr	r1, [r4, #0]
 801b4ae:	1a6d      	subs	r5, r5, r1
 801b4b0:	4629      	mov	r1, r5
 801b4b2:	4630      	mov	r0, r6
 801b4b4:	f7ff ffa6 	bl	801b404 <sbrk_aligned>
 801b4b8:	3001      	adds	r0, #1
 801b4ba:	d03a      	beq.n	801b532 <_malloc_r+0xea>
 801b4bc:	6823      	ldr	r3, [r4, #0]
 801b4be:	442b      	add	r3, r5
 801b4c0:	6023      	str	r3, [r4, #0]
 801b4c2:	f8d8 3000 	ldr.w	r3, [r8]
 801b4c6:	685a      	ldr	r2, [r3, #4]
 801b4c8:	bb62      	cbnz	r2, 801b524 <_malloc_r+0xdc>
 801b4ca:	f8c8 7000 	str.w	r7, [r8]
 801b4ce:	e00f      	b.n	801b4f0 <_malloc_r+0xa8>
 801b4d0:	6822      	ldr	r2, [r4, #0]
 801b4d2:	1b52      	subs	r2, r2, r5
 801b4d4:	d420      	bmi.n	801b518 <_malloc_r+0xd0>
 801b4d6:	2a0b      	cmp	r2, #11
 801b4d8:	d917      	bls.n	801b50a <_malloc_r+0xc2>
 801b4da:	1961      	adds	r1, r4, r5
 801b4dc:	42a3      	cmp	r3, r4
 801b4de:	6025      	str	r5, [r4, #0]
 801b4e0:	bf18      	it	ne
 801b4e2:	6059      	strne	r1, [r3, #4]
 801b4e4:	6863      	ldr	r3, [r4, #4]
 801b4e6:	bf08      	it	eq
 801b4e8:	f8c8 1000 	streq.w	r1, [r8]
 801b4ec:	5162      	str	r2, [r4, r5]
 801b4ee:	604b      	str	r3, [r1, #4]
 801b4f0:	4630      	mov	r0, r6
 801b4f2:	f000 f841 	bl	801b578 <__malloc_unlock>
 801b4f6:	f104 000b 	add.w	r0, r4, #11
 801b4fa:	1d23      	adds	r3, r4, #4
 801b4fc:	f020 0007 	bic.w	r0, r0, #7
 801b500:	1ac2      	subs	r2, r0, r3
 801b502:	bf1c      	itt	ne
 801b504:	1a1b      	subne	r3, r3, r0
 801b506:	50a3      	strne	r3, [r4, r2]
 801b508:	e7af      	b.n	801b46a <_malloc_r+0x22>
 801b50a:	6862      	ldr	r2, [r4, #4]
 801b50c:	42a3      	cmp	r3, r4
 801b50e:	bf0c      	ite	eq
 801b510:	f8c8 2000 	streq.w	r2, [r8]
 801b514:	605a      	strne	r2, [r3, #4]
 801b516:	e7eb      	b.n	801b4f0 <_malloc_r+0xa8>
 801b518:	4623      	mov	r3, r4
 801b51a:	6864      	ldr	r4, [r4, #4]
 801b51c:	e7ae      	b.n	801b47c <_malloc_r+0x34>
 801b51e:	463c      	mov	r4, r7
 801b520:	687f      	ldr	r7, [r7, #4]
 801b522:	e7b6      	b.n	801b492 <_malloc_r+0x4a>
 801b524:	461a      	mov	r2, r3
 801b526:	685b      	ldr	r3, [r3, #4]
 801b528:	42a3      	cmp	r3, r4
 801b52a:	d1fb      	bne.n	801b524 <_malloc_r+0xdc>
 801b52c:	2300      	movs	r3, #0
 801b52e:	6053      	str	r3, [r2, #4]
 801b530:	e7de      	b.n	801b4f0 <_malloc_r+0xa8>
 801b532:	230c      	movs	r3, #12
 801b534:	6033      	str	r3, [r6, #0]
 801b536:	4630      	mov	r0, r6
 801b538:	f000 f81e 	bl	801b578 <__malloc_unlock>
 801b53c:	e794      	b.n	801b468 <_malloc_r+0x20>
 801b53e:	6005      	str	r5, [r0, #0]
 801b540:	e7d6      	b.n	801b4f0 <_malloc_r+0xa8>
 801b542:	bf00      	nop
 801b544:	240153b4 	.word	0x240153b4

0801b548 <__ascii_mbtowc>:
 801b548:	b082      	sub	sp, #8
 801b54a:	b901      	cbnz	r1, 801b54e <__ascii_mbtowc+0x6>
 801b54c:	a901      	add	r1, sp, #4
 801b54e:	b142      	cbz	r2, 801b562 <__ascii_mbtowc+0x1a>
 801b550:	b14b      	cbz	r3, 801b566 <__ascii_mbtowc+0x1e>
 801b552:	7813      	ldrb	r3, [r2, #0]
 801b554:	600b      	str	r3, [r1, #0]
 801b556:	7812      	ldrb	r2, [r2, #0]
 801b558:	1e10      	subs	r0, r2, #0
 801b55a:	bf18      	it	ne
 801b55c:	2001      	movne	r0, #1
 801b55e:	b002      	add	sp, #8
 801b560:	4770      	bx	lr
 801b562:	4610      	mov	r0, r2
 801b564:	e7fb      	b.n	801b55e <__ascii_mbtowc+0x16>
 801b566:	f06f 0001 	mvn.w	r0, #1
 801b56a:	e7f8      	b.n	801b55e <__ascii_mbtowc+0x16>

0801b56c <__malloc_lock>:
 801b56c:	4801      	ldr	r0, [pc, #4]	@ (801b574 <__malloc_lock+0x8>)
 801b56e:	f7fe bdc4 	b.w	801a0fa <__retarget_lock_acquire_recursive>
 801b572:	bf00      	nop
 801b574:	240153ac 	.word	0x240153ac

0801b578 <__malloc_unlock>:
 801b578:	4801      	ldr	r0, [pc, #4]	@ (801b580 <__malloc_unlock+0x8>)
 801b57a:	f7fe bdbf 	b.w	801a0fc <__retarget_lock_release_recursive>
 801b57e:	bf00      	nop
 801b580:	240153ac 	.word	0x240153ac

0801b584 <_Balloc>:
 801b584:	b570      	push	{r4, r5, r6, lr}
 801b586:	69c6      	ldr	r6, [r0, #28]
 801b588:	4604      	mov	r4, r0
 801b58a:	460d      	mov	r5, r1
 801b58c:	b976      	cbnz	r6, 801b5ac <_Balloc+0x28>
 801b58e:	2010      	movs	r0, #16
 801b590:	f7ff ff30 	bl	801b3f4 <malloc>
 801b594:	4602      	mov	r2, r0
 801b596:	61e0      	str	r0, [r4, #28]
 801b598:	b920      	cbnz	r0, 801b5a4 <_Balloc+0x20>
 801b59a:	4b18      	ldr	r3, [pc, #96]	@ (801b5fc <_Balloc+0x78>)
 801b59c:	4818      	ldr	r0, [pc, #96]	@ (801b600 <_Balloc+0x7c>)
 801b59e:	216b      	movs	r1, #107	@ 0x6b
 801b5a0:	f000 feda 	bl	801c358 <__assert_func>
 801b5a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b5a8:	6006      	str	r6, [r0, #0]
 801b5aa:	60c6      	str	r6, [r0, #12]
 801b5ac:	69e6      	ldr	r6, [r4, #28]
 801b5ae:	68f3      	ldr	r3, [r6, #12]
 801b5b0:	b183      	cbz	r3, 801b5d4 <_Balloc+0x50>
 801b5b2:	69e3      	ldr	r3, [r4, #28]
 801b5b4:	68db      	ldr	r3, [r3, #12]
 801b5b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b5ba:	b9b8      	cbnz	r0, 801b5ec <_Balloc+0x68>
 801b5bc:	2101      	movs	r1, #1
 801b5be:	fa01 f605 	lsl.w	r6, r1, r5
 801b5c2:	1d72      	adds	r2, r6, #5
 801b5c4:	0092      	lsls	r2, r2, #2
 801b5c6:	4620      	mov	r0, r4
 801b5c8:	f000 fee4 	bl	801c394 <_calloc_r>
 801b5cc:	b160      	cbz	r0, 801b5e8 <_Balloc+0x64>
 801b5ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b5d2:	e00e      	b.n	801b5f2 <_Balloc+0x6e>
 801b5d4:	2221      	movs	r2, #33	@ 0x21
 801b5d6:	2104      	movs	r1, #4
 801b5d8:	4620      	mov	r0, r4
 801b5da:	f000 fedb 	bl	801c394 <_calloc_r>
 801b5de:	69e3      	ldr	r3, [r4, #28]
 801b5e0:	60f0      	str	r0, [r6, #12]
 801b5e2:	68db      	ldr	r3, [r3, #12]
 801b5e4:	2b00      	cmp	r3, #0
 801b5e6:	d1e4      	bne.n	801b5b2 <_Balloc+0x2e>
 801b5e8:	2000      	movs	r0, #0
 801b5ea:	bd70      	pop	{r4, r5, r6, pc}
 801b5ec:	6802      	ldr	r2, [r0, #0]
 801b5ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b5f2:	2300      	movs	r3, #0
 801b5f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b5f8:	e7f7      	b.n	801b5ea <_Balloc+0x66>
 801b5fa:	bf00      	nop
 801b5fc:	0801e102 	.word	0x0801e102
 801b600:	0801e1e2 	.word	0x0801e1e2

0801b604 <_Bfree>:
 801b604:	b570      	push	{r4, r5, r6, lr}
 801b606:	69c6      	ldr	r6, [r0, #28]
 801b608:	4605      	mov	r5, r0
 801b60a:	460c      	mov	r4, r1
 801b60c:	b976      	cbnz	r6, 801b62c <_Bfree+0x28>
 801b60e:	2010      	movs	r0, #16
 801b610:	f7ff fef0 	bl	801b3f4 <malloc>
 801b614:	4602      	mov	r2, r0
 801b616:	61e8      	str	r0, [r5, #28]
 801b618:	b920      	cbnz	r0, 801b624 <_Bfree+0x20>
 801b61a:	4b09      	ldr	r3, [pc, #36]	@ (801b640 <_Bfree+0x3c>)
 801b61c:	4809      	ldr	r0, [pc, #36]	@ (801b644 <_Bfree+0x40>)
 801b61e:	218f      	movs	r1, #143	@ 0x8f
 801b620:	f000 fe9a 	bl	801c358 <__assert_func>
 801b624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b628:	6006      	str	r6, [r0, #0]
 801b62a:	60c6      	str	r6, [r0, #12]
 801b62c:	b13c      	cbz	r4, 801b63e <_Bfree+0x3a>
 801b62e:	69eb      	ldr	r3, [r5, #28]
 801b630:	6862      	ldr	r2, [r4, #4]
 801b632:	68db      	ldr	r3, [r3, #12]
 801b634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b638:	6021      	str	r1, [r4, #0]
 801b63a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b63e:	bd70      	pop	{r4, r5, r6, pc}
 801b640:	0801e102 	.word	0x0801e102
 801b644:	0801e1e2 	.word	0x0801e1e2

0801b648 <__multadd>:
 801b648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b64c:	690d      	ldr	r5, [r1, #16]
 801b64e:	4607      	mov	r7, r0
 801b650:	460c      	mov	r4, r1
 801b652:	461e      	mov	r6, r3
 801b654:	f101 0c14 	add.w	ip, r1, #20
 801b658:	2000      	movs	r0, #0
 801b65a:	f8dc 3000 	ldr.w	r3, [ip]
 801b65e:	b299      	uxth	r1, r3
 801b660:	fb02 6101 	mla	r1, r2, r1, r6
 801b664:	0c1e      	lsrs	r6, r3, #16
 801b666:	0c0b      	lsrs	r3, r1, #16
 801b668:	fb02 3306 	mla	r3, r2, r6, r3
 801b66c:	b289      	uxth	r1, r1
 801b66e:	3001      	adds	r0, #1
 801b670:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b674:	4285      	cmp	r5, r0
 801b676:	f84c 1b04 	str.w	r1, [ip], #4
 801b67a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b67e:	dcec      	bgt.n	801b65a <__multadd+0x12>
 801b680:	b30e      	cbz	r6, 801b6c6 <__multadd+0x7e>
 801b682:	68a3      	ldr	r3, [r4, #8]
 801b684:	42ab      	cmp	r3, r5
 801b686:	dc19      	bgt.n	801b6bc <__multadd+0x74>
 801b688:	6861      	ldr	r1, [r4, #4]
 801b68a:	4638      	mov	r0, r7
 801b68c:	3101      	adds	r1, #1
 801b68e:	f7ff ff79 	bl	801b584 <_Balloc>
 801b692:	4680      	mov	r8, r0
 801b694:	b928      	cbnz	r0, 801b6a2 <__multadd+0x5a>
 801b696:	4602      	mov	r2, r0
 801b698:	4b0c      	ldr	r3, [pc, #48]	@ (801b6cc <__multadd+0x84>)
 801b69a:	480d      	ldr	r0, [pc, #52]	@ (801b6d0 <__multadd+0x88>)
 801b69c:	21ba      	movs	r1, #186	@ 0xba
 801b69e:	f000 fe5b 	bl	801c358 <__assert_func>
 801b6a2:	6922      	ldr	r2, [r4, #16]
 801b6a4:	3202      	adds	r2, #2
 801b6a6:	f104 010c 	add.w	r1, r4, #12
 801b6aa:	0092      	lsls	r2, r2, #2
 801b6ac:	300c      	adds	r0, #12
 801b6ae:	f7fe fd26 	bl	801a0fe <memcpy>
 801b6b2:	4621      	mov	r1, r4
 801b6b4:	4638      	mov	r0, r7
 801b6b6:	f7ff ffa5 	bl	801b604 <_Bfree>
 801b6ba:	4644      	mov	r4, r8
 801b6bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b6c0:	3501      	adds	r5, #1
 801b6c2:	615e      	str	r6, [r3, #20]
 801b6c4:	6125      	str	r5, [r4, #16]
 801b6c6:	4620      	mov	r0, r4
 801b6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b6cc:	0801e171 	.word	0x0801e171
 801b6d0:	0801e1e2 	.word	0x0801e1e2

0801b6d4 <__s2b>:
 801b6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b6d8:	460c      	mov	r4, r1
 801b6da:	4615      	mov	r5, r2
 801b6dc:	461f      	mov	r7, r3
 801b6de:	2209      	movs	r2, #9
 801b6e0:	3308      	adds	r3, #8
 801b6e2:	4606      	mov	r6, r0
 801b6e4:	fb93 f3f2 	sdiv	r3, r3, r2
 801b6e8:	2100      	movs	r1, #0
 801b6ea:	2201      	movs	r2, #1
 801b6ec:	429a      	cmp	r2, r3
 801b6ee:	db09      	blt.n	801b704 <__s2b+0x30>
 801b6f0:	4630      	mov	r0, r6
 801b6f2:	f7ff ff47 	bl	801b584 <_Balloc>
 801b6f6:	b940      	cbnz	r0, 801b70a <__s2b+0x36>
 801b6f8:	4602      	mov	r2, r0
 801b6fa:	4b19      	ldr	r3, [pc, #100]	@ (801b760 <__s2b+0x8c>)
 801b6fc:	4819      	ldr	r0, [pc, #100]	@ (801b764 <__s2b+0x90>)
 801b6fe:	21d3      	movs	r1, #211	@ 0xd3
 801b700:	f000 fe2a 	bl	801c358 <__assert_func>
 801b704:	0052      	lsls	r2, r2, #1
 801b706:	3101      	adds	r1, #1
 801b708:	e7f0      	b.n	801b6ec <__s2b+0x18>
 801b70a:	9b08      	ldr	r3, [sp, #32]
 801b70c:	6143      	str	r3, [r0, #20]
 801b70e:	2d09      	cmp	r5, #9
 801b710:	f04f 0301 	mov.w	r3, #1
 801b714:	6103      	str	r3, [r0, #16]
 801b716:	dd16      	ble.n	801b746 <__s2b+0x72>
 801b718:	f104 0909 	add.w	r9, r4, #9
 801b71c:	46c8      	mov	r8, r9
 801b71e:	442c      	add	r4, r5
 801b720:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b724:	4601      	mov	r1, r0
 801b726:	3b30      	subs	r3, #48	@ 0x30
 801b728:	220a      	movs	r2, #10
 801b72a:	4630      	mov	r0, r6
 801b72c:	f7ff ff8c 	bl	801b648 <__multadd>
 801b730:	45a0      	cmp	r8, r4
 801b732:	d1f5      	bne.n	801b720 <__s2b+0x4c>
 801b734:	f1a5 0408 	sub.w	r4, r5, #8
 801b738:	444c      	add	r4, r9
 801b73a:	1b2d      	subs	r5, r5, r4
 801b73c:	1963      	adds	r3, r4, r5
 801b73e:	42bb      	cmp	r3, r7
 801b740:	db04      	blt.n	801b74c <__s2b+0x78>
 801b742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b746:	340a      	adds	r4, #10
 801b748:	2509      	movs	r5, #9
 801b74a:	e7f6      	b.n	801b73a <__s2b+0x66>
 801b74c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b750:	4601      	mov	r1, r0
 801b752:	3b30      	subs	r3, #48	@ 0x30
 801b754:	220a      	movs	r2, #10
 801b756:	4630      	mov	r0, r6
 801b758:	f7ff ff76 	bl	801b648 <__multadd>
 801b75c:	e7ee      	b.n	801b73c <__s2b+0x68>
 801b75e:	bf00      	nop
 801b760:	0801e171 	.word	0x0801e171
 801b764:	0801e1e2 	.word	0x0801e1e2

0801b768 <__hi0bits>:
 801b768:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b76c:	4603      	mov	r3, r0
 801b76e:	bf36      	itet	cc
 801b770:	0403      	lslcc	r3, r0, #16
 801b772:	2000      	movcs	r0, #0
 801b774:	2010      	movcc	r0, #16
 801b776:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b77a:	bf3c      	itt	cc
 801b77c:	021b      	lslcc	r3, r3, #8
 801b77e:	3008      	addcc	r0, #8
 801b780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b784:	bf3c      	itt	cc
 801b786:	011b      	lslcc	r3, r3, #4
 801b788:	3004      	addcc	r0, #4
 801b78a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b78e:	bf3c      	itt	cc
 801b790:	009b      	lslcc	r3, r3, #2
 801b792:	3002      	addcc	r0, #2
 801b794:	2b00      	cmp	r3, #0
 801b796:	db05      	blt.n	801b7a4 <__hi0bits+0x3c>
 801b798:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b79c:	f100 0001 	add.w	r0, r0, #1
 801b7a0:	bf08      	it	eq
 801b7a2:	2020      	moveq	r0, #32
 801b7a4:	4770      	bx	lr

0801b7a6 <__lo0bits>:
 801b7a6:	6803      	ldr	r3, [r0, #0]
 801b7a8:	4602      	mov	r2, r0
 801b7aa:	f013 0007 	ands.w	r0, r3, #7
 801b7ae:	d00b      	beq.n	801b7c8 <__lo0bits+0x22>
 801b7b0:	07d9      	lsls	r1, r3, #31
 801b7b2:	d421      	bmi.n	801b7f8 <__lo0bits+0x52>
 801b7b4:	0798      	lsls	r0, r3, #30
 801b7b6:	bf49      	itett	mi
 801b7b8:	085b      	lsrmi	r3, r3, #1
 801b7ba:	089b      	lsrpl	r3, r3, #2
 801b7bc:	2001      	movmi	r0, #1
 801b7be:	6013      	strmi	r3, [r2, #0]
 801b7c0:	bf5c      	itt	pl
 801b7c2:	6013      	strpl	r3, [r2, #0]
 801b7c4:	2002      	movpl	r0, #2
 801b7c6:	4770      	bx	lr
 801b7c8:	b299      	uxth	r1, r3
 801b7ca:	b909      	cbnz	r1, 801b7d0 <__lo0bits+0x2a>
 801b7cc:	0c1b      	lsrs	r3, r3, #16
 801b7ce:	2010      	movs	r0, #16
 801b7d0:	b2d9      	uxtb	r1, r3
 801b7d2:	b909      	cbnz	r1, 801b7d8 <__lo0bits+0x32>
 801b7d4:	3008      	adds	r0, #8
 801b7d6:	0a1b      	lsrs	r3, r3, #8
 801b7d8:	0719      	lsls	r1, r3, #28
 801b7da:	bf04      	itt	eq
 801b7dc:	091b      	lsreq	r3, r3, #4
 801b7de:	3004      	addeq	r0, #4
 801b7e0:	0799      	lsls	r1, r3, #30
 801b7e2:	bf04      	itt	eq
 801b7e4:	089b      	lsreq	r3, r3, #2
 801b7e6:	3002      	addeq	r0, #2
 801b7e8:	07d9      	lsls	r1, r3, #31
 801b7ea:	d403      	bmi.n	801b7f4 <__lo0bits+0x4e>
 801b7ec:	085b      	lsrs	r3, r3, #1
 801b7ee:	f100 0001 	add.w	r0, r0, #1
 801b7f2:	d003      	beq.n	801b7fc <__lo0bits+0x56>
 801b7f4:	6013      	str	r3, [r2, #0]
 801b7f6:	4770      	bx	lr
 801b7f8:	2000      	movs	r0, #0
 801b7fa:	4770      	bx	lr
 801b7fc:	2020      	movs	r0, #32
 801b7fe:	4770      	bx	lr

0801b800 <__i2b>:
 801b800:	b510      	push	{r4, lr}
 801b802:	460c      	mov	r4, r1
 801b804:	2101      	movs	r1, #1
 801b806:	f7ff febd 	bl	801b584 <_Balloc>
 801b80a:	4602      	mov	r2, r0
 801b80c:	b928      	cbnz	r0, 801b81a <__i2b+0x1a>
 801b80e:	4b05      	ldr	r3, [pc, #20]	@ (801b824 <__i2b+0x24>)
 801b810:	4805      	ldr	r0, [pc, #20]	@ (801b828 <__i2b+0x28>)
 801b812:	f240 1145 	movw	r1, #325	@ 0x145
 801b816:	f000 fd9f 	bl	801c358 <__assert_func>
 801b81a:	2301      	movs	r3, #1
 801b81c:	6144      	str	r4, [r0, #20]
 801b81e:	6103      	str	r3, [r0, #16]
 801b820:	bd10      	pop	{r4, pc}
 801b822:	bf00      	nop
 801b824:	0801e171 	.word	0x0801e171
 801b828:	0801e1e2 	.word	0x0801e1e2

0801b82c <__multiply>:
 801b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b830:	4614      	mov	r4, r2
 801b832:	690a      	ldr	r2, [r1, #16]
 801b834:	6923      	ldr	r3, [r4, #16]
 801b836:	429a      	cmp	r2, r3
 801b838:	bfa8      	it	ge
 801b83a:	4623      	movge	r3, r4
 801b83c:	460f      	mov	r7, r1
 801b83e:	bfa4      	itt	ge
 801b840:	460c      	movge	r4, r1
 801b842:	461f      	movge	r7, r3
 801b844:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801b848:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801b84c:	68a3      	ldr	r3, [r4, #8]
 801b84e:	6861      	ldr	r1, [r4, #4]
 801b850:	eb0a 0609 	add.w	r6, sl, r9
 801b854:	42b3      	cmp	r3, r6
 801b856:	b085      	sub	sp, #20
 801b858:	bfb8      	it	lt
 801b85a:	3101      	addlt	r1, #1
 801b85c:	f7ff fe92 	bl	801b584 <_Balloc>
 801b860:	b930      	cbnz	r0, 801b870 <__multiply+0x44>
 801b862:	4602      	mov	r2, r0
 801b864:	4b44      	ldr	r3, [pc, #272]	@ (801b978 <__multiply+0x14c>)
 801b866:	4845      	ldr	r0, [pc, #276]	@ (801b97c <__multiply+0x150>)
 801b868:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b86c:	f000 fd74 	bl	801c358 <__assert_func>
 801b870:	f100 0514 	add.w	r5, r0, #20
 801b874:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b878:	462b      	mov	r3, r5
 801b87a:	2200      	movs	r2, #0
 801b87c:	4543      	cmp	r3, r8
 801b87e:	d321      	bcc.n	801b8c4 <__multiply+0x98>
 801b880:	f107 0114 	add.w	r1, r7, #20
 801b884:	f104 0214 	add.w	r2, r4, #20
 801b888:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801b88c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801b890:	9302      	str	r3, [sp, #8]
 801b892:	1b13      	subs	r3, r2, r4
 801b894:	3b15      	subs	r3, #21
 801b896:	f023 0303 	bic.w	r3, r3, #3
 801b89a:	3304      	adds	r3, #4
 801b89c:	f104 0715 	add.w	r7, r4, #21
 801b8a0:	42ba      	cmp	r2, r7
 801b8a2:	bf38      	it	cc
 801b8a4:	2304      	movcc	r3, #4
 801b8a6:	9301      	str	r3, [sp, #4]
 801b8a8:	9b02      	ldr	r3, [sp, #8]
 801b8aa:	9103      	str	r1, [sp, #12]
 801b8ac:	428b      	cmp	r3, r1
 801b8ae:	d80c      	bhi.n	801b8ca <__multiply+0x9e>
 801b8b0:	2e00      	cmp	r6, #0
 801b8b2:	dd03      	ble.n	801b8bc <__multiply+0x90>
 801b8b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d05b      	beq.n	801b974 <__multiply+0x148>
 801b8bc:	6106      	str	r6, [r0, #16]
 801b8be:	b005      	add	sp, #20
 801b8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8c4:	f843 2b04 	str.w	r2, [r3], #4
 801b8c8:	e7d8      	b.n	801b87c <__multiply+0x50>
 801b8ca:	f8b1 a000 	ldrh.w	sl, [r1]
 801b8ce:	f1ba 0f00 	cmp.w	sl, #0
 801b8d2:	d024      	beq.n	801b91e <__multiply+0xf2>
 801b8d4:	f104 0e14 	add.w	lr, r4, #20
 801b8d8:	46a9      	mov	r9, r5
 801b8da:	f04f 0c00 	mov.w	ip, #0
 801b8de:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b8e2:	f8d9 3000 	ldr.w	r3, [r9]
 801b8e6:	fa1f fb87 	uxth.w	fp, r7
 801b8ea:	b29b      	uxth	r3, r3
 801b8ec:	fb0a 330b 	mla	r3, sl, fp, r3
 801b8f0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801b8f4:	f8d9 7000 	ldr.w	r7, [r9]
 801b8f8:	4463      	add	r3, ip
 801b8fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b8fe:	fb0a c70b 	mla	r7, sl, fp, ip
 801b902:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801b906:	b29b      	uxth	r3, r3
 801b908:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b90c:	4572      	cmp	r2, lr
 801b90e:	f849 3b04 	str.w	r3, [r9], #4
 801b912:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b916:	d8e2      	bhi.n	801b8de <__multiply+0xb2>
 801b918:	9b01      	ldr	r3, [sp, #4]
 801b91a:	f845 c003 	str.w	ip, [r5, r3]
 801b91e:	9b03      	ldr	r3, [sp, #12]
 801b920:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801b924:	3104      	adds	r1, #4
 801b926:	f1b9 0f00 	cmp.w	r9, #0
 801b92a:	d021      	beq.n	801b970 <__multiply+0x144>
 801b92c:	682b      	ldr	r3, [r5, #0]
 801b92e:	f104 0c14 	add.w	ip, r4, #20
 801b932:	46ae      	mov	lr, r5
 801b934:	f04f 0a00 	mov.w	sl, #0
 801b938:	f8bc b000 	ldrh.w	fp, [ip]
 801b93c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801b940:	fb09 770b 	mla	r7, r9, fp, r7
 801b944:	4457      	add	r7, sl
 801b946:	b29b      	uxth	r3, r3
 801b948:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b94c:	f84e 3b04 	str.w	r3, [lr], #4
 801b950:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b954:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b958:	f8be 3000 	ldrh.w	r3, [lr]
 801b95c:	fb09 330a 	mla	r3, r9, sl, r3
 801b960:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801b964:	4562      	cmp	r2, ip
 801b966:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b96a:	d8e5      	bhi.n	801b938 <__multiply+0x10c>
 801b96c:	9f01      	ldr	r7, [sp, #4]
 801b96e:	51eb      	str	r3, [r5, r7]
 801b970:	3504      	adds	r5, #4
 801b972:	e799      	b.n	801b8a8 <__multiply+0x7c>
 801b974:	3e01      	subs	r6, #1
 801b976:	e79b      	b.n	801b8b0 <__multiply+0x84>
 801b978:	0801e171 	.word	0x0801e171
 801b97c:	0801e1e2 	.word	0x0801e1e2

0801b980 <__pow5mult>:
 801b980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b984:	4615      	mov	r5, r2
 801b986:	f012 0203 	ands.w	r2, r2, #3
 801b98a:	4607      	mov	r7, r0
 801b98c:	460e      	mov	r6, r1
 801b98e:	d007      	beq.n	801b9a0 <__pow5mult+0x20>
 801b990:	4c25      	ldr	r4, [pc, #148]	@ (801ba28 <__pow5mult+0xa8>)
 801b992:	3a01      	subs	r2, #1
 801b994:	2300      	movs	r3, #0
 801b996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b99a:	f7ff fe55 	bl	801b648 <__multadd>
 801b99e:	4606      	mov	r6, r0
 801b9a0:	10ad      	asrs	r5, r5, #2
 801b9a2:	d03d      	beq.n	801ba20 <__pow5mult+0xa0>
 801b9a4:	69fc      	ldr	r4, [r7, #28]
 801b9a6:	b97c      	cbnz	r4, 801b9c8 <__pow5mult+0x48>
 801b9a8:	2010      	movs	r0, #16
 801b9aa:	f7ff fd23 	bl	801b3f4 <malloc>
 801b9ae:	4602      	mov	r2, r0
 801b9b0:	61f8      	str	r0, [r7, #28]
 801b9b2:	b928      	cbnz	r0, 801b9c0 <__pow5mult+0x40>
 801b9b4:	4b1d      	ldr	r3, [pc, #116]	@ (801ba2c <__pow5mult+0xac>)
 801b9b6:	481e      	ldr	r0, [pc, #120]	@ (801ba30 <__pow5mult+0xb0>)
 801b9b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b9bc:	f000 fccc 	bl	801c358 <__assert_func>
 801b9c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b9c4:	6004      	str	r4, [r0, #0]
 801b9c6:	60c4      	str	r4, [r0, #12]
 801b9c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b9cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b9d0:	b94c      	cbnz	r4, 801b9e6 <__pow5mult+0x66>
 801b9d2:	f240 2171 	movw	r1, #625	@ 0x271
 801b9d6:	4638      	mov	r0, r7
 801b9d8:	f7ff ff12 	bl	801b800 <__i2b>
 801b9dc:	2300      	movs	r3, #0
 801b9de:	f8c8 0008 	str.w	r0, [r8, #8]
 801b9e2:	4604      	mov	r4, r0
 801b9e4:	6003      	str	r3, [r0, #0]
 801b9e6:	f04f 0900 	mov.w	r9, #0
 801b9ea:	07eb      	lsls	r3, r5, #31
 801b9ec:	d50a      	bpl.n	801ba04 <__pow5mult+0x84>
 801b9ee:	4631      	mov	r1, r6
 801b9f0:	4622      	mov	r2, r4
 801b9f2:	4638      	mov	r0, r7
 801b9f4:	f7ff ff1a 	bl	801b82c <__multiply>
 801b9f8:	4631      	mov	r1, r6
 801b9fa:	4680      	mov	r8, r0
 801b9fc:	4638      	mov	r0, r7
 801b9fe:	f7ff fe01 	bl	801b604 <_Bfree>
 801ba02:	4646      	mov	r6, r8
 801ba04:	106d      	asrs	r5, r5, #1
 801ba06:	d00b      	beq.n	801ba20 <__pow5mult+0xa0>
 801ba08:	6820      	ldr	r0, [r4, #0]
 801ba0a:	b938      	cbnz	r0, 801ba1c <__pow5mult+0x9c>
 801ba0c:	4622      	mov	r2, r4
 801ba0e:	4621      	mov	r1, r4
 801ba10:	4638      	mov	r0, r7
 801ba12:	f7ff ff0b 	bl	801b82c <__multiply>
 801ba16:	6020      	str	r0, [r4, #0]
 801ba18:	f8c0 9000 	str.w	r9, [r0]
 801ba1c:	4604      	mov	r4, r0
 801ba1e:	e7e4      	b.n	801b9ea <__pow5mult+0x6a>
 801ba20:	4630      	mov	r0, r6
 801ba22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ba26:	bf00      	nop
 801ba28:	0801e23c 	.word	0x0801e23c
 801ba2c:	0801e102 	.word	0x0801e102
 801ba30:	0801e1e2 	.word	0x0801e1e2

0801ba34 <__lshift>:
 801ba34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ba38:	460c      	mov	r4, r1
 801ba3a:	6849      	ldr	r1, [r1, #4]
 801ba3c:	6923      	ldr	r3, [r4, #16]
 801ba3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ba42:	68a3      	ldr	r3, [r4, #8]
 801ba44:	4607      	mov	r7, r0
 801ba46:	4691      	mov	r9, r2
 801ba48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ba4c:	f108 0601 	add.w	r6, r8, #1
 801ba50:	42b3      	cmp	r3, r6
 801ba52:	db0b      	blt.n	801ba6c <__lshift+0x38>
 801ba54:	4638      	mov	r0, r7
 801ba56:	f7ff fd95 	bl	801b584 <_Balloc>
 801ba5a:	4605      	mov	r5, r0
 801ba5c:	b948      	cbnz	r0, 801ba72 <__lshift+0x3e>
 801ba5e:	4602      	mov	r2, r0
 801ba60:	4b28      	ldr	r3, [pc, #160]	@ (801bb04 <__lshift+0xd0>)
 801ba62:	4829      	ldr	r0, [pc, #164]	@ (801bb08 <__lshift+0xd4>)
 801ba64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801ba68:	f000 fc76 	bl	801c358 <__assert_func>
 801ba6c:	3101      	adds	r1, #1
 801ba6e:	005b      	lsls	r3, r3, #1
 801ba70:	e7ee      	b.n	801ba50 <__lshift+0x1c>
 801ba72:	2300      	movs	r3, #0
 801ba74:	f100 0114 	add.w	r1, r0, #20
 801ba78:	f100 0210 	add.w	r2, r0, #16
 801ba7c:	4618      	mov	r0, r3
 801ba7e:	4553      	cmp	r3, sl
 801ba80:	db33      	blt.n	801baea <__lshift+0xb6>
 801ba82:	6920      	ldr	r0, [r4, #16]
 801ba84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ba88:	f104 0314 	add.w	r3, r4, #20
 801ba8c:	f019 091f 	ands.w	r9, r9, #31
 801ba90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ba94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ba98:	d02b      	beq.n	801baf2 <__lshift+0xbe>
 801ba9a:	f1c9 0e20 	rsb	lr, r9, #32
 801ba9e:	468a      	mov	sl, r1
 801baa0:	2200      	movs	r2, #0
 801baa2:	6818      	ldr	r0, [r3, #0]
 801baa4:	fa00 f009 	lsl.w	r0, r0, r9
 801baa8:	4310      	orrs	r0, r2
 801baaa:	f84a 0b04 	str.w	r0, [sl], #4
 801baae:	f853 2b04 	ldr.w	r2, [r3], #4
 801bab2:	459c      	cmp	ip, r3
 801bab4:	fa22 f20e 	lsr.w	r2, r2, lr
 801bab8:	d8f3      	bhi.n	801baa2 <__lshift+0x6e>
 801baba:	ebac 0304 	sub.w	r3, ip, r4
 801babe:	3b15      	subs	r3, #21
 801bac0:	f023 0303 	bic.w	r3, r3, #3
 801bac4:	3304      	adds	r3, #4
 801bac6:	f104 0015 	add.w	r0, r4, #21
 801baca:	4584      	cmp	ip, r0
 801bacc:	bf38      	it	cc
 801bace:	2304      	movcc	r3, #4
 801bad0:	50ca      	str	r2, [r1, r3]
 801bad2:	b10a      	cbz	r2, 801bad8 <__lshift+0xa4>
 801bad4:	f108 0602 	add.w	r6, r8, #2
 801bad8:	3e01      	subs	r6, #1
 801bada:	4638      	mov	r0, r7
 801badc:	612e      	str	r6, [r5, #16]
 801bade:	4621      	mov	r1, r4
 801bae0:	f7ff fd90 	bl	801b604 <_Bfree>
 801bae4:	4628      	mov	r0, r5
 801bae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801baea:	f842 0f04 	str.w	r0, [r2, #4]!
 801baee:	3301      	adds	r3, #1
 801baf0:	e7c5      	b.n	801ba7e <__lshift+0x4a>
 801baf2:	3904      	subs	r1, #4
 801baf4:	f853 2b04 	ldr.w	r2, [r3], #4
 801baf8:	f841 2f04 	str.w	r2, [r1, #4]!
 801bafc:	459c      	cmp	ip, r3
 801bafe:	d8f9      	bhi.n	801baf4 <__lshift+0xc0>
 801bb00:	e7ea      	b.n	801bad8 <__lshift+0xa4>
 801bb02:	bf00      	nop
 801bb04:	0801e171 	.word	0x0801e171
 801bb08:	0801e1e2 	.word	0x0801e1e2

0801bb0c <__mcmp>:
 801bb0c:	690a      	ldr	r2, [r1, #16]
 801bb0e:	4603      	mov	r3, r0
 801bb10:	6900      	ldr	r0, [r0, #16]
 801bb12:	1a80      	subs	r0, r0, r2
 801bb14:	b530      	push	{r4, r5, lr}
 801bb16:	d10e      	bne.n	801bb36 <__mcmp+0x2a>
 801bb18:	3314      	adds	r3, #20
 801bb1a:	3114      	adds	r1, #20
 801bb1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801bb20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801bb24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bb28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bb2c:	4295      	cmp	r5, r2
 801bb2e:	d003      	beq.n	801bb38 <__mcmp+0x2c>
 801bb30:	d205      	bcs.n	801bb3e <__mcmp+0x32>
 801bb32:	f04f 30ff 	mov.w	r0, #4294967295
 801bb36:	bd30      	pop	{r4, r5, pc}
 801bb38:	42a3      	cmp	r3, r4
 801bb3a:	d3f3      	bcc.n	801bb24 <__mcmp+0x18>
 801bb3c:	e7fb      	b.n	801bb36 <__mcmp+0x2a>
 801bb3e:	2001      	movs	r0, #1
 801bb40:	e7f9      	b.n	801bb36 <__mcmp+0x2a>
	...

0801bb44 <__mdiff>:
 801bb44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb48:	4689      	mov	r9, r1
 801bb4a:	4606      	mov	r6, r0
 801bb4c:	4611      	mov	r1, r2
 801bb4e:	4648      	mov	r0, r9
 801bb50:	4614      	mov	r4, r2
 801bb52:	f7ff ffdb 	bl	801bb0c <__mcmp>
 801bb56:	1e05      	subs	r5, r0, #0
 801bb58:	d112      	bne.n	801bb80 <__mdiff+0x3c>
 801bb5a:	4629      	mov	r1, r5
 801bb5c:	4630      	mov	r0, r6
 801bb5e:	f7ff fd11 	bl	801b584 <_Balloc>
 801bb62:	4602      	mov	r2, r0
 801bb64:	b928      	cbnz	r0, 801bb72 <__mdiff+0x2e>
 801bb66:	4b3f      	ldr	r3, [pc, #252]	@ (801bc64 <__mdiff+0x120>)
 801bb68:	f240 2137 	movw	r1, #567	@ 0x237
 801bb6c:	483e      	ldr	r0, [pc, #248]	@ (801bc68 <__mdiff+0x124>)
 801bb6e:	f000 fbf3 	bl	801c358 <__assert_func>
 801bb72:	2301      	movs	r3, #1
 801bb74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bb78:	4610      	mov	r0, r2
 801bb7a:	b003      	add	sp, #12
 801bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb80:	bfbc      	itt	lt
 801bb82:	464b      	movlt	r3, r9
 801bb84:	46a1      	movlt	r9, r4
 801bb86:	4630      	mov	r0, r6
 801bb88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801bb8c:	bfba      	itte	lt
 801bb8e:	461c      	movlt	r4, r3
 801bb90:	2501      	movlt	r5, #1
 801bb92:	2500      	movge	r5, #0
 801bb94:	f7ff fcf6 	bl	801b584 <_Balloc>
 801bb98:	4602      	mov	r2, r0
 801bb9a:	b918      	cbnz	r0, 801bba4 <__mdiff+0x60>
 801bb9c:	4b31      	ldr	r3, [pc, #196]	@ (801bc64 <__mdiff+0x120>)
 801bb9e:	f240 2145 	movw	r1, #581	@ 0x245
 801bba2:	e7e3      	b.n	801bb6c <__mdiff+0x28>
 801bba4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801bba8:	6926      	ldr	r6, [r4, #16]
 801bbaa:	60c5      	str	r5, [r0, #12]
 801bbac:	f109 0310 	add.w	r3, r9, #16
 801bbb0:	f109 0514 	add.w	r5, r9, #20
 801bbb4:	f104 0e14 	add.w	lr, r4, #20
 801bbb8:	f100 0b14 	add.w	fp, r0, #20
 801bbbc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801bbc0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801bbc4:	9301      	str	r3, [sp, #4]
 801bbc6:	46d9      	mov	r9, fp
 801bbc8:	f04f 0c00 	mov.w	ip, #0
 801bbcc:	9b01      	ldr	r3, [sp, #4]
 801bbce:	f85e 0b04 	ldr.w	r0, [lr], #4
 801bbd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801bbd6:	9301      	str	r3, [sp, #4]
 801bbd8:	fa1f f38a 	uxth.w	r3, sl
 801bbdc:	4619      	mov	r1, r3
 801bbde:	b283      	uxth	r3, r0
 801bbe0:	1acb      	subs	r3, r1, r3
 801bbe2:	0c00      	lsrs	r0, r0, #16
 801bbe4:	4463      	add	r3, ip
 801bbe6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801bbea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801bbee:	b29b      	uxth	r3, r3
 801bbf0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bbf4:	4576      	cmp	r6, lr
 801bbf6:	f849 3b04 	str.w	r3, [r9], #4
 801bbfa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bbfe:	d8e5      	bhi.n	801bbcc <__mdiff+0x88>
 801bc00:	1b33      	subs	r3, r6, r4
 801bc02:	3b15      	subs	r3, #21
 801bc04:	f023 0303 	bic.w	r3, r3, #3
 801bc08:	3415      	adds	r4, #21
 801bc0a:	3304      	adds	r3, #4
 801bc0c:	42a6      	cmp	r6, r4
 801bc0e:	bf38      	it	cc
 801bc10:	2304      	movcc	r3, #4
 801bc12:	441d      	add	r5, r3
 801bc14:	445b      	add	r3, fp
 801bc16:	461e      	mov	r6, r3
 801bc18:	462c      	mov	r4, r5
 801bc1a:	4544      	cmp	r4, r8
 801bc1c:	d30e      	bcc.n	801bc3c <__mdiff+0xf8>
 801bc1e:	f108 0103 	add.w	r1, r8, #3
 801bc22:	1b49      	subs	r1, r1, r5
 801bc24:	f021 0103 	bic.w	r1, r1, #3
 801bc28:	3d03      	subs	r5, #3
 801bc2a:	45a8      	cmp	r8, r5
 801bc2c:	bf38      	it	cc
 801bc2e:	2100      	movcc	r1, #0
 801bc30:	440b      	add	r3, r1
 801bc32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bc36:	b191      	cbz	r1, 801bc5e <__mdiff+0x11a>
 801bc38:	6117      	str	r7, [r2, #16]
 801bc3a:	e79d      	b.n	801bb78 <__mdiff+0x34>
 801bc3c:	f854 1b04 	ldr.w	r1, [r4], #4
 801bc40:	46e6      	mov	lr, ip
 801bc42:	0c08      	lsrs	r0, r1, #16
 801bc44:	fa1c fc81 	uxtah	ip, ip, r1
 801bc48:	4471      	add	r1, lr
 801bc4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801bc4e:	b289      	uxth	r1, r1
 801bc50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801bc54:	f846 1b04 	str.w	r1, [r6], #4
 801bc58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bc5c:	e7dd      	b.n	801bc1a <__mdiff+0xd6>
 801bc5e:	3f01      	subs	r7, #1
 801bc60:	e7e7      	b.n	801bc32 <__mdiff+0xee>
 801bc62:	bf00      	nop
 801bc64:	0801e171 	.word	0x0801e171
 801bc68:	0801e1e2 	.word	0x0801e1e2

0801bc6c <__ulp>:
 801bc6c:	b082      	sub	sp, #8
 801bc6e:	ed8d 0b00 	vstr	d0, [sp]
 801bc72:	9a01      	ldr	r2, [sp, #4]
 801bc74:	4b0f      	ldr	r3, [pc, #60]	@ (801bcb4 <__ulp+0x48>)
 801bc76:	4013      	ands	r3, r2
 801bc78:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801bc7c:	2b00      	cmp	r3, #0
 801bc7e:	dc08      	bgt.n	801bc92 <__ulp+0x26>
 801bc80:	425b      	negs	r3, r3
 801bc82:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801bc86:	ea4f 5223 	mov.w	r2, r3, asr #20
 801bc8a:	da04      	bge.n	801bc96 <__ulp+0x2a>
 801bc8c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801bc90:	4113      	asrs	r3, r2
 801bc92:	2200      	movs	r2, #0
 801bc94:	e008      	b.n	801bca8 <__ulp+0x3c>
 801bc96:	f1a2 0314 	sub.w	r3, r2, #20
 801bc9a:	2b1e      	cmp	r3, #30
 801bc9c:	bfda      	itte	le
 801bc9e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801bca2:	40da      	lsrle	r2, r3
 801bca4:	2201      	movgt	r2, #1
 801bca6:	2300      	movs	r3, #0
 801bca8:	4619      	mov	r1, r3
 801bcaa:	4610      	mov	r0, r2
 801bcac:	ec41 0b10 	vmov	d0, r0, r1
 801bcb0:	b002      	add	sp, #8
 801bcb2:	4770      	bx	lr
 801bcb4:	7ff00000 	.word	0x7ff00000

0801bcb8 <__b2d>:
 801bcb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcbc:	6906      	ldr	r6, [r0, #16]
 801bcbe:	f100 0814 	add.w	r8, r0, #20
 801bcc2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801bcc6:	1f37      	subs	r7, r6, #4
 801bcc8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bccc:	4610      	mov	r0, r2
 801bcce:	f7ff fd4b 	bl	801b768 <__hi0bits>
 801bcd2:	f1c0 0320 	rsb	r3, r0, #32
 801bcd6:	280a      	cmp	r0, #10
 801bcd8:	600b      	str	r3, [r1, #0]
 801bcda:	491b      	ldr	r1, [pc, #108]	@ (801bd48 <__b2d+0x90>)
 801bcdc:	dc15      	bgt.n	801bd0a <__b2d+0x52>
 801bcde:	f1c0 0c0b 	rsb	ip, r0, #11
 801bce2:	fa22 f30c 	lsr.w	r3, r2, ip
 801bce6:	45b8      	cmp	r8, r7
 801bce8:	ea43 0501 	orr.w	r5, r3, r1
 801bcec:	bf34      	ite	cc
 801bcee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bcf2:	2300      	movcs	r3, #0
 801bcf4:	3015      	adds	r0, #21
 801bcf6:	fa02 f000 	lsl.w	r0, r2, r0
 801bcfa:	fa23 f30c 	lsr.w	r3, r3, ip
 801bcfe:	4303      	orrs	r3, r0
 801bd00:	461c      	mov	r4, r3
 801bd02:	ec45 4b10 	vmov	d0, r4, r5
 801bd06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd0a:	45b8      	cmp	r8, r7
 801bd0c:	bf3a      	itte	cc
 801bd0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bd12:	f1a6 0708 	subcc.w	r7, r6, #8
 801bd16:	2300      	movcs	r3, #0
 801bd18:	380b      	subs	r0, #11
 801bd1a:	d012      	beq.n	801bd42 <__b2d+0x8a>
 801bd1c:	f1c0 0120 	rsb	r1, r0, #32
 801bd20:	fa23 f401 	lsr.w	r4, r3, r1
 801bd24:	4082      	lsls	r2, r0
 801bd26:	4322      	orrs	r2, r4
 801bd28:	4547      	cmp	r7, r8
 801bd2a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801bd2e:	bf8c      	ite	hi
 801bd30:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801bd34:	2200      	movls	r2, #0
 801bd36:	4083      	lsls	r3, r0
 801bd38:	40ca      	lsrs	r2, r1
 801bd3a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801bd3e:	4313      	orrs	r3, r2
 801bd40:	e7de      	b.n	801bd00 <__b2d+0x48>
 801bd42:	ea42 0501 	orr.w	r5, r2, r1
 801bd46:	e7db      	b.n	801bd00 <__b2d+0x48>
 801bd48:	3ff00000 	.word	0x3ff00000

0801bd4c <__d2b>:
 801bd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bd50:	460f      	mov	r7, r1
 801bd52:	2101      	movs	r1, #1
 801bd54:	ec59 8b10 	vmov	r8, r9, d0
 801bd58:	4616      	mov	r6, r2
 801bd5a:	f7ff fc13 	bl	801b584 <_Balloc>
 801bd5e:	4604      	mov	r4, r0
 801bd60:	b930      	cbnz	r0, 801bd70 <__d2b+0x24>
 801bd62:	4602      	mov	r2, r0
 801bd64:	4b23      	ldr	r3, [pc, #140]	@ (801bdf4 <__d2b+0xa8>)
 801bd66:	4824      	ldr	r0, [pc, #144]	@ (801bdf8 <__d2b+0xac>)
 801bd68:	f240 310f 	movw	r1, #783	@ 0x30f
 801bd6c:	f000 faf4 	bl	801c358 <__assert_func>
 801bd70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801bd74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801bd78:	b10d      	cbz	r5, 801bd7e <__d2b+0x32>
 801bd7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801bd7e:	9301      	str	r3, [sp, #4]
 801bd80:	f1b8 0300 	subs.w	r3, r8, #0
 801bd84:	d023      	beq.n	801bdce <__d2b+0x82>
 801bd86:	4668      	mov	r0, sp
 801bd88:	9300      	str	r3, [sp, #0]
 801bd8a:	f7ff fd0c 	bl	801b7a6 <__lo0bits>
 801bd8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801bd92:	b1d0      	cbz	r0, 801bdca <__d2b+0x7e>
 801bd94:	f1c0 0320 	rsb	r3, r0, #32
 801bd98:	fa02 f303 	lsl.w	r3, r2, r3
 801bd9c:	430b      	orrs	r3, r1
 801bd9e:	40c2      	lsrs	r2, r0
 801bda0:	6163      	str	r3, [r4, #20]
 801bda2:	9201      	str	r2, [sp, #4]
 801bda4:	9b01      	ldr	r3, [sp, #4]
 801bda6:	61a3      	str	r3, [r4, #24]
 801bda8:	2b00      	cmp	r3, #0
 801bdaa:	bf0c      	ite	eq
 801bdac:	2201      	moveq	r2, #1
 801bdae:	2202      	movne	r2, #2
 801bdb0:	6122      	str	r2, [r4, #16]
 801bdb2:	b1a5      	cbz	r5, 801bdde <__d2b+0x92>
 801bdb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801bdb8:	4405      	add	r5, r0
 801bdba:	603d      	str	r5, [r7, #0]
 801bdbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801bdc0:	6030      	str	r0, [r6, #0]
 801bdc2:	4620      	mov	r0, r4
 801bdc4:	b003      	add	sp, #12
 801bdc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bdca:	6161      	str	r1, [r4, #20]
 801bdcc:	e7ea      	b.n	801bda4 <__d2b+0x58>
 801bdce:	a801      	add	r0, sp, #4
 801bdd0:	f7ff fce9 	bl	801b7a6 <__lo0bits>
 801bdd4:	9b01      	ldr	r3, [sp, #4]
 801bdd6:	6163      	str	r3, [r4, #20]
 801bdd8:	3020      	adds	r0, #32
 801bdda:	2201      	movs	r2, #1
 801bddc:	e7e8      	b.n	801bdb0 <__d2b+0x64>
 801bdde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bde2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801bde6:	6038      	str	r0, [r7, #0]
 801bde8:	6918      	ldr	r0, [r3, #16]
 801bdea:	f7ff fcbd 	bl	801b768 <__hi0bits>
 801bdee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bdf2:	e7e5      	b.n	801bdc0 <__d2b+0x74>
 801bdf4:	0801e171 	.word	0x0801e171
 801bdf8:	0801e1e2 	.word	0x0801e1e2

0801bdfc <__ratio>:
 801bdfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be00:	4688      	mov	r8, r1
 801be02:	4669      	mov	r1, sp
 801be04:	4681      	mov	r9, r0
 801be06:	f7ff ff57 	bl	801bcb8 <__b2d>
 801be0a:	a901      	add	r1, sp, #4
 801be0c:	4640      	mov	r0, r8
 801be0e:	ec55 4b10 	vmov	r4, r5, d0
 801be12:	f7ff ff51 	bl	801bcb8 <__b2d>
 801be16:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801be1a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801be1e:	1ad2      	subs	r2, r2, r3
 801be20:	e9dd 3100 	ldrd	r3, r1, [sp]
 801be24:	1a5b      	subs	r3, r3, r1
 801be26:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801be2a:	ec57 6b10 	vmov	r6, r7, d0
 801be2e:	2b00      	cmp	r3, #0
 801be30:	bfd6      	itet	le
 801be32:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801be36:	462a      	movgt	r2, r5
 801be38:	463a      	movle	r2, r7
 801be3a:	46ab      	mov	fp, r5
 801be3c:	46a2      	mov	sl, r4
 801be3e:	bfce      	itee	gt
 801be40:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801be44:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801be48:	ee00 3a90 	vmovle	s1, r3
 801be4c:	ec4b ab17 	vmov	d7, sl, fp
 801be50:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801be54:	b003      	add	sp, #12
 801be56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801be5a <__copybits>:
 801be5a:	3901      	subs	r1, #1
 801be5c:	b570      	push	{r4, r5, r6, lr}
 801be5e:	1149      	asrs	r1, r1, #5
 801be60:	6914      	ldr	r4, [r2, #16]
 801be62:	3101      	adds	r1, #1
 801be64:	f102 0314 	add.w	r3, r2, #20
 801be68:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801be6c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801be70:	1f05      	subs	r5, r0, #4
 801be72:	42a3      	cmp	r3, r4
 801be74:	d30c      	bcc.n	801be90 <__copybits+0x36>
 801be76:	1aa3      	subs	r3, r4, r2
 801be78:	3b11      	subs	r3, #17
 801be7a:	f023 0303 	bic.w	r3, r3, #3
 801be7e:	3211      	adds	r2, #17
 801be80:	42a2      	cmp	r2, r4
 801be82:	bf88      	it	hi
 801be84:	2300      	movhi	r3, #0
 801be86:	4418      	add	r0, r3
 801be88:	2300      	movs	r3, #0
 801be8a:	4288      	cmp	r0, r1
 801be8c:	d305      	bcc.n	801be9a <__copybits+0x40>
 801be8e:	bd70      	pop	{r4, r5, r6, pc}
 801be90:	f853 6b04 	ldr.w	r6, [r3], #4
 801be94:	f845 6f04 	str.w	r6, [r5, #4]!
 801be98:	e7eb      	b.n	801be72 <__copybits+0x18>
 801be9a:	f840 3b04 	str.w	r3, [r0], #4
 801be9e:	e7f4      	b.n	801be8a <__copybits+0x30>

0801bea0 <__any_on>:
 801bea0:	f100 0214 	add.w	r2, r0, #20
 801bea4:	6900      	ldr	r0, [r0, #16]
 801bea6:	114b      	asrs	r3, r1, #5
 801bea8:	4298      	cmp	r0, r3
 801beaa:	b510      	push	{r4, lr}
 801beac:	db11      	blt.n	801bed2 <__any_on+0x32>
 801beae:	dd0a      	ble.n	801bec6 <__any_on+0x26>
 801beb0:	f011 011f 	ands.w	r1, r1, #31
 801beb4:	d007      	beq.n	801bec6 <__any_on+0x26>
 801beb6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801beba:	fa24 f001 	lsr.w	r0, r4, r1
 801bebe:	fa00 f101 	lsl.w	r1, r0, r1
 801bec2:	428c      	cmp	r4, r1
 801bec4:	d10b      	bne.n	801bede <__any_on+0x3e>
 801bec6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801beca:	4293      	cmp	r3, r2
 801becc:	d803      	bhi.n	801bed6 <__any_on+0x36>
 801bece:	2000      	movs	r0, #0
 801bed0:	bd10      	pop	{r4, pc}
 801bed2:	4603      	mov	r3, r0
 801bed4:	e7f7      	b.n	801bec6 <__any_on+0x26>
 801bed6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801beda:	2900      	cmp	r1, #0
 801bedc:	d0f5      	beq.n	801beca <__any_on+0x2a>
 801bede:	2001      	movs	r0, #1
 801bee0:	e7f6      	b.n	801bed0 <__any_on+0x30>

0801bee2 <__ascii_wctomb>:
 801bee2:	4603      	mov	r3, r0
 801bee4:	4608      	mov	r0, r1
 801bee6:	b141      	cbz	r1, 801befa <__ascii_wctomb+0x18>
 801bee8:	2aff      	cmp	r2, #255	@ 0xff
 801beea:	d904      	bls.n	801bef6 <__ascii_wctomb+0x14>
 801beec:	228a      	movs	r2, #138	@ 0x8a
 801beee:	601a      	str	r2, [r3, #0]
 801bef0:	f04f 30ff 	mov.w	r0, #4294967295
 801bef4:	4770      	bx	lr
 801bef6:	700a      	strb	r2, [r1, #0]
 801bef8:	2001      	movs	r0, #1
 801befa:	4770      	bx	lr

0801befc <__ssputs_r>:
 801befc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bf00:	688e      	ldr	r6, [r1, #8]
 801bf02:	461f      	mov	r7, r3
 801bf04:	42be      	cmp	r6, r7
 801bf06:	680b      	ldr	r3, [r1, #0]
 801bf08:	4682      	mov	sl, r0
 801bf0a:	460c      	mov	r4, r1
 801bf0c:	4690      	mov	r8, r2
 801bf0e:	d82d      	bhi.n	801bf6c <__ssputs_r+0x70>
 801bf10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801bf14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801bf18:	d026      	beq.n	801bf68 <__ssputs_r+0x6c>
 801bf1a:	6965      	ldr	r5, [r4, #20]
 801bf1c:	6909      	ldr	r1, [r1, #16]
 801bf1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bf22:	eba3 0901 	sub.w	r9, r3, r1
 801bf26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bf2a:	1c7b      	adds	r3, r7, #1
 801bf2c:	444b      	add	r3, r9
 801bf2e:	106d      	asrs	r5, r5, #1
 801bf30:	429d      	cmp	r5, r3
 801bf32:	bf38      	it	cc
 801bf34:	461d      	movcc	r5, r3
 801bf36:	0553      	lsls	r3, r2, #21
 801bf38:	d527      	bpl.n	801bf8a <__ssputs_r+0x8e>
 801bf3a:	4629      	mov	r1, r5
 801bf3c:	f7ff fa84 	bl	801b448 <_malloc_r>
 801bf40:	4606      	mov	r6, r0
 801bf42:	b360      	cbz	r0, 801bf9e <__ssputs_r+0xa2>
 801bf44:	6921      	ldr	r1, [r4, #16]
 801bf46:	464a      	mov	r2, r9
 801bf48:	f7fe f8d9 	bl	801a0fe <memcpy>
 801bf4c:	89a3      	ldrh	r3, [r4, #12]
 801bf4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801bf52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bf56:	81a3      	strh	r3, [r4, #12]
 801bf58:	6126      	str	r6, [r4, #16]
 801bf5a:	6165      	str	r5, [r4, #20]
 801bf5c:	444e      	add	r6, r9
 801bf5e:	eba5 0509 	sub.w	r5, r5, r9
 801bf62:	6026      	str	r6, [r4, #0]
 801bf64:	60a5      	str	r5, [r4, #8]
 801bf66:	463e      	mov	r6, r7
 801bf68:	42be      	cmp	r6, r7
 801bf6a:	d900      	bls.n	801bf6e <__ssputs_r+0x72>
 801bf6c:	463e      	mov	r6, r7
 801bf6e:	6820      	ldr	r0, [r4, #0]
 801bf70:	4632      	mov	r2, r6
 801bf72:	4641      	mov	r1, r8
 801bf74:	f000 f9c6 	bl	801c304 <memmove>
 801bf78:	68a3      	ldr	r3, [r4, #8]
 801bf7a:	1b9b      	subs	r3, r3, r6
 801bf7c:	60a3      	str	r3, [r4, #8]
 801bf7e:	6823      	ldr	r3, [r4, #0]
 801bf80:	4433      	add	r3, r6
 801bf82:	6023      	str	r3, [r4, #0]
 801bf84:	2000      	movs	r0, #0
 801bf86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bf8a:	462a      	mov	r2, r5
 801bf8c:	f000 fa16 	bl	801c3bc <_realloc_r>
 801bf90:	4606      	mov	r6, r0
 801bf92:	2800      	cmp	r0, #0
 801bf94:	d1e0      	bne.n	801bf58 <__ssputs_r+0x5c>
 801bf96:	6921      	ldr	r1, [r4, #16]
 801bf98:	4650      	mov	r0, sl
 801bf9a:	f7fe fea7 	bl	801acec <_free_r>
 801bf9e:	230c      	movs	r3, #12
 801bfa0:	f8ca 3000 	str.w	r3, [sl]
 801bfa4:	89a3      	ldrh	r3, [r4, #12]
 801bfa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bfaa:	81a3      	strh	r3, [r4, #12]
 801bfac:	f04f 30ff 	mov.w	r0, #4294967295
 801bfb0:	e7e9      	b.n	801bf86 <__ssputs_r+0x8a>
	...

0801bfb4 <_svfiprintf_r>:
 801bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfb8:	4698      	mov	r8, r3
 801bfba:	898b      	ldrh	r3, [r1, #12]
 801bfbc:	061b      	lsls	r3, r3, #24
 801bfbe:	b09d      	sub	sp, #116	@ 0x74
 801bfc0:	4607      	mov	r7, r0
 801bfc2:	460d      	mov	r5, r1
 801bfc4:	4614      	mov	r4, r2
 801bfc6:	d510      	bpl.n	801bfea <_svfiprintf_r+0x36>
 801bfc8:	690b      	ldr	r3, [r1, #16]
 801bfca:	b973      	cbnz	r3, 801bfea <_svfiprintf_r+0x36>
 801bfcc:	2140      	movs	r1, #64	@ 0x40
 801bfce:	f7ff fa3b 	bl	801b448 <_malloc_r>
 801bfd2:	6028      	str	r0, [r5, #0]
 801bfd4:	6128      	str	r0, [r5, #16]
 801bfd6:	b930      	cbnz	r0, 801bfe6 <_svfiprintf_r+0x32>
 801bfd8:	230c      	movs	r3, #12
 801bfda:	603b      	str	r3, [r7, #0]
 801bfdc:	f04f 30ff 	mov.w	r0, #4294967295
 801bfe0:	b01d      	add	sp, #116	@ 0x74
 801bfe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bfe6:	2340      	movs	r3, #64	@ 0x40
 801bfe8:	616b      	str	r3, [r5, #20]
 801bfea:	2300      	movs	r3, #0
 801bfec:	9309      	str	r3, [sp, #36]	@ 0x24
 801bfee:	2320      	movs	r3, #32
 801bff0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801bff4:	f8cd 800c 	str.w	r8, [sp, #12]
 801bff8:	2330      	movs	r3, #48	@ 0x30
 801bffa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c198 <_svfiprintf_r+0x1e4>
 801bffe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c002:	f04f 0901 	mov.w	r9, #1
 801c006:	4623      	mov	r3, r4
 801c008:	469a      	mov	sl, r3
 801c00a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c00e:	b10a      	cbz	r2, 801c014 <_svfiprintf_r+0x60>
 801c010:	2a25      	cmp	r2, #37	@ 0x25
 801c012:	d1f9      	bne.n	801c008 <_svfiprintf_r+0x54>
 801c014:	ebba 0b04 	subs.w	fp, sl, r4
 801c018:	d00b      	beq.n	801c032 <_svfiprintf_r+0x7e>
 801c01a:	465b      	mov	r3, fp
 801c01c:	4622      	mov	r2, r4
 801c01e:	4629      	mov	r1, r5
 801c020:	4638      	mov	r0, r7
 801c022:	f7ff ff6b 	bl	801befc <__ssputs_r>
 801c026:	3001      	adds	r0, #1
 801c028:	f000 80a7 	beq.w	801c17a <_svfiprintf_r+0x1c6>
 801c02c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c02e:	445a      	add	r2, fp
 801c030:	9209      	str	r2, [sp, #36]	@ 0x24
 801c032:	f89a 3000 	ldrb.w	r3, [sl]
 801c036:	2b00      	cmp	r3, #0
 801c038:	f000 809f 	beq.w	801c17a <_svfiprintf_r+0x1c6>
 801c03c:	2300      	movs	r3, #0
 801c03e:	f04f 32ff 	mov.w	r2, #4294967295
 801c042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c046:	f10a 0a01 	add.w	sl, sl, #1
 801c04a:	9304      	str	r3, [sp, #16]
 801c04c:	9307      	str	r3, [sp, #28]
 801c04e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c052:	931a      	str	r3, [sp, #104]	@ 0x68
 801c054:	4654      	mov	r4, sl
 801c056:	2205      	movs	r2, #5
 801c058:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c05c:	484e      	ldr	r0, [pc, #312]	@ (801c198 <_svfiprintf_r+0x1e4>)
 801c05e:	f7e4 f967 	bl	8000330 <memchr>
 801c062:	9a04      	ldr	r2, [sp, #16]
 801c064:	b9d8      	cbnz	r0, 801c09e <_svfiprintf_r+0xea>
 801c066:	06d0      	lsls	r0, r2, #27
 801c068:	bf44      	itt	mi
 801c06a:	2320      	movmi	r3, #32
 801c06c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c070:	0711      	lsls	r1, r2, #28
 801c072:	bf44      	itt	mi
 801c074:	232b      	movmi	r3, #43	@ 0x2b
 801c076:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c07a:	f89a 3000 	ldrb.w	r3, [sl]
 801c07e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c080:	d015      	beq.n	801c0ae <_svfiprintf_r+0xfa>
 801c082:	9a07      	ldr	r2, [sp, #28]
 801c084:	4654      	mov	r4, sl
 801c086:	2000      	movs	r0, #0
 801c088:	f04f 0c0a 	mov.w	ip, #10
 801c08c:	4621      	mov	r1, r4
 801c08e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c092:	3b30      	subs	r3, #48	@ 0x30
 801c094:	2b09      	cmp	r3, #9
 801c096:	d94b      	bls.n	801c130 <_svfiprintf_r+0x17c>
 801c098:	b1b0      	cbz	r0, 801c0c8 <_svfiprintf_r+0x114>
 801c09a:	9207      	str	r2, [sp, #28]
 801c09c:	e014      	b.n	801c0c8 <_svfiprintf_r+0x114>
 801c09e:	eba0 0308 	sub.w	r3, r0, r8
 801c0a2:	fa09 f303 	lsl.w	r3, r9, r3
 801c0a6:	4313      	orrs	r3, r2
 801c0a8:	9304      	str	r3, [sp, #16]
 801c0aa:	46a2      	mov	sl, r4
 801c0ac:	e7d2      	b.n	801c054 <_svfiprintf_r+0xa0>
 801c0ae:	9b03      	ldr	r3, [sp, #12]
 801c0b0:	1d19      	adds	r1, r3, #4
 801c0b2:	681b      	ldr	r3, [r3, #0]
 801c0b4:	9103      	str	r1, [sp, #12]
 801c0b6:	2b00      	cmp	r3, #0
 801c0b8:	bfbb      	ittet	lt
 801c0ba:	425b      	neglt	r3, r3
 801c0bc:	f042 0202 	orrlt.w	r2, r2, #2
 801c0c0:	9307      	strge	r3, [sp, #28]
 801c0c2:	9307      	strlt	r3, [sp, #28]
 801c0c4:	bfb8      	it	lt
 801c0c6:	9204      	strlt	r2, [sp, #16]
 801c0c8:	7823      	ldrb	r3, [r4, #0]
 801c0ca:	2b2e      	cmp	r3, #46	@ 0x2e
 801c0cc:	d10a      	bne.n	801c0e4 <_svfiprintf_r+0x130>
 801c0ce:	7863      	ldrb	r3, [r4, #1]
 801c0d0:	2b2a      	cmp	r3, #42	@ 0x2a
 801c0d2:	d132      	bne.n	801c13a <_svfiprintf_r+0x186>
 801c0d4:	9b03      	ldr	r3, [sp, #12]
 801c0d6:	1d1a      	adds	r2, r3, #4
 801c0d8:	681b      	ldr	r3, [r3, #0]
 801c0da:	9203      	str	r2, [sp, #12]
 801c0dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c0e0:	3402      	adds	r4, #2
 801c0e2:	9305      	str	r3, [sp, #20]
 801c0e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c1a8 <_svfiprintf_r+0x1f4>
 801c0e8:	7821      	ldrb	r1, [r4, #0]
 801c0ea:	2203      	movs	r2, #3
 801c0ec:	4650      	mov	r0, sl
 801c0ee:	f7e4 f91f 	bl	8000330 <memchr>
 801c0f2:	b138      	cbz	r0, 801c104 <_svfiprintf_r+0x150>
 801c0f4:	9b04      	ldr	r3, [sp, #16]
 801c0f6:	eba0 000a 	sub.w	r0, r0, sl
 801c0fa:	2240      	movs	r2, #64	@ 0x40
 801c0fc:	4082      	lsls	r2, r0
 801c0fe:	4313      	orrs	r3, r2
 801c100:	3401      	adds	r4, #1
 801c102:	9304      	str	r3, [sp, #16]
 801c104:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c108:	4824      	ldr	r0, [pc, #144]	@ (801c19c <_svfiprintf_r+0x1e8>)
 801c10a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c10e:	2206      	movs	r2, #6
 801c110:	f7e4 f90e 	bl	8000330 <memchr>
 801c114:	2800      	cmp	r0, #0
 801c116:	d036      	beq.n	801c186 <_svfiprintf_r+0x1d2>
 801c118:	4b21      	ldr	r3, [pc, #132]	@ (801c1a0 <_svfiprintf_r+0x1ec>)
 801c11a:	bb1b      	cbnz	r3, 801c164 <_svfiprintf_r+0x1b0>
 801c11c:	9b03      	ldr	r3, [sp, #12]
 801c11e:	3307      	adds	r3, #7
 801c120:	f023 0307 	bic.w	r3, r3, #7
 801c124:	3308      	adds	r3, #8
 801c126:	9303      	str	r3, [sp, #12]
 801c128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c12a:	4433      	add	r3, r6
 801c12c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c12e:	e76a      	b.n	801c006 <_svfiprintf_r+0x52>
 801c130:	fb0c 3202 	mla	r2, ip, r2, r3
 801c134:	460c      	mov	r4, r1
 801c136:	2001      	movs	r0, #1
 801c138:	e7a8      	b.n	801c08c <_svfiprintf_r+0xd8>
 801c13a:	2300      	movs	r3, #0
 801c13c:	3401      	adds	r4, #1
 801c13e:	9305      	str	r3, [sp, #20]
 801c140:	4619      	mov	r1, r3
 801c142:	f04f 0c0a 	mov.w	ip, #10
 801c146:	4620      	mov	r0, r4
 801c148:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c14c:	3a30      	subs	r2, #48	@ 0x30
 801c14e:	2a09      	cmp	r2, #9
 801c150:	d903      	bls.n	801c15a <_svfiprintf_r+0x1a6>
 801c152:	2b00      	cmp	r3, #0
 801c154:	d0c6      	beq.n	801c0e4 <_svfiprintf_r+0x130>
 801c156:	9105      	str	r1, [sp, #20]
 801c158:	e7c4      	b.n	801c0e4 <_svfiprintf_r+0x130>
 801c15a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c15e:	4604      	mov	r4, r0
 801c160:	2301      	movs	r3, #1
 801c162:	e7f0      	b.n	801c146 <_svfiprintf_r+0x192>
 801c164:	ab03      	add	r3, sp, #12
 801c166:	9300      	str	r3, [sp, #0]
 801c168:	462a      	mov	r2, r5
 801c16a:	4b0e      	ldr	r3, [pc, #56]	@ (801c1a4 <_svfiprintf_r+0x1f0>)
 801c16c:	a904      	add	r1, sp, #16
 801c16e:	4638      	mov	r0, r7
 801c170:	f7fd fa5a 	bl	8019628 <_printf_float>
 801c174:	1c42      	adds	r2, r0, #1
 801c176:	4606      	mov	r6, r0
 801c178:	d1d6      	bne.n	801c128 <_svfiprintf_r+0x174>
 801c17a:	89ab      	ldrh	r3, [r5, #12]
 801c17c:	065b      	lsls	r3, r3, #25
 801c17e:	f53f af2d 	bmi.w	801bfdc <_svfiprintf_r+0x28>
 801c182:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c184:	e72c      	b.n	801bfe0 <_svfiprintf_r+0x2c>
 801c186:	ab03      	add	r3, sp, #12
 801c188:	9300      	str	r3, [sp, #0]
 801c18a:	462a      	mov	r2, r5
 801c18c:	4b05      	ldr	r3, [pc, #20]	@ (801c1a4 <_svfiprintf_r+0x1f0>)
 801c18e:	a904      	add	r1, sp, #16
 801c190:	4638      	mov	r0, r7
 801c192:	f7fd fcd1 	bl	8019b38 <_printf_i>
 801c196:	e7ed      	b.n	801c174 <_svfiprintf_r+0x1c0>
 801c198:	0801e338 	.word	0x0801e338
 801c19c:	0801e342 	.word	0x0801e342
 801c1a0:	08019629 	.word	0x08019629
 801c1a4:	0801befd 	.word	0x0801befd
 801c1a8:	0801e33e 	.word	0x0801e33e

0801c1ac <__sflush_r>:
 801c1ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1b4:	0716      	lsls	r6, r2, #28
 801c1b6:	4605      	mov	r5, r0
 801c1b8:	460c      	mov	r4, r1
 801c1ba:	d454      	bmi.n	801c266 <__sflush_r+0xba>
 801c1bc:	684b      	ldr	r3, [r1, #4]
 801c1be:	2b00      	cmp	r3, #0
 801c1c0:	dc02      	bgt.n	801c1c8 <__sflush_r+0x1c>
 801c1c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801c1c4:	2b00      	cmp	r3, #0
 801c1c6:	dd48      	ble.n	801c25a <__sflush_r+0xae>
 801c1c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c1ca:	2e00      	cmp	r6, #0
 801c1cc:	d045      	beq.n	801c25a <__sflush_r+0xae>
 801c1ce:	2300      	movs	r3, #0
 801c1d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801c1d4:	682f      	ldr	r7, [r5, #0]
 801c1d6:	6a21      	ldr	r1, [r4, #32]
 801c1d8:	602b      	str	r3, [r5, #0]
 801c1da:	d030      	beq.n	801c23e <__sflush_r+0x92>
 801c1dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801c1de:	89a3      	ldrh	r3, [r4, #12]
 801c1e0:	0759      	lsls	r1, r3, #29
 801c1e2:	d505      	bpl.n	801c1f0 <__sflush_r+0x44>
 801c1e4:	6863      	ldr	r3, [r4, #4]
 801c1e6:	1ad2      	subs	r2, r2, r3
 801c1e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801c1ea:	b10b      	cbz	r3, 801c1f0 <__sflush_r+0x44>
 801c1ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801c1ee:	1ad2      	subs	r2, r2, r3
 801c1f0:	2300      	movs	r3, #0
 801c1f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c1f4:	6a21      	ldr	r1, [r4, #32]
 801c1f6:	4628      	mov	r0, r5
 801c1f8:	47b0      	blx	r6
 801c1fa:	1c43      	adds	r3, r0, #1
 801c1fc:	89a3      	ldrh	r3, [r4, #12]
 801c1fe:	d106      	bne.n	801c20e <__sflush_r+0x62>
 801c200:	6829      	ldr	r1, [r5, #0]
 801c202:	291d      	cmp	r1, #29
 801c204:	d82b      	bhi.n	801c25e <__sflush_r+0xb2>
 801c206:	4a2a      	ldr	r2, [pc, #168]	@ (801c2b0 <__sflush_r+0x104>)
 801c208:	410a      	asrs	r2, r1
 801c20a:	07d6      	lsls	r6, r2, #31
 801c20c:	d427      	bmi.n	801c25e <__sflush_r+0xb2>
 801c20e:	2200      	movs	r2, #0
 801c210:	6062      	str	r2, [r4, #4]
 801c212:	04d9      	lsls	r1, r3, #19
 801c214:	6922      	ldr	r2, [r4, #16]
 801c216:	6022      	str	r2, [r4, #0]
 801c218:	d504      	bpl.n	801c224 <__sflush_r+0x78>
 801c21a:	1c42      	adds	r2, r0, #1
 801c21c:	d101      	bne.n	801c222 <__sflush_r+0x76>
 801c21e:	682b      	ldr	r3, [r5, #0]
 801c220:	b903      	cbnz	r3, 801c224 <__sflush_r+0x78>
 801c222:	6560      	str	r0, [r4, #84]	@ 0x54
 801c224:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c226:	602f      	str	r7, [r5, #0]
 801c228:	b1b9      	cbz	r1, 801c25a <__sflush_r+0xae>
 801c22a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c22e:	4299      	cmp	r1, r3
 801c230:	d002      	beq.n	801c238 <__sflush_r+0x8c>
 801c232:	4628      	mov	r0, r5
 801c234:	f7fe fd5a 	bl	801acec <_free_r>
 801c238:	2300      	movs	r3, #0
 801c23a:	6363      	str	r3, [r4, #52]	@ 0x34
 801c23c:	e00d      	b.n	801c25a <__sflush_r+0xae>
 801c23e:	2301      	movs	r3, #1
 801c240:	4628      	mov	r0, r5
 801c242:	47b0      	blx	r6
 801c244:	4602      	mov	r2, r0
 801c246:	1c50      	adds	r0, r2, #1
 801c248:	d1c9      	bne.n	801c1de <__sflush_r+0x32>
 801c24a:	682b      	ldr	r3, [r5, #0]
 801c24c:	2b00      	cmp	r3, #0
 801c24e:	d0c6      	beq.n	801c1de <__sflush_r+0x32>
 801c250:	2b1d      	cmp	r3, #29
 801c252:	d001      	beq.n	801c258 <__sflush_r+0xac>
 801c254:	2b16      	cmp	r3, #22
 801c256:	d11e      	bne.n	801c296 <__sflush_r+0xea>
 801c258:	602f      	str	r7, [r5, #0]
 801c25a:	2000      	movs	r0, #0
 801c25c:	e022      	b.n	801c2a4 <__sflush_r+0xf8>
 801c25e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c262:	b21b      	sxth	r3, r3
 801c264:	e01b      	b.n	801c29e <__sflush_r+0xf2>
 801c266:	690f      	ldr	r7, [r1, #16]
 801c268:	2f00      	cmp	r7, #0
 801c26a:	d0f6      	beq.n	801c25a <__sflush_r+0xae>
 801c26c:	0793      	lsls	r3, r2, #30
 801c26e:	680e      	ldr	r6, [r1, #0]
 801c270:	bf08      	it	eq
 801c272:	694b      	ldreq	r3, [r1, #20]
 801c274:	600f      	str	r7, [r1, #0]
 801c276:	bf18      	it	ne
 801c278:	2300      	movne	r3, #0
 801c27a:	eba6 0807 	sub.w	r8, r6, r7
 801c27e:	608b      	str	r3, [r1, #8]
 801c280:	f1b8 0f00 	cmp.w	r8, #0
 801c284:	dde9      	ble.n	801c25a <__sflush_r+0xae>
 801c286:	6a21      	ldr	r1, [r4, #32]
 801c288:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801c28a:	4643      	mov	r3, r8
 801c28c:	463a      	mov	r2, r7
 801c28e:	4628      	mov	r0, r5
 801c290:	47b0      	blx	r6
 801c292:	2800      	cmp	r0, #0
 801c294:	dc08      	bgt.n	801c2a8 <__sflush_r+0xfc>
 801c296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c29a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c29e:	81a3      	strh	r3, [r4, #12]
 801c2a0:	f04f 30ff 	mov.w	r0, #4294967295
 801c2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2a8:	4407      	add	r7, r0
 801c2aa:	eba8 0800 	sub.w	r8, r8, r0
 801c2ae:	e7e7      	b.n	801c280 <__sflush_r+0xd4>
 801c2b0:	dfbffffe 	.word	0xdfbffffe

0801c2b4 <_fflush_r>:
 801c2b4:	b538      	push	{r3, r4, r5, lr}
 801c2b6:	690b      	ldr	r3, [r1, #16]
 801c2b8:	4605      	mov	r5, r0
 801c2ba:	460c      	mov	r4, r1
 801c2bc:	b913      	cbnz	r3, 801c2c4 <_fflush_r+0x10>
 801c2be:	2500      	movs	r5, #0
 801c2c0:	4628      	mov	r0, r5
 801c2c2:	bd38      	pop	{r3, r4, r5, pc}
 801c2c4:	b118      	cbz	r0, 801c2ce <_fflush_r+0x1a>
 801c2c6:	6a03      	ldr	r3, [r0, #32]
 801c2c8:	b90b      	cbnz	r3, 801c2ce <_fflush_r+0x1a>
 801c2ca:	f7fd fde1 	bl	8019e90 <__sinit>
 801c2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	d0f3      	beq.n	801c2be <_fflush_r+0xa>
 801c2d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801c2d8:	07d0      	lsls	r0, r2, #31
 801c2da:	d404      	bmi.n	801c2e6 <_fflush_r+0x32>
 801c2dc:	0599      	lsls	r1, r3, #22
 801c2de:	d402      	bmi.n	801c2e6 <_fflush_r+0x32>
 801c2e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c2e2:	f7fd ff0a 	bl	801a0fa <__retarget_lock_acquire_recursive>
 801c2e6:	4628      	mov	r0, r5
 801c2e8:	4621      	mov	r1, r4
 801c2ea:	f7ff ff5f 	bl	801c1ac <__sflush_r>
 801c2ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c2f0:	07da      	lsls	r2, r3, #31
 801c2f2:	4605      	mov	r5, r0
 801c2f4:	d4e4      	bmi.n	801c2c0 <_fflush_r+0xc>
 801c2f6:	89a3      	ldrh	r3, [r4, #12]
 801c2f8:	059b      	lsls	r3, r3, #22
 801c2fa:	d4e1      	bmi.n	801c2c0 <_fflush_r+0xc>
 801c2fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c2fe:	f7fd fefd 	bl	801a0fc <__retarget_lock_release_recursive>
 801c302:	e7dd      	b.n	801c2c0 <_fflush_r+0xc>

0801c304 <memmove>:
 801c304:	4288      	cmp	r0, r1
 801c306:	b510      	push	{r4, lr}
 801c308:	eb01 0402 	add.w	r4, r1, r2
 801c30c:	d902      	bls.n	801c314 <memmove+0x10>
 801c30e:	4284      	cmp	r4, r0
 801c310:	4623      	mov	r3, r4
 801c312:	d807      	bhi.n	801c324 <memmove+0x20>
 801c314:	1e43      	subs	r3, r0, #1
 801c316:	42a1      	cmp	r1, r4
 801c318:	d008      	beq.n	801c32c <memmove+0x28>
 801c31a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c31e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c322:	e7f8      	b.n	801c316 <memmove+0x12>
 801c324:	4402      	add	r2, r0
 801c326:	4601      	mov	r1, r0
 801c328:	428a      	cmp	r2, r1
 801c32a:	d100      	bne.n	801c32e <memmove+0x2a>
 801c32c:	bd10      	pop	{r4, pc}
 801c32e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c332:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c336:	e7f7      	b.n	801c328 <memmove+0x24>

0801c338 <_sbrk_r>:
 801c338:	b538      	push	{r3, r4, r5, lr}
 801c33a:	4d06      	ldr	r5, [pc, #24]	@ (801c354 <_sbrk_r+0x1c>)
 801c33c:	2300      	movs	r3, #0
 801c33e:	4604      	mov	r4, r0
 801c340:	4608      	mov	r0, r1
 801c342:	602b      	str	r3, [r5, #0]
 801c344:	f7e6 fd80 	bl	8002e48 <_sbrk>
 801c348:	1c43      	adds	r3, r0, #1
 801c34a:	d102      	bne.n	801c352 <_sbrk_r+0x1a>
 801c34c:	682b      	ldr	r3, [r5, #0]
 801c34e:	b103      	cbz	r3, 801c352 <_sbrk_r+0x1a>
 801c350:	6023      	str	r3, [r4, #0]
 801c352:	bd38      	pop	{r3, r4, r5, pc}
 801c354:	240153a8 	.word	0x240153a8

0801c358 <__assert_func>:
 801c358:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c35a:	4614      	mov	r4, r2
 801c35c:	461a      	mov	r2, r3
 801c35e:	4b09      	ldr	r3, [pc, #36]	@ (801c384 <__assert_func+0x2c>)
 801c360:	681b      	ldr	r3, [r3, #0]
 801c362:	4605      	mov	r5, r0
 801c364:	68d8      	ldr	r0, [r3, #12]
 801c366:	b954      	cbnz	r4, 801c37e <__assert_func+0x26>
 801c368:	4b07      	ldr	r3, [pc, #28]	@ (801c388 <__assert_func+0x30>)
 801c36a:	461c      	mov	r4, r3
 801c36c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c370:	9100      	str	r1, [sp, #0]
 801c372:	462b      	mov	r3, r5
 801c374:	4905      	ldr	r1, [pc, #20]	@ (801c38c <__assert_func+0x34>)
 801c376:	f000 f84f 	bl	801c418 <fiprintf>
 801c37a:	f000 f85f 	bl	801c43c <abort>
 801c37e:	4b04      	ldr	r3, [pc, #16]	@ (801c390 <__assert_func+0x38>)
 801c380:	e7f4      	b.n	801c36c <__assert_func+0x14>
 801c382:	bf00      	nop
 801c384:	2400027c 	.word	0x2400027c
 801c388:	0801e384 	.word	0x0801e384
 801c38c:	0801e356 	.word	0x0801e356
 801c390:	0801e349 	.word	0x0801e349

0801c394 <_calloc_r>:
 801c394:	b570      	push	{r4, r5, r6, lr}
 801c396:	fba1 5402 	umull	r5, r4, r1, r2
 801c39a:	b93c      	cbnz	r4, 801c3ac <_calloc_r+0x18>
 801c39c:	4629      	mov	r1, r5
 801c39e:	f7ff f853 	bl	801b448 <_malloc_r>
 801c3a2:	4606      	mov	r6, r0
 801c3a4:	b928      	cbnz	r0, 801c3b2 <_calloc_r+0x1e>
 801c3a6:	2600      	movs	r6, #0
 801c3a8:	4630      	mov	r0, r6
 801c3aa:	bd70      	pop	{r4, r5, r6, pc}
 801c3ac:	220c      	movs	r2, #12
 801c3ae:	6002      	str	r2, [r0, #0]
 801c3b0:	e7f9      	b.n	801c3a6 <_calloc_r+0x12>
 801c3b2:	462a      	mov	r2, r5
 801c3b4:	4621      	mov	r1, r4
 801c3b6:	f7fd fe04 	bl	8019fc2 <memset>
 801c3ba:	e7f5      	b.n	801c3a8 <_calloc_r+0x14>

0801c3bc <_realloc_r>:
 801c3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c3c0:	4680      	mov	r8, r0
 801c3c2:	4615      	mov	r5, r2
 801c3c4:	460c      	mov	r4, r1
 801c3c6:	b921      	cbnz	r1, 801c3d2 <_realloc_r+0x16>
 801c3c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c3cc:	4611      	mov	r1, r2
 801c3ce:	f7ff b83b 	b.w	801b448 <_malloc_r>
 801c3d2:	b92a      	cbnz	r2, 801c3e0 <_realloc_r+0x24>
 801c3d4:	f7fe fc8a 	bl	801acec <_free_r>
 801c3d8:	2400      	movs	r4, #0
 801c3da:	4620      	mov	r0, r4
 801c3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c3e0:	f000 f833 	bl	801c44a <_malloc_usable_size_r>
 801c3e4:	4285      	cmp	r5, r0
 801c3e6:	4606      	mov	r6, r0
 801c3e8:	d802      	bhi.n	801c3f0 <_realloc_r+0x34>
 801c3ea:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c3ee:	d8f4      	bhi.n	801c3da <_realloc_r+0x1e>
 801c3f0:	4629      	mov	r1, r5
 801c3f2:	4640      	mov	r0, r8
 801c3f4:	f7ff f828 	bl	801b448 <_malloc_r>
 801c3f8:	4607      	mov	r7, r0
 801c3fa:	2800      	cmp	r0, #0
 801c3fc:	d0ec      	beq.n	801c3d8 <_realloc_r+0x1c>
 801c3fe:	42b5      	cmp	r5, r6
 801c400:	462a      	mov	r2, r5
 801c402:	4621      	mov	r1, r4
 801c404:	bf28      	it	cs
 801c406:	4632      	movcs	r2, r6
 801c408:	f7fd fe79 	bl	801a0fe <memcpy>
 801c40c:	4621      	mov	r1, r4
 801c40e:	4640      	mov	r0, r8
 801c410:	f7fe fc6c 	bl	801acec <_free_r>
 801c414:	463c      	mov	r4, r7
 801c416:	e7e0      	b.n	801c3da <_realloc_r+0x1e>

0801c418 <fiprintf>:
 801c418:	b40e      	push	{r1, r2, r3}
 801c41a:	b503      	push	{r0, r1, lr}
 801c41c:	4601      	mov	r1, r0
 801c41e:	ab03      	add	r3, sp, #12
 801c420:	4805      	ldr	r0, [pc, #20]	@ (801c438 <fiprintf+0x20>)
 801c422:	f853 2b04 	ldr.w	r2, [r3], #4
 801c426:	6800      	ldr	r0, [r0, #0]
 801c428:	9301      	str	r3, [sp, #4]
 801c42a:	f000 f83f 	bl	801c4ac <_vfiprintf_r>
 801c42e:	b002      	add	sp, #8
 801c430:	f85d eb04 	ldr.w	lr, [sp], #4
 801c434:	b003      	add	sp, #12
 801c436:	4770      	bx	lr
 801c438:	2400027c 	.word	0x2400027c

0801c43c <abort>:
 801c43c:	b508      	push	{r3, lr}
 801c43e:	2006      	movs	r0, #6
 801c440:	f000 fa08 	bl	801c854 <raise>
 801c444:	2001      	movs	r0, #1
 801c446:	f7e6 fc87 	bl	8002d58 <_exit>

0801c44a <_malloc_usable_size_r>:
 801c44a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c44e:	1f18      	subs	r0, r3, #4
 801c450:	2b00      	cmp	r3, #0
 801c452:	bfbc      	itt	lt
 801c454:	580b      	ldrlt	r3, [r1, r0]
 801c456:	18c0      	addlt	r0, r0, r3
 801c458:	4770      	bx	lr

0801c45a <__sfputc_r>:
 801c45a:	6893      	ldr	r3, [r2, #8]
 801c45c:	3b01      	subs	r3, #1
 801c45e:	2b00      	cmp	r3, #0
 801c460:	b410      	push	{r4}
 801c462:	6093      	str	r3, [r2, #8]
 801c464:	da08      	bge.n	801c478 <__sfputc_r+0x1e>
 801c466:	6994      	ldr	r4, [r2, #24]
 801c468:	42a3      	cmp	r3, r4
 801c46a:	db01      	blt.n	801c470 <__sfputc_r+0x16>
 801c46c:	290a      	cmp	r1, #10
 801c46e:	d103      	bne.n	801c478 <__sfputc_r+0x1e>
 801c470:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c474:	f000 b932 	b.w	801c6dc <__swbuf_r>
 801c478:	6813      	ldr	r3, [r2, #0]
 801c47a:	1c58      	adds	r0, r3, #1
 801c47c:	6010      	str	r0, [r2, #0]
 801c47e:	7019      	strb	r1, [r3, #0]
 801c480:	4608      	mov	r0, r1
 801c482:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c486:	4770      	bx	lr

0801c488 <__sfputs_r>:
 801c488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c48a:	4606      	mov	r6, r0
 801c48c:	460f      	mov	r7, r1
 801c48e:	4614      	mov	r4, r2
 801c490:	18d5      	adds	r5, r2, r3
 801c492:	42ac      	cmp	r4, r5
 801c494:	d101      	bne.n	801c49a <__sfputs_r+0x12>
 801c496:	2000      	movs	r0, #0
 801c498:	e007      	b.n	801c4aa <__sfputs_r+0x22>
 801c49a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c49e:	463a      	mov	r2, r7
 801c4a0:	4630      	mov	r0, r6
 801c4a2:	f7ff ffda 	bl	801c45a <__sfputc_r>
 801c4a6:	1c43      	adds	r3, r0, #1
 801c4a8:	d1f3      	bne.n	801c492 <__sfputs_r+0xa>
 801c4aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c4ac <_vfiprintf_r>:
 801c4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4b0:	460d      	mov	r5, r1
 801c4b2:	b09d      	sub	sp, #116	@ 0x74
 801c4b4:	4614      	mov	r4, r2
 801c4b6:	4698      	mov	r8, r3
 801c4b8:	4606      	mov	r6, r0
 801c4ba:	b118      	cbz	r0, 801c4c4 <_vfiprintf_r+0x18>
 801c4bc:	6a03      	ldr	r3, [r0, #32]
 801c4be:	b90b      	cbnz	r3, 801c4c4 <_vfiprintf_r+0x18>
 801c4c0:	f7fd fce6 	bl	8019e90 <__sinit>
 801c4c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c4c6:	07d9      	lsls	r1, r3, #31
 801c4c8:	d405      	bmi.n	801c4d6 <_vfiprintf_r+0x2a>
 801c4ca:	89ab      	ldrh	r3, [r5, #12]
 801c4cc:	059a      	lsls	r2, r3, #22
 801c4ce:	d402      	bmi.n	801c4d6 <_vfiprintf_r+0x2a>
 801c4d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c4d2:	f7fd fe12 	bl	801a0fa <__retarget_lock_acquire_recursive>
 801c4d6:	89ab      	ldrh	r3, [r5, #12]
 801c4d8:	071b      	lsls	r3, r3, #28
 801c4da:	d501      	bpl.n	801c4e0 <_vfiprintf_r+0x34>
 801c4dc:	692b      	ldr	r3, [r5, #16]
 801c4de:	b99b      	cbnz	r3, 801c508 <_vfiprintf_r+0x5c>
 801c4e0:	4629      	mov	r1, r5
 801c4e2:	4630      	mov	r0, r6
 801c4e4:	f000 f938 	bl	801c758 <__swsetup_r>
 801c4e8:	b170      	cbz	r0, 801c508 <_vfiprintf_r+0x5c>
 801c4ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c4ec:	07dc      	lsls	r4, r3, #31
 801c4ee:	d504      	bpl.n	801c4fa <_vfiprintf_r+0x4e>
 801c4f0:	f04f 30ff 	mov.w	r0, #4294967295
 801c4f4:	b01d      	add	sp, #116	@ 0x74
 801c4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c4fa:	89ab      	ldrh	r3, [r5, #12]
 801c4fc:	0598      	lsls	r0, r3, #22
 801c4fe:	d4f7      	bmi.n	801c4f0 <_vfiprintf_r+0x44>
 801c500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c502:	f7fd fdfb 	bl	801a0fc <__retarget_lock_release_recursive>
 801c506:	e7f3      	b.n	801c4f0 <_vfiprintf_r+0x44>
 801c508:	2300      	movs	r3, #0
 801c50a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c50c:	2320      	movs	r3, #32
 801c50e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c512:	f8cd 800c 	str.w	r8, [sp, #12]
 801c516:	2330      	movs	r3, #48	@ 0x30
 801c518:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c6c8 <_vfiprintf_r+0x21c>
 801c51c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c520:	f04f 0901 	mov.w	r9, #1
 801c524:	4623      	mov	r3, r4
 801c526:	469a      	mov	sl, r3
 801c528:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c52c:	b10a      	cbz	r2, 801c532 <_vfiprintf_r+0x86>
 801c52e:	2a25      	cmp	r2, #37	@ 0x25
 801c530:	d1f9      	bne.n	801c526 <_vfiprintf_r+0x7a>
 801c532:	ebba 0b04 	subs.w	fp, sl, r4
 801c536:	d00b      	beq.n	801c550 <_vfiprintf_r+0xa4>
 801c538:	465b      	mov	r3, fp
 801c53a:	4622      	mov	r2, r4
 801c53c:	4629      	mov	r1, r5
 801c53e:	4630      	mov	r0, r6
 801c540:	f7ff ffa2 	bl	801c488 <__sfputs_r>
 801c544:	3001      	adds	r0, #1
 801c546:	f000 80a7 	beq.w	801c698 <_vfiprintf_r+0x1ec>
 801c54a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c54c:	445a      	add	r2, fp
 801c54e:	9209      	str	r2, [sp, #36]	@ 0x24
 801c550:	f89a 3000 	ldrb.w	r3, [sl]
 801c554:	2b00      	cmp	r3, #0
 801c556:	f000 809f 	beq.w	801c698 <_vfiprintf_r+0x1ec>
 801c55a:	2300      	movs	r3, #0
 801c55c:	f04f 32ff 	mov.w	r2, #4294967295
 801c560:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c564:	f10a 0a01 	add.w	sl, sl, #1
 801c568:	9304      	str	r3, [sp, #16]
 801c56a:	9307      	str	r3, [sp, #28]
 801c56c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c570:	931a      	str	r3, [sp, #104]	@ 0x68
 801c572:	4654      	mov	r4, sl
 801c574:	2205      	movs	r2, #5
 801c576:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c57a:	4853      	ldr	r0, [pc, #332]	@ (801c6c8 <_vfiprintf_r+0x21c>)
 801c57c:	f7e3 fed8 	bl	8000330 <memchr>
 801c580:	9a04      	ldr	r2, [sp, #16]
 801c582:	b9d8      	cbnz	r0, 801c5bc <_vfiprintf_r+0x110>
 801c584:	06d1      	lsls	r1, r2, #27
 801c586:	bf44      	itt	mi
 801c588:	2320      	movmi	r3, #32
 801c58a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c58e:	0713      	lsls	r3, r2, #28
 801c590:	bf44      	itt	mi
 801c592:	232b      	movmi	r3, #43	@ 0x2b
 801c594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c598:	f89a 3000 	ldrb.w	r3, [sl]
 801c59c:	2b2a      	cmp	r3, #42	@ 0x2a
 801c59e:	d015      	beq.n	801c5cc <_vfiprintf_r+0x120>
 801c5a0:	9a07      	ldr	r2, [sp, #28]
 801c5a2:	4654      	mov	r4, sl
 801c5a4:	2000      	movs	r0, #0
 801c5a6:	f04f 0c0a 	mov.w	ip, #10
 801c5aa:	4621      	mov	r1, r4
 801c5ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c5b0:	3b30      	subs	r3, #48	@ 0x30
 801c5b2:	2b09      	cmp	r3, #9
 801c5b4:	d94b      	bls.n	801c64e <_vfiprintf_r+0x1a2>
 801c5b6:	b1b0      	cbz	r0, 801c5e6 <_vfiprintf_r+0x13a>
 801c5b8:	9207      	str	r2, [sp, #28]
 801c5ba:	e014      	b.n	801c5e6 <_vfiprintf_r+0x13a>
 801c5bc:	eba0 0308 	sub.w	r3, r0, r8
 801c5c0:	fa09 f303 	lsl.w	r3, r9, r3
 801c5c4:	4313      	orrs	r3, r2
 801c5c6:	9304      	str	r3, [sp, #16]
 801c5c8:	46a2      	mov	sl, r4
 801c5ca:	e7d2      	b.n	801c572 <_vfiprintf_r+0xc6>
 801c5cc:	9b03      	ldr	r3, [sp, #12]
 801c5ce:	1d19      	adds	r1, r3, #4
 801c5d0:	681b      	ldr	r3, [r3, #0]
 801c5d2:	9103      	str	r1, [sp, #12]
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	bfbb      	ittet	lt
 801c5d8:	425b      	neglt	r3, r3
 801c5da:	f042 0202 	orrlt.w	r2, r2, #2
 801c5de:	9307      	strge	r3, [sp, #28]
 801c5e0:	9307      	strlt	r3, [sp, #28]
 801c5e2:	bfb8      	it	lt
 801c5e4:	9204      	strlt	r2, [sp, #16]
 801c5e6:	7823      	ldrb	r3, [r4, #0]
 801c5e8:	2b2e      	cmp	r3, #46	@ 0x2e
 801c5ea:	d10a      	bne.n	801c602 <_vfiprintf_r+0x156>
 801c5ec:	7863      	ldrb	r3, [r4, #1]
 801c5ee:	2b2a      	cmp	r3, #42	@ 0x2a
 801c5f0:	d132      	bne.n	801c658 <_vfiprintf_r+0x1ac>
 801c5f2:	9b03      	ldr	r3, [sp, #12]
 801c5f4:	1d1a      	adds	r2, r3, #4
 801c5f6:	681b      	ldr	r3, [r3, #0]
 801c5f8:	9203      	str	r2, [sp, #12]
 801c5fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c5fe:	3402      	adds	r4, #2
 801c600:	9305      	str	r3, [sp, #20]
 801c602:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c6d8 <_vfiprintf_r+0x22c>
 801c606:	7821      	ldrb	r1, [r4, #0]
 801c608:	2203      	movs	r2, #3
 801c60a:	4650      	mov	r0, sl
 801c60c:	f7e3 fe90 	bl	8000330 <memchr>
 801c610:	b138      	cbz	r0, 801c622 <_vfiprintf_r+0x176>
 801c612:	9b04      	ldr	r3, [sp, #16]
 801c614:	eba0 000a 	sub.w	r0, r0, sl
 801c618:	2240      	movs	r2, #64	@ 0x40
 801c61a:	4082      	lsls	r2, r0
 801c61c:	4313      	orrs	r3, r2
 801c61e:	3401      	adds	r4, #1
 801c620:	9304      	str	r3, [sp, #16]
 801c622:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c626:	4829      	ldr	r0, [pc, #164]	@ (801c6cc <_vfiprintf_r+0x220>)
 801c628:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c62c:	2206      	movs	r2, #6
 801c62e:	f7e3 fe7f 	bl	8000330 <memchr>
 801c632:	2800      	cmp	r0, #0
 801c634:	d03f      	beq.n	801c6b6 <_vfiprintf_r+0x20a>
 801c636:	4b26      	ldr	r3, [pc, #152]	@ (801c6d0 <_vfiprintf_r+0x224>)
 801c638:	bb1b      	cbnz	r3, 801c682 <_vfiprintf_r+0x1d6>
 801c63a:	9b03      	ldr	r3, [sp, #12]
 801c63c:	3307      	adds	r3, #7
 801c63e:	f023 0307 	bic.w	r3, r3, #7
 801c642:	3308      	adds	r3, #8
 801c644:	9303      	str	r3, [sp, #12]
 801c646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c648:	443b      	add	r3, r7
 801c64a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c64c:	e76a      	b.n	801c524 <_vfiprintf_r+0x78>
 801c64e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c652:	460c      	mov	r4, r1
 801c654:	2001      	movs	r0, #1
 801c656:	e7a8      	b.n	801c5aa <_vfiprintf_r+0xfe>
 801c658:	2300      	movs	r3, #0
 801c65a:	3401      	adds	r4, #1
 801c65c:	9305      	str	r3, [sp, #20]
 801c65e:	4619      	mov	r1, r3
 801c660:	f04f 0c0a 	mov.w	ip, #10
 801c664:	4620      	mov	r0, r4
 801c666:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c66a:	3a30      	subs	r2, #48	@ 0x30
 801c66c:	2a09      	cmp	r2, #9
 801c66e:	d903      	bls.n	801c678 <_vfiprintf_r+0x1cc>
 801c670:	2b00      	cmp	r3, #0
 801c672:	d0c6      	beq.n	801c602 <_vfiprintf_r+0x156>
 801c674:	9105      	str	r1, [sp, #20]
 801c676:	e7c4      	b.n	801c602 <_vfiprintf_r+0x156>
 801c678:	fb0c 2101 	mla	r1, ip, r1, r2
 801c67c:	4604      	mov	r4, r0
 801c67e:	2301      	movs	r3, #1
 801c680:	e7f0      	b.n	801c664 <_vfiprintf_r+0x1b8>
 801c682:	ab03      	add	r3, sp, #12
 801c684:	9300      	str	r3, [sp, #0]
 801c686:	462a      	mov	r2, r5
 801c688:	4b12      	ldr	r3, [pc, #72]	@ (801c6d4 <_vfiprintf_r+0x228>)
 801c68a:	a904      	add	r1, sp, #16
 801c68c:	4630      	mov	r0, r6
 801c68e:	f7fc ffcb 	bl	8019628 <_printf_float>
 801c692:	4607      	mov	r7, r0
 801c694:	1c78      	adds	r0, r7, #1
 801c696:	d1d6      	bne.n	801c646 <_vfiprintf_r+0x19a>
 801c698:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c69a:	07d9      	lsls	r1, r3, #31
 801c69c:	d405      	bmi.n	801c6aa <_vfiprintf_r+0x1fe>
 801c69e:	89ab      	ldrh	r3, [r5, #12]
 801c6a0:	059a      	lsls	r2, r3, #22
 801c6a2:	d402      	bmi.n	801c6aa <_vfiprintf_r+0x1fe>
 801c6a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c6a6:	f7fd fd29 	bl	801a0fc <__retarget_lock_release_recursive>
 801c6aa:	89ab      	ldrh	r3, [r5, #12]
 801c6ac:	065b      	lsls	r3, r3, #25
 801c6ae:	f53f af1f 	bmi.w	801c4f0 <_vfiprintf_r+0x44>
 801c6b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c6b4:	e71e      	b.n	801c4f4 <_vfiprintf_r+0x48>
 801c6b6:	ab03      	add	r3, sp, #12
 801c6b8:	9300      	str	r3, [sp, #0]
 801c6ba:	462a      	mov	r2, r5
 801c6bc:	4b05      	ldr	r3, [pc, #20]	@ (801c6d4 <_vfiprintf_r+0x228>)
 801c6be:	a904      	add	r1, sp, #16
 801c6c0:	4630      	mov	r0, r6
 801c6c2:	f7fd fa39 	bl	8019b38 <_printf_i>
 801c6c6:	e7e4      	b.n	801c692 <_vfiprintf_r+0x1e6>
 801c6c8:	0801e338 	.word	0x0801e338
 801c6cc:	0801e342 	.word	0x0801e342
 801c6d0:	08019629 	.word	0x08019629
 801c6d4:	0801c489 	.word	0x0801c489
 801c6d8:	0801e33e 	.word	0x0801e33e

0801c6dc <__swbuf_r>:
 801c6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6de:	460e      	mov	r6, r1
 801c6e0:	4614      	mov	r4, r2
 801c6e2:	4605      	mov	r5, r0
 801c6e4:	b118      	cbz	r0, 801c6ee <__swbuf_r+0x12>
 801c6e6:	6a03      	ldr	r3, [r0, #32]
 801c6e8:	b90b      	cbnz	r3, 801c6ee <__swbuf_r+0x12>
 801c6ea:	f7fd fbd1 	bl	8019e90 <__sinit>
 801c6ee:	69a3      	ldr	r3, [r4, #24]
 801c6f0:	60a3      	str	r3, [r4, #8]
 801c6f2:	89a3      	ldrh	r3, [r4, #12]
 801c6f4:	071a      	lsls	r2, r3, #28
 801c6f6:	d501      	bpl.n	801c6fc <__swbuf_r+0x20>
 801c6f8:	6923      	ldr	r3, [r4, #16]
 801c6fa:	b943      	cbnz	r3, 801c70e <__swbuf_r+0x32>
 801c6fc:	4621      	mov	r1, r4
 801c6fe:	4628      	mov	r0, r5
 801c700:	f000 f82a 	bl	801c758 <__swsetup_r>
 801c704:	b118      	cbz	r0, 801c70e <__swbuf_r+0x32>
 801c706:	f04f 37ff 	mov.w	r7, #4294967295
 801c70a:	4638      	mov	r0, r7
 801c70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c70e:	6823      	ldr	r3, [r4, #0]
 801c710:	6922      	ldr	r2, [r4, #16]
 801c712:	1a98      	subs	r0, r3, r2
 801c714:	6963      	ldr	r3, [r4, #20]
 801c716:	b2f6      	uxtb	r6, r6
 801c718:	4283      	cmp	r3, r0
 801c71a:	4637      	mov	r7, r6
 801c71c:	dc05      	bgt.n	801c72a <__swbuf_r+0x4e>
 801c71e:	4621      	mov	r1, r4
 801c720:	4628      	mov	r0, r5
 801c722:	f7ff fdc7 	bl	801c2b4 <_fflush_r>
 801c726:	2800      	cmp	r0, #0
 801c728:	d1ed      	bne.n	801c706 <__swbuf_r+0x2a>
 801c72a:	68a3      	ldr	r3, [r4, #8]
 801c72c:	3b01      	subs	r3, #1
 801c72e:	60a3      	str	r3, [r4, #8]
 801c730:	6823      	ldr	r3, [r4, #0]
 801c732:	1c5a      	adds	r2, r3, #1
 801c734:	6022      	str	r2, [r4, #0]
 801c736:	701e      	strb	r6, [r3, #0]
 801c738:	6962      	ldr	r2, [r4, #20]
 801c73a:	1c43      	adds	r3, r0, #1
 801c73c:	429a      	cmp	r2, r3
 801c73e:	d004      	beq.n	801c74a <__swbuf_r+0x6e>
 801c740:	89a3      	ldrh	r3, [r4, #12]
 801c742:	07db      	lsls	r3, r3, #31
 801c744:	d5e1      	bpl.n	801c70a <__swbuf_r+0x2e>
 801c746:	2e0a      	cmp	r6, #10
 801c748:	d1df      	bne.n	801c70a <__swbuf_r+0x2e>
 801c74a:	4621      	mov	r1, r4
 801c74c:	4628      	mov	r0, r5
 801c74e:	f7ff fdb1 	bl	801c2b4 <_fflush_r>
 801c752:	2800      	cmp	r0, #0
 801c754:	d0d9      	beq.n	801c70a <__swbuf_r+0x2e>
 801c756:	e7d6      	b.n	801c706 <__swbuf_r+0x2a>

0801c758 <__swsetup_r>:
 801c758:	b538      	push	{r3, r4, r5, lr}
 801c75a:	4b29      	ldr	r3, [pc, #164]	@ (801c800 <__swsetup_r+0xa8>)
 801c75c:	4605      	mov	r5, r0
 801c75e:	6818      	ldr	r0, [r3, #0]
 801c760:	460c      	mov	r4, r1
 801c762:	b118      	cbz	r0, 801c76c <__swsetup_r+0x14>
 801c764:	6a03      	ldr	r3, [r0, #32]
 801c766:	b90b      	cbnz	r3, 801c76c <__swsetup_r+0x14>
 801c768:	f7fd fb92 	bl	8019e90 <__sinit>
 801c76c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c770:	0719      	lsls	r1, r3, #28
 801c772:	d422      	bmi.n	801c7ba <__swsetup_r+0x62>
 801c774:	06da      	lsls	r2, r3, #27
 801c776:	d407      	bmi.n	801c788 <__swsetup_r+0x30>
 801c778:	2209      	movs	r2, #9
 801c77a:	602a      	str	r2, [r5, #0]
 801c77c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c780:	81a3      	strh	r3, [r4, #12]
 801c782:	f04f 30ff 	mov.w	r0, #4294967295
 801c786:	e033      	b.n	801c7f0 <__swsetup_r+0x98>
 801c788:	0758      	lsls	r0, r3, #29
 801c78a:	d512      	bpl.n	801c7b2 <__swsetup_r+0x5a>
 801c78c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c78e:	b141      	cbz	r1, 801c7a2 <__swsetup_r+0x4a>
 801c790:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c794:	4299      	cmp	r1, r3
 801c796:	d002      	beq.n	801c79e <__swsetup_r+0x46>
 801c798:	4628      	mov	r0, r5
 801c79a:	f7fe faa7 	bl	801acec <_free_r>
 801c79e:	2300      	movs	r3, #0
 801c7a0:	6363      	str	r3, [r4, #52]	@ 0x34
 801c7a2:	89a3      	ldrh	r3, [r4, #12]
 801c7a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c7a8:	81a3      	strh	r3, [r4, #12]
 801c7aa:	2300      	movs	r3, #0
 801c7ac:	6063      	str	r3, [r4, #4]
 801c7ae:	6923      	ldr	r3, [r4, #16]
 801c7b0:	6023      	str	r3, [r4, #0]
 801c7b2:	89a3      	ldrh	r3, [r4, #12]
 801c7b4:	f043 0308 	orr.w	r3, r3, #8
 801c7b8:	81a3      	strh	r3, [r4, #12]
 801c7ba:	6923      	ldr	r3, [r4, #16]
 801c7bc:	b94b      	cbnz	r3, 801c7d2 <__swsetup_r+0x7a>
 801c7be:	89a3      	ldrh	r3, [r4, #12]
 801c7c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c7c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c7c8:	d003      	beq.n	801c7d2 <__swsetup_r+0x7a>
 801c7ca:	4621      	mov	r1, r4
 801c7cc:	4628      	mov	r0, r5
 801c7ce:	f000 f883 	bl	801c8d8 <__smakebuf_r>
 801c7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c7d6:	f013 0201 	ands.w	r2, r3, #1
 801c7da:	d00a      	beq.n	801c7f2 <__swsetup_r+0x9a>
 801c7dc:	2200      	movs	r2, #0
 801c7de:	60a2      	str	r2, [r4, #8]
 801c7e0:	6962      	ldr	r2, [r4, #20]
 801c7e2:	4252      	negs	r2, r2
 801c7e4:	61a2      	str	r2, [r4, #24]
 801c7e6:	6922      	ldr	r2, [r4, #16]
 801c7e8:	b942      	cbnz	r2, 801c7fc <__swsetup_r+0xa4>
 801c7ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c7ee:	d1c5      	bne.n	801c77c <__swsetup_r+0x24>
 801c7f0:	bd38      	pop	{r3, r4, r5, pc}
 801c7f2:	0799      	lsls	r1, r3, #30
 801c7f4:	bf58      	it	pl
 801c7f6:	6962      	ldrpl	r2, [r4, #20]
 801c7f8:	60a2      	str	r2, [r4, #8]
 801c7fa:	e7f4      	b.n	801c7e6 <__swsetup_r+0x8e>
 801c7fc:	2000      	movs	r0, #0
 801c7fe:	e7f7      	b.n	801c7f0 <__swsetup_r+0x98>
 801c800:	2400027c 	.word	0x2400027c

0801c804 <_raise_r>:
 801c804:	291f      	cmp	r1, #31
 801c806:	b538      	push	{r3, r4, r5, lr}
 801c808:	4605      	mov	r5, r0
 801c80a:	460c      	mov	r4, r1
 801c80c:	d904      	bls.n	801c818 <_raise_r+0x14>
 801c80e:	2316      	movs	r3, #22
 801c810:	6003      	str	r3, [r0, #0]
 801c812:	f04f 30ff 	mov.w	r0, #4294967295
 801c816:	bd38      	pop	{r3, r4, r5, pc}
 801c818:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c81a:	b112      	cbz	r2, 801c822 <_raise_r+0x1e>
 801c81c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c820:	b94b      	cbnz	r3, 801c836 <_raise_r+0x32>
 801c822:	4628      	mov	r0, r5
 801c824:	f000 f830 	bl	801c888 <_getpid_r>
 801c828:	4622      	mov	r2, r4
 801c82a:	4601      	mov	r1, r0
 801c82c:	4628      	mov	r0, r5
 801c82e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c832:	f000 b817 	b.w	801c864 <_kill_r>
 801c836:	2b01      	cmp	r3, #1
 801c838:	d00a      	beq.n	801c850 <_raise_r+0x4c>
 801c83a:	1c59      	adds	r1, r3, #1
 801c83c:	d103      	bne.n	801c846 <_raise_r+0x42>
 801c83e:	2316      	movs	r3, #22
 801c840:	6003      	str	r3, [r0, #0]
 801c842:	2001      	movs	r0, #1
 801c844:	e7e7      	b.n	801c816 <_raise_r+0x12>
 801c846:	2100      	movs	r1, #0
 801c848:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c84c:	4620      	mov	r0, r4
 801c84e:	4798      	blx	r3
 801c850:	2000      	movs	r0, #0
 801c852:	e7e0      	b.n	801c816 <_raise_r+0x12>

0801c854 <raise>:
 801c854:	4b02      	ldr	r3, [pc, #8]	@ (801c860 <raise+0xc>)
 801c856:	4601      	mov	r1, r0
 801c858:	6818      	ldr	r0, [r3, #0]
 801c85a:	f7ff bfd3 	b.w	801c804 <_raise_r>
 801c85e:	bf00      	nop
 801c860:	2400027c 	.word	0x2400027c

0801c864 <_kill_r>:
 801c864:	b538      	push	{r3, r4, r5, lr}
 801c866:	4d07      	ldr	r5, [pc, #28]	@ (801c884 <_kill_r+0x20>)
 801c868:	2300      	movs	r3, #0
 801c86a:	4604      	mov	r4, r0
 801c86c:	4608      	mov	r0, r1
 801c86e:	4611      	mov	r1, r2
 801c870:	602b      	str	r3, [r5, #0]
 801c872:	f7e6 fa61 	bl	8002d38 <_kill>
 801c876:	1c43      	adds	r3, r0, #1
 801c878:	d102      	bne.n	801c880 <_kill_r+0x1c>
 801c87a:	682b      	ldr	r3, [r5, #0]
 801c87c:	b103      	cbz	r3, 801c880 <_kill_r+0x1c>
 801c87e:	6023      	str	r3, [r4, #0]
 801c880:	bd38      	pop	{r3, r4, r5, pc}
 801c882:	bf00      	nop
 801c884:	240153a8 	.word	0x240153a8

0801c888 <_getpid_r>:
 801c888:	f7e6 ba4e 	b.w	8002d28 <_getpid>

0801c88c <__swhatbuf_r>:
 801c88c:	b570      	push	{r4, r5, r6, lr}
 801c88e:	460c      	mov	r4, r1
 801c890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c894:	2900      	cmp	r1, #0
 801c896:	b096      	sub	sp, #88	@ 0x58
 801c898:	4615      	mov	r5, r2
 801c89a:	461e      	mov	r6, r3
 801c89c:	da0d      	bge.n	801c8ba <__swhatbuf_r+0x2e>
 801c89e:	89a3      	ldrh	r3, [r4, #12]
 801c8a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c8a4:	f04f 0100 	mov.w	r1, #0
 801c8a8:	bf14      	ite	ne
 801c8aa:	2340      	movne	r3, #64	@ 0x40
 801c8ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c8b0:	2000      	movs	r0, #0
 801c8b2:	6031      	str	r1, [r6, #0]
 801c8b4:	602b      	str	r3, [r5, #0]
 801c8b6:	b016      	add	sp, #88	@ 0x58
 801c8b8:	bd70      	pop	{r4, r5, r6, pc}
 801c8ba:	466a      	mov	r2, sp
 801c8bc:	f000 f848 	bl	801c950 <_fstat_r>
 801c8c0:	2800      	cmp	r0, #0
 801c8c2:	dbec      	blt.n	801c89e <__swhatbuf_r+0x12>
 801c8c4:	9901      	ldr	r1, [sp, #4]
 801c8c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c8ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c8ce:	4259      	negs	r1, r3
 801c8d0:	4159      	adcs	r1, r3
 801c8d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c8d6:	e7eb      	b.n	801c8b0 <__swhatbuf_r+0x24>

0801c8d8 <__smakebuf_r>:
 801c8d8:	898b      	ldrh	r3, [r1, #12]
 801c8da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c8dc:	079d      	lsls	r5, r3, #30
 801c8de:	4606      	mov	r6, r0
 801c8e0:	460c      	mov	r4, r1
 801c8e2:	d507      	bpl.n	801c8f4 <__smakebuf_r+0x1c>
 801c8e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c8e8:	6023      	str	r3, [r4, #0]
 801c8ea:	6123      	str	r3, [r4, #16]
 801c8ec:	2301      	movs	r3, #1
 801c8ee:	6163      	str	r3, [r4, #20]
 801c8f0:	b003      	add	sp, #12
 801c8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c8f4:	ab01      	add	r3, sp, #4
 801c8f6:	466a      	mov	r2, sp
 801c8f8:	f7ff ffc8 	bl	801c88c <__swhatbuf_r>
 801c8fc:	9f00      	ldr	r7, [sp, #0]
 801c8fe:	4605      	mov	r5, r0
 801c900:	4639      	mov	r1, r7
 801c902:	4630      	mov	r0, r6
 801c904:	f7fe fda0 	bl	801b448 <_malloc_r>
 801c908:	b948      	cbnz	r0, 801c91e <__smakebuf_r+0x46>
 801c90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c90e:	059a      	lsls	r2, r3, #22
 801c910:	d4ee      	bmi.n	801c8f0 <__smakebuf_r+0x18>
 801c912:	f023 0303 	bic.w	r3, r3, #3
 801c916:	f043 0302 	orr.w	r3, r3, #2
 801c91a:	81a3      	strh	r3, [r4, #12]
 801c91c:	e7e2      	b.n	801c8e4 <__smakebuf_r+0xc>
 801c91e:	89a3      	ldrh	r3, [r4, #12]
 801c920:	6020      	str	r0, [r4, #0]
 801c922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c926:	81a3      	strh	r3, [r4, #12]
 801c928:	9b01      	ldr	r3, [sp, #4]
 801c92a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c92e:	b15b      	cbz	r3, 801c948 <__smakebuf_r+0x70>
 801c930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c934:	4630      	mov	r0, r6
 801c936:	f000 f81d 	bl	801c974 <_isatty_r>
 801c93a:	b128      	cbz	r0, 801c948 <__smakebuf_r+0x70>
 801c93c:	89a3      	ldrh	r3, [r4, #12]
 801c93e:	f023 0303 	bic.w	r3, r3, #3
 801c942:	f043 0301 	orr.w	r3, r3, #1
 801c946:	81a3      	strh	r3, [r4, #12]
 801c948:	89a3      	ldrh	r3, [r4, #12]
 801c94a:	431d      	orrs	r5, r3
 801c94c:	81a5      	strh	r5, [r4, #12]
 801c94e:	e7cf      	b.n	801c8f0 <__smakebuf_r+0x18>

0801c950 <_fstat_r>:
 801c950:	b538      	push	{r3, r4, r5, lr}
 801c952:	4d07      	ldr	r5, [pc, #28]	@ (801c970 <_fstat_r+0x20>)
 801c954:	2300      	movs	r3, #0
 801c956:	4604      	mov	r4, r0
 801c958:	4608      	mov	r0, r1
 801c95a:	4611      	mov	r1, r2
 801c95c:	602b      	str	r3, [r5, #0]
 801c95e:	f7e6 fa4b 	bl	8002df8 <_fstat>
 801c962:	1c43      	adds	r3, r0, #1
 801c964:	d102      	bne.n	801c96c <_fstat_r+0x1c>
 801c966:	682b      	ldr	r3, [r5, #0]
 801c968:	b103      	cbz	r3, 801c96c <_fstat_r+0x1c>
 801c96a:	6023      	str	r3, [r4, #0]
 801c96c:	bd38      	pop	{r3, r4, r5, pc}
 801c96e:	bf00      	nop
 801c970:	240153a8 	.word	0x240153a8

0801c974 <_isatty_r>:
 801c974:	b538      	push	{r3, r4, r5, lr}
 801c976:	4d06      	ldr	r5, [pc, #24]	@ (801c990 <_isatty_r+0x1c>)
 801c978:	2300      	movs	r3, #0
 801c97a:	4604      	mov	r4, r0
 801c97c:	4608      	mov	r0, r1
 801c97e:	602b      	str	r3, [r5, #0]
 801c980:	f7e6 fa4a 	bl	8002e18 <_isatty>
 801c984:	1c43      	adds	r3, r0, #1
 801c986:	d102      	bne.n	801c98e <_isatty_r+0x1a>
 801c988:	682b      	ldr	r3, [r5, #0]
 801c98a:	b103      	cbz	r3, 801c98e <_isatty_r+0x1a>
 801c98c:	6023      	str	r3, [r4, #0]
 801c98e:	bd38      	pop	{r3, r4, r5, pc}
 801c990:	240153a8 	.word	0x240153a8
 801c994:	00000000 	.word	0x00000000

0801c998 <sin>:
 801c998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c99a:	eeb0 7b40 	vmov.f64	d7, d0
 801c99e:	ee17 3a90 	vmov	r3, s15
 801c9a2:	4a21      	ldr	r2, [pc, #132]	@ (801ca28 <sin+0x90>)
 801c9a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c9a8:	4293      	cmp	r3, r2
 801c9aa:	d807      	bhi.n	801c9bc <sin+0x24>
 801c9ac:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801ca20 <sin+0x88>
 801c9b0:	2000      	movs	r0, #0
 801c9b2:	b005      	add	sp, #20
 801c9b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801c9b8:	f000 b986 	b.w	801ccc8 <__kernel_sin>
 801c9bc:	4a1b      	ldr	r2, [pc, #108]	@ (801ca2c <sin+0x94>)
 801c9be:	4293      	cmp	r3, r2
 801c9c0:	d904      	bls.n	801c9cc <sin+0x34>
 801c9c2:	ee30 0b40 	vsub.f64	d0, d0, d0
 801c9c6:	b005      	add	sp, #20
 801c9c8:	f85d fb04 	ldr.w	pc, [sp], #4
 801c9cc:	4668      	mov	r0, sp
 801c9ce:	f000 f9d3 	bl	801cd78 <__ieee754_rem_pio2>
 801c9d2:	f000 0003 	and.w	r0, r0, #3
 801c9d6:	2801      	cmp	r0, #1
 801c9d8:	d00a      	beq.n	801c9f0 <sin+0x58>
 801c9da:	2802      	cmp	r0, #2
 801c9dc:	d00f      	beq.n	801c9fe <sin+0x66>
 801c9de:	b9c0      	cbnz	r0, 801ca12 <sin+0x7a>
 801c9e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9e4:	ed9d 0b00 	vldr	d0, [sp]
 801c9e8:	2001      	movs	r0, #1
 801c9ea:	f000 f96d 	bl	801ccc8 <__kernel_sin>
 801c9ee:	e7ea      	b.n	801c9c6 <sin+0x2e>
 801c9f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9f4:	ed9d 0b00 	vldr	d0, [sp]
 801c9f8:	f000 f8fe 	bl	801cbf8 <__kernel_cos>
 801c9fc:	e7e3      	b.n	801c9c6 <sin+0x2e>
 801c9fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca02:	ed9d 0b00 	vldr	d0, [sp]
 801ca06:	2001      	movs	r0, #1
 801ca08:	f000 f95e 	bl	801ccc8 <__kernel_sin>
 801ca0c:	eeb1 0b40 	vneg.f64	d0, d0
 801ca10:	e7d9      	b.n	801c9c6 <sin+0x2e>
 801ca12:	ed9d 1b02 	vldr	d1, [sp, #8]
 801ca16:	ed9d 0b00 	vldr	d0, [sp]
 801ca1a:	f000 f8ed 	bl	801cbf8 <__kernel_cos>
 801ca1e:	e7f5      	b.n	801ca0c <sin+0x74>
	...
 801ca28:	3fe921fb 	.word	0x3fe921fb
 801ca2c:	7fefffff 	.word	0x7fefffff

0801ca30 <sinf_poly>:
 801ca30:	07cb      	lsls	r3, r1, #31
 801ca32:	d412      	bmi.n	801ca5a <sinf_poly+0x2a>
 801ca34:	ee21 5b00 	vmul.f64	d5, d1, d0
 801ca38:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801ca3c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 801ca40:	eea6 7b01 	vfma.f64	d7, d6, d1
 801ca44:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 801ca48:	ee21 1b05 	vmul.f64	d1, d1, d5
 801ca4c:	eea6 0b05 	vfma.f64	d0, d6, d5
 801ca50:	eea7 0b01 	vfma.f64	d0, d7, d1
 801ca54:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ca58:	4770      	bx	lr
 801ca5a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801ca5e:	ee21 5b01 	vmul.f64	d5, d1, d1
 801ca62:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801ca66:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801ca6a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801ca6e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801ca72:	eea1 0b06 	vfma.f64	d0, d1, d6
 801ca76:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801ca7a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801ca7e:	eea5 0b06 	vfma.f64	d0, d5, d6
 801ca82:	e7e5      	b.n	801ca50 <sinf_poly+0x20>
 801ca84:	0000      	movs	r0, r0
	...

0801ca88 <sinf>:
 801ca88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ca8a:	ee10 4a10 	vmov	r4, s0
 801ca8e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801ca92:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801ca96:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801ca9a:	eef0 7a40 	vmov.f32	s15, s0
 801ca9e:	ea4f 5214 	mov.w	r2, r4, lsr #20
 801caa2:	d218      	bcs.n	801cad6 <sinf+0x4e>
 801caa4:	ee26 1b06 	vmul.f64	d1, d6, d6
 801caa8:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 801caac:	d20a      	bcs.n	801cac4 <sinf+0x3c>
 801caae:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 801cab2:	d103      	bne.n	801cabc <sinf+0x34>
 801cab4:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801cab8:	ed8d 1a01 	vstr	s2, [sp, #4]
 801cabc:	eeb0 0a67 	vmov.f32	s0, s15
 801cac0:	b003      	add	sp, #12
 801cac2:	bd30      	pop	{r4, r5, pc}
 801cac4:	483a      	ldr	r0, [pc, #232]	@ (801cbb0 <sinf+0x128>)
 801cac6:	eeb0 0b46 	vmov.f64	d0, d6
 801caca:	2100      	movs	r1, #0
 801cacc:	b003      	add	sp, #12
 801cace:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cad2:	f7ff bfad 	b.w	801ca30 <sinf_poly>
 801cad6:	f240 422e 	movw	r2, #1070	@ 0x42e
 801cada:	4293      	cmp	r3, r2
 801cadc:	d824      	bhi.n	801cb28 <sinf+0xa0>
 801cade:	4b34      	ldr	r3, [pc, #208]	@ (801cbb0 <sinf+0x128>)
 801cae0:	ed93 7b08 	vldr	d7, [r3, #32]
 801cae4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cae8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801caec:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801caf0:	ee17 1a90 	vmov	r1, s15
 801caf4:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801caf8:	1609      	asrs	r1, r1, #24
 801cafa:	ee07 1a90 	vmov	s15, r1
 801cafe:	f001 0203 	and.w	r2, r1, #3
 801cb02:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cb06:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801cb0a:	ed92 0b00 	vldr	d0, [r2]
 801cb0e:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 801cb12:	f011 0f02 	tst.w	r1, #2
 801cb16:	eea5 6b47 	vfms.f64	d6, d5, d7
 801cb1a:	bf08      	it	eq
 801cb1c:	4618      	moveq	r0, r3
 801cb1e:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cb22:	ee20 0b06 	vmul.f64	d0, d0, d6
 801cb26:	e7d1      	b.n	801cacc <sinf+0x44>
 801cb28:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801cb2c:	d237      	bcs.n	801cb9e <sinf+0x116>
 801cb2e:	4921      	ldr	r1, [pc, #132]	@ (801cbb4 <sinf+0x12c>)
 801cb30:	f3c4 6083 	ubfx	r0, r4, #26, #4
 801cb34:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801cb38:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801cb3c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 801cb40:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801cb44:	6a10      	ldr	r0, [r2, #32]
 801cb46:	6912      	ldr	r2, [r2, #16]
 801cb48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801cb4c:	40ab      	lsls	r3, r5
 801cb4e:	fba0 5003 	umull	r5, r0, r0, r3
 801cb52:	4359      	muls	r1, r3
 801cb54:	fbe3 0102 	umlal	r0, r1, r3, r2
 801cb58:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801cb5c:	0f9d      	lsrs	r5, r3, #30
 801cb5e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 801cb62:	1ac9      	subs	r1, r1, r3
 801cb64:	f7e3 fdca 	bl	80006fc <__aeabi_l2d>
 801cb68:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801cb6c:	4b10      	ldr	r3, [pc, #64]	@ (801cbb0 <sinf+0x128>)
 801cb6e:	f004 0203 	and.w	r2, r4, #3
 801cb72:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cb76:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 801cba8 <sinf+0x120>
 801cb7a:	ed92 0b00 	vldr	d0, [r2]
 801cb7e:	ec41 0b17 	vmov	d7, r0, r1
 801cb82:	f014 0f02 	tst.w	r4, #2
 801cb86:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb8a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cb8e:	4629      	mov	r1, r5
 801cb90:	bf08      	it	eq
 801cb92:	4618      	moveq	r0, r3
 801cb94:	ee27 1b07 	vmul.f64	d1, d7, d7
 801cb98:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cb9c:	e796      	b.n	801cacc <sinf+0x44>
 801cb9e:	b003      	add	sp, #12
 801cba0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cba4:	f000 b816 	b.w	801cbd4 <__math_invalidf>
 801cba8:	54442d18 	.word	0x54442d18
 801cbac:	3c1921fb 	.word	0x3c1921fb
 801cbb0:	0801e3e8 	.word	0x0801e3e8
 801cbb4:	0801e388 	.word	0x0801e388

0801cbb8 <with_errnof>:
 801cbb8:	b510      	push	{r4, lr}
 801cbba:	ed2d 8b02 	vpush	{d8}
 801cbbe:	eeb0 8a40 	vmov.f32	s16, s0
 801cbc2:	4604      	mov	r4, r0
 801cbc4:	f7fd fa6e 	bl	801a0a4 <__errno>
 801cbc8:	eeb0 0a48 	vmov.f32	s0, s16
 801cbcc:	ecbd 8b02 	vpop	{d8}
 801cbd0:	6004      	str	r4, [r0, #0]
 801cbd2:	bd10      	pop	{r4, pc}

0801cbd4 <__math_invalidf>:
 801cbd4:	eef0 7a40 	vmov.f32	s15, s0
 801cbd8:	ee30 7a40 	vsub.f32	s14, s0, s0
 801cbdc:	eef4 7a67 	vcmp.f32	s15, s15
 801cbe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cbe4:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801cbe8:	d602      	bvs.n	801cbf0 <__math_invalidf+0x1c>
 801cbea:	2021      	movs	r0, #33	@ 0x21
 801cbec:	f7ff bfe4 	b.w	801cbb8 <with_errnof>
 801cbf0:	4770      	bx	lr
 801cbf2:	0000      	movs	r0, r0
 801cbf4:	0000      	movs	r0, r0
	...

0801cbf8 <__kernel_cos>:
 801cbf8:	eeb0 5b40 	vmov.f64	d5, d0
 801cbfc:	ee15 1a90 	vmov	r1, s11
 801cc00:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801cc04:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801cc08:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801cc0c:	d204      	bcs.n	801cc18 <__kernel_cos+0x20>
 801cc0e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801cc12:	ee17 3a90 	vmov	r3, s15
 801cc16:	b343      	cbz	r3, 801cc6a <__kernel_cos+0x72>
 801cc18:	ee25 6b05 	vmul.f64	d6, d5, d5
 801cc1c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801cc20:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801cc90 <__kernel_cos+0x98>
 801cc24:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cc98 <__kernel_cos+0xa0>
 801cc28:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cc2c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801cca0 <__kernel_cos+0xa8>
 801cc30:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cc34:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cca8 <__kernel_cos+0xb0>
 801cc38:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cc3c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801ccb0 <__kernel_cos+0xb8>
 801cc40:	4b1f      	ldr	r3, [pc, #124]	@ (801ccc0 <__kernel_cos+0xc8>)
 801cc42:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cc46:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801ccb8 <__kernel_cos+0xc0>
 801cc4a:	4299      	cmp	r1, r3
 801cc4c:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cc50:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cc54:	ee24 4b06 	vmul.f64	d4, d4, d6
 801cc58:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cc5c:	eea6 1b04 	vfma.f64	d1, d6, d4
 801cc60:	d804      	bhi.n	801cc6c <__kernel_cos+0x74>
 801cc62:	ee37 7b41 	vsub.f64	d7, d7, d1
 801cc66:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cc6a:	4770      	bx	lr
 801cc6c:	4b15      	ldr	r3, [pc, #84]	@ (801ccc4 <__kernel_cos+0xcc>)
 801cc6e:	4299      	cmp	r1, r3
 801cc70:	d809      	bhi.n	801cc86 <__kernel_cos+0x8e>
 801cc72:	2200      	movs	r2, #0
 801cc74:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801cc78:	ec43 2b16 	vmov	d6, r2, r3
 801cc7c:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cc80:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cc84:	e7ed      	b.n	801cc62 <__kernel_cos+0x6a>
 801cc86:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801cc8a:	e7f7      	b.n	801cc7c <__kernel_cos+0x84>
 801cc8c:	f3af 8000 	nop.w
 801cc90:	be8838d4 	.word	0xbe8838d4
 801cc94:	bda8fae9 	.word	0xbda8fae9
 801cc98:	bdb4b1c4 	.word	0xbdb4b1c4
 801cc9c:	3e21ee9e 	.word	0x3e21ee9e
 801cca0:	809c52ad 	.word	0x809c52ad
 801cca4:	be927e4f 	.word	0xbe927e4f
 801cca8:	19cb1590 	.word	0x19cb1590
 801ccac:	3efa01a0 	.word	0x3efa01a0
 801ccb0:	16c15177 	.word	0x16c15177
 801ccb4:	bf56c16c 	.word	0xbf56c16c
 801ccb8:	5555554c 	.word	0x5555554c
 801ccbc:	3fa55555 	.word	0x3fa55555
 801ccc0:	3fd33332 	.word	0x3fd33332
 801ccc4:	3fe90000 	.word	0x3fe90000

0801ccc8 <__kernel_sin>:
 801ccc8:	ee10 3a90 	vmov	r3, s1
 801cccc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ccd0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801ccd4:	d204      	bcs.n	801cce0 <__kernel_sin+0x18>
 801ccd6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801ccda:	ee17 3a90 	vmov	r3, s15
 801ccde:	b35b      	cbz	r3, 801cd38 <__kernel_sin+0x70>
 801cce0:	ee20 6b00 	vmul.f64	d6, d0, d0
 801cce4:	ee20 5b06 	vmul.f64	d5, d0, d6
 801cce8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801cd40 <__kernel_sin+0x78>
 801ccec:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd48 <__kernel_sin+0x80>
 801ccf0:	eea6 4b07 	vfma.f64	d4, d6, d7
 801ccf4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801cd50 <__kernel_sin+0x88>
 801ccf8:	eea4 7b06 	vfma.f64	d7, d4, d6
 801ccfc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd58 <__kernel_sin+0x90>
 801cd00:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cd04:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801cd60 <__kernel_sin+0x98>
 801cd08:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cd0c:	b930      	cbnz	r0, 801cd1c <__kernel_sin+0x54>
 801cd0e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd68 <__kernel_sin+0xa0>
 801cd12:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cd16:	eea4 0b05 	vfma.f64	d0, d4, d5
 801cd1a:	4770      	bx	lr
 801cd1c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801cd20:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801cd24:	eea1 7b04 	vfma.f64	d7, d1, d4
 801cd28:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801cd2c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801cd70 <__kernel_sin+0xa8>
 801cd30:	eea5 1b07 	vfma.f64	d1, d5, d7
 801cd34:	ee30 0b41 	vsub.f64	d0, d0, d1
 801cd38:	4770      	bx	lr
 801cd3a:	bf00      	nop
 801cd3c:	f3af 8000 	nop.w
 801cd40:	5acfd57c 	.word	0x5acfd57c
 801cd44:	3de5d93a 	.word	0x3de5d93a
 801cd48:	8a2b9ceb 	.word	0x8a2b9ceb
 801cd4c:	be5ae5e6 	.word	0xbe5ae5e6
 801cd50:	57b1fe7d 	.word	0x57b1fe7d
 801cd54:	3ec71de3 	.word	0x3ec71de3
 801cd58:	19c161d5 	.word	0x19c161d5
 801cd5c:	bf2a01a0 	.word	0xbf2a01a0
 801cd60:	1110f8a6 	.word	0x1110f8a6
 801cd64:	3f811111 	.word	0x3f811111
 801cd68:	55555549 	.word	0x55555549
 801cd6c:	bfc55555 	.word	0xbfc55555
 801cd70:	55555549 	.word	0x55555549
 801cd74:	3fc55555 	.word	0x3fc55555

0801cd78 <__ieee754_rem_pio2>:
 801cd78:	b570      	push	{r4, r5, r6, lr}
 801cd7a:	eeb0 7b40 	vmov.f64	d7, d0
 801cd7e:	ee17 5a90 	vmov	r5, s15
 801cd82:	4b99      	ldr	r3, [pc, #612]	@ (801cfe8 <__ieee754_rem_pio2+0x270>)
 801cd84:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801cd88:	429e      	cmp	r6, r3
 801cd8a:	b088      	sub	sp, #32
 801cd8c:	4604      	mov	r4, r0
 801cd8e:	d807      	bhi.n	801cda0 <__ieee754_rem_pio2+0x28>
 801cd90:	2200      	movs	r2, #0
 801cd92:	2300      	movs	r3, #0
 801cd94:	ed84 0b00 	vstr	d0, [r4]
 801cd98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801cd9c:	2000      	movs	r0, #0
 801cd9e:	e01b      	b.n	801cdd8 <__ieee754_rem_pio2+0x60>
 801cda0:	4b92      	ldr	r3, [pc, #584]	@ (801cfec <__ieee754_rem_pio2+0x274>)
 801cda2:	429e      	cmp	r6, r3
 801cda4:	d83b      	bhi.n	801ce1e <__ieee754_rem_pio2+0xa6>
 801cda6:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801cdaa:	2d00      	cmp	r5, #0
 801cdac:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 801cfa8 <__ieee754_rem_pio2+0x230>
 801cdb0:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801cdb4:	dd19      	ble.n	801cdea <__ieee754_rem_pio2+0x72>
 801cdb6:	ee30 7b46 	vsub.f64	d7, d0, d6
 801cdba:	429e      	cmp	r6, r3
 801cdbc:	d00e      	beq.n	801cddc <__ieee754_rem_pio2+0x64>
 801cdbe:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 801cfb0 <__ieee754_rem_pio2+0x238>
 801cdc2:	ee37 6b45 	vsub.f64	d6, d7, d5
 801cdc6:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cdca:	ed84 6b00 	vstr	d6, [r4]
 801cdce:	ee37 7b45 	vsub.f64	d7, d7, d5
 801cdd2:	ed84 7b02 	vstr	d7, [r4, #8]
 801cdd6:	2001      	movs	r0, #1
 801cdd8:	b008      	add	sp, #32
 801cdda:	bd70      	pop	{r4, r5, r6, pc}
 801cddc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 801cfb8 <__ieee754_rem_pio2+0x240>
 801cde0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 801cfc0 <__ieee754_rem_pio2+0x248>
 801cde4:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cde8:	e7eb      	b.n	801cdc2 <__ieee754_rem_pio2+0x4a>
 801cdea:	429e      	cmp	r6, r3
 801cdec:	ee30 7b06 	vadd.f64	d7, d0, d6
 801cdf0:	d00e      	beq.n	801ce10 <__ieee754_rem_pio2+0x98>
 801cdf2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 801cfb0 <__ieee754_rem_pio2+0x238>
 801cdf6:	ee37 6b05 	vadd.f64	d6, d7, d5
 801cdfa:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cdfe:	ed84 6b00 	vstr	d6, [r4]
 801ce02:	ee37 7b05 	vadd.f64	d7, d7, d5
 801ce06:	f04f 30ff 	mov.w	r0, #4294967295
 801ce0a:	ed84 7b02 	vstr	d7, [r4, #8]
 801ce0e:	e7e3      	b.n	801cdd8 <__ieee754_rem_pio2+0x60>
 801ce10:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 801cfb8 <__ieee754_rem_pio2+0x240>
 801ce14:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 801cfc0 <__ieee754_rem_pio2+0x248>
 801ce18:	ee37 7b06 	vadd.f64	d7, d7, d6
 801ce1c:	e7eb      	b.n	801cdf6 <__ieee754_rem_pio2+0x7e>
 801ce1e:	4b74      	ldr	r3, [pc, #464]	@ (801cff0 <__ieee754_rem_pio2+0x278>)
 801ce20:	429e      	cmp	r6, r3
 801ce22:	d870      	bhi.n	801cf06 <__ieee754_rem_pio2+0x18e>
 801ce24:	f000 f8ec 	bl	801d000 <fabs>
 801ce28:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801ce2c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801cfc8 <__ieee754_rem_pio2+0x250>
 801ce30:	eea0 7b06 	vfma.f64	d7, d0, d6
 801ce34:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801ce38:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801ce3c:	ee17 0a90 	vmov	r0, s15
 801ce40:	eeb1 4b45 	vneg.f64	d4, d5
 801ce44:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cfa8 <__ieee754_rem_pio2+0x230>
 801ce48:	eea5 0b47 	vfms.f64	d0, d5, d7
 801ce4c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cfb0 <__ieee754_rem_pio2+0x238>
 801ce50:	281f      	cmp	r0, #31
 801ce52:	ee25 7b07 	vmul.f64	d7, d5, d7
 801ce56:	ee30 6b47 	vsub.f64	d6, d0, d7
 801ce5a:	dc05      	bgt.n	801ce68 <__ieee754_rem_pio2+0xf0>
 801ce5c:	4b65      	ldr	r3, [pc, #404]	@ (801cff4 <__ieee754_rem_pio2+0x27c>)
 801ce5e:	1e42      	subs	r2, r0, #1
 801ce60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce64:	42b3      	cmp	r3, r6
 801ce66:	d109      	bne.n	801ce7c <__ieee754_rem_pio2+0x104>
 801ce68:	ee16 3a90 	vmov	r3, s13
 801ce6c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ce70:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801ce74:	2b10      	cmp	r3, #16
 801ce76:	ea4f 5226 	mov.w	r2, r6, asr #20
 801ce7a:	dc02      	bgt.n	801ce82 <__ieee754_rem_pio2+0x10a>
 801ce7c:	ed84 6b00 	vstr	d6, [r4]
 801ce80:	e01a      	b.n	801ceb8 <__ieee754_rem_pio2+0x140>
 801ce82:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 801cfb8 <__ieee754_rem_pio2+0x240>
 801ce86:	eeb0 6b40 	vmov.f64	d6, d0
 801ce8a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801ce8e:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ce92:	eea4 7b03 	vfma.f64	d7, d4, d3
 801ce96:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 801cfc0 <__ieee754_rem_pio2+0x248>
 801ce9a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801ce9e:	ee36 3b47 	vsub.f64	d3, d6, d7
 801cea2:	ee13 3a90 	vmov	r3, s7
 801cea6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ceaa:	1ad3      	subs	r3, r2, r3
 801ceac:	2b31      	cmp	r3, #49	@ 0x31
 801ceae:	dc17      	bgt.n	801cee0 <__ieee754_rem_pio2+0x168>
 801ceb0:	eeb0 0b46 	vmov.f64	d0, d6
 801ceb4:	ed84 3b00 	vstr	d3, [r4]
 801ceb8:	ed94 6b00 	vldr	d6, [r4]
 801cebc:	2d00      	cmp	r5, #0
 801cebe:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cec2:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cec6:	ed84 0b02 	vstr	d0, [r4, #8]
 801ceca:	da85      	bge.n	801cdd8 <__ieee754_rem_pio2+0x60>
 801cecc:	eeb1 6b46 	vneg.f64	d6, d6
 801ced0:	eeb1 0b40 	vneg.f64	d0, d0
 801ced4:	ed84 6b00 	vstr	d6, [r4]
 801ced8:	ed84 0b02 	vstr	d0, [r4, #8]
 801cedc:	4240      	negs	r0, r0
 801cede:	e77b      	b.n	801cdd8 <__ieee754_rem_pio2+0x60>
 801cee0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 801cfd0 <__ieee754_rem_pio2+0x258>
 801cee4:	eeb0 0b46 	vmov.f64	d0, d6
 801cee8:	eea4 0b07 	vfma.f64	d0, d4, d7
 801ceec:	ee36 6b40 	vsub.f64	d6, d6, d0
 801cef0:	eea4 6b07 	vfma.f64	d6, d4, d7
 801cef4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 801cfd8 <__ieee754_rem_pio2+0x260>
 801cef8:	eeb0 7b46 	vmov.f64	d7, d6
 801cefc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 801cf00:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cf04:	e7ba      	b.n	801ce7c <__ieee754_rem_pio2+0x104>
 801cf06:	4b3c      	ldr	r3, [pc, #240]	@ (801cff8 <__ieee754_rem_pio2+0x280>)
 801cf08:	429e      	cmp	r6, r3
 801cf0a:	d906      	bls.n	801cf1a <__ieee754_rem_pio2+0x1a2>
 801cf0c:	ee30 7b40 	vsub.f64	d7, d0, d0
 801cf10:	ed80 7b02 	vstr	d7, [r0, #8]
 801cf14:	ed80 7b00 	vstr	d7, [r0]
 801cf18:	e740      	b.n	801cd9c <__ieee754_rem_pio2+0x24>
 801cf1a:	ee10 3a10 	vmov	r3, s0
 801cf1e:	1532      	asrs	r2, r6, #20
 801cf20:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 801cf24:	4618      	mov	r0, r3
 801cf26:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801cf2a:	ec41 0b17 	vmov	d7, r0, r1
 801cf2e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801cf32:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 801cfe0 <__ieee754_rem_pio2+0x268>
 801cf36:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801cf3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cf3e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801cf42:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cf46:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801cf4a:	a808      	add	r0, sp, #32
 801cf4c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801cf50:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cf54:	ed8d 6b04 	vstr	d6, [sp, #16]
 801cf58:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cf5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cf60:	2103      	movs	r1, #3
 801cf62:	ed30 7b02 	vldmdb	r0!, {d7}
 801cf66:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf6e:	460b      	mov	r3, r1
 801cf70:	f101 31ff 	add.w	r1, r1, #4294967295
 801cf74:	d0f5      	beq.n	801cf62 <__ieee754_rem_pio2+0x1ea>
 801cf76:	4921      	ldr	r1, [pc, #132]	@ (801cffc <__ieee754_rem_pio2+0x284>)
 801cf78:	9101      	str	r1, [sp, #4]
 801cf7a:	2102      	movs	r1, #2
 801cf7c:	9100      	str	r1, [sp, #0]
 801cf7e:	a802      	add	r0, sp, #8
 801cf80:	4621      	mov	r1, r4
 801cf82:	f000 f845 	bl	801d010 <__kernel_rem_pio2>
 801cf86:	2d00      	cmp	r5, #0
 801cf88:	f6bf af26 	bge.w	801cdd8 <__ieee754_rem_pio2+0x60>
 801cf8c:	ed94 7b00 	vldr	d7, [r4]
 801cf90:	eeb1 7b47 	vneg.f64	d7, d7
 801cf94:	ed84 7b00 	vstr	d7, [r4]
 801cf98:	ed94 7b02 	vldr	d7, [r4, #8]
 801cf9c:	eeb1 7b47 	vneg.f64	d7, d7
 801cfa0:	ed84 7b02 	vstr	d7, [r4, #8]
 801cfa4:	e79a      	b.n	801cedc <__ieee754_rem_pio2+0x164>
 801cfa6:	bf00      	nop
 801cfa8:	54400000 	.word	0x54400000
 801cfac:	3ff921fb 	.word	0x3ff921fb
 801cfb0:	1a626331 	.word	0x1a626331
 801cfb4:	3dd0b461 	.word	0x3dd0b461
 801cfb8:	1a600000 	.word	0x1a600000
 801cfbc:	3dd0b461 	.word	0x3dd0b461
 801cfc0:	2e037073 	.word	0x2e037073
 801cfc4:	3ba3198a 	.word	0x3ba3198a
 801cfc8:	6dc9c883 	.word	0x6dc9c883
 801cfcc:	3fe45f30 	.word	0x3fe45f30
 801cfd0:	2e000000 	.word	0x2e000000
 801cfd4:	3ba3198a 	.word	0x3ba3198a
 801cfd8:	252049c1 	.word	0x252049c1
 801cfdc:	397b839a 	.word	0x397b839a
 801cfe0:	00000000 	.word	0x00000000
 801cfe4:	41700000 	.word	0x41700000
 801cfe8:	3fe921fb 	.word	0x3fe921fb
 801cfec:	4002d97b 	.word	0x4002d97b
 801cff0:	413921fb 	.word	0x413921fb
 801cff4:	0801e4c8 	.word	0x0801e4c8
 801cff8:	7fefffff 	.word	0x7fefffff
 801cffc:	0801e548 	.word	0x0801e548

0801d000 <fabs>:
 801d000:	ec51 0b10 	vmov	r0, r1, d0
 801d004:	4602      	mov	r2, r0
 801d006:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d00a:	ec43 2b10 	vmov	d0, r2, r3
 801d00e:	4770      	bx	lr

0801d010 <__kernel_rem_pio2>:
 801d010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d014:	ed2d 8b06 	vpush	{d8-d10}
 801d018:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801d01c:	469b      	mov	fp, r3
 801d01e:	9001      	str	r0, [sp, #4]
 801d020:	4bbb      	ldr	r3, [pc, #748]	@ (801d310 <__kernel_rem_pio2+0x300>)
 801d022:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 801d024:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 801d028:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 801d02c:	f112 0f14 	cmn.w	r2, #20
 801d030:	bfa8      	it	ge
 801d032:	1ed3      	subge	r3, r2, #3
 801d034:	f10b 3aff 	add.w	sl, fp, #4294967295
 801d038:	bfb8      	it	lt
 801d03a:	2300      	movlt	r3, #0
 801d03c:	f06f 0517 	mvn.w	r5, #23
 801d040:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 801d2f8 <__kernel_rem_pio2+0x2e8>
 801d044:	bfa4      	itt	ge
 801d046:	2018      	movge	r0, #24
 801d048:	fb93 f3f0 	sdivge	r3, r3, r0
 801d04c:	fb03 5505 	mla	r5, r3, r5, r5
 801d050:	eba3 040a 	sub.w	r4, r3, sl
 801d054:	4415      	add	r5, r2
 801d056:	460f      	mov	r7, r1
 801d058:	eb09 060a 	add.w	r6, r9, sl
 801d05c:	a81a      	add	r0, sp, #104	@ 0x68
 801d05e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801d062:	2200      	movs	r2, #0
 801d064:	42b2      	cmp	r2, r6
 801d066:	dd0e      	ble.n	801d086 <__kernel_rem_pio2+0x76>
 801d068:	aa1a      	add	r2, sp, #104	@ 0x68
 801d06a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801d06e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801d072:	2600      	movs	r6, #0
 801d074:	454e      	cmp	r6, r9
 801d076:	dc25      	bgt.n	801d0c4 <__kernel_rem_pio2+0xb4>
 801d078:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 801d2f8 <__kernel_rem_pio2+0x2e8>
 801d07c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d080:	4614      	mov	r4, r2
 801d082:	2000      	movs	r0, #0
 801d084:	e015      	b.n	801d0b2 <__kernel_rem_pio2+0xa2>
 801d086:	42d4      	cmn	r4, r2
 801d088:	d409      	bmi.n	801d09e <__kernel_rem_pio2+0x8e>
 801d08a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 801d08e:	ee07 1a90 	vmov	s15, r1
 801d092:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d096:	eca0 7b02 	vstmia	r0!, {d7}
 801d09a:	3201      	adds	r2, #1
 801d09c:	e7e2      	b.n	801d064 <__kernel_rem_pio2+0x54>
 801d09e:	eeb0 7b46 	vmov.f64	d7, d6
 801d0a2:	e7f8      	b.n	801d096 <__kernel_rem_pio2+0x86>
 801d0a4:	ecbc 5b02 	vldmia	ip!, {d5}
 801d0a8:	ed94 6b00 	vldr	d6, [r4]
 801d0ac:	3001      	adds	r0, #1
 801d0ae:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d0b2:	4550      	cmp	r0, sl
 801d0b4:	f1a4 0408 	sub.w	r4, r4, #8
 801d0b8:	ddf4      	ble.n	801d0a4 <__kernel_rem_pio2+0x94>
 801d0ba:	ecae 7b02 	vstmia	lr!, {d7}
 801d0be:	3601      	adds	r6, #1
 801d0c0:	3208      	adds	r2, #8
 801d0c2:	e7d7      	b.n	801d074 <__kernel_rem_pio2+0x64>
 801d0c4:	aa06      	add	r2, sp, #24
 801d0c6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 801d300 <__kernel_rem_pio2+0x2f0>
 801d0ca:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 801d308 <__kernel_rem_pio2+0x2f8>
 801d0ce:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801d0d2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801d0d6:	9203      	str	r2, [sp, #12]
 801d0d8:	9302      	str	r3, [sp, #8]
 801d0da:	464c      	mov	r4, r9
 801d0dc:	00e3      	lsls	r3, r4, #3
 801d0de:	9304      	str	r3, [sp, #16]
 801d0e0:	ab92      	add	r3, sp, #584	@ 0x248
 801d0e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d0e6:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 801d0ea:	aa6a      	add	r2, sp, #424	@ 0x1a8
 801d0ec:	ab06      	add	r3, sp, #24
 801d0ee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801d0f2:	461e      	mov	r6, r3
 801d0f4:	4620      	mov	r0, r4
 801d0f6:	2800      	cmp	r0, #0
 801d0f8:	f1a2 0208 	sub.w	r2, r2, #8
 801d0fc:	dc4a      	bgt.n	801d194 <__kernel_rem_pio2+0x184>
 801d0fe:	4628      	mov	r0, r5
 801d100:	9305      	str	r3, [sp, #20]
 801d102:	f000 fa01 	bl	801d508 <scalbn>
 801d106:	eeb0 8b40 	vmov.f64	d8, d0
 801d10a:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 801d10e:	ee28 0b00 	vmul.f64	d0, d8, d0
 801d112:	f000 fa79 	bl	801d608 <floor>
 801d116:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 801d11a:	eea0 8b47 	vfms.f64	d8, d0, d7
 801d11e:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801d122:	2d00      	cmp	r5, #0
 801d124:	ee17 8a90 	vmov	r8, s15
 801d128:	9b05      	ldr	r3, [sp, #20]
 801d12a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d12e:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d132:	dd41      	ble.n	801d1b8 <__kernel_rem_pio2+0x1a8>
 801d134:	1e60      	subs	r0, r4, #1
 801d136:	aa06      	add	r2, sp, #24
 801d138:	f1c5 0c18 	rsb	ip, r5, #24
 801d13c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801d140:	fa46 f20c 	asr.w	r2, r6, ip
 801d144:	4490      	add	r8, r2
 801d146:	fa02 f20c 	lsl.w	r2, r2, ip
 801d14a:	1ab6      	subs	r6, r6, r2
 801d14c:	aa06      	add	r2, sp, #24
 801d14e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801d152:	f1c5 0217 	rsb	r2, r5, #23
 801d156:	4116      	asrs	r6, r2
 801d158:	2e00      	cmp	r6, #0
 801d15a:	dd3c      	ble.n	801d1d6 <__kernel_rem_pio2+0x1c6>
 801d15c:	f04f 0c00 	mov.w	ip, #0
 801d160:	f108 0801 	add.w	r8, r8, #1
 801d164:	4660      	mov	r0, ip
 801d166:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 801d16a:	4564      	cmp	r4, ip
 801d16c:	dc66      	bgt.n	801d23c <__kernel_rem_pio2+0x22c>
 801d16e:	2d00      	cmp	r5, #0
 801d170:	dd03      	ble.n	801d17a <__kernel_rem_pio2+0x16a>
 801d172:	2d01      	cmp	r5, #1
 801d174:	d072      	beq.n	801d25c <__kernel_rem_pio2+0x24c>
 801d176:	2d02      	cmp	r5, #2
 801d178:	d07a      	beq.n	801d270 <__kernel_rem_pio2+0x260>
 801d17a:	2e02      	cmp	r6, #2
 801d17c:	d12b      	bne.n	801d1d6 <__kernel_rem_pio2+0x1c6>
 801d17e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d182:	ee30 8b48 	vsub.f64	d8, d0, d8
 801d186:	b330      	cbz	r0, 801d1d6 <__kernel_rem_pio2+0x1c6>
 801d188:	4628      	mov	r0, r5
 801d18a:	f000 f9bd 	bl	801d508 <scalbn>
 801d18e:	ee38 8b40 	vsub.f64	d8, d8, d0
 801d192:	e020      	b.n	801d1d6 <__kernel_rem_pio2+0x1c6>
 801d194:	ee20 7b09 	vmul.f64	d7, d0, d9
 801d198:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d19c:	3801      	subs	r0, #1
 801d19e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801d1a2:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801d1a6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d1aa:	eca6 0a01 	vstmia	r6!, {s0}
 801d1ae:	ed92 0b00 	vldr	d0, [r2]
 801d1b2:	ee37 0b00 	vadd.f64	d0, d7, d0
 801d1b6:	e79e      	b.n	801d0f6 <__kernel_rem_pio2+0xe6>
 801d1b8:	d105      	bne.n	801d1c6 <__kernel_rem_pio2+0x1b6>
 801d1ba:	1e62      	subs	r2, r4, #1
 801d1bc:	a906      	add	r1, sp, #24
 801d1be:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801d1c2:	15f6      	asrs	r6, r6, #23
 801d1c4:	e7c8      	b.n	801d158 <__kernel_rem_pio2+0x148>
 801d1c6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801d1ca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1d2:	da31      	bge.n	801d238 <__kernel_rem_pio2+0x228>
 801d1d4:	2600      	movs	r6, #0
 801d1d6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801d1da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1de:	f040 809b 	bne.w	801d318 <__kernel_rem_pio2+0x308>
 801d1e2:	1e62      	subs	r2, r4, #1
 801d1e4:	2000      	movs	r0, #0
 801d1e6:	454a      	cmp	r2, r9
 801d1e8:	da49      	bge.n	801d27e <__kernel_rem_pio2+0x26e>
 801d1ea:	2800      	cmp	r0, #0
 801d1ec:	d062      	beq.n	801d2b4 <__kernel_rem_pio2+0x2a4>
 801d1ee:	3c01      	subs	r4, #1
 801d1f0:	ab06      	add	r3, sp, #24
 801d1f2:	3d18      	subs	r5, #24
 801d1f4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	d0f8      	beq.n	801d1ee <__kernel_rem_pio2+0x1de>
 801d1fc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d200:	4628      	mov	r0, r5
 801d202:	f000 f981 	bl	801d508 <scalbn>
 801d206:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 801d300 <__kernel_rem_pio2+0x2f0>
 801d20a:	1c62      	adds	r2, r4, #1
 801d20c:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d20e:	00d3      	lsls	r3, r2, #3
 801d210:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d214:	4622      	mov	r2, r4
 801d216:	2a00      	cmp	r2, #0
 801d218:	f280 80a8 	bge.w	801d36c <__kernel_rem_pio2+0x35c>
 801d21c:	4622      	mov	r2, r4
 801d21e:	2a00      	cmp	r2, #0
 801d220:	f2c0 80c6 	blt.w	801d3b0 <__kernel_rem_pio2+0x3a0>
 801d224:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d226:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801d22a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 801d2f8 <__kernel_rem_pio2+0x2e8>
 801d22e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 801d314 <__kernel_rem_pio2+0x304>
 801d232:	2000      	movs	r0, #0
 801d234:	1aa1      	subs	r1, r4, r2
 801d236:	e0b0      	b.n	801d39a <__kernel_rem_pio2+0x38a>
 801d238:	2602      	movs	r6, #2
 801d23a:	e78f      	b.n	801d15c <__kernel_rem_pio2+0x14c>
 801d23c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d240:	b948      	cbnz	r0, 801d256 <__kernel_rem_pio2+0x246>
 801d242:	b122      	cbz	r2, 801d24e <__kernel_rem_pio2+0x23e>
 801d244:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801d248:	f843 2c04 	str.w	r2, [r3, #-4]
 801d24c:	2201      	movs	r2, #1
 801d24e:	f10c 0c01 	add.w	ip, ip, #1
 801d252:	4610      	mov	r0, r2
 801d254:	e789      	b.n	801d16a <__kernel_rem_pio2+0x15a>
 801d256:	ebae 0202 	sub.w	r2, lr, r2
 801d25a:	e7f5      	b.n	801d248 <__kernel_rem_pio2+0x238>
 801d25c:	1e62      	subs	r2, r4, #1
 801d25e:	ab06      	add	r3, sp, #24
 801d260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d264:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d268:	a906      	add	r1, sp, #24
 801d26a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d26e:	e784      	b.n	801d17a <__kernel_rem_pio2+0x16a>
 801d270:	1e62      	subs	r2, r4, #1
 801d272:	ab06      	add	r3, sp, #24
 801d274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d278:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d27c:	e7f4      	b.n	801d268 <__kernel_rem_pio2+0x258>
 801d27e:	ab06      	add	r3, sp, #24
 801d280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d284:	3a01      	subs	r2, #1
 801d286:	4318      	orrs	r0, r3
 801d288:	e7ad      	b.n	801d1e6 <__kernel_rem_pio2+0x1d6>
 801d28a:	3301      	adds	r3, #1
 801d28c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801d290:	2800      	cmp	r0, #0
 801d292:	d0fa      	beq.n	801d28a <__kernel_rem_pio2+0x27a>
 801d294:	9a04      	ldr	r2, [sp, #16]
 801d296:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801d29a:	446a      	add	r2, sp
 801d29c:	eb04 000b 	add.w	r0, r4, fp
 801d2a0:	a91a      	add	r1, sp, #104	@ 0x68
 801d2a2:	1c66      	adds	r6, r4, #1
 801d2a4:	3a98      	subs	r2, #152	@ 0x98
 801d2a6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801d2aa:	4423      	add	r3, r4
 801d2ac:	42b3      	cmp	r3, r6
 801d2ae:	da04      	bge.n	801d2ba <__kernel_rem_pio2+0x2aa>
 801d2b0:	461c      	mov	r4, r3
 801d2b2:	e713      	b.n	801d0dc <__kernel_rem_pio2+0xcc>
 801d2b4:	9a03      	ldr	r2, [sp, #12]
 801d2b6:	2301      	movs	r3, #1
 801d2b8:	e7e8      	b.n	801d28c <__kernel_rem_pio2+0x27c>
 801d2ba:	9902      	ldr	r1, [sp, #8]
 801d2bc:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d2c0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801d2c4:	9104      	str	r1, [sp, #16]
 801d2c6:	ee07 1a90 	vmov	s15, r1
 801d2ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d2ce:	2400      	movs	r4, #0
 801d2d0:	eca0 7b02 	vstmia	r0!, {d7}
 801d2d4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801d2f8 <__kernel_rem_pio2+0x2e8>
 801d2d8:	4686      	mov	lr, r0
 801d2da:	4554      	cmp	r4, sl
 801d2dc:	dd03      	ble.n	801d2e6 <__kernel_rem_pio2+0x2d6>
 801d2de:	eca2 7b02 	vstmia	r2!, {d7}
 801d2e2:	3601      	adds	r6, #1
 801d2e4:	e7e2      	b.n	801d2ac <__kernel_rem_pio2+0x29c>
 801d2e6:	ecbc 5b02 	vldmia	ip!, {d5}
 801d2ea:	ed3e 6b02 	vldmdb	lr!, {d6}
 801d2ee:	3401      	adds	r4, #1
 801d2f0:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d2f4:	e7f1      	b.n	801d2da <__kernel_rem_pio2+0x2ca>
 801d2f6:	bf00      	nop
	...
 801d304:	3e700000 	.word	0x3e700000
 801d308:	00000000 	.word	0x00000000
 801d30c:	41700000 	.word	0x41700000
 801d310:	0801e690 	.word	0x0801e690
 801d314:	0801e650 	.word	0x0801e650
 801d318:	4268      	negs	r0, r5
 801d31a:	eeb0 0b48 	vmov.f64	d0, d8
 801d31e:	f000 f8f3 	bl	801d508 <scalbn>
 801d322:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 801d4f0 <__kernel_rem_pio2+0x4e0>
 801d326:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801d32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d32e:	db17      	blt.n	801d360 <__kernel_rem_pio2+0x350>
 801d330:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 801d4f8 <__kernel_rem_pio2+0x4e8>
 801d334:	ee20 7b07 	vmul.f64	d7, d0, d7
 801d338:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d33c:	aa06      	add	r2, sp, #24
 801d33e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801d342:	eea5 0b46 	vfms.f64	d0, d5, d6
 801d346:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d34a:	3518      	adds	r5, #24
 801d34c:	ee10 3a10 	vmov	r3, s0
 801d350:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d354:	ee17 3a10 	vmov	r3, s14
 801d358:	3401      	adds	r4, #1
 801d35a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d35e:	e74d      	b.n	801d1fc <__kernel_rem_pio2+0x1ec>
 801d360:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d364:	aa06      	add	r2, sp, #24
 801d366:	ee10 3a10 	vmov	r3, s0
 801d36a:	e7f6      	b.n	801d35a <__kernel_rem_pio2+0x34a>
 801d36c:	a806      	add	r0, sp, #24
 801d36e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801d372:	9001      	str	r0, [sp, #4]
 801d374:	ee07 0a90 	vmov	s15, r0
 801d378:	3a01      	subs	r2, #1
 801d37a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d37e:	ee27 7b00 	vmul.f64	d7, d7, d0
 801d382:	ee20 0b06 	vmul.f64	d0, d0, d6
 801d386:	ed21 7b02 	vstmdb	r1!, {d7}
 801d38a:	e744      	b.n	801d216 <__kernel_rem_pio2+0x206>
 801d38c:	ecbc 5b02 	vldmia	ip!, {d5}
 801d390:	ecb5 6b02 	vldmia	r5!, {d6}
 801d394:	3001      	adds	r0, #1
 801d396:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d39a:	4548      	cmp	r0, r9
 801d39c:	dc01      	bgt.n	801d3a2 <__kernel_rem_pio2+0x392>
 801d39e:	4281      	cmp	r1, r0
 801d3a0:	daf4      	bge.n	801d38c <__kernel_rem_pio2+0x37c>
 801d3a2:	a842      	add	r0, sp, #264	@ 0x108
 801d3a4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801d3a8:	ed81 7b00 	vstr	d7, [r1]
 801d3ac:	3a01      	subs	r2, #1
 801d3ae:	e736      	b.n	801d21e <__kernel_rem_pio2+0x20e>
 801d3b0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d3b2:	2a02      	cmp	r2, #2
 801d3b4:	dc0a      	bgt.n	801d3cc <__kernel_rem_pio2+0x3bc>
 801d3b6:	2a00      	cmp	r2, #0
 801d3b8:	dc2d      	bgt.n	801d416 <__kernel_rem_pio2+0x406>
 801d3ba:	d046      	beq.n	801d44a <__kernel_rem_pio2+0x43a>
 801d3bc:	f008 0007 	and.w	r0, r8, #7
 801d3c0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801d3c4:	ecbd 8b06 	vpop	{d8-d10}
 801d3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d3cc:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d3ce:	2a03      	cmp	r2, #3
 801d3d0:	d1f4      	bne.n	801d3bc <__kernel_rem_pio2+0x3ac>
 801d3d2:	a942      	add	r1, sp, #264	@ 0x108
 801d3d4:	f1a3 0208 	sub.w	r2, r3, #8
 801d3d8:	440a      	add	r2, r1
 801d3da:	4611      	mov	r1, r2
 801d3dc:	4620      	mov	r0, r4
 801d3de:	2800      	cmp	r0, #0
 801d3e0:	f1a1 0108 	sub.w	r1, r1, #8
 801d3e4:	dc52      	bgt.n	801d48c <__kernel_rem_pio2+0x47c>
 801d3e6:	4621      	mov	r1, r4
 801d3e8:	2901      	cmp	r1, #1
 801d3ea:	f1a2 0208 	sub.w	r2, r2, #8
 801d3ee:	dc5d      	bgt.n	801d4ac <__kernel_rem_pio2+0x49c>
 801d3f0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 801d500 <__kernel_rem_pio2+0x4f0>
 801d3f4:	aa42      	add	r2, sp, #264	@ 0x108
 801d3f6:	4413      	add	r3, r2
 801d3f8:	2c01      	cmp	r4, #1
 801d3fa:	dc67      	bgt.n	801d4cc <__kernel_rem_pio2+0x4bc>
 801d3fc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 801d400:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 801d404:	2e00      	cmp	r6, #0
 801d406:	d167      	bne.n	801d4d8 <__kernel_rem_pio2+0x4c8>
 801d408:	ed87 5b00 	vstr	d5, [r7]
 801d40c:	ed87 6b02 	vstr	d6, [r7, #8]
 801d410:	ed87 7b04 	vstr	d7, [r7, #16]
 801d414:	e7d2      	b.n	801d3bc <__kernel_rem_pio2+0x3ac>
 801d416:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 801d500 <__kernel_rem_pio2+0x4f0>
 801d41a:	aa42      	add	r2, sp, #264	@ 0x108
 801d41c:	4413      	add	r3, r2
 801d41e:	4622      	mov	r2, r4
 801d420:	2a00      	cmp	r2, #0
 801d422:	da24      	bge.n	801d46e <__kernel_rem_pio2+0x45e>
 801d424:	b34e      	cbz	r6, 801d47a <__kernel_rem_pio2+0x46a>
 801d426:	eeb1 7b46 	vneg.f64	d7, d6
 801d42a:	ed87 7b00 	vstr	d7, [r7]
 801d42e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 801d432:	aa44      	add	r2, sp, #272	@ 0x110
 801d434:	2301      	movs	r3, #1
 801d436:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d43a:	429c      	cmp	r4, r3
 801d43c:	da20      	bge.n	801d480 <__kernel_rem_pio2+0x470>
 801d43e:	b10e      	cbz	r6, 801d444 <__kernel_rem_pio2+0x434>
 801d440:	eeb1 7b47 	vneg.f64	d7, d7
 801d444:	ed87 7b02 	vstr	d7, [r7, #8]
 801d448:	e7b8      	b.n	801d3bc <__kernel_rem_pio2+0x3ac>
 801d44a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 801d500 <__kernel_rem_pio2+0x4f0>
 801d44e:	aa42      	add	r2, sp, #264	@ 0x108
 801d450:	4413      	add	r3, r2
 801d452:	2c00      	cmp	r4, #0
 801d454:	da05      	bge.n	801d462 <__kernel_rem_pio2+0x452>
 801d456:	b10e      	cbz	r6, 801d45c <__kernel_rem_pio2+0x44c>
 801d458:	eeb1 7b47 	vneg.f64	d7, d7
 801d45c:	ed87 7b00 	vstr	d7, [r7]
 801d460:	e7ac      	b.n	801d3bc <__kernel_rem_pio2+0x3ac>
 801d462:	ed33 6b02 	vldmdb	r3!, {d6}
 801d466:	3c01      	subs	r4, #1
 801d468:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d46c:	e7f1      	b.n	801d452 <__kernel_rem_pio2+0x442>
 801d46e:	ed33 7b02 	vldmdb	r3!, {d7}
 801d472:	3a01      	subs	r2, #1
 801d474:	ee36 6b07 	vadd.f64	d6, d6, d7
 801d478:	e7d2      	b.n	801d420 <__kernel_rem_pio2+0x410>
 801d47a:	eeb0 7b46 	vmov.f64	d7, d6
 801d47e:	e7d4      	b.n	801d42a <__kernel_rem_pio2+0x41a>
 801d480:	ecb2 6b02 	vldmia	r2!, {d6}
 801d484:	3301      	adds	r3, #1
 801d486:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d48a:	e7d6      	b.n	801d43a <__kernel_rem_pio2+0x42a>
 801d48c:	ed91 7b00 	vldr	d7, [r1]
 801d490:	ed91 5b02 	vldr	d5, [r1, #8]
 801d494:	3801      	subs	r0, #1
 801d496:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d49a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d49e:	ed81 6b00 	vstr	d6, [r1]
 801d4a2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d4a6:	ed81 7b02 	vstr	d7, [r1, #8]
 801d4aa:	e798      	b.n	801d3de <__kernel_rem_pio2+0x3ce>
 801d4ac:	ed92 7b00 	vldr	d7, [r2]
 801d4b0:	ed92 5b02 	vldr	d5, [r2, #8]
 801d4b4:	3901      	subs	r1, #1
 801d4b6:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d4ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d4be:	ed82 6b00 	vstr	d6, [r2]
 801d4c2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d4c6:	ed82 7b02 	vstr	d7, [r2, #8]
 801d4ca:	e78d      	b.n	801d3e8 <__kernel_rem_pio2+0x3d8>
 801d4cc:	ed33 6b02 	vldmdb	r3!, {d6}
 801d4d0:	3c01      	subs	r4, #1
 801d4d2:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d4d6:	e78f      	b.n	801d3f8 <__kernel_rem_pio2+0x3e8>
 801d4d8:	eeb1 5b45 	vneg.f64	d5, d5
 801d4dc:	eeb1 6b46 	vneg.f64	d6, d6
 801d4e0:	ed87 5b00 	vstr	d5, [r7]
 801d4e4:	eeb1 7b47 	vneg.f64	d7, d7
 801d4e8:	ed87 6b02 	vstr	d6, [r7, #8]
 801d4ec:	e790      	b.n	801d410 <__kernel_rem_pio2+0x400>
 801d4ee:	bf00      	nop
 801d4f0:	00000000 	.word	0x00000000
 801d4f4:	41700000 	.word	0x41700000
 801d4f8:	00000000 	.word	0x00000000
 801d4fc:	3e700000 	.word	0x3e700000
	...

0801d508 <scalbn>:
 801d508:	ee10 1a90 	vmov	r1, s1
 801d50c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d510:	b98b      	cbnz	r3, 801d536 <scalbn+0x2e>
 801d512:	ee10 3a10 	vmov	r3, s0
 801d516:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801d51a:	4319      	orrs	r1, r3
 801d51c:	d00a      	beq.n	801d534 <scalbn+0x2c>
 801d51e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 801d5d0 <scalbn+0xc8>
 801d522:	4b37      	ldr	r3, [pc, #220]	@ (801d600 <scalbn+0xf8>)
 801d524:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d528:	4298      	cmp	r0, r3
 801d52a:	da0b      	bge.n	801d544 <scalbn+0x3c>
 801d52c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d5d8 <scalbn+0xd0>
 801d530:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d534:	4770      	bx	lr
 801d536:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801d53a:	4293      	cmp	r3, r2
 801d53c:	d107      	bne.n	801d54e <scalbn+0x46>
 801d53e:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d542:	4770      	bx	lr
 801d544:	ee10 1a90 	vmov	r1, s1
 801d548:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d54c:	3b36      	subs	r3, #54	@ 0x36
 801d54e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801d552:	4290      	cmp	r0, r2
 801d554:	dd0d      	ble.n	801d572 <scalbn+0x6a>
 801d556:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 801d5e0 <scalbn+0xd8>
 801d55a:	ee10 3a90 	vmov	r3, s1
 801d55e:	eeb0 6b47 	vmov.f64	d6, d7
 801d562:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 801d5e8 <scalbn+0xe0>
 801d566:	2b00      	cmp	r3, #0
 801d568:	fe27 7b05 	vselge.f64	d7, d7, d5
 801d56c:	ee27 0b06 	vmul.f64	d0, d7, d6
 801d570:	4770      	bx	lr
 801d572:	4418      	add	r0, r3
 801d574:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 801d578:	4298      	cmp	r0, r3
 801d57a:	dcec      	bgt.n	801d556 <scalbn+0x4e>
 801d57c:	2800      	cmp	r0, #0
 801d57e:	dd0a      	ble.n	801d596 <scalbn+0x8e>
 801d580:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d584:	ec53 2b10 	vmov	r2, r3, d0
 801d588:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d58c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d590:	ec43 2b10 	vmov	d0, r2, r3
 801d594:	4770      	bx	lr
 801d596:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801d59a:	da09      	bge.n	801d5b0 <scalbn+0xa8>
 801d59c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 801d5d8 <scalbn+0xd0>
 801d5a0:	ee10 3a90 	vmov	r3, s1
 801d5a4:	eeb0 6b47 	vmov.f64	d6, d7
 801d5a8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 801d5f0 <scalbn+0xe8>
 801d5ac:	2b00      	cmp	r3, #0
 801d5ae:	e7db      	b.n	801d568 <scalbn+0x60>
 801d5b0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d5b4:	ec53 2b10 	vmov	r2, r3, d0
 801d5b8:	3036      	adds	r0, #54	@ 0x36
 801d5ba:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d5be:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d5c2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801d5f8 <scalbn+0xf0>
 801d5c6:	ec43 2b10 	vmov	d0, r2, r3
 801d5ca:	e7b1      	b.n	801d530 <scalbn+0x28>
 801d5cc:	f3af 8000 	nop.w
 801d5d0:	00000000 	.word	0x00000000
 801d5d4:	43500000 	.word	0x43500000
 801d5d8:	c2f8f359 	.word	0xc2f8f359
 801d5dc:	01a56e1f 	.word	0x01a56e1f
 801d5e0:	8800759c 	.word	0x8800759c
 801d5e4:	7e37e43c 	.word	0x7e37e43c
 801d5e8:	8800759c 	.word	0x8800759c
 801d5ec:	fe37e43c 	.word	0xfe37e43c
 801d5f0:	c2f8f359 	.word	0xc2f8f359
 801d5f4:	81a56e1f 	.word	0x81a56e1f
 801d5f8:	00000000 	.word	0x00000000
 801d5fc:	3c900000 	.word	0x3c900000
 801d600:	ffff3cb0 	.word	0xffff3cb0
 801d604:	00000000 	.word	0x00000000

0801d608 <floor>:
 801d608:	ee10 3a90 	vmov	r3, s1
 801d60c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 801d610:	ee10 2a10 	vmov	r2, s0
 801d614:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 801d618:	2913      	cmp	r1, #19
 801d61a:	b530      	push	{r4, r5, lr}
 801d61c:	4615      	mov	r5, r2
 801d61e:	dc33      	bgt.n	801d688 <floor+0x80>
 801d620:	2900      	cmp	r1, #0
 801d622:	da18      	bge.n	801d656 <floor+0x4e>
 801d624:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 801d6e8 <floor+0xe0>
 801d628:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d62c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d634:	dd0a      	ble.n	801d64c <floor+0x44>
 801d636:	2b00      	cmp	r3, #0
 801d638:	da50      	bge.n	801d6dc <floor+0xd4>
 801d63a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d63e:	4313      	orrs	r3, r2
 801d640:	2200      	movs	r2, #0
 801d642:	4293      	cmp	r3, r2
 801d644:	4b2a      	ldr	r3, [pc, #168]	@ (801d6f0 <floor+0xe8>)
 801d646:	bf08      	it	eq
 801d648:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801d64c:	4619      	mov	r1, r3
 801d64e:	4610      	mov	r0, r2
 801d650:	ec41 0b10 	vmov	d0, r0, r1
 801d654:	e01f      	b.n	801d696 <floor+0x8e>
 801d656:	4827      	ldr	r0, [pc, #156]	@ (801d6f4 <floor+0xec>)
 801d658:	4108      	asrs	r0, r1
 801d65a:	ea03 0400 	and.w	r4, r3, r0
 801d65e:	4314      	orrs	r4, r2
 801d660:	d019      	beq.n	801d696 <floor+0x8e>
 801d662:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801d6e8 <floor+0xe0>
 801d666:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d66a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d672:	ddeb      	ble.n	801d64c <floor+0x44>
 801d674:	2b00      	cmp	r3, #0
 801d676:	bfbe      	ittt	lt
 801d678:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801d67c:	410a      	asrlt	r2, r1
 801d67e:	189b      	addlt	r3, r3, r2
 801d680:	ea23 0300 	bic.w	r3, r3, r0
 801d684:	2200      	movs	r2, #0
 801d686:	e7e1      	b.n	801d64c <floor+0x44>
 801d688:	2933      	cmp	r1, #51	@ 0x33
 801d68a:	dd05      	ble.n	801d698 <floor+0x90>
 801d68c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d690:	d101      	bne.n	801d696 <floor+0x8e>
 801d692:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d696:	bd30      	pop	{r4, r5, pc}
 801d698:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 801d69c:	f04f 30ff 	mov.w	r0, #4294967295
 801d6a0:	40e0      	lsrs	r0, r4
 801d6a2:	4210      	tst	r0, r2
 801d6a4:	d0f7      	beq.n	801d696 <floor+0x8e>
 801d6a6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d6e8 <floor+0xe0>
 801d6aa:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d6ae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d6b6:	ddc9      	ble.n	801d64c <floor+0x44>
 801d6b8:	2b00      	cmp	r3, #0
 801d6ba:	da02      	bge.n	801d6c2 <floor+0xba>
 801d6bc:	2914      	cmp	r1, #20
 801d6be:	d103      	bne.n	801d6c8 <floor+0xc0>
 801d6c0:	3301      	adds	r3, #1
 801d6c2:	ea22 0200 	bic.w	r2, r2, r0
 801d6c6:	e7c1      	b.n	801d64c <floor+0x44>
 801d6c8:	2401      	movs	r4, #1
 801d6ca:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 801d6ce:	fa04 f101 	lsl.w	r1, r4, r1
 801d6d2:	440a      	add	r2, r1
 801d6d4:	42aa      	cmp	r2, r5
 801d6d6:	bf38      	it	cc
 801d6d8:	191b      	addcc	r3, r3, r4
 801d6da:	e7f2      	b.n	801d6c2 <floor+0xba>
 801d6dc:	2200      	movs	r2, #0
 801d6de:	4613      	mov	r3, r2
 801d6e0:	e7b4      	b.n	801d64c <floor+0x44>
 801d6e2:	bf00      	nop
 801d6e4:	f3af 8000 	nop.w
 801d6e8:	8800759c 	.word	0x8800759c
 801d6ec:	7e37e43c 	.word	0x7e37e43c
 801d6f0:	bff00000 	.word	0xbff00000
 801d6f4:	000fffff 	.word	0x000fffff

0801d6f8 <_init>:
 801d6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d6fa:	bf00      	nop
 801d6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d6fe:	bc08      	pop	{r3}
 801d700:	469e      	mov	lr, r3
 801d702:	4770      	bx	lr

0801d704 <_fini>:
 801d704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d706:	bf00      	nop
 801d708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d70a:	bc08      	pop	{r3}
 801d70c:	469e      	mov	lr, r3
 801d70e:	4770      	bx	lr
