Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 17:21:18 2022
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -56.121    -1846.369                     33                  570        0.153        0.000                      0                  570        3.500        0.000                       0                   264  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -56.121    -1846.369                     33                  477        0.153        0.000                      0                  477        3.500        0.000                       0                   264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.382        0.000                      0                   93        0.596        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -56.121ns,  Total Violation    -1846.369ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -56.121ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.922ns  (logic 40.032ns (62.627%)  route 23.890ns (37.373%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          1.023    69.175    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X36Y72         LUT2 (Prop_lut2_I1_O)        0.124    69.299 r  inst_top_level/inst_clock_gen/count[16]_i_1/O
                         net (fo=1, routed)           0.000    69.299    inst_top_level/inst_clock_gen/p_1_in[16]
    SLICE_X36Y72         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.548    12.906    inst_top_level/inst_clock_gen/iClk
    SLICE_X36Y72         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[16]/C
                         clock pessimism              0.276    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X36Y72         FDCE (Setup_fdce_C_D)        0.031    13.178    inst_top_level/inst_clock_gen/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -69.299    
  -------------------------------------------------------------------
                         slack                                -56.121    

Slack (VIOLATED) :        -56.108ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.904ns  (logic 40.032ns (62.644%)  route 23.872ns (37.356%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          1.005    69.157    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.281 r  inst_top_level/inst_clock_gen/count[29]_i_1/O
                         net (fo=1, routed)           0.000    69.281    inst_top_level/inst_clock_gen/p_1_in[29]
    SLICE_X36Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.545    12.903    inst_top_level/inst_clock_gen/iClk
    SLICE_X36Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[29]/C
                         clock pessimism              0.276    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.029    13.173    inst_top_level/inst_clock_gen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -69.281    
  -------------------------------------------------------------------
                         slack                                -56.108    

Slack (VIOLATED) :        -56.103ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.901ns  (logic 40.032ns (62.647%)  route 23.869ns (37.353%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          1.002    69.154    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.278 r  inst_top_level/inst_clock_gen/count[30]_i_1/O
                         net (fo=1, routed)           0.000    69.278    inst_top_level/inst_clock_gen/p_1_in[30]
    SLICE_X36Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.545    12.903    inst_top_level/inst_clock_gen/iClk
    SLICE_X36Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[30]/C
                         clock pessimism              0.276    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.031    13.175    inst_top_level/inst_clock_gen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -69.278    
  -------------------------------------------------------------------
                         slack                                -56.103    

Slack (VIOLATED) :        -56.090ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.885ns  (logic 40.032ns (62.663%)  route 23.853ns (37.337%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.987    69.138    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.262 r  inst_top_level/inst_clock_gen/count[26]_i_1/O
                         net (fo=1, routed)           0.000    69.262    inst_top_level/inst_clock_gen/p_1_in[26]
    SLICE_X37Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.545    12.903    inst_top_level/inst_clock_gen/iClk
    SLICE_X37Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[26]/C
                         clock pessimism              0.276    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.029    13.173    inst_top_level/inst_clock_gen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -69.262    
  -------------------------------------------------------------------
                         slack                                -56.090    

Slack (VIOLATED) :        -56.023ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.822ns  (logic 40.032ns (62.725%)  route 23.790ns (37.275%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.923    69.075    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124    69.199 r  inst_top_level/inst_clock_gen/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000    69.199    inst_top_level/inst_clock_gen/p_1_in[10]
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.548    12.906    inst_top_level/inst_clock_gen/iClk
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[10]/C
                         clock pessimism              0.276    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X40Y73         FDCE (Setup_fdce_C_D)        0.029    13.176    inst_top_level/inst_clock_gen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -69.199    
  -------------------------------------------------------------------
                         slack                                -56.023    

Slack (VIOLATED) :        -56.020ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.822ns  (logic 40.032ns (62.725%)  route 23.790ns (37.275%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 r  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.923    69.075    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.124    69.199 r  inst_top_level/inst_clock_gen/temp_i_1/O
                         net (fo=1, routed)           0.000    69.199    inst_top_level/inst_clock_gen/temp_i_1_n_0
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.548    12.906    inst_top_level/inst_clock_gen/iClk
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/temp_reg/C
                         clock pessimism              0.276    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X40Y73         FDCE (Setup_fdce_C_D)        0.032    13.179    inst_top_level/inst_clock_gen/temp_reg
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -69.199    
  -------------------------------------------------------------------
                         slack                                -56.020    

Slack (VIOLATED) :        -56.018ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.819ns  (logic 40.032ns (62.728%)  route 23.787ns (37.272%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.920    69.072    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124    69.196 r  inst_top_level/inst_clock_gen/count[11]_i_1/O
                         net (fo=1, routed)           0.000    69.196    inst_top_level/inst_clock_gen/p_1_in[11]
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.548    12.906    inst_top_level/inst_clock_gen/iClk
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[11]/C
                         clock pessimism              0.276    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X40Y73         FDCE (Setup_fdce_C_D)        0.031    13.178    inst_top_level/inst_clock_gen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -69.196    
  -------------------------------------------------------------------
                         slack                                -56.018    

Slack (VIOLATED) :        -56.018ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.819ns  (logic 40.032ns (62.728%)  route 23.787ns (37.272%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.920    69.072    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.124    69.196 r  inst_top_level/inst_clock_gen/count[31]_i_1/O
                         net (fo=1, routed)           0.000    69.196    inst_top_level/inst_clock_gen/p_1_in[31]
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.548    12.906    inst_top_level/inst_clock_gen/iClk
    SLICE_X40Y73         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[31]/C
                         clock pessimism              0.276    13.182    
                         clock uncertainty           -0.035    13.147    
    SLICE_X40Y73         FDCE (Setup_fdce_C_D)        0.031    13.178    inst_top_level/inst_clock_gen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -69.196    
  -------------------------------------------------------------------
                         slack                                -56.018    

Slack (VIOLATED) :        -56.009ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.806ns  (logic 40.032ns (62.740%)  route 23.775ns (37.260%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.908    69.060    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    69.184 r  inst_top_level/inst_clock_gen/count[27]_i_1/O
                         net (fo=1, routed)           0.000    69.184    inst_top_level/inst_clock_gen/p_1_in[27]
    SLICE_X37Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.545    12.903    inst_top_level/inst_clock_gen/iClk
    SLICE_X37Y75         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[27]/C
                         clock pessimism              0.276    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.031    13.175    inst_top_level/inst_clock_gen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -69.184    
  -------------------------------------------------------------------
                         slack                                -56.009    

Slack (VIOLATED) :        -55.996ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_clock_gen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.793ns  (logic 40.032ns (62.753%)  route 23.761ns (37.247%))
  Logic Levels:           186  (CARRY4=157 LUT2=25 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.743     5.377    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X37Y19         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/Q
                         net (fo=129, routed)         1.071     6.905    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[7]_0[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9/O
                         net (fo=81, routed)          0.513     7.542    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_9_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.666 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__515_i_5/O
                         net (fo=1, routed)           0.000     7.666    inst_top_level/inst_clock_gen/clk_divider0__518_1[3]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.042 r  inst_top_level/inst_clock_gen/clk_divider0__515/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_top_level/inst_clock_gen/clk_divider0__515_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.271 r  inst_top_level/inst_clock_gen/clk_divider0__516/CO[2]
                         net (fo=15, routed)          0.657     8.928    inst_top_level/inst_clock_gen/data_rd_reg[7][2]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.310     9.238 r  inst_top_level/inst_clock_gen/clk_divider0__518_i_3/O
                         net (fo=1, routed)           0.000     9.238    inst_top_level/inst_clock_gen/clk_divider0__518_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.788 r  inst_top_level/inst_clock_gen/clk_divider0__518/CO[3]
                         net (fo=1, routed)           0.000     9.788    inst_top_level/inst_clock_gen/clk_divider0__518_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.902 r  inst_top_level/inst_clock_gen/clk_divider0__519/CO[3]
                         net (fo=16, routed)          0.986    10.888    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[23]
    SLICE_X40Y17         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__520_i_3/O
                         net (fo=1, routed)           0.000    11.012    inst_top_level/inst_clock_gen/clk_divider0__524_0[0]
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.562 r  inst_top_level/inst_clock_gen/clk_divider0__520/CO[3]
                         net (fo=1, routed)           0.000    11.562    inst_top_level/inst_clock_gen/clk_divider0__520_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.676 r  inst_top_level/inst_clock_gen/clk_divider0__521/CO[3]
                         net (fo=1, routed)           0.000    11.676    inst_top_level/inst_clock_gen/clk_divider0__521_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.790 r  inst_top_level/inst_clock_gen/clk_divider0__522/CO[3]
                         net (fo=1, routed)           0.000    11.790    inst_top_level/inst_clock_gen/clk_divider0__522_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.061 r  inst_top_level/inst_clock_gen/clk_divider0__523/CO[0]
                         net (fo=18, routed)          0.693    12.754    inst_top_level/inst_clock_gen/clk_divider0__522_0[2]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.373    13.127 r  inst_top_level/inst_clock_gen/clk_divider0__525_i_3/O
                         net (fo=1, routed)           0.000    13.127    inst_top_level/inst_clock_gen/clk_divider0__525_i_3_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.677 r  inst_top_level/inst_clock_gen/clk_divider0__525/CO[3]
                         net (fo=1, routed)           0.000    13.677    inst_top_level/inst_clock_gen/clk_divider0__525_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  inst_top_level/inst_clock_gen/clk_divider0__526/CO[3]
                         net (fo=1, routed)           0.000    13.791    inst_top_level/inst_clock_gen/clk_divider0__526_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.948 r  inst_top_level/inst_clock_gen/clk_divider0__527/CO[1]
                         net (fo=20, routed)          0.664    14.612    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[21]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.329    14.941 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__528_i_3/O
                         net (fo=1, routed)           0.000    14.941    inst_top_level/inst_clock_gen/clk_divider0__532_0[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.491 r  inst_top_level/inst_clock_gen/clk_divider0__528/CO[3]
                         net (fo=1, routed)           0.000    15.491    inst_top_level/inst_clock_gen/clk_divider0__528_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.605 r  inst_top_level/inst_clock_gen/clk_divider0__529/CO[3]
                         net (fo=1, routed)           0.000    15.605    inst_top_level/inst_clock_gen/clk_divider0__529_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.719 r  inst_top_level/inst_clock_gen/clk_divider0__530/CO[3]
                         net (fo=1, routed)           0.000    15.719    inst_top_level/inst_clock_gen/clk_divider0__530_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.947 r  inst_top_level/inst_clock_gen/clk_divider0__531/CO[2]
                         net (fo=23, routed)          0.678    16.625    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[20]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    16.938 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__532_i_4/O
                         net (fo=1, routed)           0.000    16.938    inst_top_level/inst_clock_gen/clk_divider0__536_1[0]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.471 r  inst_top_level/inst_clock_gen/clk_divider0__532/CO[3]
                         net (fo=1, routed)           0.000    17.471    inst_top_level/inst_clock_gen/clk_divider0__532_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.588 r  inst_top_level/inst_clock_gen/clk_divider0__533/CO[3]
                         net (fo=1, routed)           0.000    17.588    inst_top_level/inst_clock_gen/clk_divider0__533_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.705 r  inst_top_level/inst_clock_gen/clk_divider0__534/CO[3]
                         net (fo=1, routed)           0.000    17.705    inst_top_level/inst_clock_gen/clk_divider0__534_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.822 r  inst_top_level/inst_clock_gen/clk_divider0__535/CO[3]
                         net (fo=24, routed)          0.914    18.736    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[19]
    SLICE_X40Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.860 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__536_i_3/O
                         net (fo=1, routed)           0.000    18.860    inst_top_level/inst_clock_gen/clk_divider0__541_0[0]
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.410 r  inst_top_level/inst_clock_gen/clk_divider0__536/CO[3]
                         net (fo=1, routed)           0.000    19.410    inst_top_level/inst_clock_gen/clk_divider0__536_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.524 r  inst_top_level/inst_clock_gen/clk_divider0__537/CO[3]
                         net (fo=1, routed)           0.000    19.524    inst_top_level/inst_clock_gen/clk_divider0__537_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.638 r  inst_top_level/inst_clock_gen/clk_divider0__538/CO[3]
                         net (fo=1, routed)           0.000    19.638    inst_top_level/inst_clock_gen/clk_divider0__538_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.752 r  inst_top_level/inst_clock_gen/clk_divider0__539/CO[3]
                         net (fo=1, routed)           0.009    19.761    inst_top_level/inst_clock_gen/clk_divider0__539_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.032 r  inst_top_level/inst_clock_gen/clk_divider0__540/CO[0]
                         net (fo=26, routed)          0.645    20.677    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[18]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.373    21.050 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__541_i_3/O
                         net (fo=1, routed)           0.000    21.050    inst_top_level/inst_clock_gen/clk_divider0__546_0[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.600 r  inst_top_level/inst_clock_gen/clk_divider0__541/CO[3]
                         net (fo=1, routed)           0.000    21.600    inst_top_level/inst_clock_gen/clk_divider0__541_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.714 r  inst_top_level/inst_clock_gen/clk_divider0__542/CO[3]
                         net (fo=1, routed)           0.000    21.714    inst_top_level/inst_clock_gen/clk_divider0__542_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.828 r  inst_top_level/inst_clock_gen/clk_divider0__543/CO[3]
                         net (fo=1, routed)           0.000    21.828    inst_top_level/inst_clock_gen/clk_divider0__543_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.942 r  inst_top_level/inst_clock_gen/clk_divider0__544/CO[3]
                         net (fo=1, routed)           0.000    21.942    inst_top_level/inst_clock_gen/clk_divider0__544_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.099 r  inst_top_level/inst_clock_gen/clk_divider0__545/CO[1]
                         net (fo=28, routed)          0.812    22.911    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[17]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.329    23.240 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__546_i_3/O
                         net (fo=1, routed)           0.000    23.240    inst_top_level/inst_clock_gen/clk_divider0__551_0[0]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.790 r  inst_top_level/inst_clock_gen/clk_divider0__546/CO[3]
                         net (fo=1, routed)           0.000    23.790    inst_top_level/inst_clock_gen/clk_divider0__546_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.904 r  inst_top_level/inst_clock_gen/clk_divider0__547/CO[3]
                         net (fo=1, routed)           0.000    23.904    inst_top_level/inst_clock_gen/clk_divider0__547_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.018 r  inst_top_level/inst_clock_gen/clk_divider0__548/CO[3]
                         net (fo=1, routed)           0.000    24.018    inst_top_level/inst_clock_gen/clk_divider0__548_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.132 r  inst_top_level/inst_clock_gen/clk_divider0__549/CO[3]
                         net (fo=1, routed)           0.000    24.132    inst_top_level/inst_clock_gen/clk_divider0__549_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.360 r  inst_top_level/inst_clock_gen/clk_divider0__550/CO[2]
                         net (fo=31, routed)          0.725    25.085    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[16]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.313    25.398 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__551_i_4/O
                         net (fo=1, routed)           0.000    25.398    inst_top_level/inst_clock_gen/clk_divider0__556_1[0]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  inst_top_level/inst_clock_gen/clk_divider0__551/CO[3]
                         net (fo=1, routed)           0.000    25.948    inst_top_level/inst_clock_gen/clk_divider0__551_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  inst_top_level/inst_clock_gen/clk_divider0__552/CO[3]
                         net (fo=1, routed)           0.000    26.062    inst_top_level/inst_clock_gen/clk_divider0__552_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  inst_top_level/inst_clock_gen/clk_divider0__553/CO[3]
                         net (fo=1, routed)           0.000    26.176    inst_top_level/inst_clock_gen/clk_divider0__553_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  inst_top_level/inst_clock_gen/clk_divider0__554/CO[3]
                         net (fo=1, routed)           0.000    26.290    inst_top_level/inst_clock_gen/clk_divider0__554_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  inst_top_level/inst_clock_gen/clk_divider0__555/CO[3]
                         net (fo=33, routed)          1.200    27.604    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[15]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.728 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__556_i_4/O
                         net (fo=1, routed)           0.000    27.728    inst_top_level/inst_clock_gen/clk_divider0__562_1[0]
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.261 r  inst_top_level/inst_clock_gen/clk_divider0__556/CO[3]
                         net (fo=1, routed)           0.000    28.261    inst_top_level/inst_clock_gen/clk_divider0__556_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.378 r  inst_top_level/inst_clock_gen/clk_divider0__557/CO[3]
                         net (fo=1, routed)           0.000    28.378    inst_top_level/inst_clock_gen/clk_divider0__557_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.495 r  inst_top_level/inst_clock_gen/clk_divider0__558/CO[3]
                         net (fo=1, routed)           0.000    28.495    inst_top_level/inst_clock_gen/clk_divider0__558_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.612 r  inst_top_level/inst_clock_gen/clk_divider0__559/CO[3]
                         net (fo=1, routed)           0.000    28.612    inst_top_level/inst_clock_gen/clk_divider0__559_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.729 r  inst_top_level/inst_clock_gen/clk_divider0__560/CO[3]
                         net (fo=1, routed)           0.000    28.729    inst_top_level/inst_clock_gen/clk_divider0__560_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.983 r  inst_top_level/inst_clock_gen/clk_divider0__561/CO[0]
                         net (fo=34, routed)          0.699    29.682    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[14]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.367    30.049 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__562_i_3/O
                         net (fo=1, routed)           0.000    30.049    inst_top_level/inst_clock_gen/clk_divider0__568_0[0]
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.599 r  inst_top_level/inst_clock_gen/clk_divider0__562/CO[3]
                         net (fo=1, routed)           0.000    30.599    inst_top_level/inst_clock_gen/clk_divider0__562_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.713 r  inst_top_level/inst_clock_gen/clk_divider0__563/CO[3]
                         net (fo=1, routed)           0.000    30.713    inst_top_level/inst_clock_gen/clk_divider0__563_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.827 r  inst_top_level/inst_clock_gen/clk_divider0__564/CO[3]
                         net (fo=1, routed)           0.000    30.827    inst_top_level/inst_clock_gen/clk_divider0__564_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.941 r  inst_top_level/inst_clock_gen/clk_divider0__565/CO[3]
                         net (fo=1, routed)           0.000    30.941    inst_top_level/inst_clock_gen/clk_divider0__565_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.055 r  inst_top_level/inst_clock_gen/clk_divider0__566/CO[3]
                         net (fo=1, routed)           0.000    31.055    inst_top_level/inst_clock_gen/clk_divider0__566_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.212 r  inst_top_level/inst_clock_gen/clk_divider0__567/CO[1]
                         net (fo=36, routed)          0.717    31.929    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[13]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.329    32.258 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__568_i_3/O
                         net (fo=1, routed)           0.000    32.258    inst_top_level/inst_clock_gen/clk_divider0__574_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.808 r  inst_top_level/inst_clock_gen/clk_divider0__568/CO[3]
                         net (fo=1, routed)           0.000    32.808    inst_top_level/inst_clock_gen/clk_divider0__568_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.922 r  inst_top_level/inst_clock_gen/clk_divider0__569/CO[3]
                         net (fo=1, routed)           0.000    32.922    inst_top_level/inst_clock_gen/clk_divider0__569_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.036 r  inst_top_level/inst_clock_gen/clk_divider0__570/CO[3]
                         net (fo=1, routed)           0.000    33.036    inst_top_level/inst_clock_gen/clk_divider0__570_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.150 r  inst_top_level/inst_clock_gen/clk_divider0__571/CO[3]
                         net (fo=1, routed)           0.000    33.150    inst_top_level/inst_clock_gen/clk_divider0__571_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.264 r  inst_top_level/inst_clock_gen/clk_divider0__572/CO[3]
                         net (fo=1, routed)           0.000    33.264    inst_top_level/inst_clock_gen/clk_divider0__572_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.492 r  inst_top_level/inst_clock_gen/clk_divider0__573/CO[2]
                         net (fo=39, routed)          0.713    34.205    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[12]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.313    34.518 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__574_i_4/O
                         net (fo=1, routed)           0.000    34.518    inst_top_level/inst_clock_gen/clk_divider0__580_1[0]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.051 r  inst_top_level/inst_clock_gen/clk_divider0__574/CO[3]
                         net (fo=1, routed)           0.000    35.051    inst_top_level/inst_clock_gen/clk_divider0__574_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.168 r  inst_top_level/inst_clock_gen/clk_divider0__575/CO[3]
                         net (fo=1, routed)           0.000    35.168    inst_top_level/inst_clock_gen/clk_divider0__575_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.285 r  inst_top_level/inst_clock_gen/clk_divider0__576/CO[3]
                         net (fo=1, routed)           0.000    35.285    inst_top_level/inst_clock_gen/clk_divider0__576_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.402 r  inst_top_level/inst_clock_gen/clk_divider0__577/CO[3]
                         net (fo=1, routed)           0.000    35.402    inst_top_level/inst_clock_gen/clk_divider0__577_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.519 r  inst_top_level/inst_clock_gen/clk_divider0__578/CO[3]
                         net (fo=1, routed)           0.000    35.519    inst_top_level/inst_clock_gen/clk_divider0__578_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.636 r  inst_top_level/inst_clock_gen/clk_divider0__579/CO[3]
                         net (fo=40, routed)          1.079    36.714    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[11]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    36.838 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__580_i_3/O
                         net (fo=1, routed)           0.000    36.838    inst_top_level/inst_clock_gen/clk_divider0__587_0[0]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.388 r  inst_top_level/inst_clock_gen/clk_divider0__580/CO[3]
                         net (fo=1, routed)           0.000    37.388    inst_top_level/inst_clock_gen/clk_divider0__580_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.502 r  inst_top_level/inst_clock_gen/clk_divider0__581/CO[3]
                         net (fo=1, routed)           0.000    37.502    inst_top_level/inst_clock_gen/clk_divider0__581_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.616 r  inst_top_level/inst_clock_gen/clk_divider0__582/CO[3]
                         net (fo=1, routed)           0.000    37.616    inst_top_level/inst_clock_gen/clk_divider0__582_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.730 r  inst_top_level/inst_clock_gen/clk_divider0__583/CO[3]
                         net (fo=1, routed)           0.000    37.730    inst_top_level/inst_clock_gen/clk_divider0__583_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.844 r  inst_top_level/inst_clock_gen/clk_divider0__584/CO[3]
                         net (fo=1, routed)           0.000    37.844    inst_top_level/inst_clock_gen/clk_divider0__584_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.958 r  inst_top_level/inst_clock_gen/clk_divider0__585/CO[3]
                         net (fo=1, routed)           0.000    37.958    inst_top_level/inst_clock_gen/clk_divider0__585_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.229 r  inst_top_level/inst_clock_gen/clk_divider0__586/CO[0]
                         net (fo=43, routed)          0.908    39.138    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[10]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.373    39.511 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__587_i_4/O
                         net (fo=1, routed)           0.000    39.511    inst_top_level/inst_clock_gen/clk_divider0__594_1[0]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.061 r  inst_top_level/inst_clock_gen/clk_divider0__587/CO[3]
                         net (fo=1, routed)           0.000    40.061    inst_top_level/inst_clock_gen/clk_divider0__587_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.175 r  inst_top_level/inst_clock_gen/clk_divider0__588/CO[3]
                         net (fo=1, routed)           0.000    40.175    inst_top_level/inst_clock_gen/clk_divider0__588_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.289 r  inst_top_level/inst_clock_gen/clk_divider0__589/CO[3]
                         net (fo=1, routed)           0.000    40.289    inst_top_level/inst_clock_gen/clk_divider0__589_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.403 r  inst_top_level/inst_clock_gen/clk_divider0__590/CO[3]
                         net (fo=1, routed)           0.000    40.403    inst_top_level/inst_clock_gen/clk_divider0__590_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.517 r  inst_top_level/inst_clock_gen/clk_divider0__591/CO[3]
                         net (fo=1, routed)           0.000    40.517    inst_top_level/inst_clock_gen/clk_divider0__591_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.631 r  inst_top_level/inst_clock_gen/clk_divider0__592/CO[3]
                         net (fo=1, routed)           0.000    40.631    inst_top_level/inst_clock_gen/clk_divider0__592_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.788 r  inst_top_level/inst_clock_gen/clk_divider0__593/CO[1]
                         net (fo=44, routed)          0.641    41.429    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[9]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.329    41.758 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__594_i_3/O
                         net (fo=1, routed)           0.000    41.758    inst_top_level/inst_clock_gen/clk_divider0__601_0[0]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.291 r  inst_top_level/inst_clock_gen/clk_divider0__594/CO[3]
                         net (fo=1, routed)           0.000    42.291    inst_top_level/inst_clock_gen/clk_divider0__594_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.408 r  inst_top_level/inst_clock_gen/clk_divider0__595/CO[3]
                         net (fo=1, routed)           0.000    42.408    inst_top_level/inst_clock_gen/clk_divider0__595_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.525 r  inst_top_level/inst_clock_gen/clk_divider0__596/CO[3]
                         net (fo=1, routed)           0.000    42.525    inst_top_level/inst_clock_gen/clk_divider0__596_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.642 r  inst_top_level/inst_clock_gen/clk_divider0__597/CO[3]
                         net (fo=1, routed)           0.000    42.642    inst_top_level/inst_clock_gen/clk_divider0__597_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.759 r  inst_top_level/inst_clock_gen/clk_divider0__598/CO[3]
                         net (fo=1, routed)           0.000    42.759    inst_top_level/inst_clock_gen/clk_divider0__598_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.876 r  inst_top_level/inst_clock_gen/clk_divider0__599/CO[3]
                         net (fo=1, routed)           0.000    42.876    inst_top_level/inst_clock_gen/clk_divider0__599_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.105 r  inst_top_level/inst_clock_gen/clk_divider0__600/CO[2]
                         net (fo=46, routed)          0.678    43.782    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[8]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.310    44.092 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__601_i_3/O
                         net (fo=1, routed)           0.000    44.092    inst_top_level/inst_clock_gen/clk_divider0__608_0[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.642 r  inst_top_level/inst_clock_gen/clk_divider0__601/CO[3]
                         net (fo=1, routed)           0.000    44.642    inst_top_level/inst_clock_gen/clk_divider0__601_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  inst_top_level/inst_clock_gen/clk_divider0__602/CO[3]
                         net (fo=1, routed)           0.000    44.756    inst_top_level/inst_clock_gen/clk_divider0__602_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  inst_top_level/inst_clock_gen/clk_divider0__603/CO[3]
                         net (fo=1, routed)           0.000    44.870    inst_top_level/inst_clock_gen/clk_divider0__603_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  inst_top_level/inst_clock_gen/clk_divider0__604/CO[3]
                         net (fo=1, routed)           0.000    44.984    inst_top_level/inst_clock_gen/clk_divider0__604_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  inst_top_level/inst_clock_gen/clk_divider0__605/CO[3]
                         net (fo=1, routed)           0.000    45.098    inst_top_level/inst_clock_gen/clk_divider0__605_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  inst_top_level/inst_clock_gen/clk_divider0__606/CO[3]
                         net (fo=1, routed)           0.000    45.212    inst_top_level/inst_clock_gen/clk_divider0__606_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  inst_top_level/inst_clock_gen/clk_divider0__607/CO[3]
                         net (fo=49, routed)          1.284    46.611    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[7]
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124    46.735 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__608_i_4/O
                         net (fo=1, routed)           0.000    46.735    inst_top_level/inst_clock_gen/clk_divider0__616_1[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.285 r  inst_top_level/inst_clock_gen/clk_divider0__608/CO[3]
                         net (fo=1, routed)           0.000    47.285    inst_top_level/inst_clock_gen/clk_divider0__608_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.399 r  inst_top_level/inst_clock_gen/clk_divider0__609/CO[3]
                         net (fo=1, routed)           0.000    47.399    inst_top_level/inst_clock_gen/clk_divider0__609_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.513 r  inst_top_level/inst_clock_gen/clk_divider0__610/CO[3]
                         net (fo=1, routed)           0.000    47.513    inst_top_level/inst_clock_gen/clk_divider0__610_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.627 r  inst_top_level/inst_clock_gen/clk_divider0__611/CO[3]
                         net (fo=1, routed)           0.000    47.627    inst_top_level/inst_clock_gen/clk_divider0__611_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  inst_top_level/inst_clock_gen/clk_divider0__612/CO[3]
                         net (fo=1, routed)           0.000    47.741    inst_top_level/inst_clock_gen/clk_divider0__612_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  inst_top_level/inst_clock_gen/clk_divider0__613/CO[3]
                         net (fo=1, routed)           0.000    47.855    inst_top_level/inst_clock_gen/clk_divider0__613_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  inst_top_level/inst_clock_gen/clk_divider0__614/CO[3]
                         net (fo=1, routed)           0.001    47.970    inst_top_level/inst_clock_gen/clk_divider0__614_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.241 r  inst_top_level/inst_clock_gen/clk_divider0__615/CO[0]
                         net (fo=51, routed)          1.038    49.279    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[6]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.373    49.652 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__616_i_4/O
                         net (fo=1, routed)           0.000    49.652    inst_top_level/inst_clock_gen/clk_divider0__624_1[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.202 r  inst_top_level/inst_clock_gen/clk_divider0__616/CO[3]
                         net (fo=1, routed)           0.000    50.202    inst_top_level/inst_clock_gen/clk_divider0__616_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.316 r  inst_top_level/inst_clock_gen/clk_divider0__617/CO[3]
                         net (fo=1, routed)           0.000    50.316    inst_top_level/inst_clock_gen/clk_divider0__617_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.430 r  inst_top_level/inst_clock_gen/clk_divider0__618/CO[3]
                         net (fo=1, routed)           0.000    50.430    inst_top_level/inst_clock_gen/clk_divider0__618_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.544 r  inst_top_level/inst_clock_gen/clk_divider0__619/CO[3]
                         net (fo=1, routed)           0.001    50.544    inst_top_level/inst_clock_gen/clk_divider0__619_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.658 r  inst_top_level/inst_clock_gen/clk_divider0__620/CO[3]
                         net (fo=1, routed)           0.000    50.658    inst_top_level/inst_clock_gen/clk_divider0__620_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.772 r  inst_top_level/inst_clock_gen/clk_divider0__621/CO[3]
                         net (fo=1, routed)           0.000    50.772    inst_top_level/inst_clock_gen/clk_divider0__621_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.886 r  inst_top_level/inst_clock_gen/clk_divider0__622/CO[3]
                         net (fo=1, routed)           0.000    50.886    inst_top_level/inst_clock_gen/clk_divider0__622_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.043 r  inst_top_level/inst_clock_gen/clk_divider0__623/CO[1]
                         net (fo=52, routed)          0.670    51.713    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[5]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.329    52.042 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__624_i_3/O
                         net (fo=1, routed)           0.000    52.042    inst_top_level/inst_clock_gen/clk_divider0__632_0[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.592 r  inst_top_level/inst_clock_gen/clk_divider0__624/CO[3]
                         net (fo=1, routed)           0.000    52.592    inst_top_level/inst_clock_gen/clk_divider0__624_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.706 r  inst_top_level/inst_clock_gen/clk_divider0__625/CO[3]
                         net (fo=1, routed)           0.000    52.706    inst_top_level/inst_clock_gen/clk_divider0__625_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.820 r  inst_top_level/inst_clock_gen/clk_divider0__626/CO[3]
                         net (fo=1, routed)           0.000    52.820    inst_top_level/inst_clock_gen/clk_divider0__626_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.934 r  inst_top_level/inst_clock_gen/clk_divider0__627/CO[3]
                         net (fo=1, routed)           0.000    52.934    inst_top_level/inst_clock_gen/clk_divider0__627_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.048 r  inst_top_level/inst_clock_gen/clk_divider0__628/CO[3]
                         net (fo=1, routed)           0.000    53.048    inst_top_level/inst_clock_gen/clk_divider0__628_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.162 r  inst_top_level/inst_clock_gen/clk_divider0__629/CO[3]
                         net (fo=1, routed)           0.000    53.162    inst_top_level/inst_clock_gen/clk_divider0__629_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.276 r  inst_top_level/inst_clock_gen/clk_divider0__630/CO[3]
                         net (fo=1, routed)           0.000    53.276    inst_top_level/inst_clock_gen/clk_divider0__630_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.504 r  inst_top_level/inst_clock_gen/clk_divider0__631/CO[2]
                         net (fo=55, routed)          0.906    54.410    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[4]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.313    54.723 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__632_i_4/O
                         net (fo=1, routed)           0.000    54.723    inst_top_level/inst_clock_gen/clk_divider0__640_1[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.256 r  inst_top_level/inst_clock_gen/clk_divider0__632/CO[3]
                         net (fo=1, routed)           0.000    55.256    inst_top_level/inst_clock_gen/clk_divider0__632_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.373 r  inst_top_level/inst_clock_gen/clk_divider0__633/CO[3]
                         net (fo=1, routed)           0.000    55.373    inst_top_level/inst_clock_gen/clk_divider0__633_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.490 r  inst_top_level/inst_clock_gen/clk_divider0__634/CO[3]
                         net (fo=1, routed)           0.000    55.490    inst_top_level/inst_clock_gen/clk_divider0__634_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.607 r  inst_top_level/inst_clock_gen/clk_divider0__635/CO[3]
                         net (fo=1, routed)           0.000    55.607    inst_top_level/inst_clock_gen/clk_divider0__635_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.724 r  inst_top_level/inst_clock_gen/clk_divider0__636/CO[3]
                         net (fo=1, routed)           0.000    55.724    inst_top_level/inst_clock_gen/clk_divider0__636_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.841 r  inst_top_level/inst_clock_gen/clk_divider0__637/CO[3]
                         net (fo=1, routed)           0.000    55.841    inst_top_level/inst_clock_gen/clk_divider0__637_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.958 r  inst_top_level/inst_clock_gen/clk_divider0__638/CO[3]
                         net (fo=1, routed)           0.000    55.958    inst_top_level/inst_clock_gen/clk_divider0__638_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.187 r  inst_top_level/inst_clock_gen/clk_divider0__639/CO[2]
                         net (fo=54, routed)          0.726    56.914    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.310    57.224 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__640_i_3/O
                         net (fo=1, routed)           0.000    57.224    inst_top_level/inst_clock_gen/clk_divider0__648_0[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.774 r  inst_top_level/inst_clock_gen/clk_divider0__640/CO[3]
                         net (fo=1, routed)           0.000    57.774    inst_top_level/inst_clock_gen/clk_divider0__640_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.888 r  inst_top_level/inst_clock_gen/clk_divider0__641/CO[3]
                         net (fo=1, routed)           0.000    57.888    inst_top_level/inst_clock_gen/clk_divider0__641_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.002 r  inst_top_level/inst_clock_gen/clk_divider0__642/CO[3]
                         net (fo=1, routed)           0.000    58.002    inst_top_level/inst_clock_gen/clk_divider0__642_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.116 r  inst_top_level/inst_clock_gen/clk_divider0__643/CO[3]
                         net (fo=1, routed)           0.000    58.116    inst_top_level/inst_clock_gen/clk_divider0__643_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.230 r  inst_top_level/inst_clock_gen/clk_divider0__644/CO[3]
                         net (fo=1, routed)           0.000    58.230    inst_top_level/inst_clock_gen/clk_divider0__644_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.344 r  inst_top_level/inst_clock_gen/clk_divider0__645/CO[3]
                         net (fo=1, routed)           0.000    58.344    inst_top_level/inst_clock_gen/clk_divider0__645_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.458 r  inst_top_level/inst_clock_gen/clk_divider0__646/CO[3]
                         net (fo=1, routed)           0.000    58.458    inst_top_level/inst_clock_gen/clk_divider0__646_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.686 r  inst_top_level/inst_clock_gen/clk_divider0__647/CO[2]
                         net (fo=55, routed)          0.771    59.456    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.313    59.769 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__648_i_4/O
                         net (fo=1, routed)           0.000    59.769    inst_top_level/inst_clock_gen/clk_divider0__656_1[0]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.319 r  inst_top_level/inst_clock_gen/clk_divider0__648/CO[3]
                         net (fo=1, routed)           0.000    60.319    inst_top_level/inst_clock_gen/clk_divider0__648_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.433 r  inst_top_level/inst_clock_gen/clk_divider0__649/CO[3]
                         net (fo=1, routed)           0.000    60.433    inst_top_level/inst_clock_gen/clk_divider0__649_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.547 r  inst_top_level/inst_clock_gen/clk_divider0__650/CO[3]
                         net (fo=1, routed)           0.000    60.547    inst_top_level/inst_clock_gen/clk_divider0__650_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.661 r  inst_top_level/inst_clock_gen/clk_divider0__651/CO[3]
                         net (fo=1, routed)           0.000    60.661    inst_top_level/inst_clock_gen/clk_divider0__651_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  inst_top_level/inst_clock_gen/clk_divider0__652/CO[3]
                         net (fo=1, routed)           0.000    60.775    inst_top_level/inst_clock_gen/clk_divider0__652_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  inst_top_level/inst_clock_gen/clk_divider0__653/CO[3]
                         net (fo=1, routed)           0.000    60.889    inst_top_level/inst_clock_gen/clk_divider0__653_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  inst_top_level/inst_clock_gen/clk_divider0__654/CO[3]
                         net (fo=1, routed)           0.000    61.003    inst_top_level/inst_clock_gen/clk_divider0__654_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.231 r  inst_top_level/inst_clock_gen/clk_divider0__655/CO[2]
                         net (fo=55, routed)          0.885    62.117    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider00_in[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.313    62.430 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/clk_divider0__656_i_4/O
                         net (fo=1, routed)           0.000    62.430    inst_top_level/inst_clock_gen/clk_divider0__664_1[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.963 r  inst_top_level/inst_clock_gen/clk_divider0__656/CO[3]
                         net (fo=1, routed)           0.000    62.963    inst_top_level/inst_clock_gen/clk_divider0__656_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.080 r  inst_top_level/inst_clock_gen/clk_divider0__657/CO[3]
                         net (fo=1, routed)           0.000    63.080    inst_top_level/inst_clock_gen/clk_divider0__657_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.197 r  inst_top_level/inst_clock_gen/clk_divider0__658/CO[3]
                         net (fo=1, routed)           0.000    63.197    inst_top_level/inst_clock_gen/clk_divider0__658_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.314 r  inst_top_level/inst_clock_gen/clk_divider0__659/CO[3]
                         net (fo=1, routed)           0.000    63.314    inst_top_level/inst_clock_gen/clk_divider0__659_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.431 r  inst_top_level/inst_clock_gen/clk_divider0__660/CO[3]
                         net (fo=1, routed)           0.000    63.431    inst_top_level/inst_clock_gen/clk_divider0__660_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.548 r  inst_top_level/inst_clock_gen/clk_divider0__661/CO[3]
                         net (fo=1, routed)           0.000    63.548    inst_top_level/inst_clock_gen/clk_divider0__661_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.665 r  inst_top_level/inst_clock_gen/clk_divider0__662/CO[3]
                         net (fo=1, routed)           0.000    63.665    inst_top_level/inst_clock_gen/clk_divider0__662_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.894 r  inst_top_level/inst_clock_gen/clk_divider0__663/CO[2]
                         net (fo=55, routed)          0.987    64.880    inst_top_level/inst_clock_gen/clk_divider0__663_i_3_0[1]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.310    65.190 r  inst_top_level/inst_clock_gen/clk_divider0__666_i_3/O
                         net (fo=1, routed)           0.000    65.190    inst_top_level/inst_clock_gen/clk_divider0__666_i_3_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.740 r  inst_top_level/inst_clock_gen/clk_divider0__666/CO[3]
                         net (fo=1, routed)           0.000    65.740    inst_top_level/inst_clock_gen/clk_divider0__666_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.854 r  inst_top_level/inst_clock_gen/clk_divider0__667/CO[3]
                         net (fo=1, routed)           0.000    65.854    inst_top_level/inst_clock_gen/clk_divider0__667_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.968 r  inst_top_level/inst_clock_gen/clk_divider0__668/CO[3]
                         net (fo=1, routed)           0.000    65.968    inst_top_level/inst_clock_gen/clk_divider0__668_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.082 r  inst_top_level/inst_clock_gen/clk_divider0__669/CO[3]
                         net (fo=1, routed)           0.000    66.082    inst_top_level/inst_clock_gen/clk_divider0__669_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.196 r  inst_top_level/inst_clock_gen/clk_divider0__670/CO[3]
                         net (fo=1, routed)           0.000    66.196    inst_top_level/inst_clock_gen/clk_divider0__670_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.353 r  inst_top_level/inst_clock_gen/clk_divider0__671/CO[1]
                         net (fo=2, routed)           0.595    66.949    inst_top_level/inst_clock_gen/clk_divider00_in[1]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.329    67.278 r  inst_top_level/inst_clock_gen/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    67.278    inst_top_level/inst_clock_gen/count1_carry_i_8_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.810 r  inst_top_level/inst_clock_gen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    67.810    inst_top_level/inst_clock_gen/count1_carry_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.924 r  inst_top_level/inst_clock_gen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.924    inst_top_level/inst_clock_gen/count1_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.038 r  inst_top_level/inst_clock_gen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    68.038    inst_top_level/inst_clock_gen/count1_carry__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.152 f  inst_top_level/inst_clock_gen/count1_carry__2/CO[3]
                         net (fo=33, routed)          0.895    69.047    inst_top_level/inst_clock_gen/count1_carry__2_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    69.171 r  inst_top_level/inst_clock_gen/count[23]_i_1/O
                         net (fo=1, routed)           0.000    69.171    inst_top_level/inst_clock_gen/p_1_in[23]
    SLICE_X36Y74         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.545    12.903    inst_top_level/inst_clock_gen/iClk
    SLICE_X36Y74         FDCE                                         r  inst_top_level/inst_clock_gen/count_reg[23]/C
                         clock pessimism              0.276    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X36Y74         FDCE (Setup_fdce_C_D)        0.031    13.175    inst_top_level/inst_clock_gen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -69.171    
  -------------------------------------------------------------------
                         slack                                -55.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X43Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/Q
                         net (fo=5, routed)           0.101     1.710    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  inst_top_level/inst_i2c_user_adc/i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     1.755    inst_top_level/inst_i2c_user_adc/i2c_rw_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X42Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/i2c_rw_reg/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     1.602    inst_top_level/inst_i2c_user_adc/i2c_rw_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/read_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.284%)  route 0.103ns (35.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X43Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/Q
                         net (fo=6, routed)           0.103     1.712    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  inst_top_level/inst_i2c_user_adc/read_en_i_1/O
                         net (fo=1, routed)           0.000     1.757    inst_top_level/inst_i2c_user_adc/read_en_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/read_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X42Y36         FDRE                                         r  inst_top_level/inst_i2c_user_adc/read_en_reg/C
                         clock pessimism             -0.502     1.481    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     1.602    inst_top_level/inst_i2c_user_adc/read_en_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.586     1.464    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y19         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.121     1.726    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[6]
    SLICE_X41Y18         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.854     1.979    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y18         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X41Y18         FDCE (Hold_fdce_C_D)         0.070     1.549    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.469    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.073     1.706    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.751 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_i_1__0_n_0
    SLICE_X43Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.502     1.482    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     1.574    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_top_level/FSM_onehot_adc_state_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/lcd_selectMode_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.563     1.441    inst_top_level/iClk
    SLICE_X32Y39         FDRE                                         r  inst_top_level/FSM_onehot_adc_state_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  inst_top_level/FSM_onehot_adc_state_sig_reg[4]/Q
                         net (fo=6, routed)           0.073     1.678    inst_top_level/FSM_onehot_adc_state_sig_reg_n_0_[4]
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.723 r  inst_top_level/lcd_selectMode_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    inst_top_level/lcd_selectMode_sig[1]
    SLICE_X33Y39         FDRE                                         r  inst_top_level/lcd_selectMode_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.831     1.956    inst_top_level/iClk
    SLICE_X33Y39         FDRE                                         r  inst_top_level/lcd_selectMode_sig_reg[1]/C
                         clock pessimism             -0.502     1.454    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.092     1.546    inst_top_level/lcd_selectMode_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.026%)  route 0.152ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.469    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y40         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.152     1.762    inst_top_level/inst_i2c_user_lcd/i2c_busy
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  inst_top_level/inst_i2c_user_lcd/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    inst_top_level/inst_i2c_user_lcd/next_state[2]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     1.987    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X42Y40         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/next_state_reg[2]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     1.628    inst_top_level/inst_i2c_user_lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.703%)  route 0.154ns (45.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.591     1.469    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y40         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.154     1.764    inst_top_level/inst_i2c_user_lcd/i2c_busy
    SLICE_X42Y40         LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  inst_top_level/inst_i2c_user_lcd/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    inst_top_level/inst_i2c_user_lcd/next_state[1]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.862     1.987    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X42Y40         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/next_state_reg[1]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     1.628    inst_top_level/inst_i2c_user_lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/pwm_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/oPWM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.563     1.441    inst_top_level/inst_pwm/iClk
    SLICE_X35Y38         FDRE                                         r  inst_top_level/inst_pwm/pwm_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_top_level/inst_pwm/pwm_sig_reg/Q
                         net (fo=2, routed)           0.123     1.705    inst_top_level/inst_pwm/pwm_o_sig
    SLICE_X33Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  inst_top_level/inst_pwm/oPWM_i_2/O
                         net (fo=1, routed)           0.000     1.750    inst_top_level/inst_pwm_n_2
    SLICE_X33Y38         FDRE                                         r  inst_top_level/oPWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.831     1.956    inst_top_level/iClk
    SLICE_X33Y38         FDRE                                         r  inst_top_level/oPWM_reg/C
                         clock pessimism             -0.480     1.476    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.091     1.567    inst_top_level/oPWM_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_top_level/inst_pwm/pwm_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/oPWM_LP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.563     1.441    inst_top_level/inst_pwm/iClk
    SLICE_X35Y38         FDRE                                         r  inst_top_level/inst_pwm/pwm_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_top_level/inst_pwm/pwm_sig_reg/Q
                         net (fo=2, routed)           0.128     1.710    inst_top_level/pwm_o_sig
    SLICE_X34Y38         FDRE                                         r  inst_top_level/oPWM_LP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.832     1.957    inst_top_level/iClk
    SLICE_X34Y38         FDRE                                         r  inst_top_level/oPWM_LP_reg/C
                         clock pessimism             -0.503     1.454    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.059     1.513    inst_top_level/oPWM_LP_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_top_level/inst_i2c_user_adc/prev_cmd_reg[0]/Q
                         net (fo=1, routed)           0.062     1.658    inst_top_level/inst_i2c_user_adc/prev_cmd[0]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.099     1.757 r  inst_top_level/inst_i2c_user_adc/cmd_change_i_1/O
                         net (fo=1, routed)           0.000     1.757    inst_top_level/inst_i2c_user_adc/cmd_change_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                         clock pessimism             -0.516     1.468    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091     1.559    inst_top_level/inst_i2c_user_adc/cmd_change_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y38    inst_top_level/clock_gen_state_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y38    inst_top_level/control_btn_pressed_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y74    inst_top_level/inst_clock_gen/count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y74    inst_top_level/inst_clock_gen/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    inst_top_level/inst_pwm/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    inst_top_level/inst_pwm/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    inst_top_level/inst_pwm/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    inst_top_level/inst_pwm/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y39    inst_top_level/FSM_onehot_adc_state_sig_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y38    inst_top_level/clock_gen_state_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y38    inst_top_level/control_btn_pressed_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y38    inst_top_level/control_btn_pressed_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y73    inst_top_level/inst_clock_gen/count_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y72    inst_top_level/inst_clock_gen/count_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.670ns (13.534%)  route 4.281ns (86.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.451    10.342    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X39Y41         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.577    12.935    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y41         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDPE (Recov_fdpe_C_PRE)     -0.567    12.724    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.670ns (13.534%)  route 4.281ns (86.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.451    10.342    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X39Y41         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.577    12.935    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y41         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDPE (Recov_fdpe_C_PRE)     -0.567    12.724    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.670ns (14.210%)  route 4.045ns (85.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.215    10.106    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y33         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.496    12.854    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y33         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.613    12.597    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.670ns (14.388%)  route 3.987ns (85.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.157    10.048    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y34         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.497    12.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y34         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.613    12.598    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.670ns (14.388%)  route 3.987ns (85.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.157    10.048    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y34         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.497    12.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y34         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.613    12.598    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.670ns (14.388%)  route 3.987ns (85.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          2.157    10.048    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y34         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.497    12.855    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y34         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.613    12.598    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.670ns (15.374%)  route 3.688ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          1.858     9.749    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y35         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.498    12.856    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y35         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.391    13.247    
                         clock uncertainty           -0.035    13.212    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.613    12.599    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.670ns (15.374%)  route 3.688ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          1.858     9.749    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y35         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.498    12.856    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y35         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[6]/C
                         clock pessimism              0.391    13.247    
                         clock uncertainty           -0.035    13.212    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.613    12.599    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.670ns (15.374%)  route 3.688ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          1.858     9.749    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y35         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.498    12.856    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y35         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.391    13.247    
                         clock uncertainty           -0.035    13.212    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.613    12.599    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.670ns (15.374%)  route 3.688ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 12.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.757     5.391    inst_top_level/inst_reset_delay/iClk
    SLICE_X42Y44         FDRE                                         r  inst_top_level/inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  inst_top_level/inst_reset_delay/oRESET_reg/Q
                         net (fo=16, routed)          1.830     7.739    inst_top_level/inst_reset_delay/oRESET
    SLICE_X35Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.891 f  inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0/O
                         net (fo=86, routed)          1.858     9.749    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/SR[0]
    SLICE_X33Y35         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         1.498    12.856    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X33Y35         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.391    13.247    
                         clock uncertainty           -0.035    13.212    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.613    12.599    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y37         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y37         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y37         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y37         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y37         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X42Y37         FDPE (Remov_fdpe_C_PRE)     -0.071     1.433    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y37         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y37         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.480     1.504    
    SLICE_X43Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.915%)  route 0.379ns (67.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.158     2.033    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X43Y37         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X43Y37         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.480     1.504    
    SLICE_X43Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.409    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.383%)  route 0.407ns (68.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.185     2.061    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X41Y37         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.859     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y37         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X41Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.409    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.204     2.079    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X41Y36         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y36         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.503    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.204     2.079    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X41Y36         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y36         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.480     1.503    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.590     1.468    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X36Y38         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_top_level/inst_i2c_user_adc/cmd_change_reg/Q
                         net (fo=9, routed)           0.221     1.830    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy_reg_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.875 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.204     2.079    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X41Y36         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=263, routed)         0.858     1.983    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X41Y36         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.503    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.668    





