{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531468155209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531468155209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:49:15 2018 " "Processing started: Fri Jul 13 15:49:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531468155209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531468155209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IIC_demo -c IIC_demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IIC_demo -c IIC_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531468155209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_8_1200mv_85c_slow.vo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_8_1200mv_85c_slow.vo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468155695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_8_1200mv_0c_slow.vo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_8_1200mv_0c_slow.vo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468155780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_min_1200mv_0c_fast.vo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_min_1200mv_0c_fast.vo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468155865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo.vo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo.vo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468155952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_8_1200mv_85c_v_slow.sdo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_8_1200mv_85c_v_slow.sdo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468156020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_8_1200mv_0c_v_slow.sdo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_8_1200mv_0c_v_slow.sdo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468156086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_min_1200mv_0c_v_fast.sdo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_min_1200mv_0c_v_fast.sdo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468156154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IIC_demo_v.sdo F:/verilog/IIC/IIC_demo/simulation/modelsim/ simulation " "Generated file IIC_demo_v.sdo in folder \"F:/verilog/IIC/IIC_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531468156220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531468156263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:49:16 2018 " "Processing ended: Fri Jul 13 15:49:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531468156263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531468156263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531468156263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531468156263 ""}
