

================================================================
== Vivado HLS Report for 'add_bias_pre_L1'
================================================================
* Date:           Sat Oct 26 22:26:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.266|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1201|  1201|  1201|  1201|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- fill    |  1200|  1200|         3|          -|          -|   400|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      31|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|      41|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      41|      96|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_3_fu_75_p2     |     +    |      0|  0|  16|           9|           1|
    |tmp_fu_69_p2     |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  31|          19|          10|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |i_reg_58           |   9|          2|    9|         18|
    |result_V_address0  |  13|          3|    9|         27|
    |result_V_d0        |  13|          3|   18|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  65|         15|   38|        106|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_3_reg_93            |   9|   0|    9|          0|
    |i_reg_58              |   9|   0|    9|          0|
    |input_V_load_reg_104  |  18|   0|   18|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  41|   0|   41|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|input_V_address0   | out |    9|  ap_memory |     input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V     |     array    |
|result_V_address0  | out |    9|  ap_memory |     result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |     result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |     result_V    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

