#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar 16 13:54:51 2022
# Process ID: 2312
# Current directory: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1
# Command line: vivado.exe -log design_1_nnlayer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nnlayer_0_0.tcl
# Log file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/design_1_nnlayer_0_0.vds
# Journal file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1\vivado.jou
# Running On: DESKTOP-IFL7HB3, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source design_1_nnlayer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.020 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/HLS_Project'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.cache/ip 
Command: synth_design -top design_1_nnlayer_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_nnlayer_0_0' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/synth/design_1_nnlayer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'nnlayer' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer.v:12]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_flow_control_loop_pipe_sequential_init' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_flow_control_loop_pipe_sequential_init' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi_ram' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi_ram__parameterized0' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi_ram__parameterized0' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi_ram__parameterized1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi_ram__parameterized1' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:783]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:386]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:454]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_16ns_16ns_32_4_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_16ns_16ns_32_4_1' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_nnlayer_0_0' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/synth/design_1_nnlayer_0_0.v:58]
WARNING: [Synth 8-7129] Port rst in module nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[14] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[13] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[12] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[11] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[10] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[9] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[8] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[7] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[6] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[5] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[4] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[3] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[2] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[1] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[0] in module nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1361.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1361.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/constraints/nnlayer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/constraints/nnlayer_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1433.512 ; gain = 6.211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_reg_119_reg' and it is trimmed from '16' to '8' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1.v:143]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "nnlayer_control_s_axi_ram__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 42    
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 31    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/2a29/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:30]
DSP Report: Generating DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U12/nnlayer_mul_mul_16ns_16ns_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98/mac_muladd_16s_16s_24ns_24_4_1_U4/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst/control_s_axi_U/int_output_r/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6841] Block RAM (control_s_axi_U/int_weights/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_input_r/mem_reg  | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_output_r/mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_bias/mem_reg     | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_weights/mem_reg  | 32 K x 32(READ_FIRST)  | W | R | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nnlayer                                        | (A2*B2)'      | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A2*B2)')' | 17     | 17     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1433.512 ; gain = 72.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1478.105 ; gain = 117.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | control_s_axi_U/int_input_r/mem_reg  | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_output_r/mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_bias/mem_reg     | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | control_s_axi_U/int_weights/mem_reg  | 32 K x 32(READ_FIRST)  | W | R | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_input_r/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_input_r/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_output_r/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_output_r/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_bias/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_weights/mem_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    41|
|2     |DSP48E1  |     2|
|4     |LUT1     |    19|
|5     |LUT2     |    73|
|6     |LUT3     |   167|
|7     |LUT4     |    80|
|8     |LUT5     |   176|
|9     |LUT6     |   197|
|10    |MUXF7    |    11|
|11    |RAMB36E1 |    35|
|14    |FDRE     |   357|
|15    |FDSE     |    23|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1488.188 ; gain = 54.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1488.188 ; gain = 127.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1492.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1496.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5c4e7c90
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1496.555 ; gain = 135.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/design_1_nnlayer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_nnlayer_0_0, cache-ID = 2e1b5e83a294582f
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_0_synth_1/design_1_nnlayer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_nnlayer_0_0_utilization_synth.rpt -pb design_1_nnlayer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 13:56:00 2022...
