// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/11/2024 22:09:53"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc_memory_top (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~0 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~1 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~2 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~3 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clk_div|counter[0]~32_combout ;
wire \clk_div|counter[0]~33 ;
wire \clk_div|counter[1]~34_combout ;
wire \clk_div|counter[1]~35 ;
wire \clk_div|counter[2]~36_combout ;
wire \clk_div|counter[2]~37 ;
wire \clk_div|counter[3]~38_combout ;
wire \clk_div|counter[3]~39 ;
wire \clk_div|counter[4]~40_combout ;
wire \clk_div|counter[4]~41 ;
wire \clk_div|counter[5]~42_combout ;
wire \clk_div|counter[5]~43 ;
wire \clk_div|counter[6]~44_combout ;
wire \clk_div|counter[6]~45 ;
wire \clk_div|counter[7]~46_combout ;
wire \clk_div|counter[7]~47 ;
wire \clk_div|counter[8]~48_combout ;
wire \clk_div|counter[8]~49 ;
wire \clk_div|counter[9]~50_combout ;
wire \clk_div|counter[9]~51 ;
wire \clk_div|counter[10]~52_combout ;
wire \clk_div|counter[10]~53 ;
wire \clk_div|counter[11]~54_combout ;
wire \clk_div|counter[11]~55 ;
wire \clk_div|counter[12]~56_combout ;
wire \clk_div|counter[12]~57 ;
wire \clk_div|counter[13]~58_combout ;
wire \clk_div|counter[13]~59 ;
wire \clk_div|counter[14]~60_combout ;
wire \clk_div|counter[14]~61 ;
wire \clk_div|counter[15]~62_combout ;
wire \clk_div|counter[15]~63 ;
wire \clk_div|counter[16]~64_combout ;
wire \clk_div|counter[16]~65 ;
wire \clk_div|counter[17]~66_combout ;
wire \clk_div|counter[17]~67 ;
wire \clk_div|counter[18]~68_combout ;
wire \clk_div|counter[18]~69 ;
wire \clk_div|counter[19]~70_combout ;
wire \clk_div|counter[19]~71 ;
wire \clk_div|counter[20]~72_combout ;
wire \clk_div|counter[20]~73 ;
wire \clk_div|counter[21]~74_combout ;
wire \clk_div|LessThan0~9_combout ;
wire \clk_div|LessThan0~3_combout ;
wire \clk_div|LessThan0~4_combout ;
wire \clk_div|LessThan0~5_combout ;
wire \clk_div|LessThan0~6_combout ;
wire \clk_div|LessThan0~7_combout ;
wire \clk_div|LessThan0~8_combout ;
wire \clk_div|counter[21]~75 ;
wire \clk_div|counter[22]~76_combout ;
wire \clk_div|counter[22]~77 ;
wire \clk_div|counter[23]~78_combout ;
wire \clk_div|counter[23]~79 ;
wire \clk_div|counter[24]~80_combout ;
wire \clk_div|counter[24]~81 ;
wire \clk_div|counter[25]~82_combout ;
wire \clk_div|LessThan0~0_combout ;
wire \clk_div|counter[25]~83 ;
wire \clk_div|counter[26]~84_combout ;
wire \clk_div|counter[26]~85 ;
wire \clk_div|counter[27]~86_combout ;
wire \clk_div|counter[27]~87 ;
wire \clk_div|counter[28]~88_combout ;
wire \clk_div|counter[28]~89 ;
wire \clk_div|counter[29]~90_combout ;
wire \clk_div|LessThan0~1_combout ;
wire \clk_div|counter[29]~91 ;
wire \clk_div|counter[30]~92_combout ;
wire \clk_div|counter[30]~93 ;
wire \clk_div|counter[31]~94_combout ;
wire \clk_div|LessThan0~2_combout ;
wire \clk_div|LessThan0~10_combout ;
wire \clk_div|clk_out~0_combout ;
wire \clk_div|clk_out~q ;
wire \clk_div|clk_out~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ;
wire \processor|next_PC[1]~19 ;
wire \processor|next_PC[2]~21 ;
wire \processor|next_PC[3]~23 ;
wire \processor|next_PC[4]~25 ;
wire \processor|next_PC[5]~27 ;
wire \processor|next_PC[6]~29 ;
wire \processor|next_PC[7]~30_combout ;
wire \processor|next_PC[7]~feeder_combout ;
wire \processor|Add1~1 ;
wire \processor|Add1~3 ;
wire \processor|Add1~5 ;
wire \processor|Add1~7 ;
wire \processor|Add1~9 ;
wire \processor|Add1~11 ;
wire \processor|Add1~12_combout ;
wire \processor|counter|WideNor2~combout ;
wire \processor|counter|current_state.1000~q ;
wire \processor|counter|WideNor0~0_combout ;
wire \processor|counter|current_state.0010~q ;
wire \processor|counter|WideNor1~combout ;
wire \processor|counter|current_state.0100~0_combout ;
wire \processor|counter|current_state.0100~q ;
wire \processor|counter|always1~0_combout ;
wire \processor|counter|current_state.0001~q ;
wire \processor|enable_reg[6]~0_combout ;
wire \processor|reg_IR|Q~4_combout ;
wire \SW[9]~input_o ;
wire \processor|enable_ir~q ;
wire \processor|reg_IR|Q[5]~1_combout ;
wire \processor|reg_IR|Q~5_combout ;
wire \processor|reg_IR|Q~3_combout ;
wire \processor|Mux0~0_combout ;
wire \processor|WideOr2~0_combout ;
wire \processor|Mux4~0_combout ;
wire \processor|sel[3]~2_combout ;
wire \processor|sel[3]~3_combout ;
wire \processor|enable_reg_A~0_combout ;
wire \processor|sel[3]~4_combout ;
wire \processor|sel[3]~5_combout ;
wire \processor|sel[3]~6_combout ;
wire \processor|sel[3]~7_combout ;
wire \processor|sel[3]~8_combout ;
wire \processor|reg_IR|Q~9_combout ;
wire \processor|reg_IR|Q~8_combout ;
wire \processor|Mux5~0_combout ;
wire \processor|Mux5~1_combout ;
wire \processor|sel[2]~0_combout ;
wire \processor|sel[2]~1_combout ;
wire \processor|reg_IR|Q~0_combout ;
wire \processor|reg_IR|Q~2_combout ;
wire \processor|Mux7~0_combout ;
wire \processor|mux|Mux8~0_combout ;
wire \processor|alu_op~1_combout ;
wire \processor|mux|Mux8~8_combout ;
wire \processor|alu_op~0_combout ;
wire \processor|alu|Add0~36_combout ;
wire \processor|reg_IR|Q~7_combout ;
wire \processor|enable_reg[6]~1_combout ;
wire \processor|enable_reg[6]~2_combout ;
wire \processor|Selector5~0_combout ;
wire \processor|reg_R2|Q[9]~0_combout ;
wire \processor|Selector4~0_combout ;
wire \processor|reg_R3|Q[13]~0_combout ;
wire \processor|Selector6~0_combout ;
wire \processor|reg_R1|Q[0]~0_combout ;
wire \processor|Selector7~0_combout ;
wire \processor|reg_R0|Q[10]~1_combout ;
wire \processor|mux|Mux13~2_combout ;
wire \processor|mux|Mux13~3_combout ;
wire \processor|enable_reg_A~1_combout ;
wire \processor|enable_reg_A~q ;
wire \processor|reg_A|Q[4]~0_combout ;
wire \processor|Selector2~0_combout ;
wire \processor|reg_R5|Q[14]~0_combout ;
wire \processor|Selector0~0_combout ;
wire \processor|reg_R7|Q[3]~0_combout ;
wire \processor|Selector1~0_combout ;
wire \processor|reg_R6|Q[4]~0_combout ;
wire \processor|Selector3~0_combout ;
wire \processor|reg_R4|Q[3]~0_combout ;
wire \processor|mux|Mux15~0_combout ;
wire \processor|mux|Mux15~1_combout ;
wire \processor|reg_A|Q[0]~_Duplicate_1_q ;
wire \processor|mux|Mux14~0_combout ;
wire \processor|mux|Mux14~1_combout ;
wire \processor|mux|Mux14~2_combout ;
wire \processor|mux|Mux14~3_combout ;
wire \processor|alu|ShiftLeft0~2_combout ;
wire \processor|alu|ShiftLeft0~3_combout ;
wire \processor|reg_R0|Q~4_combout ;
wire \processor|mux|Mux11~0_combout ;
wire \processor|mux|Mux11~1_combout ;
wire \processor|mux|Mux9~2_combout ;
wire \processor|mux|Mux9~3_combout ;
wire \processor|reg_R6|Q[6]~feeder_combout ;
wire \processor|mux|Mux9~0_combout ;
wire \processor|mux|Mux9~1_combout ;
wire \processor|mux|Mux9~4_combout ;
wire \processor|alu|ShiftLeft0~4_combout ;
wire \processor|alu|ShiftLeft0~5_combout ;
wire \processor|alu|ShiftLeft0~18_combout ;
wire \processor|alu|ShiftLeft0~19_combout ;
wire \processor|alu|ShiftLeft0~20_combout ;
wire \processor|mux|Mux8~3_combout ;
wire \processor|mux|Mux8~4_combout ;
wire \processor|mux|Mux7~2_combout ;
wire \processor|mux|Mux7~3_combout ;
wire \processor|mux|Mux7~0_combout ;
wire \processor|mux|Mux7~1_combout ;
wire \processor|mux|Mux7~4_combout ;
wire \processor|alu|ShiftLeft0~12_combout ;
wire \processor|alu|ShiftLeft0~11_combout ;
wire \processor|alu|ShiftLeft0~25_combout ;
wire \processor|reg_A|Q[3]~_Duplicate_1_q ;
wire \processor|reg_G|Q[11]~27_combout ;
wire \processor|reg_R2|Q[9]~feeder_combout ;
wire \processor|reg_R1|Q[9]~feeder_combout ;
wire \processor|mux|Mux6~2_combout ;
wire \processor|mux|Mux6~3_combout ;
wire \processor|alu|Add0~29_combout ;
wire \processor|reg_A|Q[9]~_Duplicate_1_q ;
wire \processor|alu|Add0~26_combout ;
wire \processor|reg_A|Q[8]~_Duplicate_1_q ;
wire \processor|reg_A|Q[7]~_Duplicate_1_q ;
wire \processor|alu|Add0~23_combout ;
wire \processor|alu|Add0~20_combout ;
wire \processor|reg_A|Q[6]~_Duplicate_1_q ;
wire \processor|reg_A|Q[5]~_Duplicate_1_q ;
wire \processor|alu|Add0~17_combout ;
wire \processor|alu|Add0~14_combout ;
wire \processor|reg_A|Q[4]~_Duplicate_1_q ;
wire \processor|alu|Add0~11_combout ;
wire \processor|alu|Add0~8_combout ;
wire \processor|alu|Add0~5_combout ;
wire \processor|alu|Add0~0_combout ;
wire \processor|alu|Add0~2_cout ;
wire \processor|alu|Add0~4 ;
wire \processor|alu|Add0~7 ;
wire \processor|alu|Add0~10 ;
wire \processor|alu|Add0~13 ;
wire \processor|alu|Add0~16 ;
wire \processor|alu|Add0~19 ;
wire \processor|alu|Add0~22 ;
wire \processor|alu|Add0~25 ;
wire \processor|alu|Add0~28 ;
wire \processor|alu|Add0~30_combout ;
wire \processor|reg_G|Q[11]~28_combout ;
wire \processor|alu|ShiftLeft0~28_combout ;
wire \processor|alu|ShiftLeft0~29_combout ;
wire \processor|alu|ShiftLeft0~26_combout ;
wire \processor|alu|ShiftLeft0~30_combout ;
wire \processor|reg_G|Q~31_combout ;
wire \processor|reg_H|Q~6_combout ;
wire \processor|reg_G|Q[13]~45_combout ;
wire \processor|alu|ShiftLeft0~38_combout ;
wire \processor|reg_G|Q[13]~46_combout ;
wire \processor|alu|ShiftLeft0~35_combout ;
wire \processor|reg_G|Q~49_combout ;
wire \processor|alu|ShiftLeft0~22_combout ;
wire \processor|alu|ShiftLeft0~27_combout ;
wire \processor|alu|ShiftLeft0~13_combout ;
wire \processor|alu|ShiftLeft0~10_combout ;
wire \processor|alu|ShiftLeft0~14_combout ;
wire \processor|reg_G|Q~50_combout ;
wire \processor|mux|Mux2~4_combout ;
wire \processor|mux|Mux2~5_combout ;
wire \processor|alu|ShiftLeft0~16_combout ;
wire \processor|alu|ShiftLeft0~17_combout ;
wire \processor|alu|ShiftLeft0~31_combout ;
wire \processor|reg_G|Q~47_combout ;
wire \processor|alu|ShiftLeft0~37_combout ;
wire \processor|reg_G|Q~48_combout ;
wire \processor|mux|Mux1~2_combout ;
wire \processor|mux|Mux1~3_combout ;
wire \processor|reg_R2|Q[14]~feeder_combout ;
wire \processor|mux|Mux1~4_combout ;
wire \processor|mux|Mux1~5_combout ;
wire \processor|mux|Mux1~6_combout ;
wire \processor|reg_G|Q[15]~38_combout ;
wire \processor|reg_A|Q[14]~_Duplicate_1_q ;
wire \processor|alu|Add0~33_combout ;
wire \processor|alu|Add0~34_combout ;
wire \processor|reg_A|Q[13]~_Duplicate_1_q ;
wire \processor|reg_A|Q[12]~_Duplicate_1_q ;
wire \processor|alu|Add0~35_combout ;
wire \processor|alu|Add0~41 ;
wire \processor|alu|Add0~43 ;
wire \processor|alu|Add0~45 ;
wire \processor|alu|Add0~46_combout ;
wire \processor|reg_G|Q[15]~37_combout ;
wire \processor|reg_G|Q[15]~33_combout ;
wire \processor|reg_G|Q[15]~34_combout ;
wire \processor|mux|Mux0~8_combout ;
wire \processor|reg_G|Q~35_combout ;
wire \processor|mux|Mux1~8_combout ;
wire \processor|alu|ShiftLeft0~32_combout ;
wire \processor|alu|ShiftLeft0~33_combout ;
wire \processor|alu|ShiftLeft0~34_combout ;
wire \processor|reg_G|Q~36_combout ;
wire \processor|mux|Mux14~6_combout ;
wire \processor|mux|Mux13~6_combout ;
wire \processor|mux|Mux12~6_combout ;
wire \processor|mux|Mux11~6_combout ;
wire \processor|mux|Mux10~6_combout ;
wire \processor|mux|Mux9~6_combout ;
wire \processor|mux|Mux8~7_combout ;
wire \processor|mux|Mux7~6_combout ;
wire \processor|mux|Mux6~6_combout ;
wire \processor|mux|Mux5~8_combout ;
wire \processor|mux|Mux4~8_combout ;
wire \processor|mux|Mux3~8_combout ;
wire \processor|mux|Mux2~8_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~0 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~1 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~2 ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~3 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \processor|alu|Add0~32_combout ;
wire \processor|reg_A|Q[15]~_Duplicate_1_q ;
wire \processor|alu|Add0~47 ;
wire \processor|alu|Add0~48_combout ;
wire \processor|reg_G|Q~39_combout ;
wire \processor|alu|ShiftLeft0~23_combout ;
wire \processor|alu|ShiftLeft0~8_combout ;
wire \processor|alu|ShiftLeft0~7_combout ;
wire \processor|alu|ShiftLeft0~21_combout ;
wire \processor|alu|ShiftLeft0~24_combout ;
wire \processor|reg_G|Q~40_combout ;
wire \processor|enableG~2_combout ;
wire \processor|enableG~q ;
wire \processor|reg_G|Q[3]~26_combout ;
wire \processor|mux|Mux0~4_combout ;
wire \processor|reg_R2|Q[15]~feeder_combout ;
wire \processor|mux|Mux0~5_combout ;
wire \processor|mux|Mux0~6_combout ;
wire \processor|mux|Mux0~2_combout ;
wire \processor|reg_R5|Q[15]~feeder_combout ;
wire \processor|mux|Mux0~3_combout ;
wire \processor|mux|Mux0~7_combout ;
wire \processor|reg_H|Q~0_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \processor|reg_G|Q~41_combout ;
wire \processor|alu|ShiftLeft0~36_combout ;
wire \processor|reg_G|Q~42_combout ;
wire \processor|reg_G|Q~43_combout ;
wire \processor|reg_G|Q~44_combout ;
wire \processor|mux|Mux1~7_combout ;
wire \processor|reg_H|Q~2_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \processor|reg_G|Q~57_combout ;
wire \processor|alu|Add0~44_combout ;
wire \processor|reg_G|Q~58_combout ;
wire \processor|mux|Mux2~6_combout ;
wire \processor|mux|Mux2~2_combout ;
wire \processor|reg_R5|Q[13]~feeder_combout ;
wire \processor|mux|Mux2~3_combout ;
wire \processor|mux|Mux2~7_combout ;
wire \processor|reg_H|Q~3_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \processor|reg_G|Q~59_combout ;
wire \processor|alu|Add0~42_combout ;
wire \processor|reg_G|Q~60_combout ;
wire \processor|reg_R6|Q[12]~feeder_combout ;
wire \processor|mux|Mux3~2_combout ;
wire \processor|mux|Mux3~3_combout ;
wire \processor|mux|Mux3~4_combout ;
wire \processor|mux|Mux3~5_combout ;
wire \processor|mux|Mux3~6_combout ;
wire \processor|mux|Mux3~7_combout ;
wire \processor|reg_H|Q~4_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \processor|reg_G|Q~32_combout ;
wire \processor|reg_G|Q~56_combout ;
wire \processor|mux|Mux6~4_combout ;
wire \processor|mux|Mux6~0_combout ;
wire \processor|mux|Mux6~1_combout ;
wire \processor|mux|Mux6~5_combout ;
wire \processor|reg_R0|Q~10_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \processor|reg_G|Q~29_combout ;
wire \processor|reg_G|Q~30_combout ;
wire \processor|alu|Add0~27_combout ;
wire \processor|reg_G|Q~55_combout ;
wire \processor|mux|Mux7~5_combout ;
wire \processor|reg_R0|Q~9_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \processor|reg_G|Q[7]~7_combout ;
wire \processor|alu|Add0~24_combout ;
wire \processor|reg_G|Q[3]~24_combout ;
wire \processor|reg_G|Q[3]~25_combout ;
wire \processor|mux|Mux8~5_combout ;
wire \processor|mux|Mux8~1_combout ;
wire \processor|mux|Mux8~2_combout ;
wire \processor|mux|Mux8~6_combout ;
wire \processor|reg_R0|Q~8_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \processor|reg_G|Q[6]~6_combout ;
wire \processor|alu|Add0~21_combout ;
wire \processor|mux|Mux9~5_combout ;
wire \processor|reg_R0|Q~7_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \processor|reg_G|Q[5]~5_combout ;
wire \processor|alu|Add0~18_combout ;
wire \processor|mux|Mux10~2_combout ;
wire \processor|mux|Mux10~3_combout ;
wire \processor|mux|Mux10~4_combout ;
wire \processor|reg_R6|Q[5]~feeder_combout ;
wire \processor|mux|Mux10~0_combout ;
wire \processor|reg_R5|Q[5]~feeder_combout ;
wire \processor|mux|Mux10~1_combout ;
wire \processor|mux|Mux10~5_combout ;
wire \processor|reg_R0|Q~6_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \processor|reg_G|Q[4]~4_combout ;
wire \processor|alu|Add0~15_combout ;
wire \processor|mux|Mux11~2_combout ;
wire \processor|mux|Mux11~3_combout ;
wire \processor|mux|Mux11~4_combout ;
wire \processor|mux|Mux11~5_combout ;
wire \processor|reg_R0|Q~5_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \processor|reg_G|Q[1]~1_combout ;
wire \processor|alu|Add0~6_combout ;
wire \processor|mux|Mux14~4_combout ;
wire \processor|mux|Mux14~5_combout ;
wire \processor|reg_R0|Q~2_combout ;
wire \processor|reg_A|Q[1]~_Duplicate_1_q ;
wire \processor|alu|ShiftLeft0~1_combout ;
wire \processor|alu|Mult0|auto_generated|mac_out2~dataout ;
wire \processor|reg_G|Q[0]~0_combout ;
wire \processor|alu|Add0~3_combout ;
wire \processor|mux|Mux15~2_combout ;
wire \processor|mux|Mux15~3_combout ;
wire \processor|mux|Mux15~4_combout ;
wire \processor|mux|Mux15~5_combout ;
wire \processor|reg_R0|Q~0_combout ;
wire \processor|alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \processor|alu|ShiftLeft0~6_combout ;
wire \processor|reg_G|Q[2]~2_combout ;
wire \processor|alu|Add0~9_combout ;
wire \processor|mux|Mux13~4_combout ;
wire \processor|reg_R6|Q[2]~feeder_combout ;
wire \processor|mux|Mux13~0_combout ;
wire \processor|mux|Mux13~1_combout ;
wire \processor|mux|Mux13~5_combout ;
wire \processor|reg_R0|Q~3_combout ;
wire \processor|reg_A|Q[2]~_Duplicate_1_q ;
wire \processor|alu|ShiftLeft0~0_combout ;
wire \processor|alu|ShiftLeft0~9_combout ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \processor|reg_G|Q[3]~3_combout ;
wire \processor|alu|Add0~12_combout ;
wire \processor|reg_R1|Q[3]~feeder_combout ;
wire \processor|mux|Mux12~2_combout ;
wire \processor|mux|Mux12~3_combout ;
wire \processor|mux|Mux12~4_combout ;
wire \processor|mux|Mux12~0_combout ;
wire \processor|mux|Mux12~1_combout ;
wire \processor|mux|Mux12~5_combout ;
wire \processor|alu|ShiftLeft0~15_combout ;
wire \processor|alu|ShiftLeft0~40_combout ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \processor|reg_G|Q~53_combout ;
wire \processor|reg_G|Q~54_combout ;
wire \processor|reg_A|Q[10]~_Duplicate_1feeder_combout ;
wire \processor|reg_A|Q[10]~_Duplicate_1_q ;
wire \processor|alu|Add0~31 ;
wire \processor|alu|Add0~38_combout ;
wire \processor|reg_G|Q~62_combout ;
wire \processor|reg_R6|Q[10]~feeder_combout ;
wire \processor|mux|Mux5~2_combout ;
wire \processor|mux|Mux5~3_combout ;
wire \processor|reg_R2|Q[10]~feeder_combout ;
wire \processor|mux|Mux5~4_combout ;
wire \processor|mux|Mux5~5_combout ;
wire \processor|mux|Mux5~6_combout ;
wire \processor|mux|Mux5~7_combout ;
wire \processor|alu|Add0~37_combout ;
wire \processor|alu|Add0~39 ;
wire \processor|alu|Add0~40_combout ;
wire \processor|alu|ShiftLeft0~39_combout ;
wire \processor|reg_G|Q~51_combout ;
wire \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \processor|reg_G|Q~52_combout ;
wire \processor|reg_G|Q~61_combout ;
wire \processor|reg_R1|Q[11]~feeder_combout ;
wire \processor|mux|Mux4~4_combout ;
wire \processor|reg_R2|Q[11]~feeder_combout ;
wire \processor|mux|Mux4~5_combout ;
wire \processor|mux|Mux4~6_combout ;
wire \processor|mux|Mux4~2_combout ;
wire \processor|mux|Mux4~3_combout ;
wire \processor|mux|Mux4~7_combout ;
wire \processor|reg_H|Q~5_combout ;
wire \processor|reg_A|Q[11]~_Duplicate_1_q ;
wire \processor|next_PC[14]~48_combout ;
wire \processor|next_PC[14]~46_combout ;
wire \processor|next_PC[14]~47_combout ;
wire \processor|next_PC[14]~49_combout ;
wire \processor|next_PC[14]~50_combout ;
wire \processor|next_PC[14]~52_combout ;
wire \processor|next_PC[14]~51_combout ;
wire \processor|next_PC[14]~53_combout ;
wire \processor|reg_PC|Q~9_combout ;
wire \processor|enable_PC~0_combout ;
wire \processor|enable_PC~q ;
wire \processor|reg_PC|Q[5]~1_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ;
wire \processor|next_PC[6]~28_combout ;
wire \processor|next_PC[6]~feeder_combout ;
wire \processor|Add1~10_combout ;
wire \processor|reg_PC|Q~8_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \processor|next_PC[5]~26_combout ;
wire \processor|next_PC[5]~feeder_combout ;
wire \processor|Add1~8_combout ;
wire \processor|reg_PC|Q~7_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ;
wire \processor|next_PC[4]~24_combout ;
wire \processor|next_PC[4]~feeder_combout ;
wire \processor|Add1~6_combout ;
wire \processor|reg_PC|Q~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \processor|next_PC[3]~22_combout ;
wire \processor|next_PC[3]~feeder_combout ;
wire \processor|Add1~4_combout ;
wire \processor|reg_PC|Q~5_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \processor|next_PC[2]~20_combout ;
wire \processor|next_PC[2]~feeder_combout ;
wire \processor|Add1~2_combout ;
wire \processor|reg_PC|Q~4_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \processor|next_PC[0]~16_combout ;
wire \processor|next_PC[0]~feeder_combout ;
wire \processor|reg_PC|Q~16_combout ;
wire \processor|next_PC[0]~17 ;
wire \processor|next_PC[1]~18_combout ;
wire \processor|next_PC[1]~feeder_combout ;
wire \processor|Add1~0_combout ;
wire \processor|reg_PC|Q~3_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ;
wire \processor|next_PC[7]~31 ;
wire \processor|next_PC[8]~32_combout ;
wire \processor|next_PC[8]~feeder_combout ;
wire \processor|Add1~13 ;
wire \processor|Add1~14_combout ;
wire \processor|reg_PC|Q~10_combout ;
wire \processor|next_PC[8]~33 ;
wire \processor|next_PC[9]~34_combout ;
wire \processor|next_PC[9]~feeder_combout ;
wire \processor|Add1~15 ;
wire \processor|Add1~16_combout ;
wire \processor|reg_PC|Q~11_combout ;
wire \processor|next_PC[9]~35 ;
wire \processor|next_PC[10]~36_combout ;
wire \processor|next_PC[10]~feeder_combout ;
wire \processor|Add1~17 ;
wire \processor|Add1~18_combout ;
wire \processor|reg_PC|Q~12_combout ;
wire \processor|next_PC[10]~37 ;
wire \processor|next_PC[11]~38_combout ;
wire \processor|next_PC[11]~feeder_combout ;
wire \processor|Add1~19 ;
wire \processor|Add1~20_combout ;
wire \processor|reg_PC|Q~13_combout ;
wire \processor|next_PC[11]~39 ;
wire \processor|next_PC[12]~40_combout ;
wire \processor|next_PC[12]~feeder_combout ;
wire \processor|Add1~21 ;
wire \processor|Add1~22_combout ;
wire \processor|reg_PC|Q~14_combout ;
wire \processor|next_PC[12]~41 ;
wire \processor|next_PC[13]~42_combout ;
wire \processor|next_PC[13]~feeder_combout ;
wire \processor|Add1~23 ;
wire \processor|Add1~24_combout ;
wire \processor|reg_PC|Q~15_combout ;
wire \processor|next_PC[13]~43 ;
wire \processor|next_PC[14]~45 ;
wire \processor|next_PC[15]~54_combout ;
wire \processor|next_PC[15]~feeder_combout ;
wire \processor|Add1~25 ;
wire \processor|Add1~27 ;
wire \processor|Add1~28_combout ;
wire \processor|reg_PC|Q~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ;
wire \processor|next_PC[14]~44_combout ;
wire \processor|next_PC[14]~feeder_combout ;
wire \processor|Add1~26_combout ;
wire \processor|reg_PC|Q~0_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \processor|reg_IR|Q~6_combout ;
wire \processor|Mux6~0_combout ;
wire \processor|mux|Mux15~6_combout ;
wire \processor|enable_display~0_combout ;
wire \processor|enable_display~q ;
wire \processor|reg_H|Q[9]~1_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \processor|reg_H|Q[14]~feeder_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ;
wire \processor|reg_H|Q[8]~feeder_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ;
wire \processor|reg_H|Q[6]~feeder_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ;
wire \hex0|HEX[0]~0_combout ;
wire \hex0|HEX[1]~1_combout ;
wire \hex0|HEX[2]~2_combout ;
wire \hex0|HEX[5]~3_combout ;
wire \hex0|HEX[6]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188_combout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ;
wire \hex1|HEX[0]~0_combout ;
wire \hex1|HEX[1]~1_combout ;
wire \hex1|HEX[2]~2_combout ;
wire \hex1|HEX[5]~3_combout ;
wire \hex1|HEX[6]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154_combout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ;
wire \hex2|HEX[0]~0_combout ;
wire \hex2|HEX[1]~1_combout ;
wire \hex2|HEX[2]~2_combout ;
wire \hex2|HEX[5]~3_combout ;
wire \hex2|HEX[6]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104_combout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ;
wire \hex3|HEX[0]~0_combout ;
wire \hex3|HEX[1]~1_combout ;
wire \hex3|HEX[2]~2_combout ;
wire \hex3|HEX[5]~3_combout ;
wire \hex3|HEX[6]~4_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52_combout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ;
wire \hex4|HEX[0]~0_combout ;
wire \hex4|HEX[1]~1_combout ;
wire \hex4|HEX[2]~2_combout ;
wire \hex4|HEX[5]~3_combout ;
wire \hex5|HEX[0]~0_combout ;
wire \hex5|HEX[1]~1_combout ;
wire \hex5|HEX[5]~2_combout ;
wire \hex5|HEX[6]~3_combout ;
wire [15:0] \processor|reg_G|Q ;
wire [6:0] \hex0|HEX ;
wire [3:0] \processor|sel ;
wire [15:0] \processor|reg_R4|Q ;
wire [15:0] \processor|reg_PC|Q ;
wire [31:0] \clk_div|counter ;
wire [15:0] \processor|next_PC ;
wire [15:0] \processor|reg_R5|Q ;
wire [15:0] \processor|reg_R6|Q ;
wire [15:0] \processor|reg_R7|Q ;
wire [7:0] \processor|enable_reg ;
wire [15:0] \processor|reg_R2|Q ;
wire [6:0] \hex5|HEX ;
wire [15:0] \processor|reg_R1|Q ;
wire [15:0] \processor|reg_R0|Q ;
wire [15:0] \processor|reg_R3|Q ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a ;
wire [15:0] \processor|reg_H|Q ;
wire [6:0] \hex1|HEX ;
wire [6:0] \hex2|HEX ;
wire [6:0] \hex3|HEX ;
wire [6:0] \hex4|HEX ;
wire [8:0] \processor|reg_IR|Q ;
wire [2:0] \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w ;
wire [2:0] \processor|alu_op ;
wire [1:0] \instruction_memory|altsyncram_component|auto_generated|address_reg_a ;

wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \instruction_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [35:0] \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \instruction_memory|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \instruction_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \processor|alu|Mult0|auto_generated|mac_out2~0  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \processor|alu|Mult0|auto_generated|mac_out2~1  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \processor|alu|Mult0|auto_generated|mac_out2~2  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \processor|alu|Mult0|auto_generated|mac_out2~3  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \processor|alu|Mult0|auto_generated|mac_out2~dataout  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT1  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT2  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT3  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT4  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT5  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT6  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT7  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT8  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT9  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT10  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT11  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT12  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT13  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT14  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT15  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT16  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT17  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT24  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT25  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT26  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT27  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT28  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT29  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT30  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT31  = \processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \processor|alu|Mult0|auto_generated|mac_mult1~0  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \processor|alu|Mult0|auto_generated|mac_mult1~1  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \processor|alu|Mult0|auto_generated|mac_mult1~2  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \processor|alu|Mult0|auto_generated|mac_mult1~3  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \processor|alu|Mult0|auto_generated|mac_mult1~dataout  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT24  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT25  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT26  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT27  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT28  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT29  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT30  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT31  = \processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\processor|mux|Mux15~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\processor|mux|Mux14~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\processor|mux|Mux13~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\processor|mux|Mux12~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\processor|mux|Mux11~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\processor|mux|Mux10~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\processor|mux|Mux9~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\processor|mux|Mux8~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\processor|mux|Mux7~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\processor|mux|Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\hex0|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(!\hex0|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\hex0|HEX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\hex0|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\hex0|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\hex0|HEX[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(\hex0|HEX[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(!\hex1|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(!\hex1|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\hex1|HEX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\hex1|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\hex1|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\hex1|HEX[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(\hex1|HEX[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(!\hex2|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(!\hex2|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\hex2|HEX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\hex2|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\hex2|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\hex2|HEX[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\hex2|HEX[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(!\hex3|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(!\hex3|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\hex3|HEX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\hex3|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\hex3|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\hex3|HEX[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(\hex3|HEX[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(!\hex4|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(!\hex4|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\hex4|HEX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\hex4|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\hex4|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\hex4|HEX[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(\hex4|HEX [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(!\hex5|HEX[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(!\hex5|HEX[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(!\processor|counter|WideNor1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\hex5|HEX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\hex5|HEX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\hex5|HEX[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\hex5|HEX[6]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
fiftyfivenm_lcell_comb \clk_div|counter[0]~32 (
// Equation(s):
// \clk_div|counter[0]~32_combout  = \clk_div|counter [0] $ (VCC)
// \clk_div|counter[0]~33  = CARRY(\clk_div|counter [0])

	.dataa(gnd),
	.datab(\clk_div|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_div|counter[0]~32_combout ),
	.cout(\clk_div|counter[0]~33 ));
// synopsys translate_off
defparam \clk_div|counter[0]~32 .lut_mask = 16'h33CC;
defparam \clk_div|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \clk_div|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[0] .is_wysiwyg = "true";
defparam \clk_div|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
fiftyfivenm_lcell_comb \clk_div|counter[1]~34 (
// Equation(s):
// \clk_div|counter[1]~34_combout  = (\clk_div|counter [1] & (!\clk_div|counter[0]~33 )) # (!\clk_div|counter [1] & ((\clk_div|counter[0]~33 ) # (GND)))
// \clk_div|counter[1]~35  = CARRY((!\clk_div|counter[0]~33 ) # (!\clk_div|counter [1]))

	.dataa(gnd),
	.datab(\clk_div|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[0]~33 ),
	.combout(\clk_div|counter[1]~34_combout ),
	.cout(\clk_div|counter[1]~35 ));
// synopsys translate_off
defparam \clk_div|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \clk_div|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[1] .is_wysiwyg = "true";
defparam \clk_div|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
fiftyfivenm_lcell_comb \clk_div|counter[2]~36 (
// Equation(s):
// \clk_div|counter[2]~36_combout  = (\clk_div|counter [2] & (\clk_div|counter[1]~35  $ (GND))) # (!\clk_div|counter [2] & (!\clk_div|counter[1]~35  & VCC))
// \clk_div|counter[2]~37  = CARRY((\clk_div|counter [2] & !\clk_div|counter[1]~35 ))

	.dataa(gnd),
	.datab(\clk_div|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[1]~35 ),
	.combout(\clk_div|counter[2]~36_combout ),
	.cout(\clk_div|counter[2]~37 ));
// synopsys translate_off
defparam \clk_div|counter[2]~36 .lut_mask = 16'hC30C;
defparam \clk_div|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \clk_div|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[2] .is_wysiwyg = "true";
defparam \clk_div|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
fiftyfivenm_lcell_comb \clk_div|counter[3]~38 (
// Equation(s):
// \clk_div|counter[3]~38_combout  = (\clk_div|counter [3] & (!\clk_div|counter[2]~37 )) # (!\clk_div|counter [3] & ((\clk_div|counter[2]~37 ) # (GND)))
// \clk_div|counter[3]~39  = CARRY((!\clk_div|counter[2]~37 ) # (!\clk_div|counter [3]))

	.dataa(\clk_div|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[2]~37 ),
	.combout(\clk_div|counter[3]~38_combout ),
	.cout(\clk_div|counter[3]~39 ));
// synopsys translate_off
defparam \clk_div|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \clk_div|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[3] .is_wysiwyg = "true";
defparam \clk_div|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
fiftyfivenm_lcell_comb \clk_div|counter[4]~40 (
// Equation(s):
// \clk_div|counter[4]~40_combout  = (\clk_div|counter [4] & (\clk_div|counter[3]~39  $ (GND))) # (!\clk_div|counter [4] & (!\clk_div|counter[3]~39  & VCC))
// \clk_div|counter[4]~41  = CARRY((\clk_div|counter [4] & !\clk_div|counter[3]~39 ))

	.dataa(gnd),
	.datab(\clk_div|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[3]~39 ),
	.combout(\clk_div|counter[4]~40_combout ),
	.cout(\clk_div|counter[4]~41 ));
// synopsys translate_off
defparam \clk_div|counter[4]~40 .lut_mask = 16'hC30C;
defparam \clk_div|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \clk_div|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[4] .is_wysiwyg = "true";
defparam \clk_div|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
fiftyfivenm_lcell_comb \clk_div|counter[5]~42 (
// Equation(s):
// \clk_div|counter[5]~42_combout  = (\clk_div|counter [5] & (!\clk_div|counter[4]~41 )) # (!\clk_div|counter [5] & ((\clk_div|counter[4]~41 ) # (GND)))
// \clk_div|counter[5]~43  = CARRY((!\clk_div|counter[4]~41 ) # (!\clk_div|counter [5]))

	.dataa(\clk_div|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[4]~41 ),
	.combout(\clk_div|counter[5]~42_combout ),
	.cout(\clk_div|counter[5]~43 ));
// synopsys translate_off
defparam \clk_div|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \clk_div|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[5] .is_wysiwyg = "true";
defparam \clk_div|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
fiftyfivenm_lcell_comb \clk_div|counter[6]~44 (
// Equation(s):
// \clk_div|counter[6]~44_combout  = (\clk_div|counter [6] & (\clk_div|counter[5]~43  $ (GND))) # (!\clk_div|counter [6] & (!\clk_div|counter[5]~43  & VCC))
// \clk_div|counter[6]~45  = CARRY((\clk_div|counter [6] & !\clk_div|counter[5]~43 ))

	.dataa(\clk_div|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[5]~43 ),
	.combout(\clk_div|counter[6]~44_combout ),
	.cout(\clk_div|counter[6]~45 ));
// synopsys translate_off
defparam \clk_div|counter[6]~44 .lut_mask = 16'hA50A;
defparam \clk_div|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \clk_div|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[6] .is_wysiwyg = "true";
defparam \clk_div|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
fiftyfivenm_lcell_comb \clk_div|counter[7]~46 (
// Equation(s):
// \clk_div|counter[7]~46_combout  = (\clk_div|counter [7] & (!\clk_div|counter[6]~45 )) # (!\clk_div|counter [7] & ((\clk_div|counter[6]~45 ) # (GND)))
// \clk_div|counter[7]~47  = CARRY((!\clk_div|counter[6]~45 ) # (!\clk_div|counter [7]))

	.dataa(gnd),
	.datab(\clk_div|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[6]~45 ),
	.combout(\clk_div|counter[7]~46_combout ),
	.cout(\clk_div|counter[7]~47 ));
// synopsys translate_off
defparam \clk_div|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \clk_div|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[7] .is_wysiwyg = "true";
defparam \clk_div|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
fiftyfivenm_lcell_comb \clk_div|counter[8]~48 (
// Equation(s):
// \clk_div|counter[8]~48_combout  = (\clk_div|counter [8] & (\clk_div|counter[7]~47  $ (GND))) # (!\clk_div|counter [8] & (!\clk_div|counter[7]~47  & VCC))
// \clk_div|counter[8]~49  = CARRY((\clk_div|counter [8] & !\clk_div|counter[7]~47 ))

	.dataa(gnd),
	.datab(\clk_div|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[7]~47 ),
	.combout(\clk_div|counter[8]~48_combout ),
	.cout(\clk_div|counter[8]~49 ));
// synopsys translate_off
defparam \clk_div|counter[8]~48 .lut_mask = 16'hC30C;
defparam \clk_div|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \clk_div|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[8] .is_wysiwyg = "true";
defparam \clk_div|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
fiftyfivenm_lcell_comb \clk_div|counter[9]~50 (
// Equation(s):
// \clk_div|counter[9]~50_combout  = (\clk_div|counter [9] & (!\clk_div|counter[8]~49 )) # (!\clk_div|counter [9] & ((\clk_div|counter[8]~49 ) # (GND)))
// \clk_div|counter[9]~51  = CARRY((!\clk_div|counter[8]~49 ) # (!\clk_div|counter [9]))

	.dataa(gnd),
	.datab(\clk_div|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[8]~49 ),
	.combout(\clk_div|counter[9]~50_combout ),
	.cout(\clk_div|counter[9]~51 ));
// synopsys translate_off
defparam \clk_div|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \clk_div|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[9] .is_wysiwyg = "true";
defparam \clk_div|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
fiftyfivenm_lcell_comb \clk_div|counter[10]~52 (
// Equation(s):
// \clk_div|counter[10]~52_combout  = (\clk_div|counter [10] & (\clk_div|counter[9]~51  $ (GND))) # (!\clk_div|counter [10] & (!\clk_div|counter[9]~51  & VCC))
// \clk_div|counter[10]~53  = CARRY((\clk_div|counter [10] & !\clk_div|counter[9]~51 ))

	.dataa(gnd),
	.datab(\clk_div|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[9]~51 ),
	.combout(\clk_div|counter[10]~52_combout ),
	.cout(\clk_div|counter[10]~53 ));
// synopsys translate_off
defparam \clk_div|counter[10]~52 .lut_mask = 16'hC30C;
defparam \clk_div|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \clk_div|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[10] .is_wysiwyg = "true";
defparam \clk_div|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
fiftyfivenm_lcell_comb \clk_div|counter[11]~54 (
// Equation(s):
// \clk_div|counter[11]~54_combout  = (\clk_div|counter [11] & (!\clk_div|counter[10]~53 )) # (!\clk_div|counter [11] & ((\clk_div|counter[10]~53 ) # (GND)))
// \clk_div|counter[11]~55  = CARRY((!\clk_div|counter[10]~53 ) # (!\clk_div|counter [11]))

	.dataa(\clk_div|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[10]~53 ),
	.combout(\clk_div|counter[11]~54_combout ),
	.cout(\clk_div|counter[11]~55 ));
// synopsys translate_off
defparam \clk_div|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \clk_div|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[11] .is_wysiwyg = "true";
defparam \clk_div|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
fiftyfivenm_lcell_comb \clk_div|counter[12]~56 (
// Equation(s):
// \clk_div|counter[12]~56_combout  = (\clk_div|counter [12] & (\clk_div|counter[11]~55  $ (GND))) # (!\clk_div|counter [12] & (!\clk_div|counter[11]~55  & VCC))
// \clk_div|counter[12]~57  = CARRY((\clk_div|counter [12] & !\clk_div|counter[11]~55 ))

	.dataa(gnd),
	.datab(\clk_div|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[11]~55 ),
	.combout(\clk_div|counter[12]~56_combout ),
	.cout(\clk_div|counter[12]~57 ));
// synopsys translate_off
defparam \clk_div|counter[12]~56 .lut_mask = 16'hC30C;
defparam \clk_div|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \clk_div|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[12] .is_wysiwyg = "true";
defparam \clk_div|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
fiftyfivenm_lcell_comb \clk_div|counter[13]~58 (
// Equation(s):
// \clk_div|counter[13]~58_combout  = (\clk_div|counter [13] & (!\clk_div|counter[12]~57 )) # (!\clk_div|counter [13] & ((\clk_div|counter[12]~57 ) # (GND)))
// \clk_div|counter[13]~59  = CARRY((!\clk_div|counter[12]~57 ) # (!\clk_div|counter [13]))

	.dataa(\clk_div|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[12]~57 ),
	.combout(\clk_div|counter[13]~58_combout ),
	.cout(\clk_div|counter[13]~59 ));
// synopsys translate_off
defparam \clk_div|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \clk_div|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[13] .is_wysiwyg = "true";
defparam \clk_div|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
fiftyfivenm_lcell_comb \clk_div|counter[14]~60 (
// Equation(s):
// \clk_div|counter[14]~60_combout  = (\clk_div|counter [14] & (\clk_div|counter[13]~59  $ (GND))) # (!\clk_div|counter [14] & (!\clk_div|counter[13]~59  & VCC))
// \clk_div|counter[14]~61  = CARRY((\clk_div|counter [14] & !\clk_div|counter[13]~59 ))

	.dataa(gnd),
	.datab(\clk_div|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[13]~59 ),
	.combout(\clk_div|counter[14]~60_combout ),
	.cout(\clk_div|counter[14]~61 ));
// synopsys translate_off
defparam \clk_div|counter[14]~60 .lut_mask = 16'hC30C;
defparam \clk_div|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \clk_div|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[14] .is_wysiwyg = "true";
defparam \clk_div|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
fiftyfivenm_lcell_comb \clk_div|counter[15]~62 (
// Equation(s):
// \clk_div|counter[15]~62_combout  = (\clk_div|counter [15] & (!\clk_div|counter[14]~61 )) # (!\clk_div|counter [15] & ((\clk_div|counter[14]~61 ) # (GND)))
// \clk_div|counter[15]~63  = CARRY((!\clk_div|counter[14]~61 ) # (!\clk_div|counter [15]))

	.dataa(\clk_div|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[14]~61 ),
	.combout(\clk_div|counter[15]~62_combout ),
	.cout(\clk_div|counter[15]~63 ));
// synopsys translate_off
defparam \clk_div|counter[15]~62 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \clk_div|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[15] .is_wysiwyg = "true";
defparam \clk_div|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
fiftyfivenm_lcell_comb \clk_div|counter[16]~64 (
// Equation(s):
// \clk_div|counter[16]~64_combout  = (\clk_div|counter [16] & (\clk_div|counter[15]~63  $ (GND))) # (!\clk_div|counter [16] & (!\clk_div|counter[15]~63  & VCC))
// \clk_div|counter[16]~65  = CARRY((\clk_div|counter [16] & !\clk_div|counter[15]~63 ))

	.dataa(gnd),
	.datab(\clk_div|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[15]~63 ),
	.combout(\clk_div|counter[16]~64_combout ),
	.cout(\clk_div|counter[16]~65 ));
// synopsys translate_off
defparam \clk_div|counter[16]~64 .lut_mask = 16'hC30C;
defparam \clk_div|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \clk_div|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[16] .is_wysiwyg = "true";
defparam \clk_div|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
fiftyfivenm_lcell_comb \clk_div|counter[17]~66 (
// Equation(s):
// \clk_div|counter[17]~66_combout  = (\clk_div|counter [17] & (!\clk_div|counter[16]~65 )) # (!\clk_div|counter [17] & ((\clk_div|counter[16]~65 ) # (GND)))
// \clk_div|counter[17]~67  = CARRY((!\clk_div|counter[16]~65 ) # (!\clk_div|counter [17]))

	.dataa(gnd),
	.datab(\clk_div|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[16]~65 ),
	.combout(\clk_div|counter[17]~66_combout ),
	.cout(\clk_div|counter[17]~67 ));
// synopsys translate_off
defparam \clk_div|counter[17]~66 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \clk_div|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[17] .is_wysiwyg = "true";
defparam \clk_div|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
fiftyfivenm_lcell_comb \clk_div|counter[18]~68 (
// Equation(s):
// \clk_div|counter[18]~68_combout  = (\clk_div|counter [18] & (\clk_div|counter[17]~67  $ (GND))) # (!\clk_div|counter [18] & (!\clk_div|counter[17]~67  & VCC))
// \clk_div|counter[18]~69  = CARRY((\clk_div|counter [18] & !\clk_div|counter[17]~67 ))

	.dataa(gnd),
	.datab(\clk_div|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[17]~67 ),
	.combout(\clk_div|counter[18]~68_combout ),
	.cout(\clk_div|counter[18]~69 ));
// synopsys translate_off
defparam \clk_div|counter[18]~68 .lut_mask = 16'hC30C;
defparam \clk_div|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \clk_div|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[18] .is_wysiwyg = "true";
defparam \clk_div|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
fiftyfivenm_lcell_comb \clk_div|counter[19]~70 (
// Equation(s):
// \clk_div|counter[19]~70_combout  = (\clk_div|counter [19] & (!\clk_div|counter[18]~69 )) # (!\clk_div|counter [19] & ((\clk_div|counter[18]~69 ) # (GND)))
// \clk_div|counter[19]~71  = CARRY((!\clk_div|counter[18]~69 ) # (!\clk_div|counter [19]))

	.dataa(\clk_div|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[18]~69 ),
	.combout(\clk_div|counter[19]~70_combout ),
	.cout(\clk_div|counter[19]~71 ));
// synopsys translate_off
defparam \clk_div|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \clk_div|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[19] .is_wysiwyg = "true";
defparam \clk_div|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
fiftyfivenm_lcell_comb \clk_div|counter[20]~72 (
// Equation(s):
// \clk_div|counter[20]~72_combout  = (\clk_div|counter [20] & (\clk_div|counter[19]~71  $ (GND))) # (!\clk_div|counter [20] & (!\clk_div|counter[19]~71  & VCC))
// \clk_div|counter[20]~73  = CARRY((\clk_div|counter [20] & !\clk_div|counter[19]~71 ))

	.dataa(gnd),
	.datab(\clk_div|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[19]~71 ),
	.combout(\clk_div|counter[20]~72_combout ),
	.cout(\clk_div|counter[20]~73 ));
// synopsys translate_off
defparam \clk_div|counter[20]~72 .lut_mask = 16'hC30C;
defparam \clk_div|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \clk_div|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[20] .is_wysiwyg = "true";
defparam \clk_div|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
fiftyfivenm_lcell_comb \clk_div|counter[21]~74 (
// Equation(s):
// \clk_div|counter[21]~74_combout  = (\clk_div|counter [21] & (!\clk_div|counter[20]~73 )) # (!\clk_div|counter [21] & ((\clk_div|counter[20]~73 ) # (GND)))
// \clk_div|counter[21]~75  = CARRY((!\clk_div|counter[20]~73 ) # (!\clk_div|counter [21]))

	.dataa(\clk_div|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[20]~73 ),
	.combout(\clk_div|counter[21]~74_combout ),
	.cout(\clk_div|counter[21]~75 ));
// synopsys translate_off
defparam \clk_div|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N11
dffeas \clk_div|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[21] .is_wysiwyg = "true";
defparam \clk_div|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
fiftyfivenm_lcell_comb \clk_div|LessThan0~9 (
// Equation(s):
// \clk_div|LessThan0~9_combout  = (!\clk_div|counter [20] & !\clk_div|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_div|counter [20]),
	.datad(\clk_div|counter [19]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~9 .lut_mask = 16'h000F;
defparam \clk_div|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
fiftyfivenm_lcell_comb \clk_div|LessThan0~3 (
// Equation(s):
// \clk_div|LessThan0~3_combout  = (((!\clk_div|counter [2]) # (!\clk_div|counter [0])) # (!\clk_div|counter [1])) # (!\clk_div|counter [3])

	.dataa(\clk_div|counter [3]),
	.datab(\clk_div|counter [1]),
	.datac(\clk_div|counter [0]),
	.datad(\clk_div|counter [2]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \clk_div|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
fiftyfivenm_lcell_comb \clk_div|LessThan0~4 (
// Equation(s):
// \clk_div|LessThan0~4_combout  = (!\clk_div|counter [6] & (!\clk_div|counter [5] & ((\clk_div|LessThan0~3_combout ) # (!\clk_div|counter [4]))))

	.dataa(\clk_div|counter [6]),
	.datab(\clk_div|counter [5]),
	.datac(\clk_div|counter [4]),
	.datad(\clk_div|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\clk_div|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~4 .lut_mask = 16'h1101;
defparam \clk_div|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
fiftyfivenm_lcell_comb \clk_div|LessThan0~5 (
// Equation(s):
// \clk_div|LessThan0~5_combout  = (!\clk_div|counter [9] & ((\clk_div|LessThan0~4_combout ) # ((!\clk_div|counter [8]) # (!\clk_div|counter [7]))))

	.dataa(\clk_div|counter [9]),
	.datab(\clk_div|LessThan0~4_combout ),
	.datac(\clk_div|counter [7]),
	.datad(\clk_div|counter [8]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~5 .lut_mask = 16'h4555;
defparam \clk_div|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
fiftyfivenm_lcell_comb \clk_div|LessThan0~6 (
// Equation(s):
// \clk_div|LessThan0~6_combout  = (!\clk_div|counter [12] & (!\clk_div|counter [11] & ((\clk_div|LessThan0~5_combout ) # (!\clk_div|counter [10]))))

	.dataa(\clk_div|LessThan0~5_combout ),
	.datab(\clk_div|counter [12]),
	.datac(\clk_div|counter [10]),
	.datad(\clk_div|counter [11]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~6 .lut_mask = 16'h0023;
defparam \clk_div|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
fiftyfivenm_lcell_comb \clk_div|LessThan0~7 (
// Equation(s):
// \clk_div|LessThan0~7_combout  = (\clk_div|counter [16]) # ((\clk_div|counter [14]) # ((\clk_div|counter [13] & !\clk_div|LessThan0~6_combout )))

	.dataa(\clk_div|counter [13]),
	.datab(\clk_div|counter [16]),
	.datac(\clk_div|LessThan0~6_combout ),
	.datad(\clk_div|counter [14]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~7 .lut_mask = 16'hFFCE;
defparam \clk_div|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
fiftyfivenm_lcell_comb \clk_div|LessThan0~8 (
// Equation(s):
// \clk_div|LessThan0~8_combout  = (((!\clk_div|LessThan0~7_combout  & !\clk_div|counter [15])) # (!\clk_div|counter [17])) # (!\clk_div|counter [18])

	.dataa(\clk_div|LessThan0~7_combout ),
	.datab(\clk_div|counter [18]),
	.datac(\clk_div|counter [15]),
	.datad(\clk_div|counter [17]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~8 .lut_mask = 16'h37FF;
defparam \clk_div|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
fiftyfivenm_lcell_comb \clk_div|counter[22]~76 (
// Equation(s):
// \clk_div|counter[22]~76_combout  = (\clk_div|counter [22] & (\clk_div|counter[21]~75  $ (GND))) # (!\clk_div|counter [22] & (!\clk_div|counter[21]~75  & VCC))
// \clk_div|counter[22]~77  = CARRY((\clk_div|counter [22] & !\clk_div|counter[21]~75 ))

	.dataa(\clk_div|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[21]~75 ),
	.combout(\clk_div|counter[22]~76_combout ),
	.cout(\clk_div|counter[22]~77 ));
// synopsys translate_off
defparam \clk_div|counter[22]~76 .lut_mask = 16'hA50A;
defparam \clk_div|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \clk_div|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[22] .is_wysiwyg = "true";
defparam \clk_div|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
fiftyfivenm_lcell_comb \clk_div|counter[23]~78 (
// Equation(s):
// \clk_div|counter[23]~78_combout  = (\clk_div|counter [23] & (!\clk_div|counter[22]~77 )) # (!\clk_div|counter [23] & ((\clk_div|counter[22]~77 ) # (GND)))
// \clk_div|counter[23]~79  = CARRY((!\clk_div|counter[22]~77 ) # (!\clk_div|counter [23]))

	.dataa(gnd),
	.datab(\clk_div|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[22]~77 ),
	.combout(\clk_div|counter[23]~78_combout ),
	.cout(\clk_div|counter[23]~79 ));
// synopsys translate_off
defparam \clk_div|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N15
dffeas \clk_div|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[23] .is_wysiwyg = "true";
defparam \clk_div|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
fiftyfivenm_lcell_comb \clk_div|counter[24]~80 (
// Equation(s):
// \clk_div|counter[24]~80_combout  = (\clk_div|counter [24] & (\clk_div|counter[23]~79  $ (GND))) # (!\clk_div|counter [24] & (!\clk_div|counter[23]~79  & VCC))
// \clk_div|counter[24]~81  = CARRY((\clk_div|counter [24] & !\clk_div|counter[23]~79 ))

	.dataa(gnd),
	.datab(\clk_div|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[23]~79 ),
	.combout(\clk_div|counter[24]~80_combout ),
	.cout(\clk_div|counter[24]~81 ));
// synopsys translate_off
defparam \clk_div|counter[24]~80 .lut_mask = 16'hC30C;
defparam \clk_div|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \clk_div|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[24] .is_wysiwyg = "true";
defparam \clk_div|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
fiftyfivenm_lcell_comb \clk_div|counter[25]~82 (
// Equation(s):
// \clk_div|counter[25]~82_combout  = (\clk_div|counter [25] & (!\clk_div|counter[24]~81 )) # (!\clk_div|counter [25] & ((\clk_div|counter[24]~81 ) # (GND)))
// \clk_div|counter[25]~83  = CARRY((!\clk_div|counter[24]~81 ) # (!\clk_div|counter [25]))

	.dataa(gnd),
	.datab(\clk_div|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[24]~81 ),
	.combout(\clk_div|counter[25]~82_combout ),
	.cout(\clk_div|counter[25]~83 ));
// synopsys translate_off
defparam \clk_div|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \clk_div|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \clk_div|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[25] .is_wysiwyg = "true";
defparam \clk_div|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
fiftyfivenm_lcell_comb \clk_div|LessThan0~0 (
// Equation(s):
// \clk_div|LessThan0~0_combout  = (!\clk_div|counter [23] & (!\clk_div|counter [25] & (!\clk_div|counter [24] & !\clk_div|counter [22])))

	.dataa(\clk_div|counter [23]),
	.datab(\clk_div|counter [25]),
	.datac(\clk_div|counter [24]),
	.datad(\clk_div|counter [22]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~0 .lut_mask = 16'h0001;
defparam \clk_div|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
fiftyfivenm_lcell_comb \clk_div|counter[26]~84 (
// Equation(s):
// \clk_div|counter[26]~84_combout  = (\clk_div|counter [26] & (\clk_div|counter[25]~83  $ (GND))) # (!\clk_div|counter [26] & (!\clk_div|counter[25]~83  & VCC))
// \clk_div|counter[26]~85  = CARRY((\clk_div|counter [26] & !\clk_div|counter[25]~83 ))

	.dataa(gnd),
	.datab(\clk_div|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[25]~83 ),
	.combout(\clk_div|counter[26]~84_combout ),
	.cout(\clk_div|counter[26]~85 ));
// synopsys translate_off
defparam \clk_div|counter[26]~84 .lut_mask = 16'hC30C;
defparam \clk_div|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \clk_div|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[26] .is_wysiwyg = "true";
defparam \clk_div|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
fiftyfivenm_lcell_comb \clk_div|counter[27]~86 (
// Equation(s):
// \clk_div|counter[27]~86_combout  = (\clk_div|counter [27] & (!\clk_div|counter[26]~85 )) # (!\clk_div|counter [27] & ((\clk_div|counter[26]~85 ) # (GND)))
// \clk_div|counter[27]~87  = CARRY((!\clk_div|counter[26]~85 ) # (!\clk_div|counter [27]))

	.dataa(\clk_div|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[26]~85 ),
	.combout(\clk_div|counter[27]~86_combout ),
	.cout(\clk_div|counter[27]~87 ));
// synopsys translate_off
defparam \clk_div|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \clk_div|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[27] .is_wysiwyg = "true";
defparam \clk_div|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
fiftyfivenm_lcell_comb \clk_div|counter[28]~88 (
// Equation(s):
// \clk_div|counter[28]~88_combout  = (\clk_div|counter [28] & (\clk_div|counter[27]~87  $ (GND))) # (!\clk_div|counter [28] & (!\clk_div|counter[27]~87  & VCC))
// \clk_div|counter[28]~89  = CARRY((\clk_div|counter [28] & !\clk_div|counter[27]~87 ))

	.dataa(gnd),
	.datab(\clk_div|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[27]~87 ),
	.combout(\clk_div|counter[28]~88_combout ),
	.cout(\clk_div|counter[28]~89 ));
// synopsys translate_off
defparam \clk_div|counter[28]~88 .lut_mask = 16'hC30C;
defparam \clk_div|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \clk_div|counter[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[28] .is_wysiwyg = "true";
defparam \clk_div|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
fiftyfivenm_lcell_comb \clk_div|counter[29]~90 (
// Equation(s):
// \clk_div|counter[29]~90_combout  = (\clk_div|counter [29] & (!\clk_div|counter[28]~89 )) # (!\clk_div|counter [29] & ((\clk_div|counter[28]~89 ) # (GND)))
// \clk_div|counter[29]~91  = CARRY((!\clk_div|counter[28]~89 ) # (!\clk_div|counter [29]))

	.dataa(\clk_div|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[28]~89 ),
	.combout(\clk_div|counter[29]~90_combout ),
	.cout(\clk_div|counter[29]~91 ));
// synopsys translate_off
defparam \clk_div|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \clk_div|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \clk_div|counter[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[29] .is_wysiwyg = "true";
defparam \clk_div|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
fiftyfivenm_lcell_comb \clk_div|LessThan0~1 (
// Equation(s):
// \clk_div|LessThan0~1_combout  = (!\clk_div|counter [28] & (!\clk_div|counter [29] & (!\clk_div|counter [26] & !\clk_div|counter [27])))

	.dataa(\clk_div|counter [28]),
	.datab(\clk_div|counter [29]),
	.datac(\clk_div|counter [26]),
	.datad(\clk_div|counter [27]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~1 .lut_mask = 16'h0001;
defparam \clk_div|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
fiftyfivenm_lcell_comb \clk_div|counter[30]~92 (
// Equation(s):
// \clk_div|counter[30]~92_combout  = (\clk_div|counter [30] & (\clk_div|counter[29]~91  $ (GND))) # (!\clk_div|counter [30] & (!\clk_div|counter[29]~91  & VCC))
// \clk_div|counter[30]~93  = CARRY((\clk_div|counter [30] & !\clk_div|counter[29]~91 ))

	.dataa(gnd),
	.datab(\clk_div|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_div|counter[29]~91 ),
	.combout(\clk_div|counter[30]~92_combout ),
	.cout(\clk_div|counter[30]~93 ));
// synopsys translate_off
defparam \clk_div|counter[30]~92 .lut_mask = 16'hC30C;
defparam \clk_div|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \clk_div|counter[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[30] .is_wysiwyg = "true";
defparam \clk_div|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
fiftyfivenm_lcell_comb \clk_div|counter[31]~94 (
// Equation(s):
// \clk_div|counter[31]~94_combout  = \clk_div|counter [31] $ (\clk_div|counter[30]~93 )

	.dataa(\clk_div|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_div|counter[30]~93 ),
	.combout(\clk_div|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \clk_div|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \clk_div|counter[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_div|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|counter[31] .is_wysiwyg = "true";
defparam \clk_div|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
fiftyfivenm_lcell_comb \clk_div|LessThan0~2 (
// Equation(s):
// \clk_div|LessThan0~2_combout  = (\clk_div|LessThan0~0_combout  & (\clk_div|LessThan0~1_combout  & (!\clk_div|counter [30] & !\clk_div|counter [31])))

	.dataa(\clk_div|LessThan0~0_combout ),
	.datab(\clk_div|LessThan0~1_combout ),
	.datac(\clk_div|counter [30]),
	.datad(\clk_div|counter [31]),
	.cin(gnd),
	.combout(\clk_div|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~2 .lut_mask = 16'h0008;
defparam \clk_div|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
fiftyfivenm_lcell_comb \clk_div|LessThan0~10 (
// Equation(s):
// \clk_div|LessThan0~10_combout  = ((\clk_div|counter [21] & ((!\clk_div|LessThan0~8_combout ) # (!\clk_div|LessThan0~9_combout )))) # (!\clk_div|LessThan0~2_combout )

	.dataa(\clk_div|counter [21]),
	.datab(\clk_div|LessThan0~9_combout ),
	.datac(\clk_div|LessThan0~8_combout ),
	.datad(\clk_div|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\clk_div|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|LessThan0~10 .lut_mask = 16'h2AFF;
defparam \clk_div|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
fiftyfivenm_lcell_comb \clk_div|clk_out~0 (
// Equation(s):
// \clk_div|clk_out~0_combout  = \clk_div|clk_out~q  $ (\clk_div|LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_div|clk_out~q ),
	.datad(\clk_div|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\clk_div|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div|clk_out~0 .lut_mask = 16'h0FF0;
defparam \clk_div|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \clk_div|clk_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_div|clk_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div|clk_out .is_wysiwyg = "true";
defparam \clk_div|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \clk_div|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_div|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_div|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_div|clk_out~clkctrl .clock_type = "global clock";
defparam \clk_div|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \processor|reg_PC|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_PC|Q [15]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\instruction_memory|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2] = (!\processor|reg_PC|Q [14] & !\processor|reg_PC|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_PC|Q [14]),
	.datad(\processor|reg_PC|Q [15]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .lut_mask = 16'h000F;
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout  = (!\processor|reg_PC|Q [14] & \processor|reg_PC|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_PC|Q [14]),
	.datad(\processor|reg_PC|Q [15]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 .lut_mask = 16'h0F00;
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \instruction_memory|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_PC|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \processor|next_PC[1]~18 (
// Equation(s):
// \processor|next_PC[1]~18_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & ((\processor|reg_PC|Q [1] & (\processor|next_PC[0]~17  & VCC)) # (!\processor|reg_PC|Q [1] & (!\processor|next_PC[0]~17 )))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & ((\processor|reg_PC|Q [1] & (!\processor|next_PC[0]~17 )) # (!\processor|reg_PC|Q [1] & ((\processor|next_PC[0]~17 ) # (GND)))))
// \processor|next_PC[1]~19  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & (!\processor|reg_PC|Q [1] & !\processor|next_PC[0]~17 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  & ((!\processor|next_PC[0]~17 ) # (!\processor|reg_PC|Q [1]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datab(\processor|reg_PC|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[0]~17 ),
	.combout(\processor|next_PC[1]~18_combout ),
	.cout(\processor|next_PC[1]~19 ));
// synopsys translate_off
defparam \processor|next_PC[1]~18 .lut_mask = 16'h9617;
defparam \processor|next_PC[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \processor|next_PC[2]~20 (
// Equation(s):
// \processor|next_PC[2]~20_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  $ (\processor|reg_PC|Q [2] $ (!\processor|next_PC[1]~19 )))) # (GND)
// \processor|next_PC[2]~21  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  & ((\processor|reg_PC|Q [2]) # (!\processor|next_PC[1]~19 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  & (\processor|reg_PC|Q [2] & !\processor|next_PC[1]~19 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\processor|reg_PC|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[1]~19 ),
	.combout(\processor|next_PC[2]~20_combout ),
	.cout(\processor|next_PC[2]~21 ));
// synopsys translate_off
defparam \processor|next_PC[2]~20 .lut_mask = 16'h698E;
defparam \processor|next_PC[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \processor|next_PC[3]~22 (
// Equation(s):
// \processor|next_PC[3]~22_combout  = (\processor|reg_PC|Q [3] & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & (\processor|next_PC[2]~21  & VCC)) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & (!\processor|next_PC[2]~21 )))) # (!\processor|reg_PC|Q [3] & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & 
// (!\processor|next_PC[2]~21 )) # (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & ((\processor|next_PC[2]~21 ) # (GND)))))
// \processor|next_PC[3]~23  = CARRY((\processor|reg_PC|Q [3] & (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  & !\processor|next_PC[2]~21 )) # (!\processor|reg_PC|Q [3] & ((!\processor|next_PC[2]~21 ) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ))))

	.dataa(\processor|reg_PC|Q [3]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[2]~21 ),
	.combout(\processor|next_PC[3]~22_combout ),
	.cout(\processor|next_PC[3]~23 ));
// synopsys translate_off
defparam \processor|next_PC[3]~22 .lut_mask = 16'h9617;
defparam \processor|next_PC[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \processor|next_PC[4]~24 (
// Equation(s):
// \processor|next_PC[4]~24_combout  = ((\processor|reg_PC|Q [4] $ (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  $ (!\processor|next_PC[3]~23 )))) # (GND)
// \processor|next_PC[4]~25  = CARRY((\processor|reg_PC|Q [4] & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ) # (!\processor|next_PC[3]~23 ))) # (!\processor|reg_PC|Q [4] & 
// (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  & !\processor|next_PC[3]~23 )))

	.dataa(\processor|reg_PC|Q [4]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[3]~23 ),
	.combout(\processor|next_PC[4]~24_combout ),
	.cout(\processor|next_PC[4]~25 ));
// synopsys translate_off
defparam \processor|next_PC[4]~24 .lut_mask = 16'h698E;
defparam \processor|next_PC[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \processor|next_PC[5]~26 (
// Equation(s):
// \processor|next_PC[5]~26_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  & ((\processor|reg_PC|Q [5] & (\processor|next_PC[4]~25  & VCC)) # (!\processor|reg_PC|Q [5] & (!\processor|next_PC[4]~25 )))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  & ((\processor|reg_PC|Q [5] & (!\processor|next_PC[4]~25 )) # (!\processor|reg_PC|Q [5] & ((\processor|next_PC[4]~25 ) # (GND)))))
// \processor|next_PC[5]~27  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  & (!\processor|reg_PC|Q [5] & !\processor|next_PC[4]~25 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  & ((!\processor|next_PC[4]~25 ) # (!\processor|reg_PC|Q [5]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.datab(\processor|reg_PC|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[4]~25 ),
	.combout(\processor|next_PC[5]~26_combout ),
	.cout(\processor|next_PC[5]~27 ));
// synopsys translate_off
defparam \processor|next_PC[5]~26 .lut_mask = 16'h9617;
defparam \processor|next_PC[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \processor|next_PC[6]~28 (
// Equation(s):
// \processor|next_PC[6]~28_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  $ (\processor|reg_PC|Q [6] $ (!\processor|next_PC[5]~27 )))) # (GND)
// \processor|next_PC[6]~29  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  & ((\processor|reg_PC|Q [6]) # (!\processor|next_PC[5]~27 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  & (\processor|reg_PC|Q [6] & !\processor|next_PC[5]~27 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datab(\processor|reg_PC|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[5]~27 ),
	.combout(\processor|next_PC[6]~28_combout ),
	.cout(\processor|next_PC[6]~29 ));
// synopsys translate_off
defparam \processor|next_PC[6]~28 .lut_mask = 16'h698E;
defparam \processor|next_PC[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
fiftyfivenm_lcell_comb \processor|next_PC[7]~30 (
// Equation(s):
// \processor|next_PC[7]~30_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  & ((\processor|reg_PC|Q [7] & (\processor|next_PC[6]~29  & VCC)) # (!\processor|reg_PC|Q [7] & (!\processor|next_PC[6]~29 )))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  & ((\processor|reg_PC|Q [7] & (!\processor|next_PC[6]~29 )) # (!\processor|reg_PC|Q [7] & ((\processor|next_PC[6]~29 ) # (GND)))))
// \processor|next_PC[7]~31  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  & (!\processor|reg_PC|Q [7] & !\processor|next_PC[6]~29 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  & ((!\processor|next_PC[6]~29 ) # (!\processor|reg_PC|Q [7]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.datab(\processor|reg_PC|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[6]~29 ),
	.combout(\processor|next_PC[7]~30_combout ),
	.cout(\processor|next_PC[7]~31 ));
// synopsys translate_off
defparam \processor|next_PC[7]~30 .lut_mask = 16'h9617;
defparam \processor|next_PC[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \processor|next_PC[7]~feeder (
// Equation(s):
// \processor|next_PC[7]~feeder_combout  = \processor|next_PC[7]~30_combout 

	.dataa(gnd),
	.datab(\processor|next_PC[7]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|next_PC[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[7]~feeder .lut_mask = 16'hCCCC;
defparam \processor|next_PC[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
fiftyfivenm_lcell_comb \processor|Add1~0 (
// Equation(s):
// \processor|Add1~0_combout  = \processor|reg_PC|Q [1] $ (VCC)
// \processor|Add1~1  = CARRY(\processor|reg_PC|Q [1])

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|Add1~0_combout ),
	.cout(\processor|Add1~1 ));
// synopsys translate_off
defparam \processor|Add1~0 .lut_mask = 16'h33CC;
defparam \processor|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \processor|Add1~2 (
// Equation(s):
// \processor|Add1~2_combout  = (\processor|reg_PC|Q [2] & (!\processor|Add1~1 )) # (!\processor|reg_PC|Q [2] & ((\processor|Add1~1 ) # (GND)))
// \processor|Add1~3  = CARRY((!\processor|Add1~1 ) # (!\processor|reg_PC|Q [2]))

	.dataa(\processor|reg_PC|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~1 ),
	.combout(\processor|Add1~2_combout ),
	.cout(\processor|Add1~3 ));
// synopsys translate_off
defparam \processor|Add1~2 .lut_mask = 16'h5A5F;
defparam \processor|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \processor|Add1~4 (
// Equation(s):
// \processor|Add1~4_combout  = (\processor|reg_PC|Q [3] & (\processor|Add1~3  $ (GND))) # (!\processor|reg_PC|Q [3] & (!\processor|Add1~3  & VCC))
// \processor|Add1~5  = CARRY((\processor|reg_PC|Q [3] & !\processor|Add1~3 ))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~3 ),
	.combout(\processor|Add1~4_combout ),
	.cout(\processor|Add1~5 ));
// synopsys translate_off
defparam \processor|Add1~4 .lut_mask = 16'hC30C;
defparam \processor|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \processor|Add1~6 (
// Equation(s):
// \processor|Add1~6_combout  = (\processor|reg_PC|Q [4] & (!\processor|Add1~5 )) # (!\processor|reg_PC|Q [4] & ((\processor|Add1~5 ) # (GND)))
// \processor|Add1~7  = CARRY((!\processor|Add1~5 ) # (!\processor|reg_PC|Q [4]))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~5 ),
	.combout(\processor|Add1~6_combout ),
	.cout(\processor|Add1~7 ));
// synopsys translate_off
defparam \processor|Add1~6 .lut_mask = 16'h3C3F;
defparam \processor|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \processor|Add1~8 (
// Equation(s):
// \processor|Add1~8_combout  = (\processor|reg_PC|Q [5] & (\processor|Add1~7  $ (GND))) # (!\processor|reg_PC|Q [5] & (!\processor|Add1~7  & VCC))
// \processor|Add1~9  = CARRY((\processor|reg_PC|Q [5] & !\processor|Add1~7 ))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~7 ),
	.combout(\processor|Add1~8_combout ),
	.cout(\processor|Add1~9 ));
// synopsys translate_off
defparam \processor|Add1~8 .lut_mask = 16'hC30C;
defparam \processor|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \processor|Add1~10 (
// Equation(s):
// \processor|Add1~10_combout  = (\processor|reg_PC|Q [6] & (!\processor|Add1~9 )) # (!\processor|reg_PC|Q [6] & ((\processor|Add1~9 ) # (GND)))
// \processor|Add1~11  = CARRY((!\processor|Add1~9 ) # (!\processor|reg_PC|Q [6]))

	.dataa(\processor|reg_PC|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~9 ),
	.combout(\processor|Add1~10_combout ),
	.cout(\processor|Add1~11 ));
// synopsys translate_off
defparam \processor|Add1~10 .lut_mask = 16'h5A5F;
defparam \processor|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \processor|Add1~12 (
// Equation(s):
// \processor|Add1~12_combout  = (\processor|reg_PC|Q [7] & (\processor|Add1~11  $ (GND))) # (!\processor|reg_PC|Q [7] & (!\processor|Add1~11  & VCC))
// \processor|Add1~13  = CARRY((\processor|reg_PC|Q [7] & !\processor|Add1~11 ))

	.dataa(\processor|reg_PC|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~11 ),
	.combout(\processor|Add1~12_combout ),
	.cout(\processor|Add1~13 ));
// synopsys translate_off
defparam \processor|Add1~12 .lut_mask = 16'hA50A;
defparam \processor|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
fiftyfivenm_lcell_comb \processor|counter|WideNor2 (
// Equation(s):
// \processor|counter|WideNor2~combout  = (\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0001~q  & (!\processor|counter|current_state.0010~q  & !\processor|counter|current_state.1000~q )))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|counter|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \processor|counter|WideNor2 .lut_mask = 16'h0008;
defparam \processor|counter|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \processor|counter|current_state.1000 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|counter|WideNor2~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|counter|current_state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|counter|current_state.1000 .is_wysiwyg = "true";
defparam \processor|counter|current_state.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
fiftyfivenm_lcell_comb \processor|counter|WideNor0~0 (
// Equation(s):
// \processor|counter|WideNor0~0_combout  = (!\processor|counter|current_state.0100~q  & (!\processor|counter|current_state.0001~q  & (!\processor|counter|current_state.0010~q  & !\processor|counter|current_state.1000~q )))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|counter|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|counter|WideNor0~0 .lut_mask = 16'h0001;
defparam \processor|counter|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \processor|counter|current_state.0010 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|counter|WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|counter|current_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|counter|current_state.0010 .is_wysiwyg = "true";
defparam \processor|counter|current_state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
fiftyfivenm_lcell_comb \processor|counter|WideNor1 (
// Equation(s):
// \processor|counter|WideNor1~combout  = (\processor|counter|current_state.0100~q ) # (((\processor|counter|current_state.1000~q ) # (!\processor|counter|current_state.0010~q )) # (!\processor|counter|current_state.0001~q ))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|counter|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \processor|counter|WideNor1 .lut_mask = 16'hFFBF;
defparam \processor|counter|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
fiftyfivenm_lcell_comb \processor|counter|current_state.0100~0 (
// Equation(s):
// \processor|counter|current_state.0100~0_combout  = !\processor|counter|WideNor1~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|counter|WideNor1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|counter|current_state.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|counter|current_state.0100~0 .lut_mask = 16'h0F0F;
defparam \processor|counter|current_state.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \processor|counter|current_state.0100 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|counter|current_state.0100~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|counter|current_state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|counter|current_state.0100 .is_wysiwyg = "true";
defparam \processor|counter|current_state.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
fiftyfivenm_lcell_comb \processor|counter|always1~0 (
// Equation(s):
// \processor|counter|always1~0_combout  = (!\processor|counter|current_state.1000~q  & ((\processor|counter|current_state.0100~q  & (!\processor|counter|current_state.0010~q  & \processor|counter|current_state.0001~q )) # 
// (!\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0010~q  $ (!\processor|counter|current_state.0001~q )))))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0010~q ),
	.datac(\processor|counter|current_state.0001~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|counter|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|counter|always1~0 .lut_mask = 16'h0061;
defparam \processor|counter|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \processor|counter|current_state.0001 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|counter|always1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|counter|current_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|counter|current_state.0001 .is_wysiwyg = "true";
defparam \processor|counter|current_state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
fiftyfivenm_lcell_comb \processor|enable_reg[6]~0 (
// Equation(s):
// \processor|enable_reg[6]~0_combout  = (!\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0010~q  $ (\processor|counter|current_state.1000~q )))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0010~q ),
	.datac(gnd),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|enable_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_reg[6]~0 .lut_mask = 16'h1144;
defparam \processor|enable_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \processor|reg_IR|Q~4 (
// Equation(s):
// \processor|reg_IR|Q~4_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~4 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \processor|enable_ir (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|counter|WideNor0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_ir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_ir .is_wysiwyg = "true";
defparam \processor|enable_ir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
fiftyfivenm_lcell_comb \processor|reg_IR|Q[5]~1 (
// Equation(s):
// \processor|reg_IR|Q[5]~1_combout  = (\processor|enable_ir~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|enable_ir~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q[5]~1 .lut_mask = 16'hF0FF;
defparam \processor|reg_IR|Q[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \processor|reg_IR|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \processor|reg_IR|Q~5 (
// Equation(s):
// \processor|reg_IR|Q~5_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~5 .lut_mask = 16'hA0A0;
defparam \processor|reg_IR|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \processor|reg_IR|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \processor|reg_IR|Q~3 (
// Equation(s):
// \processor|reg_IR|Q~3_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~3 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \processor|reg_IR|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
fiftyfivenm_lcell_comb \processor|Mux0~0 (
// Equation(s):
// \processor|Mux0~0_combout  = (\processor|reg_IR|Q [8] & ((\processor|reg_IR|Q [7] & (\processor|sel [3])) # (!\processor|reg_IR|Q [7] & ((\processor|reg_IR|Q [6]))))) # (!\processor|reg_IR|Q [8] & (!\processor|reg_IR|Q [6] & ((\processor|sel [3]) # 
// (\processor|reg_IR|Q [7]))))

	.dataa(\processor|sel [3]),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux0~0 .lut_mask = 16'h8BC2;
defparam \processor|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
fiftyfivenm_lcell_comb \processor|WideOr2~0 (
// Equation(s):
// \processor|WideOr2~0_combout  = (\processor|reg_IR|Q [8] & ((\processor|reg_IR|Q [7]))) # (!\processor|reg_IR|Q [8] & (!\processor|reg_IR|Q [6] & !\processor|reg_IR|Q [7]))

	.dataa(gnd),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideOr2~0 .lut_mask = 16'hCC03;
defparam \processor|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
fiftyfivenm_lcell_comb \processor|Mux4~0 (
// Equation(s):
// \processor|Mux4~0_combout  = ((\processor|counter|current_state.0100~q  & ((\processor|counter|current_state.0010~q ) # (\processor|counter|current_state.1000~q ))) # (!\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0010~q  $ 
// (!\processor|counter|current_state.1000~q )))) # (!\processor|counter|current_state.0001~q )

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux4~0 .lut_mask = 16'hFBB7;
defparam \processor|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
fiftyfivenm_lcell_comb \processor|sel[3]~2 (
// Equation(s):
// \processor|sel[3]~2_combout  = (\KEY[0]~input_o  & (\SW[9]~input_o  & !\processor|Mux4~0_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(\processor|Mux4~0_combout ),
	.cin(gnd),
	.combout(\processor|sel[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~2 .lut_mask = 16'h0088;
defparam \processor|sel[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
fiftyfivenm_lcell_comb \processor|sel[3]~3 (
// Equation(s):
// \processor|sel[3]~3_combout  = (!\processor|counter|current_state.0010~q  & ((\processor|sel [3]) # ((!\processor|WideOr2~0_combout  & \processor|sel[3]~2_combout ))))

	.dataa(\processor|counter|current_state.0010~q ),
	.datab(\processor|WideOr2~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|sel[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~3 .lut_mask = 16'h5150;
defparam \processor|sel[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
fiftyfivenm_lcell_comb \processor|enable_reg_A~0 (
// Equation(s):
// \processor|enable_reg_A~0_combout  = (\processor|reg_IR|Q [8] & (\processor|reg_IR|Q [6] & \processor|reg_IR|Q [7]))

	.dataa(gnd),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|enable_reg_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_reg_A~0 .lut_mask = 16'hC000;
defparam \processor|enable_reg_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
fiftyfivenm_lcell_comb \processor|sel[3]~4 (
// Equation(s):
// \processor|sel[3]~4_combout  = (\processor|sel[3]~3_combout ) # ((\processor|enable_reg_A~0_combout  & (\processor|counter|current_state.0010~q  & \processor|sel[3]~2_combout )))

	.dataa(\processor|sel[3]~3_combout ),
	.datab(\processor|enable_reg_A~0_combout ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|sel[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|sel[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~4 .lut_mask = 16'hEAAA;
defparam \processor|sel[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
fiftyfivenm_lcell_comb \processor|sel[3]~5 (
// Equation(s):
// \processor|sel[3]~5_combout  = (!\processor|counter|current_state.0010~q  & (!\processor|counter|current_state.1000~q  & \SW[9]~input_o ))

	.dataa(gnd),
	.datab(\processor|counter|current_state.0010~q ),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\processor|sel[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~5 .lut_mask = 16'h0300;
defparam \processor|sel[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
fiftyfivenm_lcell_comb \processor|sel[3]~6 (
// Equation(s):
// \processor|sel[3]~6_combout  = (\processor|counter|current_state.0100~q  & (\processor|sel[3]~5_combout  & (\KEY[0]~input_o  & \processor|counter|current_state.0001~q )))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|sel[3]~5_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|counter|current_state.0001~q ),
	.cin(gnd),
	.combout(\processor|sel[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~6 .lut_mask = 16'h8000;
defparam \processor|sel[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
fiftyfivenm_lcell_comb \processor|sel[3]~7 (
// Equation(s):
// \processor|sel[3]~7_combout  = (\processor|enable_reg[6]~0_combout  & ((\processor|sel[3]~4_combout ) # ((\processor|Mux0~0_combout  & \processor|sel[3]~6_combout )))) # (!\processor|enable_reg[6]~0_combout  & (\processor|Mux0~0_combout  & 
// ((\processor|sel[3]~6_combout ))))

	.dataa(\processor|enable_reg[6]~0_combout ),
	.datab(\processor|Mux0~0_combout ),
	.datac(\processor|sel[3]~4_combout ),
	.datad(\processor|sel[3]~6_combout ),
	.cin(gnd),
	.combout(\processor|sel[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~7 .lut_mask = 16'hECA0;
defparam \processor|sel[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
fiftyfivenm_lcell_comb \processor|sel[3]~8 (
// Equation(s):
// \processor|sel[3]~8_combout  = (\processor|counter|current_state.0001~q  & ((\processor|sel[3]~7_combout ) # ((\processor|sel [3] & !\processor|sel[3]~2_combout )))) # (!\processor|counter|current_state.0001~q  & (((\processor|sel [3] & 
// !\processor|sel[3]~2_combout ))))

	.dataa(\processor|counter|current_state.0001~q ),
	.datab(\processor|sel[3]~7_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|sel[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[3]~8 .lut_mask = 16'h88F8;
defparam \processor|sel[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \processor|sel[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|sel[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|sel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|sel[3] .is_wysiwyg = "true";
defparam \processor|sel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \processor|reg_IR|Q~9 (
// Equation(s):
// \processor|reg_IR|Q~9_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~9 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \processor|reg_IR|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \processor|reg_IR|Q~8 (
// Equation(s):
// \processor|reg_IR|Q~8_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~8 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \processor|reg_IR|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
fiftyfivenm_lcell_comb \processor|Mux5~0 (
// Equation(s):
// \processor|Mux5~0_combout  = (\processor|counter|current_state.0100~q  & (\processor|reg_IR|Q [8] $ ((\processor|reg_IR|Q [6])))) # (!\processor|counter|current_state.0100~q  & (((!\processor|reg_IR|Q [7]) # (!\processor|reg_IR|Q [6])) # 
// (!\processor|reg_IR|Q [8])))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux5~0 .lut_mask = 16'h3D7D;
defparam \processor|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
fiftyfivenm_lcell_comb \processor|Mux5~1 (
// Equation(s):
// \processor|Mux5~1_combout  = (\processor|Mux5~0_combout  & ((\processor|counter|current_state.0100~q  & ((\processor|reg_IR|Q [2]))) # (!\processor|counter|current_state.0100~q  & (\processor|reg_IR|Q [5]))))

	.dataa(\processor|reg_IR|Q [5]),
	.datab(\processor|counter|current_state.0100~q ),
	.datac(\processor|reg_IR|Q [2]),
	.datad(\processor|Mux5~0_combout ),
	.cin(gnd),
	.combout(\processor|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux5~1 .lut_mask = 16'hE200;
defparam \processor|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
fiftyfivenm_lcell_comb \processor|sel[2]~0 (
// Equation(s):
// \processor|sel[2]~0_combout  = (\processor|counter|current_state.0010~q  & (!\processor|counter|current_state.0100~q  & (!\processor|counter|current_state.1000~q ))) # (!\processor|counter|current_state.0010~q  & (!\processor|WideOr2~0_combout  & 
// (\processor|counter|current_state.0100~q  $ (\processor|counter|current_state.1000~q ))))

	.dataa(\processor|counter|current_state.0010~q ),
	.datab(\processor|counter|current_state.0100~q ),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\processor|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\processor|sel[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[2]~0 .lut_mask = 16'h0216;
defparam \processor|sel[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
fiftyfivenm_lcell_comb \processor|sel[2]~1 (
// Equation(s):
// \processor|sel[2]~1_combout  = (\KEY[0]~input_o  & (\processor|sel[2]~0_combout  & (\SW[9]~input_o  & \processor|counter|current_state.0001~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\processor|sel[2]~0_combout ),
	.datac(\SW[9]~input_o ),
	.datad(\processor|counter|current_state.0001~q ),
	.cin(gnd),
	.combout(\processor|sel[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|sel[2]~1 .lut_mask = 16'h8000;
defparam \processor|sel[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \processor|sel[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|counter|current_state.1000~q ),
	.sload(gnd),
	.ena(\processor|sel[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|sel[2] .is_wysiwyg = "true";
defparam \processor|sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
fiftyfivenm_lcell_comb \processor|reg_IR|Q~0 (
// Equation(s):
// \processor|reg_IR|Q~0_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~0 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \processor|reg_IR|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \processor|reg_IR|Q~2 (
// Equation(s):
// \processor|reg_IR|Q~2_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~2 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \processor|reg_IR|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
fiftyfivenm_lcell_comb \processor|Mux7~0 (
// Equation(s):
// \processor|Mux7~0_combout  = ((\processor|counter|current_state.0100~q  & (\processor|reg_IR|Q [0])) # (!\processor|counter|current_state.0100~q  & ((\processor|reg_IR|Q [3])))) # (!\processor|Mux5~0_combout )

	.dataa(\processor|reg_IR|Q [0]),
	.datab(\processor|counter|current_state.0100~q ),
	.datac(\processor|reg_IR|Q [3]),
	.datad(\processor|Mux5~0_combout ),
	.cin(gnd),
	.combout(\processor|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux7~0 .lut_mask = 16'hB8FF;
defparam \processor|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \processor|sel[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|counter|current_state.1000~q ),
	.sload(gnd),
	.ena(\processor|sel[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|sel[0] .is_wysiwyg = "true";
defparam \processor|sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \processor|mux|Mux8~0 (
// Equation(s):
// \processor|mux|Mux8~0_combout  = (\processor|sel [3] & ((\processor|sel [0]))) # (!\processor|sel [3] & (\processor|sel [2]))

	.dataa(gnd),
	.datab(\processor|sel [3]),
	.datac(\processor|sel [2]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~0 .lut_mask = 16'hFC30;
defparam \processor|mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
fiftyfivenm_lcell_comb \processor|alu_op~1 (
// Equation(s):
// \processor|alu_op~1_combout  = (\processor|counter|WideNor2~combout  & ((\processor|reg_IR|Q [6] & ((!\processor|reg_IR|Q [7]))) # (!\processor|reg_IR|Q [6] & (!\processor|reg_IR|Q [8] & \processor|reg_IR|Q [7]))))

	.dataa(\processor|counter|WideNor2~combout ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|alu_op~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu_op~1 .lut_mask = 16'h02A0;
defparam \processor|alu_op~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \processor|alu_op[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|alu_op~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|alu_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|alu_op[0] .is_wysiwyg = "true";
defparam \processor|alu_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \processor|mux|Mux8~8 (
// Equation(s):
// \processor|mux|Mux8~8_combout  = ((!\processor|sel [2] & !\processor|sel [1])) # (!\processor|sel [3])

	.dataa(\processor|sel [2]),
	.datab(gnd),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~8 .lut_mask = 16'h0F5F;
defparam \processor|mux|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
fiftyfivenm_lcell_comb \processor|alu_op~0 (
// Equation(s):
// \processor|alu_op~0_combout  = (\processor|counter|WideNor2~combout  & (\processor|reg_IR|Q [6] & (\processor|reg_IR|Q [8] $ (\processor|reg_IR|Q [7]))))

	.dataa(\processor|counter|WideNor2~combout ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|alu_op~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu_op~0 .lut_mask = 16'h2080;
defparam \processor|alu_op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \processor|alu_op[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|alu_op~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|alu_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|alu_op[1] .is_wysiwyg = "true";
defparam \processor|alu_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \processor|alu|Add0~36 (
// Equation(s):
// \processor|alu|Add0~36_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux4~7_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(\processor|mux|Mux4~7_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~36 .lut_mask = 16'h5FA0;
defparam \processor|alu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \processor|reg_IR|Q~7 (
// Equation(s):
// \processor|reg_IR|Q~7_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~7 .lut_mask = 16'hAA00;
defparam \processor|reg_IR|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \processor|reg_IR|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
fiftyfivenm_lcell_comb \processor|enable_reg[6]~1 (
// Equation(s):
// \processor|enable_reg[6]~1_combout  = (!\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0001~q  & (\processor|counter|current_state.0010~q  $ (\processor|counter|current_state.1000~q ))))

	.dataa(\processor|counter|current_state.0010~q ),
	.datab(\processor|counter|current_state.0100~q ),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\processor|counter|current_state.0001~q ),
	.cin(gnd),
	.combout(\processor|enable_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_reg[6]~1 .lut_mask = 16'h1200;
defparam \processor|enable_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
fiftyfivenm_lcell_comb \processor|enable_reg[6]~2 (
// Equation(s):
// \processor|enable_reg[6]~2_combout  = (\processor|enable_reg[6]~1_combout  & ((\processor|counter|current_state.1000~q  & ((!\processor|WideOr2~0_combout ))) # (!\processor|counter|current_state.1000~q  & (\processor|enable_reg_A~0_combout ))))

	.dataa(\processor|enable_reg[6]~1_combout ),
	.datab(\processor|enable_reg_A~0_combout ),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\processor|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\processor|enable_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_reg[6]~2 .lut_mask = 16'h08A8;
defparam \processor|enable_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
fiftyfivenm_lcell_comb \processor|Selector5~0 (
// Equation(s):
// \processor|Selector5~0_combout  = (!\processor|reg_IR|Q [3] & (\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & !\processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector5~0 .lut_mask = 16'h0040;
defparam \processor|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \processor|enable_reg[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[2] .is_wysiwyg = "true";
defparam \processor|enable_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
fiftyfivenm_lcell_comb \processor|reg_R2|Q[9]~0 (
// Equation(s):
// \processor|reg_R2|Q[9]~0_combout  = (\processor|enable_reg [2]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg [2]),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[9]~0 .lut_mask = 16'hFF33;
defparam \processor|reg_R2|Q[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \processor|reg_R2|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
fiftyfivenm_lcell_comb \processor|Selector4~0 (
// Equation(s):
// \processor|Selector4~0_combout  = (\processor|reg_IR|Q [3] & (\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & !\processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector4~0 .lut_mask = 16'h0080;
defparam \processor|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \processor|enable_reg[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[3] .is_wysiwyg = "true";
defparam \processor|enable_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
fiftyfivenm_lcell_comb \processor|reg_R3|Q[13]~0 (
// Equation(s):
// \processor|reg_R3|Q[13]~0_combout  = (\processor|enable_reg [3]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg [3]),
	.cin(gnd),
	.combout(\processor|reg_R3|Q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R3|Q[13]~0 .lut_mask = 16'hFF33;
defparam \processor|reg_R3|Q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \processor|reg_R3|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
fiftyfivenm_lcell_comb \processor|Selector6~0 (
// Equation(s):
// \processor|Selector6~0_combout  = (\processor|reg_IR|Q [3] & (!\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & !\processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector6~0 .lut_mask = 16'h0020;
defparam \processor|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \processor|enable_reg[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[1] .is_wysiwyg = "true";
defparam \processor|enable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \processor|reg_R1|Q[0]~0 (
// Equation(s):
// \processor|reg_R1|Q[0]~0_combout  = (\processor|enable_reg [1]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg [1]),
	.cin(gnd),
	.combout(\processor|reg_R1|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R1|Q[0]~0 .lut_mask = 16'hFF33;
defparam \processor|reg_R1|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \processor|reg_R1|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
fiftyfivenm_lcell_comb \processor|Selector7~0 (
// Equation(s):
// \processor|Selector7~0_combout  = (!\processor|reg_IR|Q [3] & (!\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & !\processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector7~0 .lut_mask = 16'h0010;
defparam \processor|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \processor|enable_reg[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[0] .is_wysiwyg = "true";
defparam \processor|enable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \processor|reg_R0|Q[10]~1 (
// Equation(s):
// \processor|reg_R0|Q[10]~1_combout  = (\processor|enable_reg [0]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg [0]),
	.cin(gnd),
	.combout(\processor|reg_R0|Q[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q[10]~1 .lut_mask = 16'hFF33;
defparam \processor|reg_R0|Q[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \processor|reg_R0|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \processor|mux|Mux13~2 (
// Equation(s):
// \processor|mux|Mux13~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [2]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [2] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [2]),
	.datac(\processor|reg_R0|Q [2]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \processor|mux|Mux13~3 (
// Equation(s):
// \processor|mux|Mux13~3_combout  = (\processor|sel [1] & ((\processor|mux|Mux13~2_combout  & ((\processor|reg_R3|Q [2]))) # (!\processor|mux|Mux13~2_combout  & (\processor|reg_R2|Q [2])))) # (!\processor|sel [1] & (((\processor|mux|Mux13~2_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [2]),
	.datac(\processor|reg_R3|Q [2]),
	.datad(\processor|mux|Mux13~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~3 .lut_mask = 16'hF588;
defparam \processor|mux|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
fiftyfivenm_lcell_comb \processor|enable_reg_A~1 (
// Equation(s):
// \processor|enable_reg_A~1_combout  = (!\processor|counter|WideNor1~combout  & ((\processor|reg_IR|Q [8] & ((!\processor|reg_IR|Q [7]) # (!\processor|reg_IR|Q [6]))) # (!\processor|reg_IR|Q [8] & ((\processor|reg_IR|Q [6]) # (\processor|reg_IR|Q [7])))))

	.dataa(\processor|counter|WideNor1~combout ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|enable_reg_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_reg_A~1 .lut_mask = 16'h1554;
defparam \processor|enable_reg_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \processor|enable_reg_A (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|enable_reg_A~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg_A .is_wysiwyg = "true";
defparam \processor|enable_reg_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \processor|reg_A|Q[4]~0 (
// Equation(s):
// \processor|reg_A|Q[4]~0_combout  = (\processor|enable_reg_A~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg_A~q ),
	.cin(gnd),
	.combout(\processor|reg_A|Q[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_A|Q[4]~0 .lut_mask = 16'hFF33;
defparam \processor|reg_A|Q[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
fiftyfivenm_lcell_comb \processor|Selector2~0 (
// Equation(s):
// \processor|Selector2~0_combout  = (\processor|reg_IR|Q [3] & (!\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & \processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector2~0 .lut_mask = 16'h2000;
defparam \processor|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \processor|enable_reg[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[5] .is_wysiwyg = "true";
defparam \processor|enable_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \processor|reg_R5|Q[14]~0 (
// Equation(s):
// \processor|reg_R5|Q[14]~0_combout  = (\processor|enable_reg [5]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|enable_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_R5|Q[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R5|Q[14]~0 .lut_mask = 16'hF3F3;
defparam \processor|reg_R5|Q[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N25
dffeas \processor|reg_R5|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
fiftyfivenm_lcell_comb \processor|Selector0~0 (
// Equation(s):
// \processor|Selector0~0_combout  = (\processor|reg_IR|Q [3] & (\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & \processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector0~0 .lut_mask = 16'h8000;
defparam \processor|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \processor|enable_reg[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[7] .is_wysiwyg = "true";
defparam \processor|enable_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \processor|reg_R7|Q[3]~0 (
// Equation(s):
// \processor|reg_R7|Q[3]~0_combout  = (\processor|enable_reg [7]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|enable_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_R7|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R7|Q[3]~0 .lut_mask = 16'hF3F3;
defparam \processor|reg_R7|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N19
dffeas \processor|reg_R7|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
fiftyfivenm_lcell_comb \processor|Selector1~0 (
// Equation(s):
// \processor|Selector1~0_combout  = (!\processor|reg_IR|Q [3] & (\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & \processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector1~0 .lut_mask = 16'h4000;
defparam \processor|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \processor|enable_reg[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[6] .is_wysiwyg = "true";
defparam \processor|enable_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \processor|reg_R6|Q[4]~0 (
// Equation(s):
// \processor|reg_R6|Q[4]~0_combout  = (\processor|enable_reg [6]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|enable_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[4]~0 .lut_mask = 16'hF3F3;
defparam \processor|reg_R6|Q[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \processor|reg_R6|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
fiftyfivenm_lcell_comb \processor|Selector3~0 (
// Equation(s):
// \processor|Selector3~0_combout  = (!\processor|reg_IR|Q [3] & (!\processor|reg_IR|Q [4] & (\processor|enable_reg[6]~2_combout  & \processor|reg_IR|Q [5])))

	.dataa(\processor|reg_IR|Q [3]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|enable_reg[6]~2_combout ),
	.datad(\processor|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\processor|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector3~0 .lut_mask = 16'h1000;
defparam \processor|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \processor|enable_reg[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_reg[4] .is_wysiwyg = "true";
defparam \processor|enable_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
fiftyfivenm_lcell_comb \processor|reg_R4|Q[3]~0 (
// Equation(s):
// \processor|reg_R4|Q[3]~0_combout  = (\processor|enable_reg [4]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enable_reg [4]),
	.cin(gnd),
	.combout(\processor|reg_R4|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R4|Q[3]~0 .lut_mask = 16'hFF33;
defparam \processor|reg_R4|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \processor|reg_R4|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \processor|mux|Mux15~0 (
// Equation(s):
// \processor|mux|Mux15~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [0]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [0] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [0]),
	.datac(\processor|reg_R4|Q [0]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \processor|mux|Mux15~1 (
// Equation(s):
// \processor|mux|Mux15~1_combout  = (\processor|sel [0] & ((\processor|mux|Mux15~0_combout  & ((\processor|reg_R7|Q [0]))) # (!\processor|mux|Mux15~0_combout  & (\processor|reg_R5|Q [0])))) # (!\processor|sel [0] & (((\processor|mux|Mux15~0_combout ))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R5|Q [0]),
	.datac(\processor|reg_R7|Q [0]),
	.datad(\processor|mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~1 .lut_mask = 16'hF588;
defparam \processor|mux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \processor|reg_A|Q[0]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \processor|reg_R5|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \processor|reg_R4|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \processor|reg_R6|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \processor|mux|Mux14~0 (
// Equation(s):
// \processor|mux|Mux14~0_combout  = (\processor|sel [1] & ((\processor|sel [0]) # ((\processor|reg_R6|Q [1])))) # (!\processor|sel [1] & (!\processor|sel [0] & (\processor|reg_R4|Q [1])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [0]),
	.datac(\processor|reg_R4|Q [1]),
	.datad(\processor|reg_R6|Q [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~0 .lut_mask = 16'hBA98;
defparam \processor|mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N23
dffeas \processor|reg_R7|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \processor|mux|Mux14~1 (
// Equation(s):
// \processor|mux|Mux14~1_combout  = (\processor|mux|Mux14~0_combout  & (((\processor|reg_R7|Q [1]) # (!\processor|sel [0])))) # (!\processor|mux|Mux14~0_combout  & (\processor|reg_R5|Q [1] & ((\processor|sel [0]))))

	.dataa(\processor|reg_R5|Q [1]),
	.datab(\processor|mux|Mux14~0_combout ),
	.datac(\processor|reg_R7|Q [1]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~1 .lut_mask = 16'hE2CC;
defparam \processor|mux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \processor|reg_R2|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \processor|reg_R3|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N21
dffeas \processor|reg_R1|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N15
dffeas \processor|reg_R0|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \processor|mux|Mux14~2 (
// Equation(s):
// \processor|mux|Mux14~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [1]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [1] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [1]),
	.datac(\processor|reg_R0|Q [1]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \processor|mux|Mux14~3 (
// Equation(s):
// \processor|mux|Mux14~3_combout  = (\processor|sel [1] & ((\processor|mux|Mux14~2_combout  & ((\processor|reg_R3|Q [1]))) # (!\processor|mux|Mux14~2_combout  & (\processor|reg_R2|Q [1])))) # (!\processor|sel [1] & (((\processor|mux|Mux14~2_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [1]),
	.datac(\processor|reg_R3|Q [1]),
	.datad(\processor|mux|Mux14~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~3 .lut_mask = 16'hF588;
defparam \processor|mux|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~2 (
// Equation(s):
// \processor|alu|ShiftLeft0~2_combout  = (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux15~5_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux14~5_combout ))))

	.dataa(\processor|mux|Mux14~5_combout ),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|mux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~2 .lut_mask = 16'h3202;
defparam \processor|alu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~3 (
// Equation(s):
// \processor|alu|ShiftLeft0~3_combout  = (\processor|alu|ShiftLeft0~0_combout  & \processor|alu|ShiftLeft0~2_combout )

	.dataa(gnd),
	.datab(\processor|alu|ShiftLeft0~0_combout ),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~3 .lut_mask = 16'hCC00;
defparam \processor|alu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \processor|reg_R0|Q~4 (
// Equation(s):
// \processor|reg_R0|Q~4_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux12~5_combout ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|mux|Mux12~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~4 .lut_mask = 16'hC000;
defparam \processor|reg_R0|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \processor|reg_R6|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \processor|reg_R4|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \processor|mux|Mux11~0 (
// Equation(s):
// \processor|mux|Mux11~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [4]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [4] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [4]),
	.datac(\processor|reg_R4|Q [4]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N25
dffeas \processor|reg_R5|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \processor|reg_R7|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \processor|mux|Mux11~1 (
// Equation(s):
// \processor|mux|Mux11~1_combout  = (\processor|mux|Mux11~0_combout  & (((\processor|reg_R7|Q [4]) # (!\processor|sel [0])))) # (!\processor|mux|Mux11~0_combout  & (\processor|reg_R5|Q [4] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux11~0_combout ),
	.datab(\processor|reg_R5|Q [4]),
	.datac(\processor|reg_R7|Q [4]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~1 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \processor|reg_R2|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \processor|reg_R3|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \processor|reg_R1|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \processor|reg_R0|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux9~2 (
// Equation(s):
// \processor|mux|Mux9~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [6]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [6] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [6]),
	.datac(\processor|reg_R0|Q [6]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \processor|mux|Mux9~3 (
// Equation(s):
// \processor|mux|Mux9~3_combout  = (\processor|sel [1] & ((\processor|mux|Mux9~2_combout  & ((\processor|reg_R3|Q [6]))) # (!\processor|mux|Mux9~2_combout  & (\processor|reg_R2|Q [6])))) # (!\processor|sel [1] & (((\processor|mux|Mux9~2_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [6]),
	.datac(\processor|reg_R3|Q [6]),
	.datad(\processor|mux|Mux9~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~3 .lut_mask = 16'hF588;
defparam \processor|mux|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N9
dffeas \processor|reg_R5|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \processor|reg_R7|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \processor|reg_R6|Q[6]~feeder (
// Equation(s):
// \processor|reg_R6|Q[6]~feeder_combout  = \processor|reg_R0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \processor|reg_R6|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \processor|reg_R4|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \processor|mux|Mux9~0 (
// Equation(s):
// \processor|mux|Mux9~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [6]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [6] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [6]),
	.datac(\processor|reg_R4|Q [6]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \processor|mux|Mux9~1 (
// Equation(s):
// \processor|mux|Mux9~1_combout  = (\processor|sel [0] & ((\processor|mux|Mux9~0_combout  & ((\processor|reg_R7|Q [6]))) # (!\processor|mux|Mux9~0_combout  & (\processor|reg_R5|Q [6])))) # (!\processor|sel [0] & (((\processor|mux|Mux9~0_combout ))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R5|Q [6]),
	.datac(\processor|reg_R7|Q [6]),
	.datad(\processor|mux|Mux9~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~1 .lut_mask = 16'hF588;
defparam \processor|mux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \processor|mux|Mux9~4 (
// Equation(s):
// \processor|mux|Mux9~4_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3]) # (\processor|mux|Mux9~1_combout )))) # (!\processor|mux|Mux8~0_combout  & (\processor|mux|Mux9~3_combout  & (!\processor|sel [3])))

	.dataa(\processor|mux|Mux9~3_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux9~1_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~4 .lut_mask = 16'hCEC2;
defparam \processor|mux|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~4 (
// Equation(s):
// \processor|alu|ShiftLeft0~4_combout  = (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux14~5_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux13~5_combout ))))

	.dataa(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datab(\processor|mux|Mux13~5_combout ),
	.datac(\processor|mux|Mux14~5_combout ),
	.datad(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~4 .lut_mask = 16'h00E4;
defparam \processor|alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~5 (
// Equation(s):
// \processor|alu|ShiftLeft0~5_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~4_combout ) # (\processor|mux|Mux15~5_combout )))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & 
// (\processor|alu|ShiftLeft0~4_combout ))

	.dataa(\processor|alu|ShiftLeft0~4_combout ),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|mux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~5 .lut_mask = 16'h2E2A;
defparam \processor|alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~18 (
// Equation(s):
// \processor|alu|ShiftLeft0~18_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux11~5_combout )) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux9~5_combout )))

	.dataa(gnd),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux11~5_combout ),
	.datad(\processor|mux|Mux9~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~18 .lut_mask = 16'hF3C0;
defparam \processor|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~19 (
// Equation(s):
// \processor|alu|ShiftLeft0~19_combout  = (!\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~15_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~18_combout ))))

	.dataa(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datab(\processor|alu|ShiftLeft0~18_combout ),
	.datac(\processor|alu|ShiftLeft0~15_combout ),
	.datad(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~19 .lut_mask = 16'h5044;
defparam \processor|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~20 (
// Equation(s):
// \processor|alu|ShiftLeft0~20_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~19_combout ) # ((\processor|alu|ShiftLeft0~5_combout  & \processor|reg_A|Q[2]~_Duplicate_1_q ))))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(\processor|alu|ShiftLeft0~5_combout ),
	.datac(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datad(\processor|alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~20 .lut_mask = 16'hAA80;
defparam \processor|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \processor|reg_R1|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \processor|reg_R0|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \processor|mux|Mux8~3 (
// Equation(s):
// \processor|mux|Mux8~3_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [7])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [7])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [7]),
	.datac(\processor|reg_R0|Q [7]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~3 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N11
dffeas \processor|reg_R3|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \processor|reg_R2|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \processor|mux|Mux8~4 (
// Equation(s):
// \processor|mux|Mux8~4_combout  = (\processor|mux|Mux8~3_combout  & (((\processor|reg_R3|Q [7])) # (!\processor|sel [1]))) # (!\processor|mux|Mux8~3_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [7]))))

	.dataa(\processor|mux|Mux8~3_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [7]),
	.datad(\processor|reg_R2|Q [7]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~4 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \processor|reg_R1|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \processor|reg_R0|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
fiftyfivenm_lcell_comb \processor|mux|Mux7~2 (
// Equation(s):
// \processor|mux|Mux7~2_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [8])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [8])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [8]),
	.datac(\processor|reg_R0|Q [8]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~2 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \processor|reg_R3|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \processor|reg_R2|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \processor|mux|Mux7~3 (
// Equation(s):
// \processor|mux|Mux7~3_combout  = (\processor|mux|Mux7~2_combout  & (((\processor|reg_R3|Q [8])) # (!\processor|sel [1]))) # (!\processor|mux|Mux7~2_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [8]))))

	.dataa(\processor|mux|Mux7~2_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [8]),
	.datad(\processor|reg_R2|Q [8]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~3 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N5
dffeas \processor|reg_R6|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N7
dffeas \processor|reg_R4|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \processor|mux|Mux7~0 (
// Equation(s):
// \processor|mux|Mux7~0_combout  = (\processor|sel [0] & (((\processor|sel [1])))) # (!\processor|sel [0] & ((\processor|sel [1] & (\processor|reg_R6|Q [8])) # (!\processor|sel [1] & ((\processor|reg_R4|Q [8])))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R6|Q [8]),
	.datac(\processor|reg_R4|Q [8]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~0 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N7
dffeas \processor|reg_R7|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N21
dffeas \processor|reg_R5|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \processor|mux|Mux7~1 (
// Equation(s):
// \processor|mux|Mux7~1_combout  = (\processor|sel [0] & ((\processor|mux|Mux7~0_combout  & (\processor|reg_R7|Q [8])) # (!\processor|mux|Mux7~0_combout  & ((\processor|reg_R5|Q [8]))))) # (!\processor|sel [0] & (\processor|mux|Mux7~0_combout ))

	.dataa(\processor|sel [0]),
	.datab(\processor|mux|Mux7~0_combout ),
	.datac(\processor|reg_R7|Q [8]),
	.datad(\processor|reg_R5|Q [8]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~1 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N18
fiftyfivenm_lcell_comb \processor|mux|Mux7~4 (
// Equation(s):
// \processor|mux|Mux7~4_combout  = (\processor|sel [3] & (((\processor|mux|Mux8~0_combout )))) # (!\processor|sel [3] & ((\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux7~1_combout ))) # (!\processor|mux|Mux8~0_combout  & 
// (\processor|mux|Mux7~3_combout ))))

	.dataa(\processor|mux|Mux7~3_combout ),
	.datab(\processor|mux|Mux7~1_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~4 .lut_mask = 16'hFC0A;
defparam \processor|mux|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~12 (
// Equation(s):
// \processor|alu|ShiftLeft0~12_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux13~5_combout ))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux11~5_combout ))

	.dataa(\processor|mux|Mux11~5_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux13~5_combout ),
	.datad(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~12 .lut_mask = 16'hF0AA;
defparam \processor|alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~11 (
// Equation(s):
// \processor|alu|ShiftLeft0~11_combout  = (\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux14~5_combout )) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux12~5_combout )))))

	.dataa(\processor|mux|Mux14~5_combout ),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|mux|Mux12~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~11 .lut_mask = 16'hB080;
defparam \processor|alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~25 (
// Equation(s):
// \processor|alu|ShiftLeft0~25_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~11_combout ) # ((\processor|alu|ShiftLeft0~12_combout  & !\processor|reg_A|Q[0]~_Duplicate_1_q ))))

	.dataa(\processor|alu|ShiftLeft0~12_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~11_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~25 .lut_mask = 16'hF200;
defparam \processor|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N31
dffeas \processor|reg_A|Q[3]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
fiftyfivenm_lcell_comb \processor|reg_G|Q[11]~27 (
// Equation(s):
// \processor|reg_G|Q[11]~27_combout  = (\processor|alu_op [1] & ((\processor|reg_A|Q[3]~_Duplicate_1_q ) # (\processor|reg_A|Q[2]~_Duplicate_1_q )))

	.dataa(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\processor|alu_op [1]),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[11]~27 .lut_mask = 16'hF0A0;
defparam \processor|reg_G|Q[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \processor|reg_R2|Q[9]~feeder (
// Equation(s):
// \processor|reg_R2|Q[9]~feeder_combout  = \processor|reg_R0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~10_combout ),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R2|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \processor|reg_R2|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R2|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \processor|reg_R3|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \processor|reg_R1|Q[9]~feeder (
// Equation(s):
// \processor|reg_R1|Q[9]~feeder_combout  = \processor|reg_R0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~10_combout ),
	.cin(gnd),
	.combout(\processor|reg_R1|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R1|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R1|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \processor|reg_R1|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R1|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \processor|reg_R0|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux6~2 (
// Equation(s):
// \processor|mux|Mux6~2_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [9])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [9])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [9]),
	.datac(\processor|reg_R0|Q [9]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~2 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux6~3 (
// Equation(s):
// \processor|mux|Mux6~3_combout  = (\processor|sel [1] & ((\processor|mux|Mux6~2_combout  & ((\processor|reg_R3|Q [9]))) # (!\processor|mux|Mux6~2_combout  & (\processor|reg_R2|Q [9])))) # (!\processor|sel [1] & (((\processor|mux|Mux6~2_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [9]),
	.datac(\processor|reg_R3|Q [9]),
	.datad(\processor|mux|Mux6~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~3 .lut_mask = 16'hF588;
defparam \processor|mux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
fiftyfivenm_lcell_comb \processor|alu|Add0~29 (
// Equation(s):
// \processor|alu|Add0~29_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux6~5_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~29 .lut_mask = 16'h6A6A;
defparam \processor|alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \processor|reg_A|Q[9]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \processor|alu|Add0~26 (
// Equation(s):
// \processor|alu|Add0~26_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux7~5_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux7~5_combout ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~26 .lut_mask = 16'h3FC0;
defparam \processor|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \processor|reg_A|Q[8]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \processor|reg_A|Q[7]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \processor|alu|Add0~23 (
// Equation(s):
// \processor|alu|Add0~23_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux8~6_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|mux|Mux8~6_combout ),
	.cin(gnd),
	.combout(\processor|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~23 .lut_mask = 16'h3CF0;
defparam \processor|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \processor|alu|Add0~20 (
// Equation(s):
// \processor|alu|Add0~20_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux9~5_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~20 .lut_mask = 16'h6A6A;
defparam \processor|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \processor|reg_A|Q[6]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \processor|reg_A|Q[5]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \processor|alu|Add0~17 (
// Equation(s):
// \processor|alu|Add0~17_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux10~5_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(gnd),
	.datad(\processor|mux|Mux10~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~17 .lut_mask = 16'h66AA;
defparam \processor|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
fiftyfivenm_lcell_comb \processor|alu|Add0~14 (
// Equation(s):
// \processor|alu|Add0~14_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux11~5_combout )))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux11~5_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~14 .lut_mask = 16'h5FA0;
defparam \processor|alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \processor|reg_A|Q[4]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \processor|alu|Add0~11 (
// Equation(s):
// \processor|alu|Add0~11_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux12~5_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(\processor|mux|Mux12~5_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~11 .lut_mask = 16'h5FA0;
defparam \processor|alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \processor|alu|Add0~8 (
// Equation(s):
// \processor|alu|Add0~8_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux13~5_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~8 .lut_mask = 16'h6A6A;
defparam \processor|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \processor|alu|Add0~5 (
// Equation(s):
// \processor|alu|Add0~5_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux14~5_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux14~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~5 .lut_mask = 16'h6A6A;
defparam \processor|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \processor|alu|Add0~0 (
// Equation(s):
// \processor|alu|Add0~0_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux15~5_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|mux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~0 .lut_mask = 16'h3CF0;
defparam \processor|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
fiftyfivenm_lcell_comb \processor|alu|Add0~2 (
// Equation(s):
// \processor|alu|Add0~2_cout  = CARRY(!\processor|alu_op [0])

	.dataa(\processor|alu_op [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processor|alu|Add0~2_cout ));
// synopsys translate_off
defparam \processor|alu|Add0~2 .lut_mask = 16'h0055;
defparam \processor|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
fiftyfivenm_lcell_comb \processor|alu|Add0~3 (
// Equation(s):
// \processor|alu|Add0~3_combout  = (\processor|alu|Add0~0_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|Add0~2_cout  & VCC)) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (!\processor|alu|Add0~2_cout )))) # 
// (!\processor|alu|Add0~0_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (!\processor|alu|Add0~2_cout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|Add0~2_cout ) # (GND)))))
// \processor|alu|Add0~4  = CARRY((\processor|alu|Add0~0_combout  & (!\processor|reg_A|Q[0]~_Duplicate_1_q  & !\processor|alu|Add0~2_cout )) # (!\processor|alu|Add0~0_combout  & ((!\processor|alu|Add0~2_cout ) # (!\processor|reg_A|Q[0]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~0_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~2_cout ),
	.combout(\processor|alu|Add0~3_combout ),
	.cout(\processor|alu|Add0~4 ));
// synopsys translate_off
defparam \processor|alu|Add0~3 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
fiftyfivenm_lcell_comb \processor|alu|Add0~6 (
// Equation(s):
// \processor|alu|Add0~6_combout  = ((\processor|reg_A|Q[1]~_Duplicate_1_q  $ (\processor|alu|Add0~5_combout  $ (!\processor|alu|Add0~4 )))) # (GND)
// \processor|alu|Add0~7  = CARRY((\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|alu|Add0~5_combout ) # (!\processor|alu|Add0~4 ))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|alu|Add0~5_combout  & !\processor|alu|Add0~4 )))

	.dataa(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~4 ),
	.combout(\processor|alu|Add0~6_combout ),
	.cout(\processor|alu|Add0~7 ));
// synopsys translate_off
defparam \processor|alu|Add0~6 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
fiftyfivenm_lcell_comb \processor|alu|Add0~9 (
// Equation(s):
// \processor|alu|Add0~9_combout  = (\processor|alu|Add0~8_combout  & ((\processor|reg_A|Q[2]~_Duplicate_1_q  & (\processor|alu|Add0~7  & VCC)) # (!\processor|reg_A|Q[2]~_Duplicate_1_q  & (!\processor|alu|Add0~7 )))) # (!\processor|alu|Add0~8_combout  & 
// ((\processor|reg_A|Q[2]~_Duplicate_1_q  & (!\processor|alu|Add0~7 )) # (!\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|alu|Add0~7 ) # (GND)))))
// \processor|alu|Add0~10  = CARRY((\processor|alu|Add0~8_combout  & (!\processor|reg_A|Q[2]~_Duplicate_1_q  & !\processor|alu|Add0~7 )) # (!\processor|alu|Add0~8_combout  & ((!\processor|alu|Add0~7 ) # (!\processor|reg_A|Q[2]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~8_combout ),
	.datab(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~7 ),
	.combout(\processor|alu|Add0~9_combout ),
	.cout(\processor|alu|Add0~10 ));
// synopsys translate_off
defparam \processor|alu|Add0~9 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
fiftyfivenm_lcell_comb \processor|alu|Add0~12 (
// Equation(s):
// \processor|alu|Add0~12_combout  = ((\processor|alu|Add0~11_combout  $ (\processor|reg_A|Q[3]~_Duplicate_1_q  $ (!\processor|alu|Add0~10 )))) # (GND)
// \processor|alu|Add0~13  = CARRY((\processor|alu|Add0~11_combout  & ((\processor|reg_A|Q[3]~_Duplicate_1_q ) # (!\processor|alu|Add0~10 ))) # (!\processor|alu|Add0~11_combout  & (\processor|reg_A|Q[3]~_Duplicate_1_q  & !\processor|alu|Add0~10 )))

	.dataa(\processor|alu|Add0~11_combout ),
	.datab(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~10 ),
	.combout(\processor|alu|Add0~12_combout ),
	.cout(\processor|alu|Add0~13 ));
// synopsys translate_off
defparam \processor|alu|Add0~12 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
fiftyfivenm_lcell_comb \processor|alu|Add0~15 (
// Equation(s):
// \processor|alu|Add0~15_combout  = (\processor|alu|Add0~14_combout  & ((\processor|reg_A|Q[4]~_Duplicate_1_q  & (\processor|alu|Add0~13  & VCC)) # (!\processor|reg_A|Q[4]~_Duplicate_1_q  & (!\processor|alu|Add0~13 )))) # (!\processor|alu|Add0~14_combout  & 
// ((\processor|reg_A|Q[4]~_Duplicate_1_q  & (!\processor|alu|Add0~13 )) # (!\processor|reg_A|Q[4]~_Duplicate_1_q  & ((\processor|alu|Add0~13 ) # (GND)))))
// \processor|alu|Add0~16  = CARRY((\processor|alu|Add0~14_combout  & (!\processor|reg_A|Q[4]~_Duplicate_1_q  & !\processor|alu|Add0~13 )) # (!\processor|alu|Add0~14_combout  & ((!\processor|alu|Add0~13 ) # (!\processor|reg_A|Q[4]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~14_combout ),
	.datab(\processor|reg_A|Q[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~13 ),
	.combout(\processor|alu|Add0~15_combout ),
	.cout(\processor|alu|Add0~16 ));
// synopsys translate_off
defparam \processor|alu|Add0~15 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
fiftyfivenm_lcell_comb \processor|alu|Add0~18 (
// Equation(s):
// \processor|alu|Add0~18_combout  = ((\processor|reg_A|Q[5]~_Duplicate_1_q  $ (\processor|alu|Add0~17_combout  $ (!\processor|alu|Add0~16 )))) # (GND)
// \processor|alu|Add0~19  = CARRY((\processor|reg_A|Q[5]~_Duplicate_1_q  & ((\processor|alu|Add0~17_combout ) # (!\processor|alu|Add0~16 ))) # (!\processor|reg_A|Q[5]~_Duplicate_1_q  & (\processor|alu|Add0~17_combout  & !\processor|alu|Add0~16 )))

	.dataa(\processor|reg_A|Q[5]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~16 ),
	.combout(\processor|alu|Add0~18_combout ),
	.cout(\processor|alu|Add0~19 ));
// synopsys translate_off
defparam \processor|alu|Add0~18 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
fiftyfivenm_lcell_comb \processor|alu|Add0~21 (
// Equation(s):
// \processor|alu|Add0~21_combout  = (\processor|alu|Add0~20_combout  & ((\processor|reg_A|Q[6]~_Duplicate_1_q  & (\processor|alu|Add0~19  & VCC)) # (!\processor|reg_A|Q[6]~_Duplicate_1_q  & (!\processor|alu|Add0~19 )))) # (!\processor|alu|Add0~20_combout  & 
// ((\processor|reg_A|Q[6]~_Duplicate_1_q  & (!\processor|alu|Add0~19 )) # (!\processor|reg_A|Q[6]~_Duplicate_1_q  & ((\processor|alu|Add0~19 ) # (GND)))))
// \processor|alu|Add0~22  = CARRY((\processor|alu|Add0~20_combout  & (!\processor|reg_A|Q[6]~_Duplicate_1_q  & !\processor|alu|Add0~19 )) # (!\processor|alu|Add0~20_combout  & ((!\processor|alu|Add0~19 ) # (!\processor|reg_A|Q[6]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~20_combout ),
	.datab(\processor|reg_A|Q[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~19 ),
	.combout(\processor|alu|Add0~21_combout ),
	.cout(\processor|alu|Add0~22 ));
// synopsys translate_off
defparam \processor|alu|Add0~21 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \processor|alu|Add0~24 (
// Equation(s):
// \processor|alu|Add0~24_combout  = ((\processor|reg_A|Q[7]~_Duplicate_1_q  $ (\processor|alu|Add0~23_combout  $ (!\processor|alu|Add0~22 )))) # (GND)
// \processor|alu|Add0~25  = CARRY((\processor|reg_A|Q[7]~_Duplicate_1_q  & ((\processor|alu|Add0~23_combout ) # (!\processor|alu|Add0~22 ))) # (!\processor|reg_A|Q[7]~_Duplicate_1_q  & (\processor|alu|Add0~23_combout  & !\processor|alu|Add0~22 )))

	.dataa(\processor|reg_A|Q[7]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~22 ),
	.combout(\processor|alu|Add0~24_combout ),
	.cout(\processor|alu|Add0~25 ));
// synopsys translate_off
defparam \processor|alu|Add0~24 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \processor|alu|Add0~27 (
// Equation(s):
// \processor|alu|Add0~27_combout  = (\processor|alu|Add0~26_combout  & ((\processor|reg_A|Q[8]~_Duplicate_1_q  & (\processor|alu|Add0~25  & VCC)) # (!\processor|reg_A|Q[8]~_Duplicate_1_q  & (!\processor|alu|Add0~25 )))) # (!\processor|alu|Add0~26_combout  & 
// ((\processor|reg_A|Q[8]~_Duplicate_1_q  & (!\processor|alu|Add0~25 )) # (!\processor|reg_A|Q[8]~_Duplicate_1_q  & ((\processor|alu|Add0~25 ) # (GND)))))
// \processor|alu|Add0~28  = CARRY((\processor|alu|Add0~26_combout  & (!\processor|reg_A|Q[8]~_Duplicate_1_q  & !\processor|alu|Add0~25 )) # (!\processor|alu|Add0~26_combout  & ((!\processor|alu|Add0~25 ) # (!\processor|reg_A|Q[8]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~26_combout ),
	.datab(\processor|reg_A|Q[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~25 ),
	.combout(\processor|alu|Add0~27_combout ),
	.cout(\processor|alu|Add0~28 ));
// synopsys translate_off
defparam \processor|alu|Add0~27 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \processor|alu|Add0~30 (
// Equation(s):
// \processor|alu|Add0~30_combout  = ((\processor|alu|Add0~29_combout  $ (\processor|reg_A|Q[9]~_Duplicate_1_q  $ (!\processor|alu|Add0~28 )))) # (GND)
// \processor|alu|Add0~31  = CARRY((\processor|alu|Add0~29_combout  & ((\processor|reg_A|Q[9]~_Duplicate_1_q ) # (!\processor|alu|Add0~28 ))) # (!\processor|alu|Add0~29_combout  & (\processor|reg_A|Q[9]~_Duplicate_1_q  & !\processor|alu|Add0~28 )))

	.dataa(\processor|alu|Add0~29_combout ),
	.datab(\processor|reg_A|Q[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~28 ),
	.combout(\processor|alu|Add0~30_combout ),
	.cout(\processor|alu|Add0~31 ));
// synopsys translate_off
defparam \processor|alu|Add0~30 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
fiftyfivenm_lcell_comb \processor|reg_G|Q[11]~28 (
// Equation(s):
// \processor|reg_G|Q[11]~28_combout  = (\processor|reg_A|Q[3]~_Duplicate_1_q ) # (!\processor|alu_op [1])

	.dataa(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\processor|alu_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_G|Q[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[11]~28 .lut_mask = 16'hAFAF;
defparam \processor|reg_G|Q[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~28 (
// Equation(s):
// \processor|alu|ShiftLeft0~28_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~12_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~15_combout )))))

	.dataa(\processor|alu|ShiftLeft0~12_combout ),
	.datab(\processor|alu|ShiftLeft0~15_combout ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~28 .lut_mask = 16'hA0C0;
defparam \processor|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~29 (
// Equation(s):
// \processor|alu|ShiftLeft0~29_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux8~6_combout )) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux6~5_combout )))

	.dataa(\processor|mux|Mux8~6_combout ),
	.datab(gnd),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|mux|Mux6~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~29 .lut_mask = 16'hAFA0;
defparam \processor|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~26 (
// Equation(s):
// \processor|alu|ShiftLeft0~26_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux9~5_combout )) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux7~5_combout )))

	.dataa(gnd),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux9~5_combout ),
	.datad(\processor|mux|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~26 .lut_mask = 16'hF3C0;
defparam \processor|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~30 (
// Equation(s):
// \processor|alu|ShiftLeft0~30_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~26_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~29_combout ))))

	.dataa(\processor|alu|ShiftLeft0~29_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~26_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~30 .lut_mask = 16'hE200;
defparam \processor|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
fiftyfivenm_lcell_comb \processor|reg_G|Q~31 (
// Equation(s):
// \processor|reg_G|Q~31_combout  = (\processor|reg_G|Q[11]~28_combout  & (((\processor|reg_G|Q[11]~27_combout )))) # (!\processor|reg_G|Q[11]~28_combout  & ((\processor|reg_G|Q[11]~27_combout  & (\processor|alu|ShiftLeft0~28_combout )) # 
// (!\processor|reg_G|Q[11]~27_combout  & ((\processor|alu|ShiftLeft0~30_combout )))))

	.dataa(\processor|reg_G|Q[11]~28_combout ),
	.datab(\processor|alu|ShiftLeft0~28_combout ),
	.datac(\processor|reg_G|Q[11]~27_combout ),
	.datad(\processor|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~31 .lut_mask = 16'hE5E0;
defparam \processor|reg_G|Q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \processor|reg_H|Q~6 (
// Equation(s):
// \processor|reg_H|Q~6_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux5~7_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|mux|Mux5~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~6 .lut_mask = 16'hA000;
defparam \processor|reg_H|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \processor|reg_G|Q[13]~45 (
// Equation(s):
// \processor|reg_G|Q[13]~45_combout  = (\processor|reg_A|Q[3]~_Duplicate_1_q ) # ((\processor|reg_A|Q[1]~_Duplicate_1_q  & !\processor|reg_A|Q[2]~_Duplicate_1_q ))

	.dataa(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datab(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[13]~45 .lut_mask = 16'hFF22;
defparam \processor|reg_G|Q[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~38 (
// Equation(s):
// \processor|alu|ShiftLeft0~38_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux6~5_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux5~7_combout )))))

	.dataa(\processor|mux|Mux6~5_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux5~7_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~38 .lut_mask = 16'hB800;
defparam \processor|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \processor|reg_G|Q[13]~46 (
// Equation(s):
// \processor|reg_G|Q[13]~46_combout  = (\processor|reg_A|Q[2]~_Duplicate_1_q ) # (\processor|reg_A|Q[3]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[13]~46 .lut_mask = 16'hFFCC;
defparam \processor|reg_G|Q[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~35 (
// Equation(s):
// \processor|alu|ShiftLeft0~35_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux4~7_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux3~7_combout ))))

	.dataa(\processor|mux|Mux3~7_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux4~7_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~35 .lut_mask = 16'hE200;
defparam \processor|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \processor|reg_G|Q~49 (
// Equation(s):
// \processor|reg_G|Q~49_combout  = (\processor|reg_G|Q[13]~45_combout  & ((\processor|alu|ShiftLeft0~38_combout ) # ((\processor|reg_G|Q[13]~46_combout )))) # (!\processor|reg_G|Q[13]~45_combout  & (((!\processor|reg_G|Q[13]~46_combout  & 
// \processor|alu|ShiftLeft0~35_combout ))))

	.dataa(\processor|reg_G|Q[13]~45_combout ),
	.datab(\processor|alu|ShiftLeft0~38_combout ),
	.datac(\processor|reg_G|Q[13]~46_combout ),
	.datad(\processor|alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~49 .lut_mask = 16'hADA8;
defparam \processor|reg_G|Q~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~22 (
// Equation(s):
// \processor|alu|ShiftLeft0~22_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux10~5_combout ))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux8~6_combout ))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~6_combout ),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|mux|Mux10~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~22 .lut_mask = 16'hFC0C;
defparam \processor|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~27 (
// Equation(s):
// \processor|alu|ShiftLeft0~27_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~22_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~26_combout )))))

	.dataa(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datab(\processor|alu|ShiftLeft0~22_combout ),
	.datac(\processor|alu|ShiftLeft0~26_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~27 .lut_mask = 16'hD800;
defparam \processor|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~13 (
// Equation(s):
// \processor|alu|ShiftLeft0~13_combout  = (!\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~11_combout ) # ((\processor|alu|ShiftLeft0~12_combout  & !\processor|reg_A|Q[0]~_Duplicate_1_q ))))

	.dataa(\processor|alu|ShiftLeft0~12_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~11_combout ),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~13 .lut_mask = 16'h00F2;
defparam \processor|alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~10 (
// Equation(s):
// \processor|alu|ShiftLeft0~10_combout  = (\processor|mux|Mux15~5_combout  & (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (!\processor|reg_A|Q[1]~_Duplicate_1_q  & \processor|reg_A|Q[2]~_Duplicate_1_q )))

	.dataa(\processor|mux|Mux15~5_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~10 .lut_mask = 16'h0200;
defparam \processor|alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~14 (
// Equation(s):
// \processor|alu|ShiftLeft0~14_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~13_combout ) # (\processor|alu|ShiftLeft0~10_combout )))

	.dataa(\processor|alu|ShiftLeft0~13_combout ),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~14 .lut_mask = 16'hCC88;
defparam \processor|alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
fiftyfivenm_lcell_comb \processor|reg_G|Q~50 (
// Equation(s):
// \processor|reg_G|Q~50_combout  = (\processor|reg_G|Q~49_combout  & (((\processor|alu|ShiftLeft0~14_combout ) # (!\processor|reg_G|Q[13]~46_combout )))) # (!\processor|reg_G|Q~49_combout  & (\processor|alu|ShiftLeft0~27_combout  & 
// ((\processor|reg_G|Q[13]~46_combout ))))

	.dataa(\processor|reg_G|Q~49_combout ),
	.datab(\processor|alu|ShiftLeft0~27_combout ),
	.datac(\processor|alu|ShiftLeft0~14_combout ),
	.datad(\processor|reg_G|Q[13]~46_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~50 .lut_mask = 16'hE4AA;
defparam \processor|reg_G|Q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \processor|reg_R2|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \processor|reg_R1|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \processor|reg_R0|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \processor|mux|Mux2~4 (
// Equation(s):
// \processor|mux|Mux2~4_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [13])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [13])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [13]),
	.datac(\processor|reg_R0|Q [13]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~4 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \processor|reg_R3|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \processor|mux|Mux2~5 (
// Equation(s):
// \processor|mux|Mux2~5_combout  = (\processor|mux|Mux2~4_combout  & (((\processor|reg_R3|Q [13]) # (!\processor|sel [1])))) # (!\processor|mux|Mux2~4_combout  & (\processor|reg_R2|Q [13] & ((\processor|sel [1]))))

	.dataa(\processor|reg_R2|Q [13]),
	.datab(\processor|mux|Mux2~4_combout ),
	.datac(\processor|reg_R3|Q [13]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~5 .lut_mask = 16'hE2CC;
defparam \processor|mux|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~16 (
// Equation(s):
// \processor|alu|ShiftLeft0~16_combout  = (!\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~12_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~15_combout ))))

	.dataa(\processor|alu|ShiftLeft0~15_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~12_combout ),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~16 .lut_mask = 16'h00E2;
defparam \processor|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~17 (
// Equation(s):
// \processor|alu|ShiftLeft0~17_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~16_combout ) # ((\processor|alu|ShiftLeft0~2_combout  & \processor|reg_A|Q[2]~_Duplicate_1_q ))))

	.dataa(\processor|alu|ShiftLeft0~2_combout ),
	.datab(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~17 .lut_mask = 16'hF080;
defparam \processor|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~31 (
// Equation(s):
// \processor|alu|ShiftLeft0~31_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux3~7_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux2~7_combout ))))

	.dataa(\processor|mux|Mux2~7_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux3~7_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~31 .lut_mask = 16'hE200;
defparam \processor|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \processor|reg_G|Q~47 (
// Equation(s):
// \processor|reg_G|Q~47_combout  = (\processor|reg_G|Q[13]~45_combout  & (\processor|reg_G|Q[13]~46_combout )) # (!\processor|reg_G|Q[13]~45_combout  & ((\processor|reg_G|Q[13]~46_combout  & (\processor|alu|ShiftLeft0~30_combout )) # 
// (!\processor|reg_G|Q[13]~46_combout  & ((\processor|alu|ShiftLeft0~31_combout )))))

	.dataa(\processor|reg_G|Q[13]~45_combout ),
	.datab(\processor|reg_G|Q[13]~46_combout ),
	.datac(\processor|alu|ShiftLeft0~30_combout ),
	.datad(\processor|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~47 .lut_mask = 16'hD9C8;
defparam \processor|reg_G|Q~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~37 (
// Equation(s):
// \processor|alu|ShiftLeft0~37_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux5~7_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux4~7_combout )))))

	.dataa(\processor|mux|Mux5~7_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux4~7_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~37 .lut_mask = 16'hB800;
defparam \processor|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \processor|reg_G|Q~48 (
// Equation(s):
// \processor|reg_G|Q~48_combout  = (\processor|reg_G|Q[13]~45_combout  & ((\processor|reg_G|Q~47_combout  & (\processor|alu|ShiftLeft0~17_combout )) # (!\processor|reg_G|Q~47_combout  & ((\processor|alu|ShiftLeft0~37_combout ))))) # 
// (!\processor|reg_G|Q[13]~45_combout  & (((\processor|reg_G|Q~47_combout ))))

	.dataa(\processor|reg_G|Q[13]~45_combout ),
	.datab(\processor|alu|ShiftLeft0~17_combout ),
	.datac(\processor|reg_G|Q~47_combout ),
	.datad(\processor|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~48 .lut_mask = 16'hDAD0;
defparam \processor|reg_G|Q~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N3
dffeas \processor|reg_R4|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N17
dffeas \processor|reg_R6|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \processor|mux|Mux1~2 (
// Equation(s):
// \processor|mux|Mux1~2_combout  = (\processor|sel [0] & (\processor|sel [1])) # (!\processor|sel [0] & ((\processor|sel [1] & ((\processor|reg_R6|Q [14]))) # (!\processor|sel [1] & (\processor|reg_R4|Q [14]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [14]),
	.datad(\processor|reg_R6|Q [14]),
	.cin(gnd),
	.combout(\processor|mux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~2 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \processor|reg_R5|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \processor|reg_R7|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \processor|mux|Mux1~3 (
// Equation(s):
// \processor|mux|Mux1~3_combout  = (\processor|mux|Mux1~2_combout  & (((\processor|reg_R7|Q [14]) # (!\processor|sel [0])))) # (!\processor|mux|Mux1~2_combout  & (\processor|reg_R5|Q [14] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux1~2_combout ),
	.datab(\processor|reg_R5|Q [14]),
	.datac(\processor|reg_R7|Q [14]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~3 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \processor|reg_R2|Q[14]~feeder (
// Equation(s):
// \processor|reg_R2|Q[14]~feeder_combout  = \processor|reg_H|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~2_combout ),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R2|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \processor|reg_R2|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R2|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \processor|reg_R1|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \processor|reg_R0|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \processor|mux|Mux1~4 (
// Equation(s):
// \processor|mux|Mux1~4_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [14])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [14])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [14]),
	.datac(\processor|reg_R0|Q [14]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~4 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \processor|reg_R3|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
fiftyfivenm_lcell_comb \processor|mux|Mux1~5 (
// Equation(s):
// \processor|mux|Mux1~5_combout  = (\processor|mux|Mux1~4_combout  & (((\processor|reg_R3|Q [14]) # (!\processor|sel [1])))) # (!\processor|mux|Mux1~4_combout  & (\processor|reg_R2|Q [14] & ((\processor|sel [1]))))

	.dataa(\processor|reg_R2|Q [14]),
	.datab(\processor|mux|Mux1~4_combout ),
	.datac(\processor|reg_R3|Q [14]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~5 .lut_mask = 16'hE2CC;
defparam \processor|mux|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \processor|mux|Mux1~6 (
// Equation(s):
// \processor|mux|Mux1~6_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux1~3_combout ) # ((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & (((!\processor|sel [3] & \processor|mux|Mux1~5_combout ))))

	.dataa(\processor|mux|Mux1~3_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux1~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~6 .lut_mask = 16'hCBC8;
defparam \processor|mux|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \processor|reg_G|Q[15]~38 (
// Equation(s):
// \processor|reg_G|Q[15]~38_combout  = (\processor|alu_op [0] & ((\processor|reg_A|Q[3]~_Duplicate_1_q ) # (!\processor|alu_op [1]))) # (!\processor|alu_op [0] & ((\processor|alu_op [1])))

	.dataa(\processor|alu_op [0]),
	.datab(gnd),
	.datac(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[15]~38 .lut_mask = 16'hF5AA;
defparam \processor|reg_G|Q[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \processor|reg_A|Q[14]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N24
fiftyfivenm_lcell_comb \processor|alu|Add0~33 (
// Equation(s):
// \processor|alu|Add0~33_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux1~7_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(\processor|alu_op [1]),
	.datab(gnd),
	.datac(\processor|mux|Mux1~7_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~33 .lut_mask = 16'h5AAA;
defparam \processor|alu|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \processor|alu|Add0~34 (
// Equation(s):
// \processor|alu|Add0~34_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux2~7_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(\processor|mux|Mux2~7_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~34 .lut_mask = 16'h5FA0;
defparam \processor|alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \processor|reg_A|Q[13]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \processor|reg_A|Q[12]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \processor|alu|Add0~35 (
// Equation(s):
// \processor|alu|Add0~35_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux8~8_combout  & \processor|mux|Mux3~7_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|mux|Mux3~7_combout ),
	.cin(gnd),
	.combout(\processor|alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~35 .lut_mask = 16'h3CF0;
defparam \processor|alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \processor|alu|Add0~40 (
// Equation(s):
// \processor|alu|Add0~40_combout  = ((\processor|reg_A|Q[11]~_Duplicate_1_q  $ (\processor|alu|Add0~36_combout  $ (!\processor|alu|Add0~39 )))) # (GND)
// \processor|alu|Add0~41  = CARRY((\processor|reg_A|Q[11]~_Duplicate_1_q  & ((\processor|alu|Add0~36_combout ) # (!\processor|alu|Add0~39 ))) # (!\processor|reg_A|Q[11]~_Duplicate_1_q  & (\processor|alu|Add0~36_combout  & !\processor|alu|Add0~39 )))

	.dataa(\processor|reg_A|Q[11]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~39 ),
	.combout(\processor|alu|Add0~40_combout ),
	.cout(\processor|alu|Add0~41 ));
// synopsys translate_off
defparam \processor|alu|Add0~40 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \processor|alu|Add0~42 (
// Equation(s):
// \processor|alu|Add0~42_combout  = (\processor|reg_A|Q[12]~_Duplicate_1_q  & ((\processor|alu|Add0~35_combout  & (\processor|alu|Add0~41  & VCC)) # (!\processor|alu|Add0~35_combout  & (!\processor|alu|Add0~41 )))) # (!\processor|reg_A|Q[12]~_Duplicate_1_q  
// & ((\processor|alu|Add0~35_combout  & (!\processor|alu|Add0~41 )) # (!\processor|alu|Add0~35_combout  & ((\processor|alu|Add0~41 ) # (GND)))))
// \processor|alu|Add0~43  = CARRY((\processor|reg_A|Q[12]~_Duplicate_1_q  & (!\processor|alu|Add0~35_combout  & !\processor|alu|Add0~41 )) # (!\processor|reg_A|Q[12]~_Duplicate_1_q  & ((!\processor|alu|Add0~41 ) # (!\processor|alu|Add0~35_combout ))))

	.dataa(\processor|reg_A|Q[12]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~41 ),
	.combout(\processor|alu|Add0~42_combout ),
	.cout(\processor|alu|Add0~43 ));
// synopsys translate_off
defparam \processor|alu|Add0~42 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \processor|alu|Add0~44 (
// Equation(s):
// \processor|alu|Add0~44_combout  = ((\processor|alu|Add0~34_combout  $ (\processor|reg_A|Q[13]~_Duplicate_1_q  $ (!\processor|alu|Add0~43 )))) # (GND)
// \processor|alu|Add0~45  = CARRY((\processor|alu|Add0~34_combout  & ((\processor|reg_A|Q[13]~_Duplicate_1_q ) # (!\processor|alu|Add0~43 ))) # (!\processor|alu|Add0~34_combout  & (\processor|reg_A|Q[13]~_Duplicate_1_q  & !\processor|alu|Add0~43 )))

	.dataa(\processor|alu|Add0~34_combout ),
	.datab(\processor|reg_A|Q[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~43 ),
	.combout(\processor|alu|Add0~44_combout ),
	.cout(\processor|alu|Add0~45 ));
// synopsys translate_off
defparam \processor|alu|Add0~44 .lut_mask = 16'h698E;
defparam \processor|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \processor|alu|Add0~46 (
// Equation(s):
// \processor|alu|Add0~46_combout  = (\processor|reg_A|Q[14]~_Duplicate_1_q  & ((\processor|alu|Add0~33_combout  & (\processor|alu|Add0~45  & VCC)) # (!\processor|alu|Add0~33_combout  & (!\processor|alu|Add0~45 )))) # (!\processor|reg_A|Q[14]~_Duplicate_1_q  
// & ((\processor|alu|Add0~33_combout  & (!\processor|alu|Add0~45 )) # (!\processor|alu|Add0~33_combout  & ((\processor|alu|Add0~45 ) # (GND)))))
// \processor|alu|Add0~47  = CARRY((\processor|reg_A|Q[14]~_Duplicate_1_q  & (!\processor|alu|Add0~33_combout  & !\processor|alu|Add0~45 )) # (!\processor|reg_A|Q[14]~_Duplicate_1_q  & ((!\processor|alu|Add0~45 ) # (!\processor|alu|Add0~33_combout ))))

	.dataa(\processor|reg_A|Q[14]~_Duplicate_1_q ),
	.datab(\processor|alu|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~45 ),
	.combout(\processor|alu|Add0~46_combout ),
	.cout(\processor|alu|Add0~47 ));
// synopsys translate_off
defparam \processor|alu|Add0~46 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \processor|reg_G|Q[15]~37 (
// Equation(s):
// \processor|reg_G|Q[15]~37_combout  = (\processor|alu_op [0] & \processor|alu_op [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|alu_op [0]),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[15]~37 .lut_mask = 16'hF000;
defparam \processor|reg_G|Q[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \processor|reg_G|Q[15]~33 (
// Equation(s):
// \processor|reg_G|Q[15]~33_combout  = (\processor|reg_A|Q[2]~_Duplicate_1_q ) # ((!\processor|reg_A|Q[1]~_Duplicate_1_q  & \processor|reg_A|Q[0]~_Duplicate_1_q ))

	.dataa(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[15]~33 .lut_mask = 16'hFF50;
defparam \processor|reg_G|Q[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \processor|reg_G|Q[15]~34 (
// Equation(s):
// \processor|reg_G|Q[15]~34_combout  = (!\processor|reg_A|Q[1]~_Duplicate_1_q  & !\processor|reg_A|Q[2]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[15]~34 .lut_mask = 16'h000F;
defparam \processor|reg_G|Q[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \processor|mux|Mux0~8 (
// Equation(s):
// \processor|mux|Mux0~8_combout  = (\processor|mux|Mux0~7_combout  & (((!\processor|sel [2] & !\processor|sel [1])) # (!\processor|sel [3])))

	.dataa(\processor|sel [2]),
	.datab(\processor|sel [1]),
	.datac(\processor|mux|Mux0~7_combout ),
	.datad(\processor|sel [3]),
	.cin(gnd),
	.combout(\processor|mux|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~8 .lut_mask = 16'h10F0;
defparam \processor|mux|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \processor|reg_G|Q~35 (
// Equation(s):
// \processor|reg_G|Q~35_combout  = (\processor|reg_G|Q[15]~33_combout  & (!\processor|reg_G|Q[15]~34_combout )) # (!\processor|reg_G|Q[15]~33_combout  & ((\processor|reg_G|Q[15]~34_combout  & (\processor|mux|Mux0~8_combout )) # 
// (!\processor|reg_G|Q[15]~34_combout  & ((\processor|alu|ShiftLeft0~31_combout )))))

	.dataa(\processor|reg_G|Q[15]~33_combout ),
	.datab(\processor|reg_G|Q[15]~34_combout ),
	.datac(\processor|mux|Mux0~8_combout ),
	.datad(\processor|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~35_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~35 .lut_mask = 16'h7362;
defparam \processor|reg_G|Q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \processor|mux|Mux1~8 (
// Equation(s):
// \processor|mux|Mux1~8_combout  = (\processor|mux|Mux1~7_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux1~7_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~8 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~32 (
// Equation(s):
// \processor|alu|ShiftLeft0~32_combout  = (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux6~5_combout ))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux4~7_combout ))))

	.dataa(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux4~7_combout ),
	.datad(\processor|mux|Mux6~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~32 .lut_mask = 16'h3210;
defparam \processor|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~33 (
// Equation(s):
// \processor|alu|ShiftLeft0~33_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux7~5_combout ))) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux5~7_combout ))

	.dataa(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datab(\processor|mux|Mux5~7_combout ),
	.datac(gnd),
	.datad(\processor|mux|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~33 .lut_mask = 16'hEE44;
defparam \processor|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~34 (
// Equation(s):
// \processor|alu|ShiftLeft0~34_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~32_combout ) # ((\processor|reg_A|Q[0]~_Duplicate_1_q  & \processor|alu|ShiftLeft0~33_combout ))))

	.dataa(\processor|alu|ShiftLeft0~32_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~33_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~34 .lut_mask = 16'hEA00;
defparam \processor|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \processor|reg_G|Q~36 (
// Equation(s):
// \processor|reg_G|Q~36_combout  = (\processor|reg_G|Q[15]~33_combout  & ((\processor|reg_G|Q~35_combout  & ((\processor|alu|ShiftLeft0~34_combout ))) # (!\processor|reg_G|Q~35_combout  & (\processor|mux|Mux1~8_combout )))) # 
// (!\processor|reg_G|Q[15]~33_combout  & (\processor|reg_G|Q~35_combout ))

	.dataa(\processor|reg_G|Q[15]~33_combout ),
	.datab(\processor|reg_G|Q~35_combout ),
	.datac(\processor|mux|Mux1~8_combout ),
	.datad(\processor|alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~36 .lut_mask = 16'hEC64;
defparam \processor|reg_G|Q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \processor|mux|Mux14~6 (
// Equation(s):
// \processor|mux|Mux14~6_combout  = (\processor|mux|Mux14~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux14~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \processor|mux|Mux13~6 (
// Equation(s):
// \processor|mux|Mux13~6_combout  = (\processor|mux|Mux13~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|mux|Mux13~5_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [2]),
	.cin(gnd),
	.combout(\processor|mux|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~6 .lut_mask = 16'h0C4C;
defparam \processor|mux|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \processor|mux|Mux12~6 (
// Equation(s):
// \processor|mux|Mux12~6_combout  = (\processor|mux|Mux12~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux12~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \processor|mux|Mux11~6 (
// Equation(s):
// \processor|mux|Mux11~6_combout  = (\processor|mux|Mux11~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux11~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
fiftyfivenm_lcell_comb \processor|mux|Mux10~6 (
// Equation(s):
// \processor|mux|Mux10~6_combout  = (\processor|mux|Mux10~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux10~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \processor|mux|Mux9~6 (
// Equation(s):
// \processor|mux|Mux9~6_combout  = (\processor|mux|Mux9~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux9~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \processor|mux|Mux8~7 (
// Equation(s):
// \processor|mux|Mux8~7_combout  = (\processor|mux|Mux8~6_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux8~6_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~7 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \processor|mux|Mux7~6 (
// Equation(s):
// \processor|mux|Mux7~6_combout  = (\processor|mux|Mux7~5_combout  & (((!\processor|sel [2] & !\processor|sel [1])) # (!\processor|sel [3])))

	.dataa(\processor|mux|Mux7~5_combout ),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~6 .lut_mask = 16'h0A2A;
defparam \processor|mux|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \processor|mux|Mux6~6 (
// Equation(s):
// \processor|mux|Mux6~6_combout  = (\processor|mux|Mux6~5_combout  & (((!\processor|sel [2] & !\processor|sel [1])) # (!\processor|sel [3])))

	.dataa(\processor|mux|Mux6~5_combout ),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~6 .lut_mask = 16'h0A2A;
defparam \processor|mux|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \processor|mux|Mux5~8 (
// Equation(s):
// \processor|mux|Mux5~8_combout  = (\processor|mux|Mux5~7_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|mux|Mux5~7_combout ),
	.datad(\processor|sel [3]),
	.cin(gnd),
	.combout(\processor|mux|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~8 .lut_mask = 16'h10F0;
defparam \processor|mux|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
fiftyfivenm_lcell_comb \processor|mux|Mux4~8 (
// Equation(s):
// \processor|mux|Mux4~8_combout  = (\processor|mux|Mux4~7_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|mux|Mux4~7_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [2]),
	.cin(gnd),
	.combout(\processor|mux|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~8 .lut_mask = 16'h0C4C;
defparam \processor|mux|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \processor|mux|Mux3~8 (
// Equation(s):
// \processor|mux|Mux3~8_combout  = (\processor|mux|Mux3~7_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|mux|Mux3~7_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [2]),
	.cin(gnd),
	.combout(\processor|mux|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~8 .lut_mask = 16'h0C4C;
defparam \processor|mux|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \processor|mux|Mux2~8 (
// Equation(s):
// \processor|mux|Mux2~8_combout  = (\processor|mux|Mux2~7_combout  & (((!\processor|sel [2] & !\processor|sel [1])) # (!\processor|sel [3])))

	.dataa(\processor|sel [2]),
	.datab(\processor|mux|Mux2~7_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~8 .lut_mask = 16'h0C4C;
defparam \processor|mux|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X48_Y35_N0
fiftyfivenm_mac_mult \processor|alu|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.dataa({\processor|reg_H|Q~0_combout ,\processor|reg_H|Q~2_combout ,\processor|reg_H|Q~3_combout ,\processor|reg_H|Q~4_combout ,\processor|reg_H|Q~5_combout ,\processor|reg_H|Q~6_combout ,\processor|reg_R0|Q~10_combout ,\processor|reg_R0|Q~9_combout ,
\processor|reg_R0|Q~8_combout ,\processor|reg_R0|Q~7_combout ,\processor|reg_R0|Q~6_combout ,\processor|reg_R0|Q~5_combout ,\processor|reg_R0|Q~4_combout ,\processor|reg_R0|Q~3_combout ,\processor|reg_R0|Q~2_combout ,\processor|reg_R0|Q~0_combout ,gnd,gnd}),
	.datab({\processor|mux|Mux0~8_combout ,\processor|mux|Mux1~8_combout ,\processor|mux|Mux2~8_combout ,\processor|mux|Mux3~8_combout ,\processor|mux|Mux4~8_combout ,\processor|mux|Mux5~8_combout ,\processor|mux|Mux6~6_combout ,\processor|mux|Mux7~6_combout ,
\processor|mux|Mux8~7_combout ,\processor|mux|Mux9~6_combout ,\processor|mux|Mux10~6_combout ,\processor|mux|Mux11~6_combout ,\processor|mux|Mux12~6_combout ,\processor|mux|Mux13~6_combout ,\processor|mux|Mux14~6_combout ,\processor|mux|Mux15~6_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \processor|alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X48_Y35_N2
fiftyfivenm_mac_out \processor|alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\processor|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\processor|alu|Mult0|auto_generated|mac_mult1~dataout ,
\processor|alu|Mult0|auto_generated|mac_mult1~3 ,\processor|alu|Mult0|auto_generated|mac_mult1~2 ,\processor|alu|Mult0|auto_generated|mac_mult1~1 ,\processor|alu|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\processor|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \processor|alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \processor|alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \processor|alu|Add0~32 (
// Equation(s):
// \processor|alu|Add0~32_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux0~7_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux0~7_combout ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~32 .lut_mask = 16'h3FC0;
defparam \processor|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N3
dffeas \processor|reg_A|Q[15]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_H|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \processor|alu|Add0~48 (
// Equation(s):
// \processor|alu|Add0~48_combout  = \processor|alu|Add0~32_combout  $ (\processor|alu|Add0~47  $ (!\processor|reg_A|Q[15]~_Duplicate_1_q ))

	.dataa(\processor|alu|Add0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_A|Q[15]~_Duplicate_1_q ),
	.cin(\processor|alu|Add0~47 ),
	.combout(\processor|alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~48 .lut_mask = 16'h5AA5;
defparam \processor|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \processor|reg_G|Q~39 (
// Equation(s):
// \processor|reg_G|Q~39_combout  = (\processor|reg_G|Q[15]~38_combout  & (((\processor|reg_G|Q[15]~37_combout ) # (\processor|alu|Add0~48_combout )))) # (!\processor|reg_G|Q[15]~38_combout  & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// (!\processor|reg_G|Q[15]~37_combout )))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\processor|reg_G|Q[15]~38_combout ),
	.datac(\processor|reg_G|Q[15]~37_combout ),
	.datad(\processor|alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~39 .lut_mask = 16'hCEC2;
defparam \processor|reg_G|Q~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~23 (
// Equation(s):
// \processor|alu|ShiftLeft0~23_combout  = (!\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~18_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~22_combout ))))

	.dataa(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datab(\processor|alu|ShiftLeft0~22_combout ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~23 .lut_mask = 16'h5404;
defparam \processor|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~8 (
// Equation(s):
// \processor|alu|ShiftLeft0~8_combout  = (\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux15~5_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux14~5_combout )))

	.dataa(\processor|mux|Mux15~5_combout ),
	.datab(\processor|mux|Mux14~5_combout ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~8 .lut_mask = 16'hACAC;
defparam \processor|alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~7 (
// Equation(s):
// \processor|alu|ShiftLeft0~7_combout  = (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|mux|Mux13~5_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|mux|Mux12~5_combout ))))

	.dataa(\processor|mux|Mux12~5_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux13~5_combout ),
	.datad(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~7 .lut_mask = 16'h00E2;
defparam \processor|alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~21 (
// Equation(s):
// \processor|alu|ShiftLeft0~21_combout  = (\processor|reg_A|Q[2]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~7_combout ) # ((\processor|alu|ShiftLeft0~8_combout  & \processor|reg_A|Q[1]~_Duplicate_1_q ))))

	.dataa(\processor|alu|ShiftLeft0~8_combout ),
	.datab(\processor|alu|ShiftLeft0~7_combout ),
	.datac(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~21 .lut_mask = 16'hE0C0;
defparam \processor|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~24 (
// Equation(s):
// \processor|alu|ShiftLeft0~24_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|alu|ShiftLeft0~23_combout ) # (\processor|alu|ShiftLeft0~21_combout )))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|alu|ShiftLeft0~23_combout ),
	.datad(\processor|alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~24 .lut_mask = 16'hCCC0;
defparam \processor|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \processor|reg_G|Q~40 (
// Equation(s):
// \processor|reg_G|Q~40_combout  = (\processor|reg_G|Q[15]~37_combout  & ((\processor|reg_G|Q~39_combout  & ((\processor|alu|ShiftLeft0~24_combout ))) # (!\processor|reg_G|Q~39_combout  & (\processor|reg_G|Q~36_combout )))) # 
// (!\processor|reg_G|Q[15]~37_combout  & (((\processor|reg_G|Q~39_combout ))))

	.dataa(\processor|reg_G|Q[15]~37_combout ),
	.datab(\processor|reg_G|Q~36_combout ),
	.datac(\processor|reg_G|Q~39_combout ),
	.datad(\processor|alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~40 .lut_mask = 16'hF858;
defparam \processor|reg_G|Q~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
fiftyfivenm_lcell_comb \processor|enableG~2 (
// Equation(s):
// \processor|enableG~2_combout  = (\processor|counter|WideNor2~combout  & ((\processor|reg_IR|Q [8] & ((!\processor|reg_IR|Q [7]))) # (!\processor|reg_IR|Q [8] & ((\processor|reg_IR|Q [6]) # (\processor|reg_IR|Q [7])))))

	.dataa(\processor|counter|WideNor2~combout ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|enableG~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enableG~2 .lut_mask = 16'h22A8;
defparam \processor|enableG~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \processor|enableG (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|enableG~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enableG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enableG .is_wysiwyg = "true";
defparam \processor|enableG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \processor|reg_G|Q[3]~26 (
// Equation(s):
// \processor|reg_G|Q[3]~26_combout  = (\processor|enableG~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|enableG~q ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[3]~26 .lut_mask = 16'hFF33;
defparam \processor|reg_G|Q[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \processor|reg_G|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \processor|reg_R1|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \processor|reg_R0|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \processor|mux|Mux0~4 (
// Equation(s):
// \processor|mux|Mux0~4_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [15])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [15])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [15]),
	.datac(\processor|reg_R0|Q [15]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~4 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \processor|reg_R3|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \processor|reg_R2|Q[15]~feeder (
// Equation(s):
// \processor|reg_R2|Q[15]~feeder_combout  = \processor|reg_H|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~0_combout ),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R2|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \processor|reg_R2|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R2|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \processor|mux|Mux0~5 (
// Equation(s):
// \processor|mux|Mux0~5_combout  = (\processor|sel [1] & ((\processor|mux|Mux0~4_combout  & (\processor|reg_R3|Q [15])) # (!\processor|mux|Mux0~4_combout  & ((\processor|reg_R2|Q [15]))))) # (!\processor|sel [1] & (\processor|mux|Mux0~4_combout ))

	.dataa(\processor|sel [1]),
	.datab(\processor|mux|Mux0~4_combout ),
	.datac(\processor|reg_R3|Q [15]),
	.datad(\processor|reg_R2|Q [15]),
	.cin(gnd),
	.combout(\processor|mux|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~5 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \processor|mux|Mux0~6 (
// Equation(s):
// \processor|mux|Mux0~6_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & (\processor|reg_G|Q [15])) # (!\processor|sel [3] & ((\processor|mux|Mux0~5_combout )))))

	.dataa(\processor|reg_G|Q [15]),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux0~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~6 .lut_mask = 16'hE3E0;
defparam \processor|mux|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \processor|reg_R4|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N29
dffeas \processor|reg_R6|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
fiftyfivenm_lcell_comb \processor|mux|Mux0~2 (
// Equation(s):
// \processor|mux|Mux0~2_combout  = (\processor|sel [0] & (\processor|sel [1])) # (!\processor|sel [0] & ((\processor|sel [1] & ((\processor|reg_R6|Q [15]))) # (!\processor|sel [1] & (\processor|reg_R4|Q [15]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [15]),
	.datad(\processor|reg_R6|Q [15]),
	.cin(gnd),
	.combout(\processor|mux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~2 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \processor|reg_R7|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \processor|reg_R5|Q[15]~feeder (
// Equation(s):
// \processor|reg_R5|Q[15]~feeder_combout  = \processor|reg_H|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~0_combout ),
	.cin(gnd),
	.combout(\processor|reg_R5|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R5|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R5|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \processor|reg_R5|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R5|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \processor|mux|Mux0~3 (
// Equation(s):
// \processor|mux|Mux0~3_combout  = (\processor|sel [0] & ((\processor|mux|Mux0~2_combout  & (\processor|reg_R7|Q [15])) # (!\processor|mux|Mux0~2_combout  & ((\processor|reg_R5|Q [15]))))) # (!\processor|sel [0] & (\processor|mux|Mux0~2_combout ))

	.dataa(\processor|sel [0]),
	.datab(\processor|mux|Mux0~2_combout ),
	.datac(\processor|reg_R7|Q [15]),
	.datad(\processor|reg_R5|Q [15]),
	.cin(gnd),
	.combout(\processor|mux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~3 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \processor|mux|Mux0~7 (
// Equation(s):
// \processor|mux|Mux0~7_combout  = (\processor|mux|Mux0~6_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\processor|mux|Mux8~0_combout ))) # (!\processor|mux|Mux0~6_combout  & 
// (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux0~3_combout ))))

	.dataa(\processor|mux|Mux0~6_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datad(\processor|mux|Mux0~3_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux0~7 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \processor|reg_H|Q~0 (
// Equation(s):
// \processor|reg_H|Q~0_combout  = (\processor|mux|Mux8~8_combout  & (\processor|mux|Mux0~7_combout  & \KEY[0]~input_o ))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux0~7_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor|reg_H|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~0 .lut_mask = 16'hC000;
defparam \processor|reg_H|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \processor|reg_G|Q~41 (
// Equation(s):
// \processor|reg_G|Q~41_combout  = (\processor|reg_G|Q[15]~33_combout  & ((\processor|mux|Mux2~8_combout ) # ((!\processor|reg_G|Q[15]~34_combout )))) # (!\processor|reg_G|Q[15]~33_combout  & (((\processor|mux|Mux1~8_combout  & 
// \processor|reg_G|Q[15]~34_combout ))))

	.dataa(\processor|reg_G|Q[15]~33_combout ),
	.datab(\processor|mux|Mux2~8_combout ),
	.datac(\processor|mux|Mux1~8_combout ),
	.datad(\processor|reg_G|Q[15]~34_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~41_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~41 .lut_mask = 16'hD8AA;
defparam \processor|reg_G|Q~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~36 (
// Equation(s):
// \processor|alu|ShiftLeft0~36_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~29_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~33_combout )))))

	.dataa(\processor|alu|ShiftLeft0~29_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~33_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~36 .lut_mask = 16'hB800;
defparam \processor|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \processor|reg_G|Q~42 (
// Equation(s):
// \processor|reg_G|Q~42_combout  = (\processor|reg_G|Q~41_combout  & ((\processor|reg_G|Q[15]~34_combout ) # ((\processor|alu|ShiftLeft0~36_combout )))) # (!\processor|reg_G|Q~41_combout  & (!\processor|reg_G|Q[15]~34_combout  & 
// (\processor|alu|ShiftLeft0~35_combout )))

	.dataa(\processor|reg_G|Q~41_combout ),
	.datab(\processor|reg_G|Q[15]~34_combout ),
	.datac(\processor|alu|ShiftLeft0~35_combout ),
	.datad(\processor|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~42_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~42 .lut_mask = 16'hBA98;
defparam \processor|reg_G|Q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \processor|reg_G|Q~43 (
// Equation(s):
// \processor|reg_G|Q~43_combout  = (\processor|reg_G|Q[15]~37_combout  & ((\processor|reg_G|Q[15]~38_combout ) # ((\processor|reg_G|Q~42_combout )))) # (!\processor|reg_G|Q[15]~37_combout  & (!\processor|reg_G|Q[15]~38_combout  & 
// (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT14 )))

	.dataa(\processor|reg_G|Q[15]~37_combout ),
	.datab(\processor|reg_G|Q[15]~38_combout ),
	.datac(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\processor|reg_G|Q~42_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~43_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~43 .lut_mask = 16'hBA98;
defparam \processor|reg_G|Q~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \processor|reg_G|Q~44 (
// Equation(s):
// \processor|reg_G|Q~44_combout  = (\processor|reg_G|Q[15]~38_combout  & ((\processor|reg_G|Q~43_combout  & (\processor|alu|ShiftLeft0~20_combout )) # (!\processor|reg_G|Q~43_combout  & ((\processor|alu|Add0~46_combout ))))) # 
// (!\processor|reg_G|Q[15]~38_combout  & (((\processor|reg_G|Q~43_combout ))))

	.dataa(\processor|alu|ShiftLeft0~20_combout ),
	.datab(\processor|reg_G|Q[15]~38_combout ),
	.datac(\processor|alu|Add0~46_combout ),
	.datad(\processor|reg_G|Q~43_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~44_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~44 .lut_mask = 16'hBBC0;
defparam \processor|reg_G|Q~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \processor|reg_G|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \processor|mux|Mux1~7 (
// Equation(s):
// \processor|mux|Mux1~7_combout  = (\processor|mux|Mux1~6_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ) # ((!\processor|sel [3])))) # (!\processor|mux|Mux1~6_combout  & (((\processor|sel [3] & 
// \processor|reg_G|Q [14]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|mux|Mux1~6_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [14]),
	.cin(gnd),
	.combout(\processor|mux|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux1~7 .lut_mask = 16'hBC8C;
defparam \processor|mux|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \processor|reg_H|Q~2 (
// Equation(s):
// \processor|reg_H|Q~2_combout  = (\processor|mux|Mux8~8_combout  & (\KEY[0]~input_o  & \processor|mux|Mux1~7_combout ))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|mux|Mux1~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~2 .lut_mask = 16'hA000;
defparam \processor|reg_H|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N2
fiftyfivenm_lcell_comb \processor|reg_G|Q~57 (
// Equation(s):
// \processor|reg_G|Q~57_combout  = (\processor|alu_op [0] & (\processor|reg_G|Q~48_combout  & (\processor|alu_op [1]))) # (!\processor|alu_op [0] & (((!\processor|alu_op [1] & \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\processor|alu_op [0]),
	.datab(\processor|reg_G|Q~48_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~57_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~57 .lut_mask = 16'h8580;
defparam \processor|reg_G|Q~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
fiftyfivenm_lcell_comb \processor|reg_G|Q~58 (
// Equation(s):
// \processor|reg_G|Q~58_combout  = (\processor|reg_G|Q~57_combout ) # ((\processor|alu|Add0~44_combout  & (\processor|alu_op [0] $ (\processor|alu_op [1]))))

	.dataa(\processor|alu_op [0]),
	.datab(\processor|reg_G|Q~57_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~58 .lut_mask = 16'hDECC;
defparam \processor|reg_G|Q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N13
dffeas \processor|reg_G|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
fiftyfivenm_lcell_comb \processor|mux|Mux2~6 (
// Equation(s):
// \processor|mux|Mux2~6_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & ((\processor|reg_G|Q [13]))) # (!\processor|sel [3] & (\processor|mux|Mux2~5_combout ))))

	.dataa(\processor|mux|Mux2~5_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [13]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~6 .lut_mask = 16'hF2C2;
defparam \processor|mux|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N23
dffeas \processor|reg_R4|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N21
dffeas \processor|reg_R6|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \processor|mux|Mux2~2 (
// Equation(s):
// \processor|mux|Mux2~2_combout  = (\processor|sel [0] & (\processor|sel [1])) # (!\processor|sel [0] & ((\processor|sel [1] & ((\processor|reg_R6|Q [13]))) # (!\processor|sel [1] & (\processor|reg_R4|Q [13]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [13]),
	.datad(\processor|reg_R6|Q [13]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~2 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N31
dffeas \processor|reg_R7|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \processor|reg_R5|Q[13]~feeder (
// Equation(s):
// \processor|reg_R5|Q[13]~feeder_combout  = \processor|reg_H|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~3_combout ),
	.cin(gnd),
	.combout(\processor|reg_R5|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R5|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R5|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \processor|reg_R5|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R5|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \processor|mux|Mux2~3 (
// Equation(s):
// \processor|mux|Mux2~3_combout  = (\processor|sel [0] & ((\processor|mux|Mux2~2_combout  & (\processor|reg_R7|Q [13])) # (!\processor|mux|Mux2~2_combout  & ((\processor|reg_R5|Q [13]))))) # (!\processor|sel [0] & (\processor|mux|Mux2~2_combout ))

	.dataa(\processor|sel [0]),
	.datab(\processor|mux|Mux2~2_combout ),
	.datac(\processor|reg_R7|Q [13]),
	.datad(\processor|reg_R5|Q [13]),
	.cin(gnd),
	.combout(\processor|mux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~3 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
fiftyfivenm_lcell_comb \processor|mux|Mux2~7 (
// Equation(s):
// \processor|mux|Mux2~7_combout  = (\processor|mux|Mux2~6_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\processor|mux|Mux8~0_combout ))) # (!\processor|mux|Mux2~6_combout  & 
// (\processor|mux|Mux8~0_combout  & (\processor|mux|Mux2~3_combout )))

	.dataa(\processor|mux|Mux2~6_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|mux|Mux2~3_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux2~7 .lut_mask = 16'hEA62;
defparam \processor|mux|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \processor|reg_H|Q~3 (
// Equation(s):
// \processor|reg_H|Q~3_combout  = (\processor|mux|Mux8~8_combout  & (\KEY[0]~input_o  & \processor|mux|Mux2~7_combout ))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|mux|Mux2~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~3 .lut_mask = 16'hA000;
defparam \processor|reg_H|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
fiftyfivenm_lcell_comb \processor|reg_G|Q~59 (
// Equation(s):
// \processor|reg_G|Q~59_combout  = (\processor|alu_op [1] & (\processor|reg_G|Q~50_combout  & (\processor|alu_op [0]))) # (!\processor|alu_op [1] & (((!\processor|alu_op [0] & \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ))))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|reg_G|Q~50_combout ),
	.datac(\processor|alu_op [0]),
	.datad(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~59 .lut_mask = 16'h8580;
defparam \processor|reg_G|Q~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N6
fiftyfivenm_lcell_comb \processor|reg_G|Q~60 (
// Equation(s):
// \processor|reg_G|Q~60_combout  = (\processor|reg_G|Q~59_combout ) # ((\processor|alu|Add0~42_combout  & (\processor|alu_op [0] $ (\processor|alu_op [1]))))

	.dataa(\processor|alu_op [0]),
	.datab(\processor|reg_G|Q~59_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~60 .lut_mask = 16'hDECC;
defparam \processor|reg_G|Q~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N7
dffeas \processor|reg_G|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N27
dffeas \processor|reg_R4|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \processor|reg_R6|Q[12]~feeder (
// Equation(s):
// \processor|reg_R6|Q[12]~feeder_combout  = \processor|reg_H|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~4_combout ),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R6|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \processor|reg_R6|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \processor|mux|Mux3~2 (
// Equation(s):
// \processor|mux|Mux3~2_combout  = (\processor|sel [0] & (\processor|sel [1])) # (!\processor|sel [0] & ((\processor|sel [1] & ((\processor|reg_R6|Q [12]))) # (!\processor|sel [1] & (\processor|reg_R4|Q [12]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [12]),
	.datad(\processor|reg_R6|Q [12]),
	.cin(gnd),
	.combout(\processor|mux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~2 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \processor|reg_R5|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N13
dffeas \processor|reg_R7|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \processor|mux|Mux3~3 (
// Equation(s):
// \processor|mux|Mux3~3_combout  = (\processor|mux|Mux3~2_combout  & (((\processor|reg_R7|Q [12]) # (!\processor|sel [0])))) # (!\processor|mux|Mux3~2_combout  & (\processor|reg_R5|Q [12] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux3~2_combout ),
	.datab(\processor|reg_R5|Q [12]),
	.datac(\processor|reg_R7|Q [12]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~3 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \processor|reg_R1|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \processor|reg_R0|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \processor|mux|Mux3~4 (
// Equation(s):
// \processor|mux|Mux3~4_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [12])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [12])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [12]),
	.datac(\processor|reg_R0|Q [12]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~4 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \processor|reg_R3|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \processor|reg_R2|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \processor|mux|Mux3~5 (
// Equation(s):
// \processor|mux|Mux3~5_combout  = (\processor|mux|Mux3~4_combout  & (((\processor|reg_R3|Q [12])) # (!\processor|sel [1]))) # (!\processor|mux|Mux3~4_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [12]))))

	.dataa(\processor|mux|Mux3~4_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [12]),
	.datad(\processor|reg_R2|Q [12]),
	.cin(gnd),
	.combout(\processor|mux|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~5 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \processor|mux|Mux3~6 (
// Equation(s):
// \processor|mux|Mux3~6_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|sel [3]) # ((\processor|mux|Mux3~3_combout )))) # (!\processor|mux|Mux8~0_combout  & (!\processor|sel [3] & ((\processor|mux|Mux3~5_combout ))))

	.dataa(\processor|mux|Mux8~0_combout ),
	.datab(\processor|sel [3]),
	.datac(\processor|mux|Mux3~3_combout ),
	.datad(\processor|mux|Mux3~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~6 .lut_mask = 16'hB9A8;
defparam \processor|mux|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N30
fiftyfivenm_lcell_comb \processor|mux|Mux3~7 (
// Equation(s):
// \processor|mux|Mux3~7_combout  = (\processor|mux|Mux3~6_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ) # (!\processor|sel [3])))) # (!\processor|mux|Mux3~6_combout  & (\processor|reg_G|Q [12] & 
// (\processor|sel [3])))

	.dataa(\processor|reg_G|Q [12]),
	.datab(\processor|mux|Mux3~6_combout ),
	.datac(\processor|sel [3]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux3~7 .lut_mask = 16'hEC2C;
defparam \processor|mux|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \processor|reg_H|Q~4 (
// Equation(s):
// \processor|reg_H|Q~4_combout  = (\processor|mux|Mux8~8_combout  & (\processor|mux|Mux3~7_combout  & \KEY[0]~input_o ))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(\processor|mux|Mux3~7_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_H|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~4 .lut_mask = 16'h8080;
defparam \processor|reg_H|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
fiftyfivenm_lcell_comb \processor|reg_G|Q~32 (
// Equation(s):
// \processor|reg_G|Q~32_combout  = (\processor|reg_G|Q~31_combout  & ((\processor|alu|ShiftLeft0~3_combout ) # ((!\processor|reg_G|Q[11]~28_combout )))) # (!\processor|reg_G|Q~31_combout  & (((\processor|reg_G|Q[11]~28_combout  & 
// \processor|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\processor|reg_G|Q~31_combout ),
	.datab(\processor|alu|ShiftLeft0~3_combout ),
	.datac(\processor|reg_G|Q[11]~28_combout ),
	.datad(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~32_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~32 .lut_mask = 16'hDA8A;
defparam \processor|reg_G|Q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
fiftyfivenm_lcell_comb \processor|reg_G|Q~56 (
// Equation(s):
// \processor|reg_G|Q~56_combout  = (\processor|alu_op [1] & ((\processor|alu_op [0] & ((\processor|reg_G|Q~32_combout ))) # (!\processor|alu_op [0] & (\processor|alu|Add0~30_combout )))) # (!\processor|alu_op [1] & ((\processor|alu_op [0] & 
// (\processor|alu|Add0~30_combout )) # (!\processor|alu_op [0] & ((\processor|reg_G|Q~32_combout )))))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|alu|Add0~30_combout ),
	.datac(\processor|alu_op [0]),
	.datad(\processor|reg_G|Q~32_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~56 .lut_mask = 16'hED48;
defparam \processor|reg_G|Q~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N11
dffeas \processor|reg_G|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N22
fiftyfivenm_lcell_comb \processor|mux|Mux6~4 (
// Equation(s):
// \processor|mux|Mux6~4_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & ((\processor|reg_G|Q [9]))) # (!\processor|sel [3] & (\processor|mux|Mux6~3_combout ))))

	.dataa(\processor|mux|Mux6~3_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [9]),
	.cin(gnd),
	.combout(\processor|mux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~4 .lut_mask = 16'hF2C2;
defparam \processor|mux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \processor|reg_R6|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N11
dffeas \processor|reg_R4|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \processor|mux|Mux6~0 (
// Equation(s):
// \processor|mux|Mux6~0_combout  = (\processor|sel [0] & (((\processor|sel [1])))) # (!\processor|sel [0] & ((\processor|sel [1] & (\processor|reg_R6|Q [9])) # (!\processor|sel [1] & ((\processor|reg_R4|Q [9])))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R6|Q [9]),
	.datac(\processor|reg_R4|Q [9]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~0 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N3
dffeas \processor|reg_R7|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \processor|reg_R5|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux6~1 (
// Equation(s):
// \processor|mux|Mux6~1_combout  = (\processor|sel [0] & ((\processor|mux|Mux6~0_combout  & (\processor|reg_R7|Q [9])) # (!\processor|mux|Mux6~0_combout  & ((\processor|reg_R5|Q [9]))))) # (!\processor|sel [0] & (\processor|mux|Mux6~0_combout ))

	.dataa(\processor|sel [0]),
	.datab(\processor|mux|Mux6~0_combout ),
	.datac(\processor|reg_R7|Q [9]),
	.datad(\processor|reg_R5|Q [9]),
	.cin(gnd),
	.combout(\processor|mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~1 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
fiftyfivenm_lcell_comb \processor|mux|Mux6~5 (
// Equation(s):
// \processor|mux|Mux6~5_combout  = (\processor|mux|Mux6~4_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\processor|mux|Mux8~0_combout ))) # (!\processor|mux|Mux6~4_combout  & 
// (\processor|mux|Mux8~0_combout  & (\processor|mux|Mux6~1_combout )))

	.dataa(\processor|mux|Mux6~4_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|mux|Mux6~1_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux6~5 .lut_mask = 16'hEA62;
defparam \processor|mux|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \processor|reg_R0|Q~10 (
// Equation(s):
// \processor|reg_R0|Q~10_combout  = (\processor|mux|Mux6~5_combout  & (\KEY[0]~input_o  & \processor|mux|Mux8~8_combout ))

	.dataa(\processor|mux|Mux6~5_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~10 .lut_mask = 16'h8080;
defparam \processor|reg_R0|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \processor|reg_G|Q~29 (
// Equation(s):
// \processor|reg_G|Q~29_combout  = (\processor|reg_G|Q[11]~27_combout  & (((\processor|reg_G|Q[11]~28_combout )))) # (!\processor|reg_G|Q[11]~27_combout  & ((\processor|reg_G|Q[11]~28_combout  & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT8 )) # 
// (!\processor|reg_G|Q[11]~28_combout  & ((\processor|alu|ShiftLeft0~27_combout )))))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\processor|alu|ShiftLeft0~27_combout ),
	.datac(\processor|reg_G|Q[11]~27_combout ),
	.datad(\processor|reg_G|Q[11]~28_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~29_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~29 .lut_mask = 16'hFA0C;
defparam \processor|reg_G|Q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
fiftyfivenm_lcell_comb \processor|reg_G|Q~30 (
// Equation(s):
// \processor|reg_G|Q~30_combout  = (\processor|reg_G|Q[11]~27_combout  & ((\processor|reg_G|Q~29_combout  & (\processor|alu|ShiftLeft0~1_combout )) # (!\processor|reg_G|Q~29_combout  & ((\processor|alu|ShiftLeft0~25_combout ))))) # 
// (!\processor|reg_G|Q[11]~27_combout  & (((\processor|reg_G|Q~29_combout ))))

	.dataa(\processor|alu|ShiftLeft0~1_combout ),
	.datab(\processor|alu|ShiftLeft0~25_combout ),
	.datac(\processor|reg_G|Q[11]~27_combout ),
	.datad(\processor|reg_G|Q~29_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~30_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~30 .lut_mask = 16'hAFC0;
defparam \processor|reg_G|Q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
fiftyfivenm_lcell_comb \processor|reg_G|Q~55 (
// Equation(s):
// \processor|reg_G|Q~55_combout  = (\processor|alu_op [1] & ((\processor|alu_op [0] & (\processor|reg_G|Q~30_combout )) # (!\processor|alu_op [0] & ((\processor|alu|Add0~27_combout ))))) # (!\processor|alu_op [1] & ((\processor|alu_op [0] & 
// ((\processor|alu|Add0~27_combout ))) # (!\processor|alu_op [0] & (\processor|reg_G|Q~30_combout ))))

	.dataa(\processor|alu_op [1]),
	.datab(\processor|reg_G|Q~30_combout ),
	.datac(\processor|alu_op [0]),
	.datad(\processor|alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~55 .lut_mask = 16'hDE84;
defparam \processor|reg_G|Q~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N1
dffeas \processor|reg_G|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
fiftyfivenm_lcell_comb \processor|mux|Mux7~5 (
// Equation(s):
// \processor|mux|Mux7~5_combout  = (\processor|mux|Mux7~4_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ) # ((!\processor|sel [3])))) # (!\processor|mux|Mux7~4_combout  & (((\processor|sel [3] & 
// \processor|reg_G|Q [8]))))

	.dataa(\processor|mux|Mux7~4_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [8]),
	.cin(gnd),
	.combout(\processor|mux|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux7~5 .lut_mask = 16'hDA8A;
defparam \processor|mux|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \processor|reg_R0|Q~9 (
// Equation(s):
// \processor|reg_R0|Q~9_combout  = (\processor|mux|Mux8~8_combout  & (\processor|mux|Mux7~5_combout  & \KEY[0]~input_o ))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux7~5_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~9 .lut_mask = 16'hC000;
defparam \processor|reg_R0|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
fiftyfivenm_lcell_comb \processor|reg_G|Q[7]~7 (
// Equation(s):
// \processor|reg_G|Q[7]~7_combout  = (\processor|alu_op [1] & ((\processor|alu|ShiftLeft0~24_combout ))) # (!\processor|alu_op [1] & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\processor|alu|ShiftLeft0~24_combout ),
	.datac(gnd),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[7]~7 .lut_mask = 16'hCCAA;
defparam \processor|reg_G|Q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
fiftyfivenm_lcell_comb \processor|reg_G|Q[3]~24 (
// Equation(s):
// \processor|reg_G|Q[3]~24_combout  = ((\processor|reg_A|Q[3]~_Duplicate_1_q  & (\processor|alu_op [0] & \processor|alu_op [1]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datac(\processor|alu_op [0]),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[3]~24 .lut_mask = 16'hD555;
defparam \processor|reg_G|Q[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
fiftyfivenm_lcell_comb \processor|reg_G|Q[3]~25 (
// Equation(s):
// \processor|reg_G|Q[3]~25_combout  = \processor|alu_op [0] $ (\processor|alu_op [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|alu_op [0]),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[3]~25 .lut_mask = 16'h0FF0;
defparam \processor|reg_G|Q[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N15
dffeas \processor|reg_G|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[7]~7_combout ),
	.asdata(\processor|alu|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \processor|mux|Mux8~5 (
// Equation(s):
// \processor|mux|Mux8~5_combout  = (\processor|mux|Mux8~0_combout  & (\processor|sel [3])) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & ((\processor|reg_G|Q [7]))) # (!\processor|sel [3] & (\processor|mux|Mux8~4_combout ))))

	.dataa(\processor|mux|Mux8~0_combout ),
	.datab(\processor|sel [3]),
	.datac(\processor|mux|Mux8~4_combout ),
	.datad(\processor|reg_G|Q [7]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~5 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \processor|reg_R4|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \processor|reg_R6|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \processor|mux|Mux8~1 (
// Equation(s):
// \processor|mux|Mux8~1_combout  = (\processor|sel [0] & (\processor|sel [1])) # (!\processor|sel [0] & ((\processor|sel [1] & ((\processor|reg_R6|Q [7]))) # (!\processor|sel [1] & (\processor|reg_R4|Q [7]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [7]),
	.datad(\processor|reg_R6|Q [7]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~1 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \processor|reg_R5|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \processor|reg_R7|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \processor|mux|Mux8~2 (
// Equation(s):
// \processor|mux|Mux8~2_combout  = (\processor|mux|Mux8~1_combout  & (((\processor|reg_R7|Q [7]) # (!\processor|sel [0])))) # (!\processor|mux|Mux8~1_combout  & (\processor|reg_R5|Q [7] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux8~1_combout ),
	.datab(\processor|reg_R5|Q [7]),
	.datac(\processor|reg_R7|Q [7]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~2 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \processor|mux|Mux8~6 (
// Equation(s):
// \processor|mux|Mux8~6_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux8~5_combout  & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout )) # (!\processor|mux|Mux8~5_combout  & 
// ((\processor|mux|Mux8~2_combout ))))) # (!\processor|mux|Mux8~0_combout  & (\processor|mux|Mux8~5_combout ))

	.dataa(\processor|mux|Mux8~0_combout ),
	.datab(\processor|mux|Mux8~5_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.datad(\processor|mux|Mux8~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux8~6 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \processor|reg_R0|Q~8 (
// Equation(s):
// \processor|reg_R0|Q~8_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux8~6_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|mux|Mux8~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~8 .lut_mask = 16'hA000;
defparam \processor|reg_R0|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
fiftyfivenm_lcell_comb \processor|reg_G|Q[6]~6 (
// Equation(s):
// \processor|reg_G|Q[6]~6_combout  = (\processor|alu_op [1] & (\processor|alu|ShiftLeft0~20_combout )) # (!\processor|alu_op [1] & ((\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT6 )))

	.dataa(\processor|alu|ShiftLeft0~20_combout ),
	.datab(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[6]~6 .lut_mask = 16'hAACC;
defparam \processor|reg_G|Q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \processor|reg_G|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[6]~6_combout ),
	.asdata(\processor|alu|Add0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \processor|mux|Mux9~5 (
// Equation(s):
// \processor|mux|Mux9~5_combout  = (\processor|sel [3] & ((\processor|mux|Mux9~4_combout  & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout )) # (!\processor|mux|Mux9~4_combout  & ((\processor|reg_G|Q [6]))))) # 
// (!\processor|sel [3] & (\processor|mux|Mux9~4_combout ))

	.dataa(\processor|sel [3]),
	.datab(\processor|mux|Mux9~4_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datad(\processor|reg_G|Q [6]),
	.cin(gnd),
	.combout(\processor|mux|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux9~5 .lut_mask = 16'hE6C4;
defparam \processor|mux|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \processor|reg_R0|Q~7 (
// Equation(s):
// \processor|reg_R0|Q~7_combout  = (\processor|mux|Mux8~8_combout  & (\processor|mux|Mux9~5_combout  & \KEY[0]~input_o ))

	.dataa(gnd),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(\processor|mux|Mux9~5_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~7 .lut_mask = 16'hC000;
defparam \processor|reg_R0|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
fiftyfivenm_lcell_comb \processor|reg_G|Q[5]~5 (
// Equation(s):
// \processor|reg_G|Q[5]~5_combout  = (\processor|alu_op [1] & ((\processor|alu|ShiftLeft0~17_combout ))) # (!\processor|alu_op [1] & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\processor|alu_op [1]),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[5]~5 .lut_mask = 16'hEE22;
defparam \processor|reg_G|Q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N5
dffeas \processor|reg_G|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[5]~5_combout ),
	.asdata(\processor|alu|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \processor|reg_R0|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \processor|reg_R1|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \processor|mux|Mux10~2 (
// Equation(s):
// \processor|mux|Mux10~2_combout  = (\processor|sel [1] & (\processor|sel [0])) # (!\processor|sel [1] & ((\processor|sel [0] & ((\processor|reg_R1|Q [5]))) # (!\processor|sel [0] & (\processor|reg_R0|Q [5]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [0]),
	.datac(\processor|reg_R0|Q [5]),
	.datad(\processor|reg_R1|Q [5]),
	.cin(gnd),
	.combout(\processor|mux|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~2 .lut_mask = 16'hDC98;
defparam \processor|mux|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \processor|reg_R3|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \processor|reg_R2|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \processor|mux|Mux10~3 (
// Equation(s):
// \processor|mux|Mux10~3_combout  = (\processor|mux|Mux10~2_combout  & (((\processor|reg_R3|Q [5])) # (!\processor|sel [1]))) # (!\processor|mux|Mux10~2_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [5]))))

	.dataa(\processor|mux|Mux10~2_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [5]),
	.datad(\processor|reg_R2|Q [5]),
	.cin(gnd),
	.combout(\processor|mux|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~3 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \processor|mux|Mux10~4 (
// Equation(s):
// \processor|mux|Mux10~4_combout  = (\processor|sel [3] & ((\processor|reg_G|Q [5]) # ((\processor|mux|Mux8~0_combout )))) # (!\processor|sel [3] & (((\processor|mux|Mux10~3_combout  & !\processor|mux|Mux8~0_combout ))))

	.dataa(\processor|reg_G|Q [5]),
	.datab(\processor|sel [3]),
	.datac(\processor|mux|Mux10~3_combout ),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~4 .lut_mask = 16'hCCB8;
defparam \processor|mux|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \processor|reg_R6|Q[5]~feeder (
// Equation(s):
// \processor|reg_R6|Q[5]~feeder_combout  = \processor|reg_R0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \processor|reg_R6|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \processor|reg_R4|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \processor|mux|Mux10~0 (
// Equation(s):
// \processor|mux|Mux10~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [5]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [5] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [5]),
	.datac(\processor|reg_R4|Q [5]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \processor|reg_R5|Q[5]~feeder (
// Equation(s):
// \processor|reg_R5|Q[5]~feeder_combout  = \processor|reg_R0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_R5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R5|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \processor|reg_R5|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N27
dffeas \processor|reg_R7|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \processor|mux|Mux10~1 (
// Equation(s):
// \processor|mux|Mux10~1_combout  = (\processor|mux|Mux10~0_combout  & (((\processor|reg_R7|Q [5]) # (!\processor|sel [0])))) # (!\processor|mux|Mux10~0_combout  & (\processor|reg_R5|Q [5] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux10~0_combout ),
	.datab(\processor|reg_R5|Q [5]),
	.datac(\processor|reg_R7|Q [5]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~1 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \processor|mux|Mux10~5 (
// Equation(s):
// \processor|mux|Mux10~5_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux10~4_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ))) # (!\processor|mux|Mux10~4_combout  & 
// (\processor|mux|Mux10~1_combout )))) # (!\processor|mux|Mux8~0_combout  & (\processor|mux|Mux10~4_combout ))

	.dataa(\processor|mux|Mux8~0_combout ),
	.datab(\processor|mux|Mux10~4_combout ),
	.datac(\processor|mux|Mux10~1_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux10~5 .lut_mask = 16'hEC64;
defparam \processor|mux|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \processor|reg_R0|Q~6 (
// Equation(s):
// \processor|reg_R0|Q~6_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux10~5_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|mux|Mux10~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~6 .lut_mask = 16'hA000;
defparam \processor|reg_R0|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
fiftyfivenm_lcell_comb \processor|reg_G|Q[4]~4 (
// Equation(s):
// \processor|reg_G|Q[4]~4_combout  = (\processor|alu_op [1] & ((\processor|alu|ShiftLeft0~14_combout ))) # (!\processor|alu_op [1] & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\processor|alu_op [1]),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[4]~4 .lut_mask = 16'hEE22;
defparam \processor|reg_G|Q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N13
dffeas \processor|reg_G|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[4]~4_combout ),
	.asdata(\processor|alu|Add0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \processor|reg_R1|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \processor|reg_R0|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \processor|mux|Mux11~2 (
// Equation(s):
// \processor|mux|Mux11~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [4]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [4] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [4]),
	.datac(\processor|reg_R0|Q [4]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \processor|reg_R3|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \processor|reg_R2|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \processor|mux|Mux11~3 (
// Equation(s):
// \processor|mux|Mux11~3_combout  = (\processor|mux|Mux11~2_combout  & (((\processor|reg_R3|Q [4])) # (!\processor|sel [1]))) # (!\processor|mux|Mux11~2_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [4]))))

	.dataa(\processor|mux|Mux11~2_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [4]),
	.datad(\processor|reg_R2|Q [4]),
	.cin(gnd),
	.combout(\processor|mux|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~3 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \processor|mux|Mux11~4 (
// Equation(s):
// \processor|mux|Mux11~4_combout  = (\processor|mux|Mux8~0_combout  & (\processor|sel [3])) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & (\processor|reg_G|Q [4])) # (!\processor|sel [3] & ((\processor|mux|Mux11~3_combout )))))

	.dataa(\processor|mux|Mux8~0_combout ),
	.datab(\processor|sel [3]),
	.datac(\processor|reg_G|Q [4]),
	.datad(\processor|mux|Mux11~3_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~4 .lut_mask = 16'hD9C8;
defparam \processor|mux|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \processor|mux|Mux11~5 (
// Equation(s):
// \processor|mux|Mux11~5_combout  = (\processor|mux|Mux11~4_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ) # ((!\processor|mux|Mux8~0_combout )))) # (!\processor|mux|Mux11~4_combout  & 
// (((\processor|mux|Mux11~1_combout  & \processor|mux|Mux8~0_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.datab(\processor|mux|Mux11~1_combout ),
	.datac(\processor|mux|Mux11~4_combout ),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux11~5 .lut_mask = 16'hACF0;
defparam \processor|mux|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \processor|reg_R0|Q~5 (
// Equation(s):
// \processor|reg_R0|Q~5_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux11~5_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(\processor|mux|Mux8~8_combout ),
	.datac(gnd),
	.datad(\processor|mux|Mux11~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~5 .lut_mask = 16'h8800;
defparam \processor|reg_R0|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
fiftyfivenm_lcell_comb \processor|reg_G|Q[1]~1 (
// Equation(s):
// \processor|reg_G|Q[1]~1_combout  = (\processor|alu_op [1] & (\processor|alu|ShiftLeft0~3_combout )) # (!\processor|alu_op [1] & ((\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT1 )))

	.dataa(\processor|alu|ShiftLeft0~3_combout ),
	.datab(\processor|alu_op [1]),
	.datac(gnd),
	.datad(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[1]~1 .lut_mask = 16'hBB88;
defparam \processor|reg_G|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N11
dffeas \processor|reg_G|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[1]~1_combout ),
	.asdata(\processor|alu|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \processor|mux|Mux14~4 (
// Equation(s):
// \processor|mux|Mux14~4_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & ((\processor|reg_G|Q [1]))) # (!\processor|sel [3] & (\processor|mux|Mux14~3_combout ))))

	.dataa(\processor|mux|Mux14~3_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~4 .lut_mask = 16'hF2C2;
defparam \processor|mux|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
fiftyfivenm_lcell_comb \processor|mux|Mux14~5 (
// Equation(s):
// \processor|mux|Mux14~5_combout  = (\processor|mux|Mux14~4_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ) # (!\processor|mux|Mux8~0_combout )))) # (!\processor|mux|Mux14~4_combout  & 
// (\processor|mux|Mux14~1_combout  & ((\processor|mux|Mux8~0_combout ))))

	.dataa(\processor|mux|Mux14~1_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datac(\processor|mux|Mux14~4_combout ),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux14~5 .lut_mask = 16'hCAF0;
defparam \processor|mux|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \processor|reg_R0|Q~2 (
// Equation(s):
// \processor|reg_R0|Q~2_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux14~5_combout  & \processor|mux|Mux8~8_combout ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\processor|mux|Mux14~5_combout ),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~2 .lut_mask = 16'hC000;
defparam \processor|reg_R0|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \processor|reg_A|Q[1]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~1 (
// Equation(s):
// \processor|alu|ShiftLeft0~1_combout  = (\processor|mux|Mux15~5_combout  & (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (!\processor|reg_A|Q[1]~_Duplicate_1_q  & \processor|alu|ShiftLeft0~0_combout )))

	.dataa(\processor|mux|Mux15~5_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|alu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~1 .lut_mask = 16'h0200;
defparam \processor|alu|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
fiftyfivenm_lcell_comb \processor|reg_G|Q[0]~0 (
// Equation(s):
// \processor|reg_G|Q[0]~0_combout  = (\processor|alu_op [1] & (\processor|alu|ShiftLeft0~1_combout )) # (!\processor|alu_op [1] & ((\processor|alu|Mult0|auto_generated|mac_out2~dataout )))

	.dataa(\processor|alu|ShiftLeft0~1_combout ),
	.datab(\processor|alu|Mult0|auto_generated|mac_out2~dataout ),
	.datac(gnd),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|reg_G|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[0]~0 .lut_mask = 16'hAACC;
defparam \processor|reg_G|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \processor|reg_G|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[0]~0_combout ),
	.asdata(\processor|alu|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \processor|reg_R1|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \processor|reg_R0|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \processor|mux|Mux15~2 (
// Equation(s):
// \processor|mux|Mux15~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [0]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [0] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [0]),
	.datac(\processor|reg_R0|Q [0]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \processor|reg_R2|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \processor|reg_R3|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \processor|mux|Mux15~3 (
// Equation(s):
// \processor|mux|Mux15~3_combout  = (\processor|mux|Mux15~2_combout  & (((\processor|reg_R3|Q [0]) # (!\processor|sel [1])))) # (!\processor|mux|Mux15~2_combout  & (\processor|reg_R2|Q [0] & ((\processor|sel [1]))))

	.dataa(\processor|mux|Mux15~2_combout ),
	.datab(\processor|reg_R2|Q [0]),
	.datac(\processor|reg_R3|Q [0]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~3 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \processor|mux|Mux15~4 (
// Equation(s):
// \processor|mux|Mux15~4_combout  = (\processor|sel [3] & ((\processor|mux|Mux8~0_combout ) # ((\processor|reg_G|Q [0])))) # (!\processor|sel [3] & (!\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux15~3_combout ))))

	.dataa(\processor|sel [3]),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|reg_G|Q [0]),
	.datad(\processor|mux|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~4 .lut_mask = 16'hB9A8;
defparam \processor|mux|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
fiftyfivenm_lcell_comb \processor|mux|Mux15~5 (
// Equation(s):
// \processor|mux|Mux15~5_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux15~4_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))) # (!\processor|mux|Mux15~4_combout  & 
// (\processor|mux|Mux15~1_combout )))) # (!\processor|mux|Mux8~0_combout  & (((\processor|mux|Mux15~4_combout ))))

	.dataa(\processor|mux|Mux15~1_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|mux|Mux15~4_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~5 .lut_mask = 16'hF838;
defparam \processor|mux|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \processor|reg_R0|Q~0 (
// Equation(s):
// \processor|reg_R0|Q~0_combout  = (\processor|mux|Mux15~5_combout  & (\KEY[0]~input_o  & \processor|mux|Mux8~8_combout ))

	.dataa(\processor|mux|Mux15~5_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~0 .lut_mask = 16'h8800;
defparam \processor|reg_R0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N2
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~6 (
// Equation(s):
// \processor|alu|ShiftLeft0~6_combout  = (\processor|alu|ShiftLeft0~0_combout  & \processor|alu|ShiftLeft0~5_combout )

	.dataa(\processor|alu|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~6 .lut_mask = 16'hAA00;
defparam \processor|alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
fiftyfivenm_lcell_comb \processor|reg_G|Q[2]~2 (
// Equation(s):
// \processor|reg_G|Q[2]~2_combout  = (\processor|alu_op [1] & ((\processor|alu|ShiftLeft0~6_combout ))) # (!\processor|alu_op [1] & (\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\processor|alu_op [1]),
	.datac(gnd),
	.datad(\processor|alu|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[2]~2 .lut_mask = 16'hEE22;
defparam \processor|reg_G|Q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N17
dffeas \processor|reg_G|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[2]~2_combout ),
	.asdata(\processor|alu|Add0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \processor|mux|Mux13~4 (
// Equation(s):
// \processor|mux|Mux13~4_combout  = (\processor|mux|Mux8~0_combout  & (((\processor|sel [3])))) # (!\processor|mux|Mux8~0_combout  & ((\processor|sel [3] & ((\processor|reg_G|Q [2]))) # (!\processor|sel [3] & (\processor|mux|Mux13~3_combout ))))

	.dataa(\processor|mux|Mux13~3_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|reg_G|Q [2]),
	.cin(gnd),
	.combout(\processor|mux|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~4 .lut_mask = 16'hF2C2;
defparam \processor|mux|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \processor|reg_R6|Q[2]~feeder (
// Equation(s):
// \processor|reg_R6|Q[2]~feeder_combout  = \processor|reg_R0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~3_combout ),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \processor|reg_R6|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \processor|reg_R4|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux13~0 (
// Equation(s):
// \processor|mux|Mux13~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [2]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [2] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [2]),
	.datac(\processor|reg_R4|Q [2]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \processor|reg_R5|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N11
dffeas \processor|reg_R7|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \processor|mux|Mux13~1 (
// Equation(s):
// \processor|mux|Mux13~1_combout  = (\processor|mux|Mux13~0_combout  & (((\processor|reg_R7|Q [2]) # (!\processor|sel [0])))) # (!\processor|mux|Mux13~0_combout  & (\processor|reg_R5|Q [2] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux13~0_combout ),
	.datab(\processor|reg_R5|Q [2]),
	.datac(\processor|reg_R7|Q [2]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~1 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \processor|mux|Mux13~5 (
// Equation(s):
// \processor|mux|Mux13~5_combout  = (\processor|mux|Mux13~4_combout  & ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ) # ((!\processor|mux|Mux8~0_combout )))) # (!\processor|mux|Mux13~4_combout  & 
// (((\processor|mux|Mux13~1_combout  & \processor|mux|Mux8~0_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\processor|mux|Mux13~4_combout ),
	.datac(\processor|mux|Mux13~1_combout ),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux13~5 .lut_mask = 16'hB8CC;
defparam \processor|mux|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \processor|reg_R0|Q~3 (
// Equation(s):
// \processor|reg_R0|Q~3_combout  = (\KEY[0]~input_o  & (\processor|mux|Mux8~8_combout  & \processor|mux|Mux13~5_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|mux|Mux13~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R0|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R0|Q~3 .lut_mask = 16'hA000;
defparam \processor|reg_R0|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \processor|reg_A|Q[2]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R0|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~0 (
// Equation(s):
// \processor|alu|ShiftLeft0~0_combout  = (!\processor|reg_A|Q[2]~_Duplicate_1_q  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [3]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_A|Q[2]~_Duplicate_1_q ),
	.datad(\processor|sel [2]),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~0 .lut_mask = 16'h0507;
defparam \processor|alu|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~9 (
// Equation(s):
// \processor|alu|ShiftLeft0~9_combout  = (\processor|alu|ShiftLeft0~0_combout  & ((\processor|alu|ShiftLeft0~7_combout ) # ((\processor|reg_A|Q[1]~_Duplicate_1_q  & \processor|alu|ShiftLeft0~8_combout ))))

	.dataa(\processor|alu|ShiftLeft0~0_combout ),
	.datab(\processor|alu|ShiftLeft0~7_combout ),
	.datac(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datad(\processor|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~9 .lut_mask = 16'hA888;
defparam \processor|alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
fiftyfivenm_lcell_comb \processor|reg_G|Q[3]~3 (
// Equation(s):
// \processor|reg_G|Q[3]~3_combout  = (\processor|alu_op [1] & (\processor|alu|ShiftLeft0~9_combout )) # (!\processor|alu_op [1] & ((\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT3 )))

	.dataa(\processor|alu|ShiftLeft0~9_combout ),
	.datab(\processor|alu_op [1]),
	.datac(gnd),
	.datad(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\processor|reg_G|Q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[3]~3 .lut_mask = 16'hBB88;
defparam \processor|reg_G|Q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N27
dffeas \processor|reg_G|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q[3]~3_combout ),
	.asdata(\processor|alu|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|reg_G|Q[3]~24_combout ),
	.sload(\processor|reg_G|Q[3]~25_combout ),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \processor|reg_R2|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \processor|reg_R3|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \processor|reg_R1|Q[3]~feeder (
// Equation(s):
// \processor|reg_R1|Q[3]~feeder_combout  = \processor|reg_R0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~4_combout ),
	.cin(gnd),
	.combout(\processor|reg_R1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N29
dffeas \processor|reg_R1|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R1|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \processor|reg_R0|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \processor|mux|Mux12~2 (
// Equation(s):
// \processor|mux|Mux12~2_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [3]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [3] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [3]),
	.datac(\processor|reg_R0|Q [3]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \processor|mux|Mux12~3 (
// Equation(s):
// \processor|mux|Mux12~3_combout  = (\processor|sel [1] & ((\processor|mux|Mux12~2_combout  & ((\processor|reg_R3|Q [3]))) # (!\processor|mux|Mux12~2_combout  & (\processor|reg_R2|Q [3])))) # (!\processor|sel [1] & (((\processor|mux|Mux12~2_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [3]),
	.datac(\processor|reg_R3|Q [3]),
	.datad(\processor|mux|Mux12~2_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~3 .lut_mask = 16'hF588;
defparam \processor|mux|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \processor|mux|Mux12~4 (
// Equation(s):
// \processor|mux|Mux12~4_combout  = (\processor|sel [3] & ((\processor|mux|Mux8~0_combout ) # ((\processor|reg_G|Q [3])))) # (!\processor|sel [3] & (!\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux12~3_combout ))))

	.dataa(\processor|sel [3]),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|reg_G|Q [3]),
	.datad(\processor|mux|Mux12~3_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~4 .lut_mask = 16'hB9A8;
defparam \processor|mux|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \processor|reg_R6|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \processor|reg_R4|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \processor|mux|Mux12~0 (
// Equation(s):
// \processor|mux|Mux12~0_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [3]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [3] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [3]),
	.datac(\processor|reg_R4|Q [3]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~0 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \processor|reg_R5|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N15
dffeas \processor|reg_R7|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \processor|mux|Mux12~1 (
// Equation(s):
// \processor|mux|Mux12~1_combout  = (\processor|mux|Mux12~0_combout  & (((\processor|reg_R7|Q [3]) # (!\processor|sel [0])))) # (!\processor|mux|Mux12~0_combout  & (\processor|reg_R5|Q [3] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux12~0_combout ),
	.datab(\processor|reg_R5|Q [3]),
	.datac(\processor|reg_R7|Q [3]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~1 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \processor|mux|Mux12~5 (
// Equation(s):
// \processor|mux|Mux12~5_combout  = (\processor|mux|Mux12~4_combout  & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ) # (!\processor|mux|Mux8~0_combout )))) # (!\processor|mux|Mux12~4_combout  & 
// (\processor|mux|Mux12~1_combout  & ((\processor|mux|Mux8~0_combout ))))

	.dataa(\processor|mux|Mux12~4_combout ),
	.datab(\processor|mux|Mux12~1_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux12~5 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~15 (
// Equation(s):
// \processor|alu|ShiftLeft0~15_combout  = (\processor|reg_A|Q[1]~_Duplicate_1_q  & (\processor|mux|Mux12~5_combout )) # (!\processor|reg_A|Q[1]~_Duplicate_1_q  & ((\processor|mux|Mux10~5_combout )))

	.dataa(\processor|mux|Mux12~5_combout ),
	.datab(\processor|reg_A|Q[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\processor|mux|Mux10~5_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~15 .lut_mask = 16'hBB88;
defparam \processor|alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~40 (
// Equation(s):
// \processor|alu|ShiftLeft0~40_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~15_combout )) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~18_combout )))))

	.dataa(\processor|alu|ShiftLeft0~15_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~40 .lut_mask = 16'hB080;
defparam \processor|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
fiftyfivenm_lcell_comb \processor|reg_G|Q~53 (
// Equation(s):
// \processor|reg_G|Q~53_combout  = (\processor|reg_G|Q[11]~28_combout  & ((\processor|reg_G|Q[11]~27_combout ) # ((\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT10 )))) # (!\processor|reg_G|Q[11]~28_combout  & (!\processor|reg_G|Q[11]~27_combout  & 
// ((\processor|alu|ShiftLeft0~36_combout ))))

	.dataa(\processor|reg_G|Q[11]~28_combout ),
	.datab(\processor|reg_G|Q[11]~27_combout ),
	.datac(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\processor|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~53 .lut_mask = 16'hB9A8;
defparam \processor|reg_G|Q~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
fiftyfivenm_lcell_comb \processor|reg_G|Q~54 (
// Equation(s):
// \processor|reg_G|Q~54_combout  = (\processor|reg_G|Q~53_combout  & (((\processor|alu|ShiftLeft0~6_combout ) # (!\processor|reg_G|Q[11]~27_combout )))) # (!\processor|reg_G|Q~53_combout  & (\processor|alu|ShiftLeft0~40_combout  & 
// (\processor|reg_G|Q[11]~27_combout )))

	.dataa(\processor|alu|ShiftLeft0~40_combout ),
	.datab(\processor|reg_G|Q~53_combout ),
	.datac(\processor|reg_G|Q[11]~27_combout ),
	.datad(\processor|alu|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~54 .lut_mask = 16'hEC2C;
defparam \processor|reg_G|Q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \processor|reg_A|Q[10]~_Duplicate_1feeder (
// Equation(s):
// \processor|reg_A|Q[10]~_Duplicate_1feeder_combout  = \processor|reg_H|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_A|Q[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_A|Q[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \processor|reg_A|Q[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \processor|reg_A|Q[10]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_A|Q[10]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
fiftyfivenm_lcell_comb \processor|alu|Add0~38 (
// Equation(s):
// \processor|alu|Add0~38_combout  = (\processor|alu|Add0~37_combout  & ((\processor|reg_A|Q[10]~_Duplicate_1_q  & (\processor|alu|Add0~31  & VCC)) # (!\processor|reg_A|Q[10]~_Duplicate_1_q  & (!\processor|alu|Add0~31 )))) # (!\processor|alu|Add0~37_combout  
// & ((\processor|reg_A|Q[10]~_Duplicate_1_q  & (!\processor|alu|Add0~31 )) # (!\processor|reg_A|Q[10]~_Duplicate_1_q  & ((\processor|alu|Add0~31 ) # (GND)))))
// \processor|alu|Add0~39  = CARRY((\processor|alu|Add0~37_combout  & (!\processor|reg_A|Q[10]~_Duplicate_1_q  & !\processor|alu|Add0~31 )) # (!\processor|alu|Add0~37_combout  & ((!\processor|alu|Add0~31 ) # (!\processor|reg_A|Q[10]~_Duplicate_1_q ))))

	.dataa(\processor|alu|Add0~37_combout ),
	.datab(\processor|reg_A|Q[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|alu|Add0~31 ),
	.combout(\processor|alu|Add0~38_combout ),
	.cout(\processor|alu|Add0~39 ));
// synopsys translate_off
defparam \processor|alu|Add0~38 .lut_mask = 16'h9617;
defparam \processor|alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
fiftyfivenm_lcell_comb \processor|reg_G|Q~62 (
// Equation(s):
// \processor|reg_G|Q~62_combout  = (\processor|alu_op [0] & ((\processor|alu_op [1] & (\processor|reg_G|Q~54_combout )) # (!\processor|alu_op [1] & ((\processor|alu|Add0~38_combout ))))) # (!\processor|alu_op [0] & ((\processor|alu_op [1] & 
// ((\processor|alu|Add0~38_combout ))) # (!\processor|alu_op [1] & (\processor|reg_G|Q~54_combout ))))

	.dataa(\processor|alu_op [0]),
	.datab(\processor|reg_G|Q~54_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~62_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~62 .lut_mask = 16'hDE84;
defparam \processor|reg_G|Q~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N17
dffeas \processor|reg_G|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \processor|reg_R6|Q[10]~feeder (
// Equation(s):
// \processor|reg_R6|Q[10]~feeder_combout  = \processor|reg_H|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_R6|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R6|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R6|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \processor|reg_R6|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \processor|reg_R4|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \processor|mux|Mux5~2 (
// Equation(s):
// \processor|mux|Mux5~2_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [10]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [10] & !\processor|sel [0]))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R6|Q [10]),
	.datac(\processor|reg_R4|Q [10]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~2 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \processor|reg_R5|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \processor|reg_R7|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \processor|mux|Mux5~3 (
// Equation(s):
// \processor|mux|Mux5~3_combout  = (\processor|mux|Mux5~2_combout  & (((\processor|reg_R7|Q [10]) # (!\processor|sel [0])))) # (!\processor|mux|Mux5~2_combout  & (\processor|reg_R5|Q [10] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux5~2_combout ),
	.datab(\processor|reg_R5|Q [10]),
	.datac(\processor|reg_R7|Q [10]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~3 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \processor|reg_R2|Q[10]~feeder (
// Equation(s):
// \processor|reg_R2|Q[10]~feeder_combout  = \processor|reg_H|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R2|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \processor|reg_R2|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R2|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \processor|reg_R3|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \processor|reg_R1|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \processor|reg_R0|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \processor|mux|Mux5~4 (
// Equation(s):
// \processor|mux|Mux5~4_combout  = (\processor|sel [0] & ((\processor|reg_R1|Q [10]) # ((\processor|sel [1])))) # (!\processor|sel [0] & (((\processor|reg_R0|Q [10] & !\processor|sel [1]))))

	.dataa(\processor|sel [0]),
	.datab(\processor|reg_R1|Q [10]),
	.datac(\processor|reg_R0|Q [10]),
	.datad(\processor|sel [1]),
	.cin(gnd),
	.combout(\processor|mux|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~4 .lut_mask = 16'hAAD8;
defparam \processor|mux|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \processor|mux|Mux5~5 (
// Equation(s):
// \processor|mux|Mux5~5_combout  = (\processor|sel [1] & ((\processor|mux|Mux5~4_combout  & ((\processor|reg_R3|Q [10]))) # (!\processor|mux|Mux5~4_combout  & (\processor|reg_R2|Q [10])))) # (!\processor|sel [1] & (((\processor|mux|Mux5~4_combout ))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R2|Q [10]),
	.datac(\processor|reg_R3|Q [10]),
	.datad(\processor|mux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~5 .lut_mask = 16'hF588;
defparam \processor|mux|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \processor|mux|Mux5~6 (
// Equation(s):
// \processor|mux|Mux5~6_combout  = (\processor|sel [3] & (((\processor|mux|Mux8~0_combout )))) # (!\processor|sel [3] & ((\processor|mux|Mux8~0_combout  & (\processor|mux|Mux5~3_combout )) # (!\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux5~5_combout 
// )))))

	.dataa(\processor|mux|Mux5~3_combout ),
	.datab(\processor|mux|Mux5~5_combout ),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~6 .lut_mask = 16'hFA0C;
defparam \processor|mux|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \processor|mux|Mux5~7 (
// Equation(s):
// \processor|mux|Mux5~7_combout  = (\processor|sel [3] & ((\processor|mux|Mux5~6_combout  & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\processor|mux|Mux5~6_combout  & ((\processor|reg_G|Q [10]))))) # 
// (!\processor|sel [3] & (((\processor|mux|Mux5~6_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_G|Q [10]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux5~6_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux5~7 .lut_mask = 16'hAFC0;
defparam \processor|mux|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \processor|alu|Add0~37 (
// Equation(s):
// \processor|alu|Add0~37_combout  = \processor|alu_op [1] $ (((\processor|mux|Mux5~7_combout  & \processor|mux|Mux8~8_combout )))

	.dataa(\processor|mux|Mux5~7_combout ),
	.datab(gnd),
	.datac(\processor|mux|Mux8~8_combout ),
	.datad(\processor|alu_op [1]),
	.cin(gnd),
	.combout(\processor|alu|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|Add0~37 .lut_mask = 16'h5FA0;
defparam \processor|alu|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
fiftyfivenm_lcell_comb \processor|alu|ShiftLeft0~39 (
// Equation(s):
// \processor|alu|ShiftLeft0~39_combout  = (\processor|mux|Mux8~8_combout  & ((\processor|reg_A|Q[0]~_Duplicate_1_q  & ((\processor|alu|ShiftLeft0~18_combout ))) # (!\processor|reg_A|Q[0]~_Duplicate_1_q  & (\processor|alu|ShiftLeft0~22_combout ))))

	.dataa(\processor|mux|Mux8~8_combout ),
	.datab(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datac(\processor|alu|ShiftLeft0~22_combout ),
	.datad(\processor|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\processor|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \processor|alu|ShiftLeft0~39 .lut_mask = 16'hA820;
defparam \processor|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
fiftyfivenm_lcell_comb \processor|reg_G|Q~51 (
// Equation(s):
// \processor|reg_G|Q~51_combout  = (\processor|reg_G|Q[11]~28_combout  & (\processor|reg_G|Q[11]~27_combout )) # (!\processor|reg_G|Q[11]~28_combout  & ((\processor|reg_G|Q[11]~27_combout  & (\processor|alu|ShiftLeft0~39_combout )) # 
// (!\processor|reg_G|Q[11]~27_combout  & ((\processor|alu|ShiftLeft0~34_combout )))))

	.dataa(\processor|reg_G|Q[11]~28_combout ),
	.datab(\processor|reg_G|Q[11]~27_combout ),
	.datac(\processor|alu|ShiftLeft0~39_combout ),
	.datad(\processor|alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~51 .lut_mask = 16'hD9C8;
defparam \processor|reg_G|Q~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
fiftyfivenm_lcell_comb \processor|reg_G|Q~52 (
// Equation(s):
// \processor|reg_G|Q~52_combout  = (\processor|reg_G|Q~51_combout  & ((\processor|alu|ShiftLeft0~9_combout ) # ((!\processor|reg_G|Q[11]~28_combout )))) # (!\processor|reg_G|Q~51_combout  & (((\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// \processor|reg_G|Q[11]~28_combout ))))

	.dataa(\processor|alu|ShiftLeft0~9_combout ),
	.datab(\processor|reg_G|Q~51_combout ),
	.datac(\processor|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datad(\processor|reg_G|Q[11]~28_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~52 .lut_mask = 16'hB8CC;
defparam \processor|reg_G|Q~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N16
fiftyfivenm_lcell_comb \processor|reg_G|Q~61 (
// Equation(s):
// \processor|reg_G|Q~61_combout  = (\processor|alu_op [0] & ((\processor|alu_op [1] & ((\processor|reg_G|Q~52_combout ))) # (!\processor|alu_op [1] & (\processor|alu|Add0~40_combout )))) # (!\processor|alu_op [0] & ((\processor|alu_op [1] & 
// (\processor|alu|Add0~40_combout )) # (!\processor|alu_op [1] & ((\processor|reg_G|Q~52_combout )))))

	.dataa(\processor|alu_op [0]),
	.datab(\processor|alu|Add0~40_combout ),
	.datac(\processor|alu_op [1]),
	.datad(\processor|reg_G|Q~52_combout ),
	.cin(gnd),
	.combout(\processor|reg_G|Q~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q~61 .lut_mask = 16'hED48;
defparam \processor|reg_G|Q~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N17
dffeas \processor|reg_G|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_G|Q~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\processor|reg_G|Q[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_G|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \processor|reg_R1|Q[11]~feeder (
// Equation(s):
// \processor|reg_R1|Q[11]~feeder_combout  = \processor|reg_H|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R1|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R1|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R1|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \processor|reg_R1|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R1|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R1|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R1|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \processor|reg_R0|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R0|Q[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R0|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \processor|mux|Mux4~4 (
// Equation(s):
// \processor|mux|Mux4~4_combout  = (\processor|sel [1] & (((\processor|sel [0])))) # (!\processor|sel [1] & ((\processor|sel [0] & (\processor|reg_R1|Q [11])) # (!\processor|sel [0] & ((\processor|reg_R0|Q [11])))))

	.dataa(\processor|sel [1]),
	.datab(\processor|reg_R1|Q [11]),
	.datac(\processor|reg_R0|Q [11]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~4 .lut_mask = 16'hEE50;
defparam \processor|mux|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \processor|reg_R3|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R3|Q[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R3|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \processor|reg_R2|Q[11]~feeder (
// Equation(s):
// \processor|reg_R2|Q[11]~feeder_combout  = \processor|reg_H|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~5_combout ),
	.cin(gnd),
	.combout(\processor|reg_R2|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_R2|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_R2|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \processor|reg_R2|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_R2|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_R2|Q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R2|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \processor|mux|Mux4~5 (
// Equation(s):
// \processor|mux|Mux4~5_combout  = (\processor|mux|Mux4~4_combout  & (((\processor|reg_R3|Q [11])) # (!\processor|sel [1]))) # (!\processor|mux|Mux4~4_combout  & (\processor|sel [1] & ((\processor|reg_R2|Q [11]))))

	.dataa(\processor|mux|Mux4~4_combout ),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R3|Q [11]),
	.datad(\processor|reg_R2|Q [11]),
	.cin(gnd),
	.combout(\processor|mux|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~5 .lut_mask = 16'hE6A2;
defparam \processor|mux|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \processor|mux|Mux4~6 (
// Equation(s):
// \processor|mux|Mux4~6_combout  = (\processor|sel [3] & ((\processor|mux|Mux8~0_combout ) # ((\processor|reg_G|Q [11])))) # (!\processor|sel [3] & (!\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux4~5_combout ))))

	.dataa(\processor|sel [3]),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|reg_G|Q [11]),
	.datad(\processor|mux|Mux4~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~6 .lut_mask = 16'hB9A8;
defparam \processor|mux|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N13
dffeas \processor|reg_R6|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R6|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R6|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N15
dffeas \processor|reg_R4|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R4|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R4|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \processor|mux|Mux4~2 (
// Equation(s):
// \processor|mux|Mux4~2_combout  = (\processor|sel [1] & ((\processor|reg_R6|Q [11]) # ((\processor|sel [0])))) # (!\processor|sel [1] & (((\processor|reg_R4|Q [11] & !\processor|sel [0]))))

	.dataa(\processor|reg_R6|Q [11]),
	.datab(\processor|sel [1]),
	.datac(\processor|reg_R4|Q [11]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~2 .lut_mask = 16'hCCB8;
defparam \processor|mux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \processor|reg_R5|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R5|Q[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R5|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \processor|reg_R7|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_R7|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_R7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_R7|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_R7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \processor|mux|Mux4~3 (
// Equation(s):
// \processor|mux|Mux4~3_combout  = (\processor|mux|Mux4~2_combout  & (((\processor|reg_R7|Q [11]) # (!\processor|sel [0])))) # (!\processor|mux|Mux4~2_combout  & (\processor|reg_R5|Q [11] & ((\processor|sel [0]))))

	.dataa(\processor|mux|Mux4~2_combout ),
	.datab(\processor|reg_R5|Q [11]),
	.datac(\processor|reg_R7|Q [11]),
	.datad(\processor|sel [0]),
	.cin(gnd),
	.combout(\processor|mux|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~3 .lut_mask = 16'hE4AA;
defparam \processor|mux|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \processor|mux|Mux4~7 (
// Equation(s):
// \processor|mux|Mux4~7_combout  = (\processor|mux|Mux8~0_combout  & ((\processor|mux|Mux4~6_combout  & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout )) # (!\processor|mux|Mux4~6_combout  & 
// ((\processor|mux|Mux4~3_combout ))))) # (!\processor|mux|Mux8~0_combout  & (((\processor|mux|Mux4~6_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|mux|Mux8~0_combout ),
	.datac(\processor|mux|Mux4~6_combout ),
	.datad(\processor|mux|Mux4~3_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux4~7 .lut_mask = 16'hBCB0;
defparam \processor|mux|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \processor|reg_H|Q~5 (
// Equation(s):
// \processor|reg_H|Q~5_combout  = (\processor|mux|Mux4~7_combout  & (\KEY[0]~input_o  & \processor|mux|Mux8~8_combout ))

	.dataa(\processor|mux|Mux4~7_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\processor|mux|Mux8~8_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q~5 .lut_mask = 16'h8800;
defparam \processor|reg_H|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \processor|reg_A|Q[11]~_Duplicate_1 (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_A|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_A|Q[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_A|Q[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \processor|reg_A|Q[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \processor|next_PC[14]~48 (
// Equation(s):
// \processor|next_PC[14]~48_combout  = (\processor|reg_A|Q[11]~_Duplicate_1_q ) # ((\processor|reg_A|Q[9]~_Duplicate_1_q ) # ((\processor|reg_A|Q[10]~_Duplicate_1_q ) # (\processor|reg_A|Q[8]~_Duplicate_1_q )))

	.dataa(\processor|reg_A|Q[11]~_Duplicate_1_q ),
	.datab(\processor|reg_A|Q[9]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[10]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~48 .lut_mask = 16'hFFFE;
defparam \processor|next_PC[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \processor|next_PC[14]~46 (
// Equation(s):
// \processor|next_PC[14]~46_combout  = (\processor|reg_A|Q[7]~_Duplicate_1_q ) # ((\processor|reg_A|Q[6]~_Duplicate_1_q ) # ((\processor|reg_A|Q[5]~_Duplicate_1_q ) # (\processor|reg_A|Q[4]~_Duplicate_1_q )))

	.dataa(\processor|reg_A|Q[7]~_Duplicate_1_q ),
	.datab(\processor|reg_A|Q[6]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[5]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~46 .lut_mask = 16'hFFFE;
defparam \processor|next_PC[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \processor|next_PC[14]~47 (
// Equation(s):
// \processor|next_PC[14]~47_combout  = (\processor|next_PC[14]~46_combout ) # ((\processor|reg_A|Q[3]~_Duplicate_1_q ) # ((\processor|reg_A|Q[0]~_Duplicate_1_q ) # (!\processor|reg_G|Q[15]~34_combout )))

	.dataa(\processor|next_PC[14]~46_combout ),
	.datab(\processor|reg_A|Q[3]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[0]~_Duplicate_1_q ),
	.datad(\processor|reg_G|Q[15]~34_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~47 .lut_mask = 16'hFEFF;
defparam \processor|next_PC[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \processor|next_PC[14]~49 (
// Equation(s):
// \processor|next_PC[14]~49_combout  = (\processor|reg_A|Q[15]~_Duplicate_1_q ) # ((\processor|reg_A|Q[14]~_Duplicate_1_q ) # ((\processor|reg_A|Q[13]~_Duplicate_1_q ) # (\processor|reg_A|Q[12]~_Duplicate_1_q )))

	.dataa(\processor|reg_A|Q[15]~_Duplicate_1_q ),
	.datab(\processor|reg_A|Q[14]~_Duplicate_1_q ),
	.datac(\processor|reg_A|Q[13]~_Duplicate_1_q ),
	.datad(\processor|reg_A|Q[12]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~49 .lut_mask = 16'hFFFE;
defparam \processor|next_PC[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \processor|next_PC[14]~50 (
// Equation(s):
// \processor|next_PC[14]~50_combout  = (\processor|next_PC[14]~48_combout ) # ((\processor|next_PC[14]~47_combout ) # ((\processor|counter|current_state.1000~q ) # (\processor|next_PC[14]~49_combout )))

	.dataa(\processor|next_PC[14]~48_combout ),
	.datab(\processor|next_PC[14]~47_combout ),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\processor|next_PC[14]~49_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~50 .lut_mask = 16'hFFFE;
defparam \processor|next_PC[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
fiftyfivenm_lcell_comb \processor|next_PC[14]~52 (
// Equation(s):
// \processor|next_PC[14]~52_combout  = (\processor|counter|current_state.0001~q  & (!\processor|counter|current_state.0010~q  & (\processor|counter|current_state.0100~q  $ (\processor|counter|current_state.1000~q ))))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~52 .lut_mask = 16'h0408;
defparam \processor|next_PC[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \processor|next_PC[14]~51 (
// Equation(s):
// \processor|next_PC[14]~51_combout  = \processor|counter|current_state.1000~q  $ (((!\processor|reg_IR|Q [6] & (\processor|reg_IR|Q [8] & \processor|reg_IR|Q [7]))))

	.dataa(\processor|reg_IR|Q [6]),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|counter|current_state.1000~q ),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|next_PC[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~51 .lut_mask = 16'hB4F0;
defparam \processor|next_PC[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \processor|next_PC[14]~53 (
// Equation(s):
// \processor|next_PC[14]~53_combout  = (\SW[9]~input_o  & (\processor|next_PC[14]~52_combout  & \processor|next_PC[14]~51_combout ))

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(\processor|next_PC[14]~52_combout ),
	.datad(\processor|next_PC[14]~51_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~53 .lut_mask = 16'hC000;
defparam \processor|next_PC[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N19
dffeas \processor|next_PC[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[7]~feeder_combout ),
	.asdata(\processor|Add1~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[7] .is_wysiwyg = "true";
defparam \processor|next_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \processor|reg_PC|Q~9 (
// Equation(s):
// \processor|reg_PC|Q~9_combout  = (\KEY[0]~input_o  & \processor|next_PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [7]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~9 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \processor|enable_PC~0 (
// Equation(s):
// \processor|enable_PC~0_combout  = !\processor|next_PC[14]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[14]~53_combout ),
	.cin(gnd),
	.combout(\processor|enable_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_PC~0 .lut_mask = 16'h00FF;
defparam \processor|enable_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \processor|enable_PC (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|enable_PC~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_PC .is_wysiwyg = "true";
defparam \processor|enable_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \processor|reg_PC|Q[5]~1 (
// Equation(s):
// \processor|reg_PC|Q[5]~1_combout  = (!\processor|enable_PC~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|enable_PC~q ),
	.cin(gnd),
	.combout(\processor|reg_PC|Q[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q[5]~1 .lut_mask = 16'h0FFF;
defparam \processor|reg_PC|Q[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \processor|reg_PC|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A4444000;
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\instruction_memory|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hBA98;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'hBBC0;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
fiftyfivenm_lcell_comb \processor|next_PC[6]~feeder (
// Equation(s):
// \processor|next_PC[6]~feeder_combout  = \processor|next_PC[6]~28_combout 

	.dataa(gnd),
	.datab(\processor|next_PC[6]~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|next_PC[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[6]~feeder .lut_mask = 16'hCCCC;
defparam \processor|next_PC[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N7
dffeas \processor|next_PC[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[6]~feeder_combout ),
	.asdata(\processor|Add1~10_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[6] .is_wysiwyg = "true";
defparam \processor|next_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \processor|reg_PC|Q~8 (
// Equation(s):
// \processor|reg_PC|Q~8_combout  = (\KEY[0]~input_o  & \processor|next_PC [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [6]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~8 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \processor|reg_PC|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1414500;
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\instruction_memory|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a5~portadataout 
//  & (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'hCEC2;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hE6C4;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \processor|next_PC[5]~feeder (
// Equation(s):
// \processor|next_PC[5]~feeder_combout  = \processor|next_PC[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[5]~26_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N27
dffeas \processor|next_PC[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[5]~feeder_combout ),
	.asdata(\processor|Add1~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[5] .is_wysiwyg = "true";
defparam \processor|next_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \processor|reg_PC|Q~7 (
// Equation(s):
// \processor|reg_PC|Q~7_combout  = (\KEY[0]~input_o  & \processor|next_PC [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [5]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~7 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \processor|reg_PC|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A4141250;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a36~portadataout 
// ) # (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a4~portadataout  
// & ((!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hAAE4;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & 
// ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # ((!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a20~portadataout  & \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hD8AA;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \processor|next_PC[4]~feeder (
// Equation(s):
// \processor|next_PC[4]~feeder_combout  = \processor|next_PC[4]~24_combout 

	.dataa(gnd),
	.datab(\processor|next_PC[4]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|next_PC[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[4]~feeder .lut_mask = 16'hCCCC;
defparam \processor|next_PC[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N29
dffeas \processor|next_PC[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[4]~feeder_combout ),
	.asdata(\processor|Add1~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[4] .is_wysiwyg = "true";
defparam \processor|next_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \processor|reg_PC|Q~6 (
// Equation(s):
// \processor|reg_PC|Q~6_combout  = (\KEY[0]~input_o  & \processor|next_PC [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [4]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~6 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \processor|reg_PC|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080140844;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hDC98;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hE6C4;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \processor|next_PC[3]~feeder (
// Equation(s):
// \processor|next_PC[3]~feeder_combout  = \processor|next_PC[3]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[3]~22_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[3]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N15
dffeas \processor|next_PC[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[3]~feeder_combout ),
	.asdata(\processor|Add1~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[3] .is_wysiwyg = "true";
defparam \processor|next_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \processor|reg_PC|Q~5 (
// Equation(s):
// \processor|reg_PC|Q~5_combout  = (\processor|next_PC [3] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\processor|next_PC [3]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~5 .lut_mask = 16'hC0C0;
defparam \processor|reg_PC|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \processor|reg_PC|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0020200;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hEE30;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & 
// ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # ((!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \instruction_memory|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hD8AA;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \processor|next_PC[2]~feeder (
// Equation(s):
// \processor|next_PC[2]~feeder_combout  = \processor|next_PC[2]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[2]~20_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N1
dffeas \processor|next_PC[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[2]~feeder_combout ),
	.asdata(\processor|Add1~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[2] .is_wysiwyg = "true";
defparam \processor|next_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \processor|reg_PC|Q~4 (
// Equation(s):
// \processor|reg_PC|Q~4_combout  = (\processor|next_PC [2] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\processor|next_PC [2]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~4 .lut_mask = 16'hC0C0;
defparam \processor|reg_PC|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \processor|reg_PC|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084404AA8;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hF2C2;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hCAF0;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \processor|next_PC[0]~16 (
// Equation(s):
// \processor|next_PC[0]~16_combout  = (\processor|reg_PC|Q [0] & (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  $ (VCC))) # (!\processor|reg_PC|Q [0] & 
// (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & VCC))
// \processor|next_PC[0]~17  = CARRY((\processor|reg_PC|Q [0] & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))

	.dataa(\processor|reg_PC|Q [0]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|next_PC[0]~16_combout ),
	.cout(\processor|next_PC[0]~17 ));
// synopsys translate_off
defparam \processor|next_PC[0]~16 .lut_mask = 16'h6688;
defparam \processor|next_PC[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \processor|next_PC[0]~feeder (
// Equation(s):
// \processor|next_PC[0]~feeder_combout  = \processor|next_PC[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[0]~16_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N13
dffeas \processor|next_PC[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[0]~feeder_combout ),
	.asdata(\processor|reg_PC|Q [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[0] .is_wysiwyg = "true";
defparam \processor|next_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \processor|reg_PC|Q~16 (
// Equation(s):
// \processor|reg_PC|Q~16_combout  = (\KEY[0]~input_o  & \processor|next_PC [0])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC [0]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~16 .lut_mask = 16'hAA00;
defparam \processor|reg_PC|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N9
dffeas \processor|reg_PC|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \processor|next_PC[1]~feeder (
// Equation(s):
// \processor|next_PC[1]~feeder_combout  = \processor|next_PC[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[1]~18_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N31
dffeas \processor|next_PC[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[1]~feeder_combout ),
	.asdata(\processor|Add1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[1] .is_wysiwyg = "true";
defparam \processor|next_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
fiftyfivenm_lcell_comb \processor|reg_PC|Q~3 (
// Equation(s):
// \processor|reg_PC|Q~3_combout  = (\processor|next_PC [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|next_PC [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~3 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N31
dffeas \processor|reg_PC|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1414555;
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14 .lut_mask = 16'hF4A4;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & 
// ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # ((!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \instruction_memory|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15 .lut_mask = 16'hDA8A;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \processor|next_PC[8]~32 (
// Equation(s):
// \processor|next_PC[8]~32_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (\processor|reg_PC|Q [8] $ (!\processor|next_PC[7]~31 )))) # (GND)
// \processor|next_PC[8]~33  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [8]) # (!\processor|next_PC[7]~31 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (\processor|reg_PC|Q [8] & !\processor|next_PC[7]~31 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[7]~31 ),
	.combout(\processor|next_PC[8]~32_combout ),
	.cout(\processor|next_PC[8]~33 ));
// synopsys translate_off
defparam \processor|next_PC[8]~32 .lut_mask = 16'h698E;
defparam \processor|next_PC[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \processor|next_PC[8]~feeder (
// Equation(s):
// \processor|next_PC[8]~feeder_combout  = \processor|next_PC[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[8]~32_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \processor|Add1~14 (
// Equation(s):
// \processor|Add1~14_combout  = (\processor|reg_PC|Q [8] & (!\processor|Add1~13 )) # (!\processor|reg_PC|Q [8] & ((\processor|Add1~13 ) # (GND)))
// \processor|Add1~15  = CARRY((!\processor|Add1~13 ) # (!\processor|reg_PC|Q [8]))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~13 ),
	.combout(\processor|Add1~14_combout ),
	.cout(\processor|Add1~15 ));
// synopsys translate_off
defparam \processor|Add1~14 .lut_mask = 16'h3C3F;
defparam \processor|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y30_N21
dffeas \processor|next_PC[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[8]~feeder_combout ),
	.asdata(\processor|Add1~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[8] .is_wysiwyg = "true";
defparam \processor|next_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \processor|reg_PC|Q~10 (
// Equation(s):
// \processor|reg_PC|Q~10_combout  = (\KEY[0]~input_o  & \processor|next_PC [8])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC [8]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~10 .lut_mask = 16'hAA00;
defparam \processor|reg_PC|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N17
dffeas \processor|reg_PC|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \processor|next_PC[9]~34 (
// Equation(s):
// \processor|next_PC[9]~34_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [9] & (\processor|next_PC[8]~33  & VCC)) # (!\processor|reg_PC|Q [9] & (!\processor|next_PC[8]~33 )))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [9] & (!\processor|next_PC[8]~33 )) # (!\processor|reg_PC|Q [9] & ((\processor|next_PC[8]~33 ) # (GND)))))
// \processor|next_PC[9]~35  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (!\processor|reg_PC|Q [9] & !\processor|next_PC[8]~33 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((!\processor|next_PC[8]~33 ) # (!\processor|reg_PC|Q [9]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[8]~33 ),
	.combout(\processor|next_PC[9]~34_combout ),
	.cout(\processor|next_PC[9]~35 ));
// synopsys translate_off
defparam \processor|next_PC[9]~34 .lut_mask = 16'h9617;
defparam \processor|next_PC[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \processor|next_PC[9]~feeder (
// Equation(s):
// \processor|next_PC[9]~feeder_combout  = \processor|next_PC[9]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[9]~34_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[9]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \processor|Add1~16 (
// Equation(s):
// \processor|Add1~16_combout  = (\processor|reg_PC|Q [9] & (\processor|Add1~15  $ (GND))) # (!\processor|reg_PC|Q [9] & (!\processor|Add1~15  & VCC))
// \processor|Add1~17  = CARRY((\processor|reg_PC|Q [9] & !\processor|Add1~15 ))

	.dataa(\processor|reg_PC|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~15 ),
	.combout(\processor|Add1~16_combout ),
	.cout(\processor|Add1~17 ));
// synopsys translate_off
defparam \processor|Add1~16 .lut_mask = 16'hA50A;
defparam \processor|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y30_N5
dffeas \processor|next_PC[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[9]~feeder_combout ),
	.asdata(\processor|Add1~16_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[9] .is_wysiwyg = "true";
defparam \processor|next_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \processor|reg_PC|Q~11 (
// Equation(s):
// \processor|reg_PC|Q~11_combout  = (\KEY[0]~input_o  & \processor|next_PC [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [9]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~11 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \processor|reg_PC|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \processor|next_PC[10]~36 (
// Equation(s):
// \processor|next_PC[10]~36_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (\processor|reg_PC|Q [10] $ (!\processor|next_PC[9]~35 )))) # (GND)
// \processor|next_PC[10]~37  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [10]) # (!\processor|next_PC[9]~35 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (\processor|reg_PC|Q [10] & !\processor|next_PC[9]~35 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[9]~35 ),
	.combout(\processor|next_PC[10]~36_combout ),
	.cout(\processor|next_PC[10]~37 ));
// synopsys translate_off
defparam \processor|next_PC[10]~36 .lut_mask = 16'h698E;
defparam \processor|next_PC[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
fiftyfivenm_lcell_comb \processor|next_PC[10]~feeder (
// Equation(s):
// \processor|next_PC[10]~feeder_combout  = \processor|next_PC[10]~36_combout 

	.dataa(gnd),
	.datab(\processor|next_PC[10]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|next_PC[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[10]~feeder .lut_mask = 16'hCCCC;
defparam \processor|next_PC[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \processor|Add1~18 (
// Equation(s):
// \processor|Add1~18_combout  = (\processor|reg_PC|Q [10] & (!\processor|Add1~17 )) # (!\processor|reg_PC|Q [10] & ((\processor|Add1~17 ) # (GND)))
// \processor|Add1~19  = CARRY((!\processor|Add1~17 ) # (!\processor|reg_PC|Q [10]))

	.dataa(\processor|reg_PC|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~17 ),
	.combout(\processor|Add1~18_combout ),
	.cout(\processor|Add1~19 ));
// synopsys translate_off
defparam \processor|Add1~18 .lut_mask = 16'h5A5F;
defparam \processor|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y29_N25
dffeas \processor|next_PC[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[10]~feeder_combout ),
	.asdata(\processor|Add1~18_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[10] .is_wysiwyg = "true";
defparam \processor|next_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \processor|reg_PC|Q~12 (
// Equation(s):
// \processor|reg_PC|Q~12_combout  = (\KEY[0]~input_o  & \processor|next_PC [10])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC [10]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~12 .lut_mask = 16'hAA00;
defparam \processor|reg_PC|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N1
dffeas \processor|reg_PC|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \processor|next_PC[11]~38 (
// Equation(s):
// \processor|next_PC[11]~38_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [11] & (\processor|next_PC[10]~37  & VCC)) # (!\processor|reg_PC|Q [11] & (!\processor|next_PC[10]~37 
// )))) # (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [11] & (!\processor|next_PC[10]~37 )) # (!\processor|reg_PC|Q [11] & ((\processor|next_PC[10]~37 ) # (GND)))))
// \processor|next_PC[11]~39  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (!\processor|reg_PC|Q [11] & !\processor|next_PC[10]~37 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((!\processor|next_PC[10]~37 ) # (!\processor|reg_PC|Q [11]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[10]~37 ),
	.combout(\processor|next_PC[11]~38_combout ),
	.cout(\processor|next_PC[11]~39 ));
// synopsys translate_off
defparam \processor|next_PC[11]~38 .lut_mask = 16'h9617;
defparam \processor|next_PC[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \processor|next_PC[11]~feeder (
// Equation(s):
// \processor|next_PC[11]~feeder_combout  = \processor|next_PC[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[11]~38_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[11]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \processor|Add1~20 (
// Equation(s):
// \processor|Add1~20_combout  = (\processor|reg_PC|Q [11] & (\processor|Add1~19  $ (GND))) # (!\processor|reg_PC|Q [11] & (!\processor|Add1~19  & VCC))
// \processor|Add1~21  = CARRY((\processor|reg_PC|Q [11] & !\processor|Add1~19 ))

	.dataa(\processor|reg_PC|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~19 ),
	.combout(\processor|Add1~20_combout ),
	.cout(\processor|Add1~21 ));
// synopsys translate_off
defparam \processor|Add1~20 .lut_mask = 16'hA50A;
defparam \processor|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y29_N11
dffeas \processor|next_PC[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[11]~feeder_combout ),
	.asdata(\processor|Add1~20_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[11] .is_wysiwyg = "true";
defparam \processor|next_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \processor|reg_PC|Q~13 (
// Equation(s):
// \processor|reg_PC|Q~13_combout  = (\KEY[0]~input_o  & \processor|next_PC [11])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC [11]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~13 .lut_mask = 16'hAA00;
defparam \processor|reg_PC|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N3
dffeas \processor|reg_PC|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \processor|next_PC[12]~40 (
// Equation(s):
// \processor|next_PC[12]~40_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (\processor|reg_PC|Q [12] $ (!\processor|next_PC[11]~39 )))) # (GND)
// \processor|next_PC[12]~41  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [12]) # (!\processor|next_PC[11]~39 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (\processor|reg_PC|Q [12] & !\processor|next_PC[11]~39 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[11]~39 ),
	.combout(\processor|next_PC[12]~40_combout ),
	.cout(\processor|next_PC[12]~41 ));
// synopsys translate_off
defparam \processor|next_PC[12]~40 .lut_mask = 16'h698E;
defparam \processor|next_PC[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \processor|next_PC[12]~feeder (
// Equation(s):
// \processor|next_PC[12]~feeder_combout  = \processor|next_PC[12]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[12]~40_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[12]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \processor|Add1~22 (
// Equation(s):
// \processor|Add1~22_combout  = (\processor|reg_PC|Q [12] & (!\processor|Add1~21 )) # (!\processor|reg_PC|Q [12] & ((\processor|Add1~21 ) # (GND)))
// \processor|Add1~23  = CARRY((!\processor|Add1~21 ) # (!\processor|reg_PC|Q [12]))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~21 ),
	.combout(\processor|Add1~22_combout ),
	.cout(\processor|Add1~23 ));
// synopsys translate_off
defparam \processor|Add1~22 .lut_mask = 16'h3C3F;
defparam \processor|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y30_N25
dffeas \processor|next_PC[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[12]~feeder_combout ),
	.asdata(\processor|Add1~22_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[12] .is_wysiwyg = "true";
defparam \processor|next_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \processor|reg_PC|Q~14 (
// Equation(s):
// \processor|reg_PC|Q~14_combout  = (\KEY[0]~input_o  & \processor|next_PC [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [12]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~14 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \processor|reg_PC|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \processor|next_PC[13]~42 (
// Equation(s):
// \processor|next_PC[13]~42_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [13] & (\processor|next_PC[12]~41  & VCC)) # (!\processor|reg_PC|Q [13] & (!\processor|next_PC[12]~41 
// )))) # (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [13] & (!\processor|next_PC[12]~41 )) # (!\processor|reg_PC|Q [13] & ((\processor|next_PC[12]~41 ) # (GND)))))
// \processor|next_PC[13]~43  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (!\processor|reg_PC|Q [13] & !\processor|next_PC[12]~41 )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((!\processor|next_PC[12]~41 ) # (!\processor|reg_PC|Q [13]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[12]~41 ),
	.combout(\processor|next_PC[13]~42_combout ),
	.cout(\processor|next_PC[13]~43 ));
// synopsys translate_off
defparam \processor|next_PC[13]~42 .lut_mask = 16'h9617;
defparam \processor|next_PC[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \processor|next_PC[13]~feeder (
// Equation(s):
// \processor|next_PC[13]~feeder_combout  = \processor|next_PC[13]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[13]~42_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[13]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \processor|Add1~24 (
// Equation(s):
// \processor|Add1~24_combout  = (\processor|reg_PC|Q [13] & (\processor|Add1~23  $ (GND))) # (!\processor|reg_PC|Q [13] & (!\processor|Add1~23  & VCC))
// \processor|Add1~25  = CARRY((\processor|reg_PC|Q [13] & !\processor|Add1~23 ))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~23 ),
	.combout(\processor|Add1~24_combout ),
	.cout(\processor|Add1~25 ));
// synopsys translate_off
defparam \processor|Add1~24 .lut_mask = 16'hC30C;
defparam \processor|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y30_N3
dffeas \processor|next_PC[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[13]~feeder_combout ),
	.asdata(\processor|Add1~24_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[13] .is_wysiwyg = "true";
defparam \processor|next_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \processor|reg_PC|Q~15 (
// Equation(s):
// \processor|reg_PC|Q~15_combout  = (\KEY[0]~input_o  & \processor|next_PC [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [13]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~15 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \processor|reg_PC|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \processor|next_PC[14]~44 (
// Equation(s):
// \processor|next_PC[14]~44_combout  = ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  $ (\processor|reg_PC|Q [14] $ (!\processor|next_PC[13]~43 )))) # (GND)
// \processor|next_PC[14]~45  = CARRY((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & ((\processor|reg_PC|Q [14]) # (!\processor|next_PC[13]~43 ))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  & (\processor|reg_PC|Q [14] & !\processor|next_PC[13]~43 )))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.datab(\processor|reg_PC|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|next_PC[13]~43 ),
	.combout(\processor|next_PC[14]~44_combout ),
	.cout(\processor|next_PC[14]~45 ));
// synopsys translate_off
defparam \processor|next_PC[14]~44 .lut_mask = 16'h698E;
defparam \processor|next_PC[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \processor|next_PC[15]~54 (
// Equation(s):
// \processor|next_PC[15]~54_combout  = \processor|reg_PC|Q [15] $ (\processor|next_PC[14]~45  $ (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [15]),
	.datac(gnd),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cin(\processor|next_PC[14]~45 ),
	.combout(\processor|next_PC[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[15]~54 .lut_mask = 16'hC33C;
defparam \processor|next_PC[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \processor|next_PC[15]~feeder (
// Equation(s):
// \processor|next_PC[15]~feeder_combout  = \processor|next_PC[15]~54_combout 

	.dataa(\processor|next_PC[15]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|next_PC[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[15]~feeder .lut_mask = 16'hAAAA;
defparam \processor|next_PC[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \processor|Add1~26 (
// Equation(s):
// \processor|Add1~26_combout  = (\processor|reg_PC|Q [14] & (!\processor|Add1~25 )) # (!\processor|reg_PC|Q [14] & ((\processor|Add1~25 ) # (GND)))
// \processor|Add1~27  = CARRY((!\processor|Add1~25 ) # (!\processor|reg_PC|Q [14]))

	.dataa(gnd),
	.datab(\processor|reg_PC|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Add1~25 ),
	.combout(\processor|Add1~26_combout ),
	.cout(\processor|Add1~27 ));
// synopsys translate_off
defparam \processor|Add1~26 .lut_mask = 16'h3C3F;
defparam \processor|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
fiftyfivenm_lcell_comb \processor|Add1~28 (
// Equation(s):
// \processor|Add1~28_combout  = \processor|reg_PC|Q [15] $ (!\processor|Add1~27 )

	.dataa(\processor|reg_PC|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\processor|Add1~27 ),
	.combout(\processor|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add1~28 .lut_mask = 16'hA5A5;
defparam \processor|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y30_N11
dffeas \processor|next_PC[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[15]~feeder_combout ),
	.asdata(\processor|Add1~28_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[15] .is_wysiwyg = "true";
defparam \processor|next_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \processor|reg_PC|Q~2 (
// Equation(s):
// \processor|reg_PC|Q~2_combout  = (\processor|next_PC [15] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\processor|next_PC [15]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~2 .lut_mask = 16'hC0C0;
defparam \processor|reg_PC|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \processor|reg_PC|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout  = (!\processor|reg_PC|Q [15] & \processor|reg_PC|Q [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_PC|Q [15]),
	.datad(\processor|reg_PC|Q [14]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 .lut_mask = 16'h0F00;
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1010400;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ((!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16 .lut_mask = 16'hF0CA;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout  = (\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & 
// (((\instruction_memory|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a 
// [0]))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17 .lut_mask = 16'hE2CC;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \processor|next_PC[14]~feeder (
// Equation(s):
// \processor|next_PC[14]~feeder_combout  = \processor|next_PC[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|next_PC[14]~44_combout ),
	.cin(gnd),
	.combout(\processor|next_PC[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|next_PC[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|next_PC[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N23
dffeas \processor|next_PC[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|next_PC[14]~feeder_combout ),
	.asdata(\processor|Add1~26_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\processor|next_PC[14]~50_combout ),
	.ena(\processor|next_PC[14]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|next_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|next_PC[14] .is_wysiwyg = "true";
defparam \processor|next_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \processor|reg_PC|Q~0 (
// Equation(s):
// \processor|reg_PC|Q~0_combout  = (\KEY[0]~input_o  & \processor|next_PC [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|next_PC [14]),
	.cin(gnd),
	.combout(\processor|reg_PC|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_PC|Q~0 .lut_mask = 16'hF000;
defparam \processor|reg_PC|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \processor|reg_PC|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_PC|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_PC|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_PC|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_PC|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_PC|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout  = (\processor|reg_PC|Q [14] & \processor|reg_PC|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_PC|Q [14]),
	.datad(\processor|reg_PC|Q [15]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2 .lut_mask = 16'hF000;
defparam \instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\instruction_memory|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\processor|reg_PC|Q [13],\processor|reg_PC|Q [12],\processor|reg_PC|Q [11],\processor|reg_PC|Q [10],\processor|reg_PC|Q [9],\processor|reg_PC|Q [8],\processor|reg_PC|Q [7],\processor|reg_PC|Q [6],\processor|reg_PC|Q [5],\processor|reg_PC|Q [4],\processor|reg_PC|Q [3],\processor|reg_PC|Q [2],
\processor|reg_PC|Q [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instruction_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./ece2072_assignment_skeleton/memory.mif";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instruction_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A6060200;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// # (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\instruction_memory|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hEE50;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (\instruction_memory|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (!\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & ((\instruction_memory|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))) # 
// (!\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ))))

	.dataa(\instruction_memory|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\instruction_memory|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\instruction_memory|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hBBC0;
defparam \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
fiftyfivenm_lcell_comb \processor|reg_IR|Q~6 (
// Equation(s):
// \processor|reg_IR|Q~6_combout  = (\KEY[0]~input_o  & \instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\instruction_memory|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|reg_IR|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_IR|Q~6 .lut_mask = 16'hA0A0;
defparam \processor|reg_IR|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \processor|reg_IR|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_IR|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_IR|Q[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
fiftyfivenm_lcell_comb \processor|Mux6~0 (
// Equation(s):
// \processor|Mux6~0_combout  = (\processor|Mux5~0_combout  & ((\processor|counter|current_state.0100~q  & (\processor|reg_IR|Q [1])) # (!\processor|counter|current_state.0100~q  & ((\processor|reg_IR|Q [4])))))

	.dataa(\processor|reg_IR|Q [1]),
	.datab(\processor|reg_IR|Q [4]),
	.datac(\processor|counter|current_state.0100~q ),
	.datad(\processor|Mux5~0_combout ),
	.cin(gnd),
	.combout(\processor|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux6~0 .lut_mask = 16'hAC00;
defparam \processor|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \processor|sel[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|counter|current_state.1000~q ),
	.sload(gnd),
	.ena(\processor|sel[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|sel[1] .is_wysiwyg = "true";
defparam \processor|sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
fiftyfivenm_lcell_comb \processor|mux|Mux15~6 (
// Equation(s):
// \processor|mux|Mux15~6_combout  = (\processor|mux|Mux15~5_combout  & (((!\processor|sel [1] & !\processor|sel [2])) # (!\processor|sel [3])))

	.dataa(\processor|sel [1]),
	.datab(\processor|sel [2]),
	.datac(\processor|sel [3]),
	.datad(\processor|mux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\processor|mux|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|mux|Mux15~6 .lut_mask = 16'h1F00;
defparam \processor|mux|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
fiftyfivenm_lcell_comb \processor|enable_display~0 (
// Equation(s):
// \processor|enable_display~0_combout  = (!\processor|counter|WideNor1~combout  & (!\processor|reg_IR|Q [8] & (!\processor|reg_IR|Q [6] & !\processor|reg_IR|Q [7])))

	.dataa(\processor|counter|WideNor1~combout ),
	.datab(\processor|reg_IR|Q [8]),
	.datac(\processor|reg_IR|Q [6]),
	.datad(\processor|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processor|enable_display~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|enable_display~0 .lut_mask = 16'h0001;
defparam \processor|enable_display~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \processor|enable_display (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|enable_display~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|enable_display~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|enable_display .is_wysiwyg = "true";
defparam \processor|enable_display .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \processor|reg_H|Q[9]~1 (
// Equation(s):
// \processor|reg_H|Q[9]~1_combout  = (\processor|enable_display~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\processor|enable_display~q ),
	.cin(gnd),
	.combout(\processor|reg_H|Q[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q[9]~1 .lut_mask = 16'hFF0F;
defparam \processor|reg_H|Q[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N19
dffeas \processor|reg_H|Q[0] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[0] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y36_N9
dffeas \processor|reg_H|Q[2] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[2] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y36_N27
dffeas \processor|reg_H|Q[13] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[13] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \processor|reg_H|Q [13] $ (VCC)
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\processor|reg_H|Q [13])

	.dataa(\processor|reg_H|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N17
dffeas \processor|reg_H|Q[15] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[15] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
fiftyfivenm_lcell_comb \processor|reg_H|Q[14]~feeder (
// Equation(s):
// \processor|reg_H|Q[14]~feeder_combout  = \processor|reg_H|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q~2_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_H|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \processor|reg_H|Q[14] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_H|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[14] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\processor|reg_H|Q [14] & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\processor|reg_H|Q [14] & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\processor|reg_H|Q [14] & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\processor|reg_H|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\processor|reg_H|Q [15] & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\processor|reg_H|Q [15] & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\processor|reg_H|Q [15] & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\processor|reg_H|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [13])

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [13]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120 .lut_mask = 16'hCC00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y36_N25
dffeas \processor|reg_H|Q[12] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[12] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [12])

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\processor|reg_H|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123 .lut_mask = 16'h3030;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [12])

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\processor|reg_H|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122 .lut_mask = 16'hC0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [15])

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\processor|reg_H|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116 .lut_mask = 16'hC0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119 .lut_mask = 16'h3030;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [14])

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [14]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118 .lut_mask = 16'hCC00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\processor|reg_H|Q [13])) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\processor|reg_H|Q [13]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204 .lut_mask = 16'hB800;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\processor|reg_H|Q [14])) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\processor|reg_H|Q [14]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203 .lut_mask = 16'hD800;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124 .lut_mask = 16'h0A0A;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout  = (\processor|reg_H|Q [12] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_H|Q [12]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N17
dffeas \processor|reg_H|Q[11] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[11] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \processor|reg_H|Q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [11]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \processor|reg_H|Q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [11]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~203_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[22]~204_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193 .lut_mask = 16'hC0E0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131 .lut_mask = 16'h0A0A;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [12])) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\processor|reg_H|Q [12]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205 .lut_mask = 16'hAC00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  = (\processor|reg_H|Q [11] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [11]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132 .lut_mask = 16'hC0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N25
dffeas \processor|reg_H|Q[10] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_H|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[10] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \processor|reg_H|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [10]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \processor|reg_H|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [10]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~193_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [11])) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [11]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206 .lut_mask = 16'hA280;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout  = (\processor|reg_H|Q [10] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138 .lut_mask = 16'hAA00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N21
dffeas \processor|reg_H|Q[9] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[9] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \processor|reg_H|Q [9])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q [9]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141 .lut_mask = 16'h5500;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \processor|reg_H|Q [9])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q [9]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140 .lut_mask = 16'hAA00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[27]~205_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194 .lut_mask = 16'hCC08;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~194_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ) # 
// ((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[32]~206_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195 .lut_mask = 16'hF400;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [10]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\processor|reg_H|Q [10]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207 .lut_mask = 16'hC840;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  = (\processor|reg_H|Q [9] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [9]),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144 .lut_mask = 16'hA0A0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
fiftyfivenm_lcell_comb \processor|reg_H|Q[8]~feeder (
// Equation(s):
// \processor|reg_H|Q[8]~feeder_combout  = \processor|reg_R0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~9_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_H|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N3
dffeas \processor|reg_H|Q[8] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_H|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[8] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout  = (\processor|reg_H|Q [8] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [8]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146 .lut_mask = 16'hC0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout  = (\processor|reg_H|Q [8] & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [8]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[38]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \processor|reg_H|Q[7] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[7] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [7]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [7]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[37]~207_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196 .lut_mask = 16'hAE00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149 .lut_mask = 16'h3300;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [9]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [9]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208 .lut_mask = 16'hC088;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151 .lut_mask = 16'h3300;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout  = (\processor|reg_H|Q [8] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [8]),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150 .lut_mask = 16'hA0A0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~196_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156 .lut_mask = 16'hA0A0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
fiftyfivenm_lcell_comb \processor|reg_H|Q[6]~feeder (
// Equation(s):
// \processor|reg_H|Q[6]~feeder_combout  = \processor|reg_R0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_R0|Q~7_combout ),
	.cin(gnd),
	.combout(\processor|reg_H|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_H|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_H|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N3
dffeas \processor|reg_H|Q[6] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(\processor|reg_H|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[6] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout  = (\processor|reg_H|Q [6] & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [6]),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout  = (\processor|reg_H|Q [6] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [6]),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158 .lut_mask = 16'hCC00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[42]~208_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197 .lut_mask = 16'hCE00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [8]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [8]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209 .lut_mask = 16'hE200;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~197_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [7]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [7]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210 .lut_mask = 16'hC088;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ) # 
// ((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[47]~209_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198 .lut_mask = 16'hF400;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout  = (\processor|reg_H|Q [6] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [6]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162 .lut_mask = 16'hC0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N15
dffeas \processor|reg_H|Q[5] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[5] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \processor|reg_H|Q [5])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \processor|reg_H|Q [5])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164 .lut_mask = 16'hA0A0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[53]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[52]~210_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199 .lut_mask = 16'hCE00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [6]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(\processor|reg_H|Q [6]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211 .lut_mask = 16'hE400;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \processor|reg_H|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [5]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N29
dffeas \processor|reg_H|Q[4] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[4] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \processor|reg_H|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [4]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \processor|reg_H|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [4]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~199_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [5]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [5]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212 .lut_mask = 16'hC808;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ) # 
// ((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[57]~211_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200 .lut_mask = 16'h8C88;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \processor|reg_H|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [4]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \processor|reg_H|Q[3] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[3] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \processor|reg_H|Q [3])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176 .lut_mask = 16'hA0A0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \processor|reg_H|Q [3])

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~200_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ) # 
// ((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[62]~212_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201 .lut_mask = 16'hD0C0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [4]))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [4]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213 .lut_mask = 16'hE040;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \processor|reg_H|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [3]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181 .lut_mask = 16'h5050;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \processor|reg_H|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [2]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \processor|reg_H|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [2]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182 .lut_mask = 16'hF000;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~201_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout  = (\processor|reg_H|Q [2] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185 .lut_mask = 16'hAA00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[67]~213_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202 .lut_mask = 16'hAE00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [3])) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\processor|reg_H|Q [3]),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214 .lut_mask = 16'hD800;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \processor|reg_H|Q[1] (
	.clk(\clk_div|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|reg_R0|Q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|reg_H|Q[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|reg_H|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|reg_H|Q[1] .is_wysiwyg = "true";
defparam \processor|reg_H|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout  = (\processor|reg_H|Q [1] & !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout  = (\processor|reg_H|Q [1] & \b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187 .lut_mask = 16'hAA00;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout ) # (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~188_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[70]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout  & 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout )))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout )))))
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~189_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[73]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ) # 
// ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~185_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[71]~186_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192 .lut_mask = 16'hFCB8;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ) # 
// (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout )))) # (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout 
// ))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~214_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[72]~184_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190 .lut_mask = 16'hEEE2;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191 (
// Equation(s):
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\processor|reg_H|Q [1]))) # 
// (!\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [1]),
	.cin(gnd),
	.combout(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191 .lut_mask = 16'hFC0C;
defparam \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N4
fiftyfivenm_lcell_comb \hex0|HEX[0]~0 (
// Equation(s):
// \hex0|HEX[0]~0_combout  = (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ) # ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ) # (\processor|reg_H|Q [0] $ 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout )))

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[0]~0 .lut_mask = 16'hFFF9;
defparam \hex0|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
fiftyfivenm_lcell_comb \hex0|HEX[1]~1 (
// Equation(s):
// \hex0|HEX[1]~1_combout  = ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ) # (\processor|reg_H|Q [0] $ (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ))) # 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout )

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[1]~1 .lut_mask = 16'hFBF7;
defparam \hex0|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
fiftyfivenm_lcell_comb \hex0|HEX[2]~2 (
// Equation(s):
// \hex0|HEX[2]~2_combout  = (!\processor|reg_H|Q [0] & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout  & 
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout )))

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[2]~2 .lut_mask = 16'h0100;
defparam \hex0|HEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \hex0|HEX[3] (
// Equation(s):
// \hex0|HEX [3] = (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout  & ((\processor|reg_H|Q [0] & (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  $ 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ))) # (!\processor|reg_H|Q [0] & (\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & 
// !\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ))))

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[3] .lut_mask = 16'h0806;
defparam \hex0|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \hex0|HEX[4] (
// Equation(s):
// \hex0|HEX [4] = (\processor|reg_H|Q [0]) # ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & !\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ))

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[4] .lut_mask = 16'hAAEE;
defparam \hex0|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \hex0|HEX[5]~3 (
// Equation(s):
// \hex0|HEX[5]~3_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout  & ((\processor|reg_H|Q [0] & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ) # 
// (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ))) # (!\processor|reg_H|Q [0] & (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & 
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ))))

	.dataa(\processor|reg_H|Q [0]),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[5]~3 .lut_mask = 16'h0B02;
defparam \hex0|HEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \hex0|HEX[6]~4 (
// Equation(s):
// \hex0|HEX[6]~4_combout  = (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout  & ((\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & (\processor|reg_H|Q [0] & 
// \b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout )) # (!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout  & ((!\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout )))))

	.dataa(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[78]~190_combout ),
	.datab(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datac(\processor|reg_H|Q [0]),
	.datad(\b2b_display|Mod0|auto_generated|divider|divider|StageOut[76]~191_combout ),
	.cin(gnd),
	.combout(\hex0|HEX[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|HEX[6]~4 .lut_mask = 16'h4011;
defparam \hex0|HEX[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \processor|reg_H|Q [13] $ (VCC)
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\processor|reg_H|Q [13])

	.dataa(\processor|reg_H|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\processor|reg_H|Q [14] & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\processor|reg_H|Q [14] & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\processor|reg_H|Q [14] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\processor|reg_H|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\processor|reg_H|Q [15] & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\processor|reg_H|Q [15] & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\processor|reg_H|Q [15] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\processor|reg_H|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [15])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\processor|reg_H|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116 .lut_mask = 16'hC0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [14])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [14]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\processor|reg_H|Q [13]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\processor|reg_H|Q [12]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \processor|reg_H|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\processor|reg_H|Q [12]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~123_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[15]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~120_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[16]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~118_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[17]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~116_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[18]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\processor|reg_H|Q [14]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\processor|reg_H|Q [14]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200 .lut_mask = 16'hA808;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y36_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\processor|reg_H|Q [13])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\processor|reg_H|Q [13]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201 .lut_mask = 16'hA280;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125 .lut_mask = 16'h5050;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \processor|reg_H|Q [12])

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|reg_H|Q [12]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126 .lut_mask = 16'hAA00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127 .lut_mask = 16'h00F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \processor|reg_H|Q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [11]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \processor|reg_H|Q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [11]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~128_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[20]~129_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~126_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[21]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~200_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[23]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|StageOut[22]~201_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190 .lut_mask = 16'hF040;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131 .lut_mask = 16'h3030;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [12]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [12]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202 .lut_mask = 16'hE040;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \processor|reg_H|Q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [11]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout  = (\processor|reg_H|Q [10] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [10]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \processor|reg_H|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [10]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~135_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[25]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~132_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[26]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~131_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~190_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[28]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [11])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [11]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203 .lut_mask = 16'hA280;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|StageOut[27]~202_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191 .lut_mask = 16'hAA20;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136 .lut_mask = 16'h3030;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \processor|reg_H|Q [10])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138 .lut_mask = 16'hC0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout  = (\processor|reg_H|Q [9] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [9]),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140 .lut_mask = 16'hA0A0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout  = (\processor|reg_H|Q [9] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [9]),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~140_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[30]~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~138_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[31]~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~191_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[33]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[32]~203_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192 .lut_mask = 16'hD0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [10])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\processor|reg_H|Q [10]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204 .lut_mask = 16'hD080;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \processor|reg_H|Q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [9]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \processor|reg_H|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [8]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \processor|reg_H|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [8]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~146_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[35]~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~145_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[36]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~192_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[38]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112 .lut_mask = 16'h5050;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~115_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[30]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~112_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[31]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~111_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[32]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~108_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[33]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116 .lut_mask = 16'h3300;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174 .lut_mask = 16'h4C40;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175 .lut_mask = 16'h4C40;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118 .lut_mask = 16'h3300;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176 .lut_mask = 16'h4C40;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~119_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[35]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~118_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~117_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~116_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[38]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~125_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[40]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[37]~175_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160 .lut_mask = 16'hAA20;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[36]~176_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161 .lut_mask = 16'hA2A0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177 .lut_mask = 16'h7020;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123 .lut_mask = 16'h3030;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~160_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[43]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178 .lut_mask = 16'h4E00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|StageOut[37]~204_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193 .lut_mask = 16'hC4C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148 .lut_mask = 16'h00F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149 .lut_mask = 16'h00F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [9]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [9]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205 .lut_mask = 16'hC088;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151 .lut_mask = 16'h5500;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout  = (\processor|reg_H|Q [8] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [8]),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153 .lut_mask = 16'h5050;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\processor|reg_H|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152 .lut_mask = 16'hA0A0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~153_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[40]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~151_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[41]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~149_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~193_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[43]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~129_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[45]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~128_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[42]~161_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162 .lut_mask = 16'hB0A0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[41]~177_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163 .lut_mask = 16'hA0E0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~126_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[48]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[47]~163_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164 .lut_mask = 16'hCC08;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[46]~178_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165 .lut_mask = 16'hCC40;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179 .lut_mask = 16'h4C08;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|StageOut[42]~205_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194 .lut_mask = 16'hCC40;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154 .lut_mask = 16'h5050;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [8])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\processor|reg_H|Q [8]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206 .lut_mask = 16'hD080;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \processor|reg_H|Q [7])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [7]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \processor|reg_H|Q [6])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [6]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \processor|reg_H|Q [6])

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\processor|reg_H|Q [6]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~158_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[45]~159_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~156_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[46]~157_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~194_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[48]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~135_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[50]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~133_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~164_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[53]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[52]~165_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166 .lut_mask = 16'hC0C8;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137 .lut_mask = 16'h3300;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[51]~179_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167 .lut_mask = 16'hF400;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180 .lut_mask = 16'h4E00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138 .lut_mask = 16'h3300;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ) # 
// ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[47]~206_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195 .lut_mask = 16'h88C8;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [7]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\processor|reg_H|Q [7]),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207 .lut_mask = 16'hC808;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout  = (\processor|reg_H|Q [6] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [6]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162 .lut_mask = 16'hC0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout  = (\processor|reg_H|Q [5] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [5]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164 .lut_mask = 16'hC0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout  = (\processor|reg_H|Q [5] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [5]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~164_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[50]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~162_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[51]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[53]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140 .lut_mask = 16'h3300;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~139_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[55]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~137_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[58]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168 .lut_mask = 16'hF040;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[56]~180_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169 .lut_mask = 16'hB0A0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142 .lut_mask = 16'h5050;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181 .lut_mask = 16'h7040;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ) # 
// ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|StageOut[52]~207_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196 .lut_mask = 16'hCC08;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [6]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [6]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208 .lut_mask = 16'hE200;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout  = (\processor|reg_H|Q [5] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_H|Q [5]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout  = (\processor|reg_H|Q [4] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [4]),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout  = (\processor|reg_H|Q [4] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [4]),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171 .lut_mask = 16'h00CC;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~170_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[55]~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~168_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[56]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~196_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[58]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145 .lut_mask = 16'h5500;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~145_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[60]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~141_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[63]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[57]~208_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197 .lut_mask = 16'hB0A0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172 .lut_mask = 16'h5050;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [5])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )))))

	.dataa(\processor|reg_H|Q [5]),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209 .lut_mask = 16'hB080;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout  = (\processor|reg_H|Q [4] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [4]),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout  = (\processor|reg_H|Q [3] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_H|Q [3]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177 .lut_mask = 16'h00F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout  = (\processor|reg_H|Q [3] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|reg_H|Q [3]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176 .lut_mask = 16'hF000;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~177_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[60]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~174_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[61]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~197_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[63]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[62]~169_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170 .lut_mask = 16'hF040;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146 .lut_mask = 16'h0A0A;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[61]~181_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171 .lut_mask = 16'hA0A8;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182 .lut_mask = 16'h4C08;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149 .lut_mask = 16'h0A0A;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~149_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[65]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~170_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[68]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183 .lut_mask = 16'h7020;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[67]~171_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173 .lut_mask = 16'hF040;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155 .lut_mask = 16'h3030;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ) # 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[66]~182_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172 .lut_mask = 16'hF040;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ) # 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[62]~209_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198 .lut_mask = 16'h8C88;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\processor|reg_H|Q [4]))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\processor|reg_H|Q [4]),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210 .lut_mask = 16'hE200;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179 .lut_mask = 16'h00F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181 .lut_mask = 16'h3300;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout  = (\processor|reg_H|Q [3] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [3]),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180 .lut_mask = 16'hCC00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout  = (\processor|reg_H|Q [2] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183 .lut_mask = 16'h00AA;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout  = (\processor|reg_H|Q [2] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182 .lut_mask = 16'hAA00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~183_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[65]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout )))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~181_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[66]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout )))) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout )))))
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~178_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[68]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153 .lut_mask = 16'h3030;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout )))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout )))))
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~173_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[73]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~183_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[71]~152_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159 .lut_mask = 16'hEFE0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~151_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[72]~172_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156 .lut_mask = 16'hFCB8;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ) # 
// ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|StageOut[67]~210_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199 .lut_mask = 16'hF020;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (\processor|reg_H|Q [3])) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\processor|reg_H|Q [3]),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211 .lut_mask = 16'hB080;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185 .lut_mask = 16'h3030;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187 .lut_mask = 16'h0F00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186_combout  = (\processor|reg_H|Q [2] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\processor|reg_H|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186 .lut_mask = 16'hAA00;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189_combout  = (\processor|reg_H|Q [1] & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [1]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188_combout  = (\processor|reg_H|Q [1] & \b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\processor|reg_H|Q [1]),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188 .lut_mask = 16'hC0C0;
defparam \b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189_combout ) # (\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188_combout ))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~189_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[70]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~187_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[71]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  & ((\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211_combout ) # 
// (\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185_combout ))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~211_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[72]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184_combout  & 
// !\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~199_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|StageOut[73]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
fiftyfivenm_lcell_comb \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )) # 
// (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout )))

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158 .lut_mask = 16'h3F30;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157 (
// Equation(s):
// \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ) # 
// ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout )))) # (!\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~154_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[70]~153_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157 .lut_mask = 16'hEFE0;
defparam \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \hex1|HEX[0]~0 (
// Equation(s):
// \hex1|HEX[0]~0_combout  = (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ) # ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ) # 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  $ (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[0]~0 .lut_mask = 16'hFFED;
defparam \hex1|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
fiftyfivenm_lcell_comb \hex1|HEX[1]~1 (
// Equation(s):
// \hex1|HEX[1]~1_combout  = ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  $ 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ))) # (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout )

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[1]~1 .lut_mask = 16'hFDDF;
defparam \hex1|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
fiftyfivenm_lcell_comb \hex1|HEX[2]~2 (
// Equation(s):
// \hex1|HEX[2]~2_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout  & 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  & \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout )))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[2]~2 .lut_mask = 16'h0100;
defparam \hex1|HEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N14
fiftyfivenm_lcell_comb \hex1|HEX[3] (
// Equation(s):
// \hex1|HEX [3] = (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  $ 
// (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ))) # (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  & 
// !\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[3] .lut_mask = 16'h2012;
defparam \hex1|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
fiftyfivenm_lcell_comb \hex1|HEX[4] (
// Equation(s):
// \hex1|HEX [4] = (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ) # ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & !\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[4] .lut_mask = 16'hF0FA;
defparam \hex1|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \hex1|HEX[5]~3 (
// Equation(s):
// \hex1|HEX[5]~3_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  & \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & 
// ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ) # (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[5]~3 .lut_mask = 16'h3110;
defparam \hex1|HEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \hex1|HEX[6]~4 (
// Equation(s):
// \hex1|HEX[6]~4_combout  = (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout  & ((\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & 
// (\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout  & \b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout )) # (!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout  & 
// ((!\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout )))))

	.dataa(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[77]~159_combout ),
	.datab(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[78]~156_combout ),
	.datac(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[75]~158_combout ),
	.datad(\b2b_display|Mod1|auto_generated|divider|divider|StageOut[76]~157_combout ),
	.cin(gnd),
	.combout(\hex1|HEX[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|HEX[6]~4 .lut_mask = 16'h2011;
defparam \hex1|HEX[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108 .lut_mask = 16'h5500;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112 .lut_mask = 16'h00F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115 .lut_mask = 16'h5500;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~114_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[30]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~112_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[31]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~110_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[32]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~109_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[33]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170 .lut_mask = 16'h4C40;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171 .lut_mask = 16'h5C00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172 .lut_mask = 16'h40C8;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119 .lut_mask = 16'h3030;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~120_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[35]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~118_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~170_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[38]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[37]~171_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156 .lut_mask = 16'h8C88;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout ) # 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|StageOut[36]~172_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157 .lut_mask = 16'hCC08;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173 .lut_mask = 16'h4C40;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124 .lut_mask = 16'h5500;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~124_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[40]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~121_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[43]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126 .lut_mask = 16'h5050;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[42]~157_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158 .lut_mask = 16'hB0A0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[41]~173_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159 .lut_mask = 16'hB0A0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174 .lut_mask = 16'h7040;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129 .lut_mask = 16'h3030;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~129_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[45]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~128_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~126_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[48]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N14
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|StageOut[47]~159_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160 .lut_mask = 16'hF400;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132 .lut_mask = 16'h3030;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[46]~174_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161 .lut_mask = 16'hD0C0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175 .lut_mask = 16'h7020;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~134_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[50]~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~133_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~132_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~131_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[53]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139 .lut_mask = 16'h5500;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~140_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[55]~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|StageOut[52]~161_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162 .lut_mask = 16'hF400;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout ) # 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|StageOut[51]~175_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163 .lut_mask = 16'hF020;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176 .lut_mask = 16'h4C08;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~137_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~136_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[58]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N14
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[57]~163_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164 .lut_mask = 16'hD0C0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y41_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ) # 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[56]~176_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165 .lut_mask = 16'hA0E0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// (\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177 .lut_mask = 16'h2E00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~145_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[60]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~143_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~164_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[63]~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout ) # 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|StageOut[61]~177_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167 .lut_mask = 16'hF020;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146 .lut_mask = 16'h00F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[62]~165_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166 .lut_mask = 16'hB0A0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147 .lut_mask = 16'h00F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178 .lut_mask = 16'h7040;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148 .lut_mask = 16'h00F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~149_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[65]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout )))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout )))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout )))))
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~147_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~146_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[68]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[67]~167_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168 .lut_mask = 16'hBA00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ) # 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[66]~178_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169 .lut_mask = 16'hBA00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153 .lut_mask = 16'h00CC;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((!\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179 .lut_mask = 16'h4E00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155 .lut_mask = 16'h3300;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154_combout  = (!\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154 .lut_mask = 16'h0F00;
defparam \b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155_combout ) # (\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154_combout ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~155_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[70]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~153_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[71]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  & ((\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169_combout ) # 
// (\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152_combout ))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~169_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[72]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151_combout  & 
// !\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~168_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|StageOut[73]~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
fiftyfivenm_lcell_comb \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  $ (GND)
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY(!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )) # 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & VCC))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  $ (GND)))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY(!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78 .lut_mask = 16'h5500;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79 .lut_mask = 16'h5500;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~78_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[45]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~76_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[46]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74 .lut_mask = 16'h3300;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75 .lut_mask = 16'h5500;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~74_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[47]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[48]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118 .lut_mask = 16'h7040;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119 .lut_mask = 16'h50C0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84 .lut_mask = 16'h5050;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83 .lut_mask = 16'h3300;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N4
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117 .lut_mask = 16'h7020;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~117_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[53]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[52]~118_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109 .lut_mask = 16'hC0E0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N22
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[51]~119_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110 .lut_mask = 16'h88C8;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120 .lut_mask = 16'h30A0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~88_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[55]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~85_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[58]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121 .lut_mask = 16'h4C40;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94 .lut_mask = 16'h3300;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~93_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[60]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ) # 
// ((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[57]~110_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111 .lut_mask = 16'hB0A0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91 .lut_mask = 16'h3300;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ) # 
// ((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[56]~120_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112 .lut_mask = 16'h8C88;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~91_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[63]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ) # 
// ((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[61]~121_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114 .lut_mask = 16'hBA00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122 .lut_mask = 16'h5C00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98 .lut_mask = 16'h0C0C;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~98_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[65]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[62]~112_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113 .lut_mask = 16'hF200;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~113_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[68]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104 .lut_mask = 16'h0A0A;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[67]~114_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116 .lut_mask = 16'hAA08;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[66]~122_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115 .lut_mask = 16'hF020;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123 .lut_mask = 16'h7040;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103 .lut_mask = 16'h3300;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout )))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout )))))
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~104_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[73]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )) # 
// (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout )))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107 .lut_mask = 16'h5C5C;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~123_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[71]~101_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108 .lut_mask = 16'hFCB8;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~115_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[72]~100_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105 .lut_mask = 16'hFBC8;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
fiftyfivenm_lcell_comb \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106 (
// Equation(s):
// \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ) # 
// ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout )))) # (!\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~103_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[70]~102_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106 .lut_mask = 16'hFACC;
defparam \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N0
fiftyfivenm_lcell_comb \hex2|HEX[0]~0 (
// Equation(s):
// \hex2|HEX[0]~0_combout  = (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ) # ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ) # 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  $ (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[0]~0 .lut_mask = 16'hFFF9;
defparam \hex2|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N10
fiftyfivenm_lcell_comb \hex2|HEX[1]~1 (
// Equation(s):
// \hex2|HEX[1]~1_combout  = ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ) # (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  $ 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ))) # (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout )

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[1]~1 .lut_mask = 16'hFBF7;
defparam \hex2|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N12
fiftyfivenm_lcell_comb \hex2|HEX[2]~2 (
// Equation(s):
// \hex2|HEX[2]~2_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout  & \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout )))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[2]~2 .lut_mask = 16'h0100;
defparam \hex2|HEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N6
fiftyfivenm_lcell_comb \hex2|HEX[3] (
// Equation(s):
// \hex2|HEX [3] = (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  $ 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ))) # (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & 
// !\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[3] .lut_mask = 16'h0806;
defparam \hex2|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N8
fiftyfivenm_lcell_comb \hex2|HEX[4] (
// Equation(s):
// \hex2|HEX [4] = (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ) # ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & !\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[4] .lut_mask = 16'hAAFA;
defparam \hex2|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N18
fiftyfivenm_lcell_comb \hex2|HEX[5]~3 (
// Equation(s):
// \hex2|HEX[5]~3_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & 
// ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ) # (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ))) # (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & 
// (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[5]~3 .lut_mask = 16'h0B02;
defparam \hex2|HEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N28
fiftyfivenm_lcell_comb \hex2|HEX[6]~4 (
// Equation(s):
// \hex2|HEX[6]~4_combout  = (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout  & ((\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & 
// (\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout  & \b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout )) # (!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout  & 
// ((!\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout )))))

	.dataa(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[75]~107_combout ),
	.datab(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[77]~108_combout ),
	.datac(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[78]~105_combout ),
	.datad(\b2b_display|Mod2|auto_generated|divider|divider|StageOut[76]~106_combout ),
	.cin(gnd),
	.combout(\hex2|HEX[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|HEX[6]~4 .lut_mask = 16'h0803;
defparam \hex2|HEX[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = \b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  $ (GND)
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY(!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )) # 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & VCC))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  $ (GND)))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY(!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74 .lut_mask = 16'h00CC;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76 .lut_mask = 16'h0F00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78 .lut_mask = 16'h5500;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~78_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[45]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~77_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[46]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout )))))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~75_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[47]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[48]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81 .lut_mask = 16'h0F00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114 .lut_mask = 16'h2E00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82 .lut_mask = 16'h5050;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115 .lut_mask = 16'h7040;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout  = (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83 .lut_mask = 16'h3030;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84 .lut_mask = 16'h0F00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~83_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~82_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout )))))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~81_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113 .lut_mask = 16'h4C08;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80 .lut_mask = 16'h0F00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~113_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[53]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[52]~114_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105 .lut_mask = 16'h8A88;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|StageOut[51]~115_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106 .lut_mask = 16'hF040;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116 .lut_mask = 16'h2A20;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87 .lut_mask = 16'h5500;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89 .lut_mask = 16'h5500;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~89_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[55]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout )))))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~85_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[58]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  $ (GND)
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY(!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )) 
// # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & VCC))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  $ (GND)))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY(!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36 .lut_mask = 16'h5500;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38 .lut_mask = 16'h5050;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42 .lut_mask = 16'h3300;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout ))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~42_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[60]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout  & 
// (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[61]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout )))))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[62]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~37_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[63]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62 .lut_mask = 16'h50C0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60 .lut_mask = 16'h4C40;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61 .lut_mask = 16'h50C0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46 .lut_mask = 16'h00CC;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|StageOut[57]~106_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107 .lut_mask = 16'hCC40;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|StageOut[56]~116_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108 .lut_mask = 16'hC4C0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92 .lut_mask = 16'h3030;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// (!\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117 .lut_mask = 16'h4C08;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94 .lut_mask = 16'h0C0C;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~93_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[60]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~92_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout )))))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~91_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~107_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[63]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout  = (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 16'h3300;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47 .lut_mask = 16'h3300;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout ))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[65]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout  & 
// (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~46_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout )))))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~45_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout ) # 
// ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[66]~62_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58 .lut_mask = 16'hA0E0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49 .lut_mask = 16'h00F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63 .lut_mask = 16'h20E0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95 .lut_mask = 16'h3030;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|StageOut[62]~108_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109 .lut_mask = 16'hA2A0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96 .lut_mask = 16'h0F00;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout ) # 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|StageOut[61]~117_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110 .lut_mask = 16'hF020;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118 .lut_mask = 16'h08A8;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~99_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[65]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout )))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout )))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout )))))
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~96_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~95_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[68]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51 .lut_mask = 16'h0F00;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout  = (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52 .lut_mask = 16'h5500;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ) # (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout ))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout  & 
// (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout )))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout )))))
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53 .lut_mask = 16'h00AA;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ) # 
// ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[67]~61_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59 .lut_mask = 16'hC0E0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59_combout  & 
// !\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~53_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[73]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ) # 
// ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~58_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[72]~49_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54 .lut_mask = 16'hEEF0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ) # 
// ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~63_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[71]~50_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57 .lut_mask = 16'hFCAC;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ) # 
// ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout )))) # (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// (((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~51_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[70]~52_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55 .lut_mask = 16'hEFE0;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ) # 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|StageOut[67]~110_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111 .lut_mask = 16'hCC40;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ) # 
// ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|StageOut[66]~118_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112 .lut_mask = 16'hC0C8;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((!\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119 .lut_mask = 16'h40C8;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102 .lut_mask = 16'h00F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103 .lut_mask = 16'h00CC;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104 .lut_mask = 16'h3300;
defparam \b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103_combout ) # (\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104_combout ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~103_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[70]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~119_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[71]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  & ((\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101_combout ) # 
// (\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112_combout ))))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~101_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[72]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111_combout  & 
// !\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~100_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|StageOut[73]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
fiftyfivenm_lcell_comb \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
fiftyfivenm_lcell_comb \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56 (
// Equation(s):
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )) # 
// (!\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout )))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56 .lut_mask = 16'h5F50;
defparam \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
fiftyfivenm_lcell_comb \hex3|HEX[0]~0 (
// Equation(s):
// \hex3|HEX[0]~0_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ) # ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  $ (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[0]~0 .lut_mask = 16'hFEFB;
defparam \hex3|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
fiftyfivenm_lcell_comb \hex3|HEX[1]~1 (
// Equation(s):
// \hex3|HEX[1]~1_combout  = (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ) # ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout  $ 
// (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[1]~1 .lut_mask = 16'hFBBF;
defparam \hex3|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
fiftyfivenm_lcell_comb \hex3|HEX[2]~2 (
// Equation(s):
// \hex3|HEX[2]~2_combout  = (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout 
//  & !\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[2]~2 .lut_mask = 16'h0010;
defparam \hex3|HEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
fiftyfivenm_lcell_comb \hex3|HEX[3] (
// Equation(s):
// \hex3|HEX [3] = (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout  $ 
// (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ))) # (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout  & 
// \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[3] .lut_mask = 16'h4104;
defparam \hex3|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
fiftyfivenm_lcell_comb \hex3|HEX[4] (
// Equation(s):
// \hex3|HEX [4] = (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ) # ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & !\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ))

	.dataa(gnd),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[4] .lut_mask = 16'hFF0C;
defparam \hex3|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
fiftyfivenm_lcell_comb \hex3|HEX[5]~3 (
// Equation(s):
// \hex3|HEX[5]~3_combout  = (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout 
//  & \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ) # 
// (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[5]~3 .lut_mask = 16'h5110;
defparam \hex3|HEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
fiftyfivenm_lcell_comb \hex3|HEX[6]~4 (
// Equation(s):
// \hex3|HEX[6]~4_combout  = (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout  & ((\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout 
//  & \b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout )) # (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout  & (!\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ))))

	.dataa(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[78]~54_combout ),
	.datab(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[77]~57_combout ),
	.datac(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[76]~55_combout ),
	.datad(\b2b_display|Mod3|auto_generated|divider|divider|StageOut[75]~56_combout ),
	.cin(gnd),
	.combout(\hex3|HEX[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|HEX[6]~4 .lut_mask = 16'h4101;
defparam \hex3|HEX[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = \b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  $ (GND)
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY(!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )) 
// # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & VCC))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3  $ (GND)))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ))

	.dataa(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY(!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37 .lut_mask = 16'h00CC;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39 .lut_mask = 16'h00CC;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41 .lut_mask = 16'h3300;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42 .lut_mask = 16'h3300;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43 .lut_mask = 16'h00AA;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout ) # (\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout )))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout ) # (\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout ))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~42_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[60]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout )))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout  & 
// (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout )))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[61]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout )))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout )))))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[62]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~37_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[63]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56 .lut_mask = 16'h0A88;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57 .lut_mask = 16'h2A08;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((!\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datab(\b2b_display|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58 .lut_mask = 16'h30A0;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48 .lut_mask = 16'h3300;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout ) # (\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout )))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout ) # (\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout ))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~47_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[65]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout )))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout  & 
// (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout )))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout )))) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout )))))
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~56_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  $ (GND)
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY(!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )) 
// # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & VCC))
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & 
// VCC)) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3  $ (GND)))
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & !\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY(!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h000F;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  = (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )) # 
// (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout )))

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2 .lut_mask = 16'h33F0;
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout  = (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))) # 
// (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ))

	.dataa(gnd),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0 .lut_mask = 16'h0FCC;
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  = (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))) # 
// (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1 .lut_mask = 16'h0CFC;
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49 .lut_mask = 16'h0A0A;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ) # 
// ((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|StageOut[67]~57_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54 .lut_mask = 16'hF040;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ) # 
// ((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|StageOut[66]~58_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55 .lut_mask = 16'hF040;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51 .lut_mask = 16'h3300;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59_combout  = (\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )) # (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59 .lut_mask = 16'h4C08;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53_combout  = (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53 .lut_mask = 16'h3300;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52_combout  = (!\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\b2b_display|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52 .lut_mask = 16'h0F00;
defparam \b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY((\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53_combout ) # (\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52_combout ))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~53_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[70]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~51_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[71]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h0001;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  & ((\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50_combout ) # 
// (\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55_combout ))))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~50_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[72]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h000E;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54_combout  & 
// !\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )))

	.dataa(\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~49_combout ),
	.datab(\b2b_display|Div3|auto_generated|divider|divider|StageOut[73]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
fiftyfivenm_lcell_comb \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
fiftyfivenm_lcell_comb \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3 (
// Equation(s):
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout  = (\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )) # 
// (!\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout )))

	.dataa(gnd),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\b2b_display|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3 .lut_mask = 16'h3F0C;
defparam \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
fiftyfivenm_lcell_comb \hex4|HEX[0]~0 (
// Equation(s):
// \hex4|HEX[0]~0_combout  = (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ) # ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ) # (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  
// $ (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout )))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[0]~0 .lut_mask = 16'hFEFD;
defparam \hex4|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
fiftyfivenm_lcell_comb \hex4|HEX[1]~1 (
// Equation(s):
// \hex4|HEX[1]~1_combout  = ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ) # (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  $ (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout 
// ))) # (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout )

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[1]~1 .lut_mask = 16'hFDDF;
defparam \hex4|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
fiftyfivenm_lcell_comb \hex4|HEX[2]~2 (
// Equation(s):
// \hex4|HEX[2]~2_combout  = (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  & 
// !\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout )))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[2]~2 .lut_mask = 16'h0010;
defparam \hex4|HEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
fiftyfivenm_lcell_comb \hex4|HEX[3] (
// Equation(s):
// \hex4|HEX [3] = (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  $ 
// (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ))) # (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  & 
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ))))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[3] .lut_mask = 16'h2102;
defparam \hex4|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
fiftyfivenm_lcell_comb \hex4|HEX[4] (
// Equation(s):
// \hex4|HEX [4] = (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ) # ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & !\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(gnd),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[4] .lut_mask = 16'hFF0A;
defparam \hex4|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
fiftyfivenm_lcell_comb \hex4|HEX[5]~3 (
// Equation(s):
// \hex4|HEX[5]~3_combout  = (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  & 
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout )) # (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ) # 
// (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout )))))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[5]~3 .lut_mask = 16'h3110;
defparam \hex4|HEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
fiftyfivenm_lcell_comb \hex4|HEX[6] (
// Equation(s):
// \hex4|HEX [6] = (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout  & ((\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout  & 
// \b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout )) # (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout  & (!\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ))))

	.dataa(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[77]~2_combout ),
	.datab(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[78]~0_combout ),
	.datac(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[76]~1_combout ),
	.datad(\b2b_display|Mod4|auto_generated|divider|divider|StageOut[75]~3_combout ),
	.cin(gnd),
	.combout(\hex4|HEX [6]),
	.cout());
// synopsys translate_off
defparam \hex4|HEX[6] .lut_mask = 16'h2101;
defparam \hex4|HEX[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
fiftyfivenm_lcell_comb \hex5|HEX[0]~0 (
// Equation(s):
// \hex5|HEX[0]~0_combout  = (\processor|counter|current_state.0010~q ) # ((\processor|counter|current_state.1000~q ) # (\processor|counter|current_state.0100~q  $ (\processor|counter|current_state.0001~q )))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\hex5|HEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[0]~0 .lut_mask = 16'hFFF6;
defparam \hex5|HEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
fiftyfivenm_lcell_comb \hex5|HEX[1]~1 (
// Equation(s):
// \hex5|HEX[1]~1_combout  = ((\processor|counter|current_state.1000~q ) # (\processor|counter|current_state.0001~q  $ (\processor|counter|current_state.0010~q ))) # (!\processor|counter|current_state.0100~q )

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\hex5|HEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[1]~1 .lut_mask = 16'hFF7D;
defparam \hex5|HEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
fiftyfivenm_lcell_comb \hex5|HEX[3] (
// Equation(s):
// \hex5|HEX [3] = (!\processor|counter|current_state.1000~q  & ((\processor|counter|current_state.0100~q  & (\processor|counter|current_state.0001~q  $ (\processor|counter|current_state.0010~q ))) # (!\processor|counter|current_state.0100~q  & 
// (!\processor|counter|current_state.0001~q  & !\processor|counter|current_state.0010~q ))))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\hex5|HEX [3]),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[3] .lut_mask = 16'h0029;
defparam \hex5|HEX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
fiftyfivenm_lcell_comb \hex5|HEX[4] (
// Equation(s):
// \hex5|HEX [4] = ((\processor|counter|current_state.0100~q  & !\processor|counter|current_state.0010~q )) # (!\processor|counter|current_state.0001~q )

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(gnd),
	.datad(\processor|counter|current_state.0010~q ),
	.cin(gnd),
	.combout(\hex5|HEX [4]),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[4] .lut_mask = 16'h33BB;
defparam \hex5|HEX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
fiftyfivenm_lcell_comb \hex5|HEX[5]~2 (
// Equation(s):
// \hex5|HEX[5]~2_combout  = (!\processor|counter|current_state.1000~q  & ((\processor|counter|current_state.0100~q  & (!\processor|counter|current_state.0001~q  & \processor|counter|current_state.0010~q )) # (!\processor|counter|current_state.0100~q  & 
// ((\processor|counter|current_state.0010~q ) # (!\processor|counter|current_state.0001~q )))))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\hex5|HEX[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[5]~2 .lut_mask = 16'h0071;
defparam \hex5|HEX[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
fiftyfivenm_lcell_comb \hex5|HEX[6]~3 (
// Equation(s):
// \hex5|HEX[6]~3_combout  = (!\processor|counter|current_state.1000~q  & ((\processor|counter|current_state.0100~q  & (!\processor|counter|current_state.0001~q  & \processor|counter|current_state.0010~q )) # (!\processor|counter|current_state.0100~q  & 
// ((!\processor|counter|current_state.0010~q )))))

	.dataa(\processor|counter|current_state.0100~q ),
	.datab(\processor|counter|current_state.0001~q ),
	.datac(\processor|counter|current_state.0010~q ),
	.datad(\processor|counter|current_state.1000~q ),
	.cin(gnd),
	.combout(\hex5|HEX[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|HEX[6]~3 .lut_mask = 16'h0025;
defparam \hex5|HEX[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .listen_to_nsleep_signal = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .listen_to_nsleep_signal = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
