<stg><name>reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > ></name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:0 %idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:1 %x_15_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_15_val

]]></Node>
<StgValue><ssdm name="x_15_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:2 %x_14_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_14_val

]]></Node>
<StgValue><ssdm name="x_14_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:3 %x_13_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_13_val

]]></Node>
<StgValue><ssdm name="x_13_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:4 %x_12_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_12_val

]]></Node>
<StgValue><ssdm name="x_12_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:5 %x_11_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_11_val

]]></Node>
<StgValue><ssdm name="x_11_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:6 %x_10_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_10_val

]]></Node>
<StgValue><ssdm name="x_10_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:7 %x_9_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_9_val

]]></Node>
<StgValue><ssdm name="x_9_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:8 %x_8_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_8_val

]]></Node>
<StgValue><ssdm name="x_8_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:9 %x_7_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_7_val

]]></Node>
<StgValue><ssdm name="x_7_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:10 %x_6_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_6_val

]]></Node>
<StgValue><ssdm name="x_6_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:11 %x_5_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_5_val

]]></Node>
<StgValue><ssdm name="x_5_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:12 %x_4_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_4_val

]]></Node>
<StgValue><ssdm name="x_4_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:13 %x_3_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_3_val

]]></Node>
<StgValue><ssdm name="x_3_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:14 %x_2_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_2_val

]]></Node>
<StgValue><ssdm name="x_2_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:15 %x_1_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_1_val

]]></Node>
<StgValue><ssdm name="x_1_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:16 %x_0_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x_0_val

]]></Node>
<StgValue><ssdm name="x_0_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="4" op_2_bw="17" op_3_bw="4" op_4_bw="17" op_5_bw="4" op_6_bw="17" op_7_bw="4" op_8_bw="17" op_9_bw="4" op_10_bw="17" op_11_bw="4" op_12_bw="17" op_13_bw="4" op_14_bw="17" op_15_bw="4" op_16_bw="17" op_17_bw="4" op_18_bw="17" op_19_bw="4" op_20_bw="17" op_21_bw="17" op_22_bw="4">
<![CDATA[
entry_ifconv:17 %tmp = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_0_val_read, i4 1, i17 %x_1_val_read, i4 2, i17 %x_2_val_read, i4 3, i17 %x_3_val_read, i4 4, i17 %x_4_val_read, i4 8, i17 %x_8_val_read, i4 9, i17 %x_9_val_read, i4 10, i17 %x_10_val_read, i4 11, i17 %x_11_val_read, i4 12, i17 %x_12_val_read, i17 0, i4 %idx_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:18 %zext_ln43 = zext i17 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="4" op_2_bw="17" op_3_bw="4" op_4_bw="17" op_5_bw="4" op_6_bw="17" op_7_bw="4" op_8_bw="17" op_9_bw="4" op_10_bw="17" op_11_bw="4" op_12_bw="17" op_13_bw="4" op_14_bw="17" op_15_bw="4" op_16_bw="17" op_17_bw="4" op_18_bw="17" op_19_bw="4" op_20_bw="17" op_21_bw="17" op_22_bw="4">
<![CDATA[
entry_ifconv:19 %tmp_s = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_1_val_read, i4 1, i17 %x_2_val_read, i4 2, i17 %x_3_val_read, i4 3, i17 %x_4_val_read, i4 4, i17 %x_5_val_read, i4 8, i17 %x_9_val_read, i4 9, i17 %x_10_val_read, i4 10, i17 %x_11_val_read, i4 11, i17 %x_12_val_read, i4 12, i17 %x_13_val_read, i17 0, i4 %idx_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:20 %zext_ln50 = zext i17 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:21 %add_ln50 = add i18 %zext_ln50, i18 %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:23 %select_ln50 = select i1 %tmp_53, i18 131071, i18 %add_ln50

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="4" op_2_bw="17" op_3_bw="4" op_4_bw="17" op_5_bw="4" op_6_bw="17" op_7_bw="4" op_8_bw="17" op_9_bw="4" op_10_bw="17" op_11_bw="4" op_12_bw="17" op_13_bw="4" op_14_bw="17" op_15_bw="4" op_16_bw="17" op_17_bw="4" op_18_bw="17" op_19_bw="4" op_20_bw="17" op_21_bw="17" op_22_bw="4">
<![CDATA[
entry_ifconv:24 %tmp_54 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_2_val_read, i4 1, i17 %x_3_val_read, i4 2, i17 %x_4_val_read, i4 3, i17 %x_5_val_read, i4 4, i17 %x_6_val_read, i4 8, i17 %x_10_val_read, i4 9, i17 %x_11_val_read, i4 10, i17 %x_12_val_read, i4 11, i17 %x_13_val_read, i4 12, i17 %x_14_val_read, i17 0, i4 %idx_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:25 %zext_ln43_1 = zext i17 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="4" op_2_bw="17" op_3_bw="4" op_4_bw="17" op_5_bw="4" op_6_bw="17" op_7_bw="4" op_8_bw="17" op_9_bw="4" op_10_bw="17" op_11_bw="4" op_12_bw="17" op_13_bw="4" op_14_bw="17" op_15_bw="4" op_16_bw="17" op_17_bw="4" op_18_bw="17" op_19_bw="4" op_20_bw="17" op_21_bw="17" op_22_bw="4">
<![CDATA[
entry_ifconv:26 %tmp_55 = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.10i17.i17.i4, i4 0, i17 %x_3_val_read, i4 1, i17 %x_4_val_read, i4 2, i17 %x_5_val_read, i4 3, i17 %x_6_val_read, i4 4, i17 %x_7_val_read, i4 8, i17 %x_11_val_read, i4 9, i17 %x_12_val_read, i4 10, i17 %x_13_val_read, i4 11, i17 %x_14_val_read, i4 12, i17 %x_15_val_read, i17 0, i4 %idx_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:27 %zext_ln50_1 = zext i17 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:28 %add_ln50_6 = add i18 %zext_ln50_1, i18 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln50_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:29 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_6, i32 17

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:30 %select_ln50_6 = select i1 %tmp_56, i18 131071, i18 %add_ln50_6

]]></Node>
<StgValue><ssdm name="select_ln50_6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="18">
<![CDATA[
entry_ifconv:31 %sext_ln50 = sext i18 %select_ln50

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="18">
<![CDATA[
entry_ifconv:32 %sext_ln50_6 = sext i18 %select_ln50_6

]]></Node>
<StgValue><ssdm name="sext_ln50_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:33 %add_ln50_7 = add i18 %select_ln50_6, i18 %select_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:34 %add_ln50_8 = add i19 %sext_ln50_6, i19 %sext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln50_8, i32 18

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %xor_ln50 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %and_ln50 = and i1 %tmp_58, i1 %xor_ln50

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %xor_ln50_6 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln50_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:40 %and_ln50_3 = and i1 %tmp_57, i1 %xor_ln50_6

]]></Node>
<StgValue><ssdm name="and_ln50_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %xor_ln50_7 = xor i1 %tmp_57, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="xor_ln50_7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %xor_ln50_8 = xor i1 %xor_ln50_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln50_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %or_ln50 = or i1 %and_ln50, i1 %xor_ln50_8

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:44 %select_ln50_7 = select i1 %xor_ln50_7, i18 131071, i18 %add_ln50_7

]]></Node>
<StgValue><ssdm name="select_ln50_7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:45 %select_ln50_8 = select i1 %and_ln50_3, i18 131072, i18 %add_ln50_7

]]></Node>
<StgValue><ssdm name="select_ln50_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:46 %agg_result_1 = select i1 %or_ln50, i18 %select_ln50_7, i18 %select_ln50_8

]]></Node>
<StgValue><ssdm name="agg_result_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="18">
<![CDATA[
entry_ifconv:47 %ret_ln45 = ret i18 %agg_result_1

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
