// Seed: 505958847
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_3 = id_2;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    input wand id_14
);
  assign id_13 = id_11;
  wire id_16;
  nor primCall (id_4, id_7, id_6, id_5);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
