

================================================================
== Vivado HLS Report for 'RELU'
================================================================
* Date:           Mon Apr 11 23:40:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        backprop_1649738179_45301
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.417 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      184|      184| 1.840 us | 1.840 us |  184|  184|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop2   |      183|      183|        61|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dactivations4_01 = alloca double"   --->   Operation 63 'alloca' 'dactivations4_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i1"   --->   Operation 64 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i1"   --->   Operation 65 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dactivations3_02 = alloca double"   --->   Operation 66 'alloca' 'dactivations3_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dactivations_03 = alloca double"   --->   Operation 67 'alloca' 'dactivations_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i1"   --->   Operation 68 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dactivations_2_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %dactivations_2_read)" [../ML_in.cpp:35]   --->   Operation 69 'read' 'dactivations_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dactivations_1_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %dactivations_1_read)" [../ML_in.cpp:35]   --->   Operation 70 'read' 'dactivations_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dactivations_0_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %dactivations_0_read)" [../ML_in.cpp:35]   --->   Operation 71 'read' 'dactivations_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%activations_2_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %activations_2_read)" [../ML_in.cpp:35]   --->   Operation 72 'read' 'activations_2_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%activations_1_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %activations_1_read)" [../ML_in.cpp:35]   --->   Operation 73 'read' 'activations_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%activations_0_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %activations_0_read)" [../ML_in.cpp:35]   --->   Operation 74 'read' 'activations_0_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag3_0" [../ML_in.cpp:37]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 76 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag6_0" [../ML_in.cpp:37]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 77 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag_0" [../ML_in.cpp:37]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "br label %1" [../ML_in.cpp:37]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%activations_0_0 = phi double [ %activations_0_read_3, %0 ], [ %activations_0_1, %branch3 ]" [../ML_in.cpp:35]   --->   Operation 79 'phi' 'activations_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%activations_1_0 = phi double [ %activations_1_read_3, %0 ], [ %activations_1_1, %branch3 ]" [../ML_in.cpp:35]   --->   Operation 80 'phi' 'activations_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%activations_2_0 = phi double [ %activations_2_read_3, %0 ], [ %activations_2_1, %branch3 ]" [../ML_in.cpp:35]   --->   Operation 81 'phi' 'activations_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %branch3 ]"   --->   Operation 82 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.50ns)   --->   "%icmp_ln37 = icmp eq i2 %i_0, -1" [../ML_in.cpp:37]   --->   Operation 84 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.63ns)   --->   "%i = add i2 %i_0, 1" [../ML_in.cpp:37]   --->   Operation 85 'add' 'i' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %3, label %2" [../ML_in.cpp:37]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.35ns)   --->   "%tmp_s = call double @_ssdm_op_Mux.ap_auto.3double.i2(double %activations_0_0, double %activations_1_0, double %activations_2_0, i2 %i_0)" [../ML_in.cpp:38]   --->   Operation 87 'mux' 'tmp_s' <Predicate = (!icmp_ln37)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%dactivations4_01_loa = load double* %dactivations4_01" [../ML_in.cpp:41]   --->   Operation 88 'load' 'dactivations4_01_loa' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1* %write_flag_0" [../ML_in.cpp:41]   --->   Operation 89 'load' 'write_flag_0_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1* %write_flag6_0" [../ML_in.cpp:41]   --->   Operation 90 'load' 'write_flag6_0_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%dactivations3_02_loa = load double* %dactivations3_02" [../ML_in.cpp:41]   --->   Operation 91 'load' 'dactivations3_02_loa' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%dactivations_03_load = load double* %dactivations_03" [../ML_in.cpp:41]   --->   Operation 92 'load' 'dactivations_03_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1* %write_flag3_0" [../ML_in.cpp:41]   --->   Operation 93 'load' 'write_flag3_0_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.17ns)   --->   "%select_ln41 = select i1 %write_flag_0_load, double %dactivations_03_load, double %dactivations_0_read_2" [../ML_in.cpp:41]   --->   Operation 94 'select' 'select_ln41' <Predicate = (icmp_ln37)> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.17ns)   --->   "%select_ln41_64 = select i1 %write_flag3_0_load, double %dactivations3_02_loa, double %dactivations_1_read_2" [../ML_in.cpp:41]   --->   Operation 95 'select' 'select_ln41_64' <Predicate = (icmp_ln37)> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.17ns)   --->   "%select_ln41_65 = select i1 %write_flag6_0_load, double %dactivations4_01_loa, double %dactivations_2_read_2" [../ML_in.cpp:41]   --->   Operation 96 'select' 'select_ln41_65' <Predicate = (icmp_ln37)> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv = insertvalue { double, double, double, double, double, double } undef, double %select_ln41, 0" [../ML_in.cpp:41]   --->   Operation 97 'insertvalue' 'mrv' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { double, double, double, double, double, double } %mrv, double %select_ln41_64, 1" [../ML_in.cpp:41]   --->   Operation 98 'insertvalue' 'mrv_14' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { double, double, double, double, double, double } %mrv_14, double %select_ln41_65, 2" [../ML_in.cpp:41]   --->   Operation 99 'insertvalue' 'mrv_25' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { double, double, double, double, double, double } %mrv_25, double %activations_0_0, 3" [../ML_in.cpp:41]   --->   Operation 100 'insertvalue' 'mrv_3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { double, double, double, double, double, double } %mrv_3, double %activations_1_0, 4" [../ML_in.cpp:41]   --->   Operation 101 'insertvalue' 'mrv_4' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { double, double, double, double, double, double } %mrv_4, double %activations_2_0, 5" [../ML_in.cpp:41]   --->   Operation 102 'insertvalue' 'mrv_5' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "ret { double, double, double, double, double, double } %mrv_5" [../ML_in.cpp:41]   --->   Operation 103 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.51>
ST_3 : Operation 104 [5/5] (7.51ns)   --->   "%tmp = fsub double 1.000000e+00, %tmp_s" [../ML_in.cpp:38]   --->   Operation 104 'dsub' 'tmp' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.51>
ST_4 : Operation 105 [4/5] (7.51ns)   --->   "%tmp = fsub double 1.000000e+00, %tmp_s" [../ML_in.cpp:38]   --->   Operation 105 'dsub' 'tmp' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.51>
ST_5 : Operation 106 [3/5] (7.51ns)   --->   "%tmp = fsub double 1.000000e+00, %tmp_s" [../ML_in.cpp:38]   --->   Operation 106 'dsub' 'tmp' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.51>
ST_6 : Operation 107 [2/5] (7.51ns)   --->   "%tmp = fsub double 1.000000e+00, %tmp_s" [../ML_in.cpp:38]   --->   Operation 107 'dsub' 'tmp' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.51>
ST_7 : Operation 108 [1/5] (7.51ns)   --->   "%tmp = fsub double 1.000000e+00, %tmp_s" [../ML_in.cpp:38]   --->   Operation 108 'dsub' 'tmp' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 109 [5/5] (8.41ns)   --->   "%dactivations = fmul double %tmp_s, %tmp" [../ML_in.cpp:38]   --->   Operation 109 'dmul' 'dactivations' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 110 [4/5] (8.41ns)   --->   "%dactivations = fmul double %tmp_s, %tmp" [../ML_in.cpp:38]   --->   Operation 110 'dmul' 'dactivations' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 111 [3/5] (8.41ns)   --->   "%dactivations = fmul double %tmp_s, %tmp" [../ML_in.cpp:38]   --->   Operation 111 'dmul' 'dactivations' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 112 [2/5] (8.41ns)   --->   "%dactivations = fmul double %tmp_s, %tmp" [../ML_in.cpp:38]   --->   Operation 112 'dmul' 'dactivations' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [../ML_in.cpp:37]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/5] (8.41ns)   --->   "%dactivations = fmul double %tmp_s, %tmp" [../ML_in.cpp:38]   --->   Operation 114 'dmul' 'dactivations' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.98ns)   --->   "switch i2 %i_0, label %branch5 [
    i2 0, label %.branch3_crit_edge
    i2 1, label %branch4
  ]" [../ML_in.cpp:38]   --->   Operation 115 'switch' <Predicate = true> <Delay = 0.98>
ST_12 : Operation 116 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag3_0" [../ML_in.cpp:38]   --->   Operation 116 'store' <Predicate = (i_0 == 1)> <Delay = 0.46>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "store double %dactivations, double* %dactivations3_02" [../ML_in.cpp:38]   --->   Operation 117 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch3" [../ML_in.cpp:38]   --->   Operation 118 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "store double %dactivations, double* %dactivations_03" [../ML_in.cpp:38]   --->   Operation 119 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag_0" [../ML_in.cpp:38]   --->   Operation 120 'store' <Predicate = (i_0 == 0)> <Delay = 0.46>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %branch3" [../ML_in.cpp:38]   --->   Operation 121 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag6_0" [../ML_in.cpp:38]   --->   Operation 122 'store' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.46>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "store double %dactivations, double* %dactivations4_01" [../ML_in.cpp:38]   --->   Operation 123 'store' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch3" [../ML_in.cpp:38]   --->   Operation 124 'br' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast double %tmp_s to i64" [../ML_in.cpp:39]   --->   Operation 125 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.80ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, -9223372036854775808" [../ML_in.cpp:39]   --->   Operation 126 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i64 %xor_ln39 to double" [../ML_in.cpp:39]   --->   Operation 127 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [15/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 128 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.55>
ST_13 : Operation 129 [14/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 129 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.55>
ST_14 : Operation 130 [13/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 130 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.55>
ST_15 : Operation 131 [12/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 131 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.55>
ST_16 : Operation 132 [11/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 132 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.55>
ST_17 : Operation 133 [10/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 133 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.55>
ST_18 : Operation 134 [9/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 134 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.55>
ST_19 : Operation 135 [8/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 135 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.55>
ST_20 : Operation 136 [7/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 136 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.55>
ST_21 : Operation 137 [6/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 137 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.55>
ST_22 : Operation 138 [5/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 138 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.55>
ST_23 : Operation 139 [4/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 139 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.55>
ST_24 : Operation 140 [3/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 140 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.55>
ST_25 : Operation 141 [2/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 141 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.55>
ST_26 : Operation 142 [1/15] (7.55ns)   --->   "%tmp_3 = call double @llvm.exp.f64(double %bitcast_ln39_2)" [../ML_in.cpp:39]   --->   Operation 142 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.51>
ST_27 : Operation 143 [5/5] (7.51ns)   --->   "%tmp_4 = fadd double %tmp_3, 1.000000e+00" [../ML_in.cpp:39]   --->   Operation 143 'dadd' 'tmp_4' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.51>
ST_28 : Operation 144 [4/5] (7.51ns)   --->   "%tmp_4 = fadd double %tmp_3, 1.000000e+00" [../ML_in.cpp:39]   --->   Operation 144 'dadd' 'tmp_4' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.51>
ST_29 : Operation 145 [3/5] (7.51ns)   --->   "%tmp_4 = fadd double %tmp_3, 1.000000e+00" [../ML_in.cpp:39]   --->   Operation 145 'dadd' 'tmp_4' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.51>
ST_30 : Operation 146 [2/5] (7.51ns)   --->   "%tmp_4 = fadd double %tmp_3, 1.000000e+00" [../ML_in.cpp:39]   --->   Operation 146 'dadd' 'tmp_4' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.51>
ST_31 : Operation 147 [1/5] (7.51ns)   --->   "%tmp_4 = fadd double %tmp_3, 1.000000e+00" [../ML_in.cpp:39]   --->   Operation 147 'dadd' 'tmp_4' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.77>
ST_32 : Operation 148 [31/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 148 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.77>
ST_33 : Operation 149 [30/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 149 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.77>
ST_34 : Operation 150 [29/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 150 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.77>
ST_35 : Operation 151 [28/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 151 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.77>
ST_36 : Operation 152 [27/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 152 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.77>
ST_37 : Operation 153 [26/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 153 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.77>
ST_38 : Operation 154 [25/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 154 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.77>
ST_39 : Operation 155 [24/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 155 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.77>
ST_40 : Operation 156 [23/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 156 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.77>
ST_41 : Operation 157 [22/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 157 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.77>
ST_42 : Operation 158 [21/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 158 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.77>
ST_43 : Operation 159 [20/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 159 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.77>
ST_44 : Operation 160 [19/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 160 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 161 [18/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 161 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 162 [17/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 162 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 163 [16/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 163 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 164 [15/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 164 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 165 [14/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 165 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.77>
ST_50 : Operation 166 [13/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 166 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.77>
ST_51 : Operation 167 [12/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 167 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.77>
ST_52 : Operation 168 [11/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 168 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 169 [10/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 169 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.77>
ST_54 : Operation 170 [9/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 170 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 171 [8/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 171 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 172 [7/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 172 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 173 [6/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 173 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 174 [5/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 174 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 175 [4/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 175 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 176 [3/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 176 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 177 [2/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 177 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.95>
ST_62 : Operation 178 [1/31] (6.77ns)   --->   "%tmp_5 = fdiv double 1.000000e+00, %tmp_4" [../ML_in.cpp:39]   --->   Operation 178 'ddiv' 'tmp_5' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 179 [1/1] (0.50ns)   --->   "%icmp_ln39 = icmp eq i2 %i_0, 0" [../ML_in.cpp:39]   --->   Operation 179 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node activations_2_1)   --->   "%select_ln39 = select i1 %icmp_ln39, double %activations_2_0, double %tmp_5" [../ML_in.cpp:39]   --->   Operation 180 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 181 [1/1] (0.50ns)   --->   "%icmp_ln39_63 = icmp eq i2 %i_0, 1" [../ML_in.cpp:39]   --->   Operation 181 'icmp' 'icmp_ln39_63' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 182 [1/1] (1.17ns) (out node of the LUT)   --->   "%activations_2_1 = select i1 %icmp_ln39_63, double %activations_2_0, double %select_ln39" [../ML_in.cpp:39]   --->   Operation 182 'select' 'activations_2_1' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 183 [1/1] (1.17ns)   --->   "%activations_1_1 = select i1 %icmp_ln39_63, double %tmp_5, double %activations_1_0" [../ML_in.cpp:39]   --->   Operation 183 'select' 'activations_1_1' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node activations_0_1)   --->   "%select_ln39_2015 = select i1 %icmp_ln39, double %tmp_5, double %activations_0_0" [../ML_in.cpp:39]   --->   Operation 184 'select' 'select_ln39_2015' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 185 [1/1] (1.17ns) (out node of the LUT)   --->   "%activations_0_1 = select i1 %icmp_ln39_63, double %activations_0_0, double %select_ln39_2015" [../ML_in.cpp:39]   --->   Operation 185 'select' 'activations_0_1' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 186 [1/1] (0.00ns)   --->   "br label %1" [../ML_in.cpp:37]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	'alloca' operation ('write_flag_0') [8]  (0 ns)
	'store' operation ('store_ln37', ../ML_in.cpp:37) of constant 0 on local variable 'write_flag_0' [21]  (0.466 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('activations_0_0', ../ML_in.cpp:35) with incoming values : ('activations[0]', ../ML_in.cpp:35) ('activations_0_1', ../ML_in.cpp:39) [24]  (0 ns)
	'mux' operation ('tmp_s', ../ML_in.cpp:38) [34]  (1.36 ns)

 <State 3>: 7.52ns
The critical path consists of the following:
	'dsub' operation ('tmp', ../ML_in.cpp:38) [35]  (7.52 ns)

 <State 4>: 7.52ns
The critical path consists of the following:
	'dsub' operation ('tmp', ../ML_in.cpp:38) [35]  (7.52 ns)

 <State 5>: 7.52ns
The critical path consists of the following:
	'dsub' operation ('tmp', ../ML_in.cpp:38) [35]  (7.52 ns)

 <State 6>: 7.52ns
The critical path consists of the following:
	'dsub' operation ('tmp', ../ML_in.cpp:38) [35]  (7.52 ns)

 <State 7>: 7.52ns
The critical path consists of the following:
	'dsub' operation ('tmp', ../ML_in.cpp:38) [35]  (7.52 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('dactivations', ../ML_in.cpp:38) [36]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('dactivations', ../ML_in.cpp:38) [36]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('dactivations', ../ML_in.cpp:38) [36]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('dactivations', ../ML_in.cpp:38) [36]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('dactivations', ../ML_in.cpp:38) [36]  (8.42 ns)
	'store' operation ('store_ln38', ../ML_in.cpp:38) of variable 'dactivations', ../ML_in.cpp:38 on local variable 'dactivations_03' [43]  (0 ns)

 <State 13>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 14>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 15>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 16>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 17>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 18>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 19>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 20>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 21>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 22>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 23>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 24>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 25>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 26>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../ML_in.cpp:39) [54]  (7.56 ns)

 <State 27>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('tmp_4', ../ML_in.cpp:39) [55]  (7.52 ns)

 <State 28>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('tmp_4', ../ML_in.cpp:39) [55]  (7.52 ns)

 <State 29>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('tmp_4', ../ML_in.cpp:39) [55]  (7.52 ns)

 <State 30>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('tmp_4', ../ML_in.cpp:39) [55]  (7.52 ns)

 <State 31>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('tmp_4', ../ML_in.cpp:39) [55]  (7.52 ns)

 <State 32>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 33>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 34>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 35>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 36>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 37>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 38>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 39>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 40>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 41>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 42>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 43>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 44>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 45>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 46>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 47>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 48>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 49>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 50>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 51>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 52>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 53>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 54>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 55>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 56>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 57>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 58>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 59>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 60>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 61>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)

 <State 62>: 7.95ns
The critical path consists of the following:
	'ddiv' operation ('tmp_5', ../ML_in.cpp:39) [56]  (6.78 ns)
	'select' operation ('select_ln39', ../ML_in.cpp:39) [58]  (0 ns)
	'select' operation ('activations_2_1', ../ML_in.cpp:39) [60]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
