Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2edafad895774dd09c2347e8850cd8a1 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_tb_behav xil_defaultlib.top_sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_COUNT [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:74]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_0_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:75]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_1_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:76]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_2_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:77]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_3_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:78]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_4_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:79]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_5_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:80]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_6_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:81]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_7_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:82]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_8_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:83]
WARNING: [VRFC 10-2534] module sim_stim_general_ip does not have a parameter named DATA_9_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:84]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_COUNT [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:107]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_0_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:108]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_1_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:109]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_2_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:110]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_3_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:111]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_4_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:112]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_5_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:113]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_6_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:114]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_7_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:115]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_8_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:116]
WARNING: [VRFC 10-2534] module sim_checker_general_ip does not have a parameter named DATA_9_WIDTH [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_data0 [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_data3 [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:92]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_axis_valid [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_axis_data0 [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 1 for port s_axis_data1 [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_axis_data3 [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:127]
WARNING: [VRFC 10-1783] select index 3 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:148]
WARNING: [VRFC 10-1783] select index 4 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:149]
WARNING: [VRFC 10-1783] select index 5 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:150]
WARNING: [VRFC 10-1783] select index 6 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:151]
WARNING: [VRFC 10-1783] select index 7 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:152]
WARNING: [VRFC 10-1783] select index 8 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:153]
WARNING: [VRFC 10-1783] select index 9 into r_check_result is out of bounds [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_stim_general(DATA_COUNT=4,FI...
Compiling module xil_defaultlib.sim_stim_general_ip
Compiling module xil_defaultlib.sim_checker_general(DATA_COUNT=3...
Compiling module xil_defaultlib.sim_checker_general_ip
Compiling module xil_defaultlib.pifo_calendar_atom_v0_4(RANK_END...
Compiling module xil_defaultlib.pifo_calendar_demo(PIFO_CALENDAR...
Compiling module xil_defaultlib.top_sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_tb_behav
