INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.srcs/sources_1/new/dataGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_clk_wiz_0_1/hdmi_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_clk_wiz_0_1/hdmi_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/sim/hdmi_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_xlconstant_0_0/sim/hdmi_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_dataGen_0_0/sim/hdmi_dataGen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_dataGen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/sim/hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_util_vector_logic_0_0/sim/hdmi_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmiAxi/hdmiAxi/hdmiAxi.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_wrapper
