########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

PROJECT := svec_wr_d3s.xise
ISE_CRAP := *.b svec_top_summary.html *.tcl svec_top.bld svec_top.cmd_log *.drc svec_top.lso *.ncd svec_top.ngc svec_top.ngd svec_top.ngr svec_top.pad svec_top.par svec_top.pcf svec_top.prj svec_top.ptwx svec_top.stx svec_top.syr svec_top.twr svec_top.twx svec_top.gise $(PROJECT).gise svec_top.bgn svec_top.unroutes svec_top.ut svec_top.xpi svec_top.xst svec_top_bitgen.xwbt svec_top_envsettings.html svec_top_guide.ncd svec_top_map.map svec_top_map.mrp svec_top_map.ncd svec_top_map.ngm svec_top_map.xrpt svec_top_ngdbuild.xrpt svec_top_pad.csv svec_top_pad.txt svec_top_par.xrpt svec_top_summary.xml svec_top_usage.xml svec_top_xst.xrpt usage_statistics_webtalk.html par_usage_statistics.html webtalk.log webtalk_pn.xml run.tcl

#target for performing local synthesis
local: syn_pre_cmd check_tool generate_tcl synthesis syn_post_cmd

generate_tcl:
		echo "project open $(PROJECT)" > run.tcl
		echo "process run {Synthesize - XST}" >> run.tcl
		echo "process run {Translate}" >> run.tcl
		echo "process run {Map}" >> run.tcl
		echo "process run {Place & Route}" >> run.tcl
		echo "process run {Generate Programming File}" >> run.tcl

synthesis:
		/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xtclsh run.tcl

check_tool:
		

syn_post_cmd:
		

syn_pre_cmd:
		

#target for cleaning all intermediate stuff
clean:
		rm -f $(ISE_CRAP)
		rm -rf xst xlnx_auto_*_xdb iseconfig _xmsgs _ngo

#target for cleaning final files
mrproper:
		rm -f *.bit *.bin *.mcs

.PHONY: mrproper clean syn_pre_cmd syn_post_cmd synthesis local check_tool

USER:=$(HDLMAKE_RSYNTH_USER)# take the value from the environment
SERVER:=$(HDLMAKE_RSYNTH_SERVER)# take the value from the environment
ISE_PATH:=$(HDLMAKE_RSYNTH_ISE_PATH)
R_NAME:=twl/svec_wr_d3s
PORT:=22

__test_for_remote_synthesis_variables:
ifeq (x$(USER),x)
	@echo "Remote synthesis user is not set. You can set it by editing variable USER in the makefile or setting env. variable HDLMAKE_RSYNTH_USER." && false
endif
ifeq (x$(SERVER),x)
	@echo "Remote synthesis server is not set. You can set it by editing variable SERVER in the makefile or setting env. variable HDLMAKE_RSYNTH_SERVER." && false
endif
ifeq (x$(ISE_PATH),x)
	@echo "Remote synthesis server is not set. You can set it by editing variable ISE_PATH in the makefile or setting env. variable HDLMAKE_RSYNTH_ISE_PATH." && false
endif

CWD := $(shell pwd)

FILES := ../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd \
../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd \
../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_framer.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd \
../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd \
../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd \
../../../rtl/wr_d3s_adc/d3s_acq_buffer.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v \
../../../rtl/wr_d3s_adc/d3s_acq_buffer_wbgen2_pkg.vhd \
../../../top/svec/node_template/svec_node_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd \
../../../rtl/wr_d3s_adc/wr_d3s_adc_wb.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/lm32_multiplier.v \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_host.vhd \
../../../rtl/wr_d3s/wb/dds_wbgen2_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd \
../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd \
../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd \
../../../rtl/wrnc/cpu/wrn_cpu_csr_wb.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/xwb_xil_multiboot.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd \
../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd \
../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Funct_Match.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/spartan6/jtag_tap.v \
../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_bus.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6.vhd \
../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd \
../../../top/svec/wr_d3s_adc_test/svec_top.ucf \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v \
../../../rtl/wr_d3s_adc/wr_d3s_adc.vhd \
../../../rtl/wr_d3s_adc/d3s_lut.v \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/xvme64x_core.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd \
../../../rtl/wrnc/smem/wrn_shared_mem.vhd \
../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd \
../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd \
../../../rtl/serdes-tdc/core/stdc_wbgen2_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd \
../../../rtl/wr_d3s_adc/wr_d3s_adc_slave_wbgen2_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd \
../../../ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/multiboot_regs.vhd \
../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wb_skidpad.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wrc_dpram.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v \
../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd \
../../../rtl/wrnc/mqueue/wrn_eb_cycle_gen.vhd \
../../../top/svec/node_template/bicolor_led_ctrl.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/xvme64x_core_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Access_Decode.vhd \
../../../rtl/wr_d3s_adc/dc_block/dc_block.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd \
../../../rtl/wrnc/cpu/wrn_cpu_lr_wb.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd \
svec_wr_d3s.xise \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/spi_master.vhd \
../../../rtl/wrnc/wr_node_core.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd \
../../../ip_cores/general-cores/modules/genrams/generic/inferred_sync_fifo.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd \
../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd \
../../../rtl/wrnc/cpu/wrn_cpu_cb.vhd \
../../../rtl/wr_d3s_adc/d3s_acq_buffer_wb.vhd \
../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CRAM.vhd \
../../../rtl/wr_d3s_adc/coregen/cordic_v4_0.ngc \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME64xCore_Top.vhd \
../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd \
../../../ip_cores/general-cores/modules/genrams/generic/generic_shiftreg_fifo.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd \
../../../rtl/wr_d3s/dds_core/dds_single_channel.v \
../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd \
../../../rtl/wr_d3s/dds_core/dds_stage.v \
../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd \
../../../rtl/wrnc/wr_node_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd \
../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd \
../../../rtl/wr_d3s/wr_d3s_core.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CSR_pack.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd \
../../../rtl/wr_d3s_adc/coregen/fir_compiler_v5_0.ngc \
../../../ip_cores/general-cores/modules/genrams/generic/inferred_async_fifo.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Wb_master.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd \
../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd \
../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd \
../../../ip_cores/general-cores/modules/common/gc_reset.vhd \
../../../rtl/wr_d3s_adc/d3s_phase_decoder.vhd \
../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd \
../../../rtl/wr_d3s_adc/gc_delay_line.vhd \
../../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd \
../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd \
../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd \
run.tcl \
../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_channel.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd \
../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd \
../../../top/svec/wr_d3s_adc_test/synthesis_descriptor.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v \
../../../rtl/wr_d3s_adc/dc_block/MovingAvg.vhd \
../../../rtl/wr_d3s/misc/max5870_serializer.vhd \
../../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_bangbang_pd.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd \
../../../rtl/serdes-tdc/core/stdc_fifo.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_IRQ_Controller.vhd \
../../../top/svec/wr_d3s_adc_test/svec_top.vhd \
../../../rtl/serdes-tdc/core/stdc_wb_slave.vhd \
../../../rtl/wr_d3s_adc/adc_serdes.vhd \
../../../rtl/wr_d3s_adc/dc_block/vector_fifo.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd \
../../../rtl/wr_d3s/misc/ad7980_if.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v \
../../../rtl/wr_d3s_adc/wr_d3s_adc_slave.vhd \
../../../top/svec/node_template/svec_node_template.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd \
../../../ip_cores/general-cores/modules/common/matrix_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_xilinx_pkg.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd \
../../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_SharedComps.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v \
../../../rtl/wr_d3s/dds_core/lut_init.v \
../../../ip_cores/wr-cores/modules/wrc_core/wb_reset.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd \
../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_swapper.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd \
../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6.vhd \
../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd \
../../../ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd \
../../../rtl/wr_d3s/misc/ad7980_spi_master.vhd \
../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd \
../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd \
../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd \
../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd \
../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v \
../../../ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd \
../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Init.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd \
../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd \
../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_etherbone_output.vhd \
../../../top/svec/node_template/bicolor_led_ctrl_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v \
../../../ip_cores/general-cores/platform/xilinx/wb_xil_multiboot/multiboot_fsm.vhd \
../../../rtl/TrevGen/wb/TrevGen_wbgen2_pkg.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtx_reset.vhd \
../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd \
../../../rtl/serdes-tdc/core/stdc.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile.vhd \
../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd \
../../../rtl/wrnc/wb_remapper.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd \
../../../rtl/wrnc/wr_node_core_with_etherbone.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd \
../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CR_CSR_Space.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_Am_Match.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/VME_CR_pack.vhd \
../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd \
../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_wb_if.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v \
../../../rtl/wrnc/cpu/wrn_cpu_lr_wbgen2_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd \
../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd \
../../../rtl/wrnc/cpu/wrn_lm32_wrapper.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_irq_unit.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd \
../../../rtl/TrevGen/core/TrevGen_Module.vhd \
../../../ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_remote.vhd \
../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd \
../../../rtl/wrnc/cpu/wrn_private_pkg.vhd \
../../../rtl/TrevGen/wb/TrevGen_wb_slave.vhd \
../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd \
../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd \
../../../rtl/wr_d3s/dds_core/dds_quad_channel.v \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd \
../../../ip_cores/vme64x-core/hdl/vme64x-core/rtl/vme64x_pack.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd \
../../../rtl/wr_d3s/misc/cic_1024x.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_flags.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd \
../../../rtl/wr_d3s_adc/d3s_upsample.v \
../../../rtl/wrnc/mqueue/wrn_mqueue_slot.vhd \
../../../ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd \
../../../rtl/wr_d3s_adc/d3s_phase_encoder.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_pkg.vhd \
../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd \
../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_register_link.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd \
../../../rtl/wrnc/mqueue/wrn_mqueue_wishbone_slave.vhd \
../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd \
../../../rtl/wr_d3s_adc/coregen/cordic_v4_0.vhd \
../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_channel.vhd \
../../../rtl/wrnc/cpu/wrn_cpu_csr_wbgen2_pkg.vhd \
../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd \
../../../rtl/wr_d3s/wb/dds_wb_slave.vhd \
../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd \
../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd \
../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd \
../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v \
../../../rtl/wr_d3s_adc/wr_d3s_adc_wbgen2_pkg.vhd \
../../../rtl/serdes-tdc/core/stdc_hostif.vhd \
../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd \
../../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd \
../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd \
../../../rtl/wr_d3s_adc/coregen/fir_compiler_v5_0.vhd \
../../../rtl/wr_d3s_adc/wr_d3s_adc_slave_wb.vhd \
../../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd \
../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd \
../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd \
../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd \
../../../rtl/wrnc/cpu/wrn_cpu_iram.vhd \
../../../ip_cores/wr-cores/modules/wr_eca/eca_gpio_channel.vhd \
../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd \
../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd \
../../../ip_cores/general-cores/modules/common/gc_moving_average.vhd

#target for running synthesis in the remote location
remote: __test_for_remote_synthesis_variables generate_tcl __send __do_synthesis
__send_back: __do_synthesis
__do_synthesis: __send
__send: __test_for_remote_synthesis_variables

__send:
		ssh $(USER)@$(SERVER) 'mkdir -p $(R_NAME)'
		rsync -e 'ssh -p $(PORT)' -Ravl $(foreach file, $(FILES), $(shell readlink -f $(file))) $(USER)@$(SERVER):$(R_NAME)

__do_synthesis:
ifeq (x$(HDLMAKE_RSYNTH_USE_SCREEN), x1)
		ssh -t $(USER)@$(SERVER) 'screen bash -c "cd $(R_NAME)$(CWD) && $(HDLMAKE_RSYNTH_ISE_PATH)/xtclsh run.tcl"'
else
		ssh $(USER)@$(SERVER) 'cd $(R_NAME)$(CWD) && $(HDLMAKE_RSYNTH_ISE_PATH)/xtclsh run.tcl'
endif


sync: 
		cd .. && rsync -av $(USER)@$(SERVER):$(R_NAME)/$(CWD) . && cd $(CWD)

#target for removing stuff from the remote location
cleanremote:
		ssh $(USER)@$(SERVER) 'rm -rf $(R_NAME)'

