0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/Binary_to_BCD.v,1728598063,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/Display_Controller.v,,Binary_to_BCD,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/Display_Controller.v,1728606095,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/controller.v,,Display_Controller,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/controller.v,1728613879,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/half_sec_gen.v,,controller,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/half_sec_gen.v,1728602548,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/input_handler.v,,half_sec_gen,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/input_handler.v,1728613842,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/output_handler.v,,clock_div;debounce;input_handler;my_dff,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/output_handler.v,1728605834,verilog,,C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/system.v,,output_handler,,,,,,,,
C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab4/Lab4.srcs/sources_1/new/system.v,1728605511,verilog,,,,system,,,,,,,,
