{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548853630287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548853630294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 15:07:09 2019 " "Processing started: Wed Jan 30 15:07:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548853630294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853630294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853630294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548853631151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548853631151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/four_mult_add/alt_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/labs/four_mult_add/alt_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mult " "Found entity 1: alt_mult" {  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853647431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/nco_sin_gen/nco_sin_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/labs/nco_sin_gen/nco_sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_sin_gen " "Found entity 1: nco_sin_gen" {  } { { "../nco_sin_gen/nco_sin_gen.v" "" { Text "E:/fpga/labs/nco_sin_gen/nco_sin_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853647434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/four_mult_add/fir.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/labs/four_mult_add/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647438 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_with_delay " "Found entity 2: mult_add_with_delay" {  } { { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853647438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853647442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor " "Found entity 1: convertor" {  } { { "convertor.v" "" { Text "E:/fpga/labs/fir_full/convertor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853647445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853647445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548853647596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 top.v(50) " "Verilog HDL assignment warning at top.v(50): truncated value with size 32 to match size of target (14)" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548853647600 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.data_a 0 top.v(16) " "Net \"sine_rom.data_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548853647601 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.waddr_a 0 top.v(16) " "Net \"sine_rom.waddr_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548853647601 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt\[24..16\] 0 top.v(17) " "Net \"cnt\[24..16\]\" at top.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548853647601 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.we_a 0 top.v(16) " "Net \"sine_rom.we_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548853647601 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_inst " "Elaborating entity \"fir\" for hierarchy \"fir:fir_inst\"" {  } { { "top.v" "fir_inst" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853647602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[1\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mult fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0 " "Elaborating entity \"alt_mult\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\"" {  } { { "../four_mult_add/fir.v" "alt_mult0" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../four_mult_add/alt_mult.v" "ALTMULT_ADD_component" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR3 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR3 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR3 " "Parameter \"chainout_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder YES " "Parameter \"chainout_adder\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register CLOCK0 " "Parameter \"chainout_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR3 " "Parameter \"input_aclr_a0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR3 " "Parameter \"input_aclr_a1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR3 " "Parameter \"input_aclr_a2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR3 " "Parameter \"input_aclr_a3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR3 " "Parameter \"input_aclr_b0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR3 " "Parameter \"input_aclr_b1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR3 " "Parameter \"input_aclr_b2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR3 " "Parameter \"input_aclr_b3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 SCANA " "Parameter \"input_source_a1\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 SCANA " "Parameter \"input_source_a2\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 SCANA " "Parameter \"input_source_a3\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR3 " "Parameter \"multiplier_aclr0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR3 " "Parameter \"multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR3 " "Parameter \"multiplier_aclr2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR3 " "Parameter \"multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 4 " "Parameter \"number_of_multipliers\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR3 " "Parameter \"signed_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR3 " "Parameter \"signed_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR3 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR3 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 44 " "Parameter \"width_chainin\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 44 " "Parameter \"width_result\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR3 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register CLOCK0 " "Parameter \"zero_chainout_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR3 " "Parameter \"zero_loopback_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR3 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR3 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853654400 ""}  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548853654400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_jan6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_jan6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_jan6 " "Found entity 1: mult_add_jan6" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853654478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853654478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_jan6 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated " "Elaborating entity \"mult_add_jan6\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[2\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[3\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[4\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[5\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[6\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[7\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[8\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[9\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[10\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853654991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[11\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[12\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[13\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[14\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[15\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[16\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[17\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[18\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[19\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[20\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[21\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[22\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[23\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[24\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[25\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853655941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[26\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[27\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[28\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[29\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[30\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[31\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[32\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853656385 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_MRAM" "sine_rom_rtl_0 " "Inferred RAM node \"sine_rom_rtl_0\" from synchronous design logic.  The RAM node maps into an M-RAM that powers up into an unknown state" {  } {  } 0 276026 "Inferred RAM node \"%1!s!\" from synchronous design logic.  The RAM node maps into an M-RAM that powers up into an unknown state" 0 0 "Analysis & Synthesis" 0 -1 1548853658821 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sine_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sine_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fir.ram0_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/fir.ram0_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548853659322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548853659322 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548853659322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sine_rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sine_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853659423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sine_rom_rtl_0 " "Instantiated megafunction \"altsyncram:sine_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fir.ram0_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fir.ram0_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853659423 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548853659423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3g1 " "Found entity 1: altsyncram_v3g1" {  } { { "db/altsyncram_v3g1.tdf" "" { Text "E:/fpga/labs/fir_full/db/altsyncram_v3g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853659511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853659511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c5a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c5a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c5a " "Found entity 1: decode_c5a" {  } { { "db/decode_c5a.tdf" "" { Text "E:/fpga/labs/fir_full/db/decode_c5a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853659596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853659596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilb " "Found entity 1: mux_ilb" {  } { { "db/mux_ilb.tdf" "" { Text "E:/fpga/labs/fir_full/db/mux_ilb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548853659672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853659672 ""}
{ "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_OR_PARAMS" "32 " "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in 32 DSP block slices" { { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853660021 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548853660021 ""}  } {  } 0 270007 "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1548853660021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548853661323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548853664188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548853664188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548853664623 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548853664623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "540 " "Implemented 540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548853664623 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548853664623 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548853664623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548853664623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548853664771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 15:07:44 2019 " "Processing ended: Wed Jan 30 15:07:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548853664771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548853664771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548853664771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548853664771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1548853666827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548853666836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 15:07:45 2019 " "Processing started: Wed Jan 30 15:07:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548853666836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1548853666836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fir -c fir " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1548853666836 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1548853667063 ""}
{ "Info" "0" "" "Project  = fir" {  } {  } 0 0 "Project  = fir" 0 0 "Fitter" 0 0 1548853667064 ""}
{ "Info" "0" "" "Revision = fir" {  } {  } 0 0 "Revision = fir" 0 0 "Fitter" 0 0 1548853667064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1548853667367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1548853667367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"fir\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1548853667452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548853667565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548853667565 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1548853668544 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548853669064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548853669064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548853669064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548853669064 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1548853669064 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/labs/fir_full/" { { 0 { 0 ""} 0 18855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548853669068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1548853669068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1548853669070 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1548853669195 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "i_clk_to_dac i_clk_to_dac(n) " "Pin \"i_clk_to_dac\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"i_clk_to_dac(n)\"" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { i_clk_to_dac } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_to_dac" } { 0 "i_clk_to_dac(n)" } } } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpga/labs/fir_full/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { i_clk_to_dac(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1548853670990 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1548853670990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fir.sdc " "Synopsys Design Constraints File file not found: 'fir.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1548853672868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1548853672869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1548853672994 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1548853672994 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1548853672997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN AB6 (CLK10p)) " "Automatically promoted node i_clk~input (placed in PIN AB6 (CLK10p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548853673225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_clk_to_dac~output " "Destination node i_clk_to_dac~output" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpga/labs/fir_full/" { { 0 { 0 ""} 0 18833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548853673225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548853673225 ""}  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpga/labs/fir_full/" { { 0 { 0 ""} 0 18848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548853673225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1548853675595 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548853675597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548853675598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548853675652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548853675657 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1548853675659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1548853675660 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1548853675661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1548853676031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1548853676032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1548853676032 ""}
{ "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNELS_FOUND" "" "Design has one or more non clock differential I/O pins that do not connect to SERDES receiver or transmitter. Changes to this connectivity may affect fitting results" { { "Info" "IFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "i_clk_to_dac " "Non clock differential I/O pin i_clk_to_dac does not connect to any SERDES receiver or transmitter" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { i_clk_to_dac } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_to_dac" } } } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpga/labs/fir_full/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176100 "Non clock differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "Design Software" 0 -1 1548853676121 ""}  } {  } 0 176101 "Design has one or more non clock differential I/O pins that do not connect to SERDES receiver or transmitter. Changes to this connectivity may affect fitting results" 0 0 "Fitter" 0 -1 1548853676121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548853676367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1548853685578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548853686640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1548853686805 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1548853746724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:00 " "Fitter placement operations ending: elapsed time is 00:01:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548853746724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1548853748042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X84_Y60 X95_Y71 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X84_Y60 to location X95_Y71" {  } { { "loc" "" { Generic "E:/fpga/labs/fir_full/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X84_Y60 to location X95_Y71"} { { 12 { 0 ""} 84 60 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1548853759787 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1548853759787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1548853763194 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1548853763194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548853763198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.50 " "Total time spent on timing analysis during the Fitter is 7.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1548853767427 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 i_clk_to_dac " "D5 Delay Chain setting has changed from 0 to 1 on i_clk_to_dac." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1548853767453 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1548853767453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548853767464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548853768470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548853768652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548853769399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548853771969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/labs/fir_full/output_files/fir.fit.smsg " "Generated suppressed messages file E:/fpga/labs/fir_full/output_files/fir.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1548853774502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5816 " "Peak virtual memory: 5816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548853776920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 15:09:36 2019 " "Processing ended: Wed Jan 30 15:09:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548853776920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548853776920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548853776920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1548853776920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1548853778927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548853778933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 15:09:38 2019 " "Processing started: Wed Jan 30 15:09:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548853778933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1548853778933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fir -c fir " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1548853778933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1548853779805 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1548853788368 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1548853788888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548853791572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 15:09:51 2019 " "Processing ended: Wed Jan 30 15:09:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548853791572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548853791572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548853791572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1548853791572 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1548853792879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1548853794249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548853794257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 15:09:53 2019 " "Processing started: Wed Jan 30 15:09:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548853794257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1548853794257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fir -c fir " "Command: quartus_sta fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1548853794257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1548853794515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1548853795221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1548853795221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853795326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853795326 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fir.sdc " "Synopsys Design Constraints File file not found: 'fir.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1548853796991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853796992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1548853797015 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548853797015 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1548853797058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548853797058 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1548853797060 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1548853797130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1548853797578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1548853797578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.819 " "Worst-case setup slack is -3.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.819           -1125.341 i_clk  " "   -3.819           -1125.341 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853797603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 i_clk  " "    0.173               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853797668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853797683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853797694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.960 " "Worst-case minimum pulse width slack is -0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960           -3127.873 i_clk  " "   -0.960           -3127.873 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853797706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853797706 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548853797759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1548853797829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1548853799114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548853799680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1548853799850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1548853799850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.698 " "Worst-case setup slack is -3.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.698            -931.109 i_clk  " "   -3.698            -931.109 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853799859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 i_clk  " "    0.171               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853799918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853799918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853799994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853800007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.960 " "Worst-case minimum pulse width slack is -0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960           -3128.326 i_clk  " "   -0.960           -3128.326 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853800021 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548853800074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548853800747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1548853800795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1548853800795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.808 " "Worst-case setup slack is -2.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.808             -62.751 i_clk  " "   -2.808             -62.751 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853800803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 i_clk  " "    0.103               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853800868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853800878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1548853800899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.851 " "Worst-case minimum pulse width slack is -0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851             -87.575 i_clk  " "   -0.851             -87.575 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548853800910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548853800910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548853802117 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548853802117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548853802388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 15:10:02 2019 " "Processing ended: Wed Jan 30 15:10:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548853802388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548853802388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548853802388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1548853802388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1548853803298 ""}
