C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1   -part GW1N_4B  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synlog\report\FRE_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top_freq  -implementation  rev_1  -flow mapping  -multisrs  -ovm  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.vm   -autoconstraint  -freq 100.000   J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_prem.srd  -sap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.sap  -otap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.tap  -omap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.map  -devicelib  C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\syntmp\FRE.plg  -osyn  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.srm  -prjdir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\  -prjname  FRE  -log  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synlog\FRE_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4B -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\FRE_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top_freq -implementation rev_1 -flow mapping -multisrs -ovm ..\FRE.vm -autoconstraint -freq 100.000 ..\synwork\FRE_prem.srd -sap ..\FRE.sap -otap ..\FRE.tap -omap ..\FRE.map -devicelib C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v -ologparam FRE.plg -osyn ..\FRE.srm -prjdir ..\..\ -prjname FRE -log ..\synlog\FRE_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\FRE.vm|io:o|time:1594347497|size:73954|exec:0|csum:
file:..\synwork\FRE_prem.srd|io:i|time:1594347492|size:24069|exec:0|csum:34C4F80B9D15F0E7826E10E596B79E83
file:..\FRE.sap|io:o|time:1594347492|size:1452|exec:0|csum:
file:..\FRE.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\FRE.map|io:o|time:1594347498|size:28|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1569433952|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:FRE.plg|io:o|time:1594347498|size:1378|exec:0|csum:
file:..\FRE.srm|io:o|time:1594347496|size:11943|exec:0|csum:
file:..\synlog\FRE_fpga_mapper.srr|io:o|time:1594347498|size:58231|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1569429982|size:39923200|exec:1|csum:D32AC8F00088465E04798584717DB37D
