# basic building blocks
-F ${PWD}/../../intel-fpga-bbb/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt
-F ${PWD}/../../intel-fpga-bbb/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt

# dut
${PWD}/../../samples/${AFU}/hw/fir_pkg.sv

${PWD}/../../samples/${AFU}/hw/fir.sv
${PWD}/../../samples/${AFU}/hw/fir_csr.sv
${PWD}/../../samples/${AFU}/hw/fir_fifo.sv
${PWD}/../../samples/${AFU}/hw/fir_requestor.sv
${PWD}/../../samples/${AFU}/hw/ccip_std_afu.sv

