Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab -prj top-tb.prj -s top-tb_simulation_snapshot xil_defaultlib.top_tb 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/src/vhdl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/src/vhdl/i2c_configurator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_configurator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/remi/Documents/Etudes/S8/Embedded System Design/I2SCODEC/src/testbench/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.i2c_configurator [i2c_configurator_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top-tb_simulation_snapshot
