1423
a10_xcvr_atx_pll
avmm_address_lc
All
a10_xcvr_atx_pll
avmm_address_refclk
All
a10_xcvr_atx_pll
avmm_clk_lc
Scal
a10_xcvr_atx_pll
avmm_clk_refclk
Scal
a10_xcvr_atx_pll
avmm_read_lc
Scal
a10_xcvr_atx_pll
avmm_read_refclk
Scal
a10_xcvr_atx_pll
avmm_rstn_lc
Scal
a10_xcvr_atx_pll
avmm_rstn_refclk
Scal
a10_xcvr_atx_pll
avmm_write_lc
Scal
a10_xcvr_atx_pll
avmm_write_refclk
Scal
a10_xcvr_atx_pll
avmm_writedata_lc
All
a10_xcvr_atx_pll
avmm_writedata_refclk
All
a10_xcvr_atx_pll
avmmreaddata_lc
All
a10_xcvr_atx_pll
avmmreaddata_refclk
All
a10_xcvr_atx_pll
blockselect_lc
Scal
a10_xcvr_atx_pll
blockselect_refclk
Scal
a10_xcvr_atx_pll
refclk_mux_out
Scal
altera_jtag_control_signal_crosser
synchronized_raw_signal
Scal
altera_jtag_dc_streaming
jtag_clock_reset_n
Scal
altera_jtag_streaming
clock_sense_reset_n
Scal
altera_jtag_streaming
clock_sense_reset_n_sync
Scal
altera_jtag_streaming
clock_sensor
Scal
altera_jtag_streaming
clock_sensor_sync
Scal
altera_jtag_streaming
clock_to_sample_div2
Scal
altera_jtag_streaming
clock_to_sample_div2_sync
Scal
altera_jtag_streaming
reset_to_sample_sync
Scal
shiftreg_ctrl
sub_wire0
All
shiftreg_ctrl
sub_wire1
All
shiftreg_data
sub_wire0
All
shiftreg_data
sub_wire1
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.RX_312_TO_156.rx_312_to_156.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.RX_312_TO_156.rx_312_to_156.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.RX_STATUS_312_TO_156.rx_status_312_to_156.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.RX_STATUS_312_TO_156.rx_status_312_to_156.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.TX_156_TO_312.tx_156_to_312.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].dc_fifo_adapter_inst.TX_156_TO_312.tx_156_to_312.fifo_mem.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].gen_mon_inst.GEN.shiftreg_ctrl_inst.altshift_taps_component
sclr
Scal
tb_top.dut.CHANNEL[1].gen_mon_inst.GEN.shiftreg_data_inst.altshift_taps_component
sclr
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_blk_lock_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_blk_lock_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_clr_errblk_cnt_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_clr_errblk_cnt_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_diag_data_status_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_diag_data_status_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_frame_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_frame_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_clr_ber_count_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_clr_ber_count_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_crc32_err_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_crc32_err_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_pcsdirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_empty_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_del_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_del_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_insert_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_num_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_num_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_frame_lock_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_frame_lock_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_hi_ber_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_hi_ber_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_oflw_err_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_oflw_err_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pempty_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pfull_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pfull_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_rd_en_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_pcs_rx_clk_out_10g_txclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_pcs_rx_clk_out_10g_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_control_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_control_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_data_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_data_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_prbs_err_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_prbs_err_clr_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
rx_test_data
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_frame_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_pld_rst_n_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_bitslip_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_burst_en_exe_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_diag_status_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_empty_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_fifo_num_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_full_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_full_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_pempty_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_pfull_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_wordslip_exe_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_wordslip_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_pcs_tx_clk_out_10g_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_burst_en_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_control_lo_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_data_10g_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_data_lo_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_txclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_4_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_2_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_2_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_4_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_k1k2_flag_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_k1k2_flag_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_size_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_size_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_bitloc_rev_en_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_bitloc_rev_en_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_byte_rev_en_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_byte_rev_en_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_elecidle_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_lowlatency_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_lowlatency_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_encdt_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_encdt_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rmf_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rmf_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_g3_rx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_g3_rx_pld_rst_n_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxelecidle_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxpolarity_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxpolarity_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wa_boundary_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wrdisable_rx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wrdisable_rx_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_div_by_2_txclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_txclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_control_8g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_control_8g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_data_8g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_data_8g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_syncsm_en_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_syncsm_en_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
rm_fifo_partial_empty
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
rm_fifo_partial_full
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_1
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_1_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_2
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_2_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by4_1
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by4_1_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_2_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_4_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pld_clk_div_by_2_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pld_clk_div_by_4_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_empty_tx_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_empty_tx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_full_tx_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_full_tx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_g3_tx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_rddisable_tx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_tx_boundary_sel_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_pcs_tx_clk_out_8g_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_pcs_tx_clk_out_8g_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_tx_data_8g_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_tx_data_lo_8g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by2_1
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by2_1_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by4_1
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by4_1_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_clk
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_config
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_rdy
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_rdy_dly
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_pldif_interface_select
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
pma_tx_pma_syncp
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
sta_pma_hclk_by2
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_8g_ltr
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_pld_avmm1_request
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_pld_avmm2_request
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_refclk_dig_en
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_g3_scan_mode_n
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_8g_eidleinfersel_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_8g_eidleinfersel_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rx_div_by_2_rxclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rx_div_by_2_txclk_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rxclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_tx_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_rate_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_test_data_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs
blk_lockd_int
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs
skp_det_int
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_blk_lock_krfec_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_blk_lock_krfec_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_diag_data_status_krfec_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_diag_data_status_krfec_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_frame_krfec_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_frame_krfec_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
rx_test_data
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_10g_krfec_tx_frame_krfec_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_krfec_tx_alignment_plddirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_krfec_tx_alignment_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
pld_8g_rxpolarity_pipe3_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
rxd_ch
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
txd
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
dis_pc_byte
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_rx_det_pd
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txdeemph
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txmargin
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txswing
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
reset_pc_prts
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface
int_pmaif_g3_rcvd_clk
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface
prbs_err_lt
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
int_pldif_pmaif_rx_pld_clk
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_8g_wa_boundary_txclk_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_8g_wa_boundary_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_10g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_8g_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_rxclk_parallel_loopback_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_rxclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pcs_rx_clk_out_pcsdirect_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pma_rx_clk_out_10g_or_pcsdirect_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pma_rx_clk_out_8g_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pmaif_rx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pmaif_tx_pld_rst_n_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_polinv_rx_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_clk_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_control_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_control_pcsdirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_data_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_data_pcsdirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_done_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_done_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_clr_pcsdirect_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_clr_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_disprbs_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_pcsdirect_txclk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pma_rx_pma_clk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
avmm_user_dataout
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
write_en
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
write_en_ack
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
hip_clk_out_div_by_2_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
hip_clk_out_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
int_pldif_pmaif_tx_pld_clk
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_burst_en_exe_10g_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_burst_en_exe_plddirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay1_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay3_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay4_plddirect_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay6_plddirect_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_plddirect_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pcs_tx_clk_out_pma_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pma_tx_clk_out_wire
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pmaif_tx_pld_rst_n_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_10g_pcsdirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_8g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_pat_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_clk_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_fifo
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_hi_10g_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay1_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay3_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_hi_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay1_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay3_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay4_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay6_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_fastreg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_uhsif_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pma_tx_pma_clk_reg
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_hold_en
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_patt_en
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_preset_sel
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_enable_max_lfeq_scale
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_lfeq_hold_en
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_vga_polarity
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
scan_out
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
status_bus
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
atbsel
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
cdr_lpbkdp
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
cdr_lpbkp
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
clk270_des
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
clk90_des
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
lock2ref
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
rx_signal_ok
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
von_lp
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
vop_lp
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
rx_refclk
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
vga_cm_bidir_in
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
vga_cm_bidir_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
clk270
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
clk90
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
odi_clkout
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
tdr_en
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
atb0
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
atb1
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u2
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u4
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
odi_atb_sel
All
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
tdr_en
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
vref_sel_out
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf
cr_rdynamic_sw
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_xcvr_avmm.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedin
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_xcvr_avmm.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedout
Scal
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.CHANNEL[1].wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_atx_pll_inst.twentynm_atx_pll_inst
clk180_16g
Scal
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_atx_pll_inst.twentynm_atx_pll_inst
clk180_8g
Scal
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_atx_pll_inst.twentynm_atx_pll_inst
core_clk
Scal
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_atx_pll_inst.twentynm_atx_pll_inst
m_cnt_int
All
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_avmm_inst.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedin
Scal
tb_top.dut.atx_pll_inst.altera_xcvr_atx_pll_ip_inst.a10_xcvr_avmm_inst.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedout
Scal
tb_top.dut.pll_inst.iopll_0.altera_iopll_i.twentynm_pll.iopll_inst
csr_out
Scal
tb_top.dut.pll_inst.iopll_0.altera_iopll_i.twentynm_pll.iopll_inst
pipeline_global_en_n
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_blk_lock_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_blk_lock_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_clr_errblk_cnt_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_clr_errblk_cnt_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_diag_data_status_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_diag_data_status_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_frame_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_frame_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_krfec_rx_pld_rst_n_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_clr_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_align_val_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_clr_ber_count_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_clr_ber_count_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_crc32_err_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_crc32_err_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_pcsdirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_data_valid_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_empty_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_del_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_del_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_insert_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_num_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_fifo_num_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_frame_lock_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_frame_lock_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_hi_ber_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_hi_ber_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_oflw_err_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_oflw_err_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pempty_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pfull_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_pfull_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_10g_rx_rd_en_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_pcs_rx_clk_out_10g_txclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_pcs_rx_clk_out_10g_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_control_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_control_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_data_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_data_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_prbs_err_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
pld_rx_prbs_err_clr_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs
rx_test_data
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_frame_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_pld_rst_n_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_krfec_tx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_bitslip_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_burst_en_exe_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_data_valid_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_diag_status_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_empty_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_fifo_num_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_full_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_full_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_pempty_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_pfull_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_wordslip_exe_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_10g_tx_wordslip_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_pcs_tx_clk_out_10g_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_burst_en_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_control_lo_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_data_10g_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs
pld_tx_data_lo_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_txclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pcs_clk_div_by_4_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_2_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_2_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
byte_deserializer_pld_clk_div_by_4_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_k1k2_flag_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_k1k2_flag_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_size_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_a1a2_size_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_bitloc_rev_en_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_bitloc_rev_en_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_byte_rev_en_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_byte_rev_en_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_elecidle_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_lowlatency_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_lowlatency_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rmf_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_empty_rx_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_encdt_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_encdt_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rmf_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rmf_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_full_rx_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_g3_rx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_g3_rx_pld_rst_n_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxelecidle_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxpolarity_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_rxpolarity_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wa_boundary_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wrdisable_rx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_8g_wrdisable_rx_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_div_by_2_txclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_txclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_pcs_rx_clk_out_8g_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_control_8g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_control_8g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_data_8g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_rx_data_8g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_syncsm_en_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
pld_syncsm_en_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
rm_fifo_partial_empty
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
rm_fifo_partial_full
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_1
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_1_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_2
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by2_2_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by4_1
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs
sta_rx_clk2_by4_1_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_2_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pcs_clk_div_by_4_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pld_clk_div_by_2_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
byte_serializer_pld_clk_div_by_4_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_empty_tx_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_empty_tx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_full_tx_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_full_tx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_g3_tx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_rddisable_tx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_8g_tx_boundary_sel_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_pcs_tx_clk_out_8g_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_pcs_tx_clk_out_8g_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_tx_data_8g_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
pld_tx_data_lo_8g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by2_1
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by2_1_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by4_1
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs
sta_tx_clk2_by4_1_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_clk
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_config
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_rdy
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_avmm_iocsr_rdy_dly
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
int_pmaif_pldif_interface_select
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
pma_tx_pma_syncp
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface
sta_pma_hclk_by2
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_8g_ltr
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_pld_avmm1_request
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_pld_avmm2_request
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_avmm_refclk_dig_en
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
int_pldif_g3_scan_mode_n
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_8g_eidleinfersel_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_8g_eidleinfersel_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rx_div_by_2_rxclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rx_div_by_2_txclk_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_rxclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_tx_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_partial_reconfig_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_rate_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface
pld_test_data_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs
blk_lockd_int
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs
skp_det_int
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_blk_lock_krfec_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_blk_lock_krfec_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_diag_data_status_krfec_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_diag_data_status_krfec_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_frame_krfec_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
pld_10g_krfec_rx_frame_krfec_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs
rx_test_data
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_10g_krfec_tx_frame_krfec_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_krfec_tx_alignment_plddirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs
pld_krfec_tx_alignment_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
pld_8g_rxpolarity_pipe3_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
rxd_ch
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2
txd
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
dis_pc_byte
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_rx_det_pd
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txdeemph
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txmargin
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
pma_txswing
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3
reset_pc_prts
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface
int_pmaif_g3_rcvd_clk
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface
prbs_err_lt
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
int_pldif_pmaif_rx_pld_clk
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_8g_wa_boundary_txclk_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_8g_wa_boundary_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_10g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_8g_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_rxclk_parallel_loopback_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_bitslip_rxclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pcs_rx_clk_out_pcsdirect_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pma_rx_clk_out_10g_or_pcsdirect_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pma_rx_clk_out_8g_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pmaif_rx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_pmaif_tx_pld_rst_n_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_polinv_rx_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_clk_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_control_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_control_pcsdirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_data_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_data_pcsdirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_done_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_done_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_clr_pcsdirect_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_clr_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_disprbs_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_pcsdirect_txclk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pld_rx_prbs_err_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface
pma_rx_pma_clk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
avmm_user_dataout
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
write_en
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface
write_en_ack
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
hip_clk_out_div_by_2_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
hip_clk_out_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
int_pldif_pmaif_tx_pld_clk
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_burst_en_exe_10g_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_burst_en_exe_plddirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay1_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay3_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay4_plddirect_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_2ff_delay6_plddirect_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_10g_tx_data_valid_plddirect_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pcs_tx_clk_out_pma_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pma_tx_clk_out_wire
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_pmaif_tx_pld_rst_n_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_10g_pcsdirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_8g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_polinv_tx_pat_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_clk_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_fifo
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_hi_10g_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_10g_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_8g_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay1_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay3_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_control_lo_plddirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_hi_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_10g_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_8g_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay1_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay3_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay4_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_2ff_delay6_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_fastreg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_tx_data_lo_plddirect_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pld_uhsif_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pcs.gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface
pma_tx_pma_clk_reg
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_hold_en
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_patt_en
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_ctle_preset_sel
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_enable_max_lfeq_scale
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_lfeq_hold_en
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
radp_vga_polarity
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
scan_out
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation
status_bus
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
atbsel
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
cdr_lpbkdp
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
cdr_lpbkp
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
clk270_des
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
clk90_des
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
lock2ref
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
rx_signal_ok
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
von_lp
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll
vop_lp
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
rx_refclk
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
vga_cm_bidir_in
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf
vga_cm_bidir_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
clk270
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
clk90
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
odi_clkout
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser
tdr_en
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
atb0
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
atb1
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u2
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
it50u4
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
odi_atb_sel
All
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
tdr_en
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi
vref_sel_out
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_pma.gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf
cr_rdynamic_sw
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_xcvr_avmm.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedin
Scal
tb_top.dut.wrapper_inst.baser_inst.xcvr_native_a10_0.g_xcvr_native_insts[0].twentynm_xcvr_native_inst.twentynm_xcvr_native_inst.inst_twentynm_xcvr_avmm.avmm_atom_insts[0].twentynm_hssi_avmm_if_inst
avmmreservedout
Scal
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.rx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_count.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
eccstatus
All
tb_top.dut.wrapper_inst.mac_inst.alt_em10g32_0.alt_em10g32unit_inst.creg_top_inst.STAT_TX_RX_CLK.tx_stat_mem.mem_csr.altsyncram_gen[0].altsyncram_inst.altsyncram_ecc_disable.altsyncram_component
q_a
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_align_val
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_blk_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_clk_out_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_control
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_crc32_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_data
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_data_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_dft_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_diag_status
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fec_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_del
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_insert
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_num
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_rd_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_rd_ptr2
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_wr_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_wr_data
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_wr_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_wr_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_fifo_wr_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_frame_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_hi_ber
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_master_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_master_clk_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_oflw_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_pempty
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_pfull
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_random_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_rx_pcs_rx_rx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distdwn_out_dv
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distdwn_out_rden
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distdwn_out_wren
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distup_out_dv
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distup_out_rden
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_distup_out_wren
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_burst_en_exe
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_clk_out_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_clk_out_pma_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_control_out_krfec
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_data_out_krfec
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_data_valid_out_krfec
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_dft_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fec_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_num
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_rd_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_data
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_data_dw
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_fifo_wr_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_full
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_master_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_master_clk_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_pempty
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_pfull
Scal
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_pma_data
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_pma_gating_val
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_test_data
All
twentynm_pcs_rev_20nm5
w_hssi_10g_tx_pcs_tx_wordslip_exe
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_a1a2k1k2flag
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_chnl_test_bus_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_clock_to_pld
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_dataout
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_dis_pc_byte
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_eidle_detected
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_eios_det_cdr_ctrl
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_g3_rx_pma_rstn
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_g3_rx_rcvd_rstn
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_gen2ngen1
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_parallel_rev_loopback
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_pc_fifo_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_pcfifofull
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_phystatus
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_pipe_data
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rd_enable_out_chnl_down
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rd_enable_out_chnl_up
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rd_ptr1_rx_rmfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rd_ptr2_rx_rmfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rd_ptr_rx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_reset_pc_ptrs
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_reset_pc_ptrs_in_chnl_down_pipe
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_reset_pc_ptrs_in_chnl_up_pipe
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_reset_pc_ptrs_out_chnl_down
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_reset_pc_ptrs_out_chnl_up
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rm_fifo_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rm_fifo_full
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_blk_start
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_clk_out_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_clk_to_observation_ff_in_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_clkslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_data_valid
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_div_sync_out_chnl_down
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_div_sync_out_chnl_up
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_pipe_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_pipe_soft_reset
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_pma_clk_gen3
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_rcvd_clk_gen3
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_rstn_sync2wrfifo_8g
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_sync_hdr
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_we_out_chnl_down
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rx_we_out_chnl_up
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rxstatus
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_rxvalid
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_signal_detect_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_word_align_boundary
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_clk_rx_phfifo_dw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_clk_rx_phfifo_sw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_clk_rx_rmfifo_dw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_clk_rx_rmfifo_sw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_data_rx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_data_rx_rmfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_en_rx_phfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_en_rx_rmfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_enable_out_chnl_down
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_enable_out_chnl_up
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_ptr_rx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_ptr_rx_rmfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_rst_n_rx_phfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_rx_pcs_wr_rst_rx_rmfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_clk_out_gen3
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_dataout
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_dyn_clk_switch_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_fifo_select_out_chnl_down
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_fifo_select_out_chnl_up
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_g3_pipe_tx_pma_rstn
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_g3_tx_pma_rstn
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_non_gray_eidleinfersel
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_ph_fifo_overflow
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_ph_fifo_underflow
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_phfifo_txdeemph
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_phfifo_txmargin
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_phfifo_txswing
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_pipe_en_rev_parallel_lpbk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_pipe_power_down_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_pipe_tx_clk_out_gen3
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_pmaif_asn_rstn
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_rd_enable_out_chnl_down
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_rd_enable_out_chnl_up
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_rd_ptr_tx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_refclk_b
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_refclk_b_reset
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_rxpolarity_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_soft_reset_wclk1_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_sw_fifo_wr_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_blk_start_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_clk_out_8g_pmaif
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_clk_out_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_clk_out_pmaif
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_clk_to_observation_ff_in_pld_if
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_ctrlplane_testbus
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_data_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_data_valid_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_datak_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_detect_rxloopback_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_div_sync
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_div_sync_out_chnl_down
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_div_sync_out_chnl_up
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_pipe_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_pipe_electidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_pipe_soft_reset
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_sync_hdr_out
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_tx_testbus
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_txcompliance_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_txelecidle_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_clk_tx_phfifo_dw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_clk_tx_phfifo_sw_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_data_tx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_en_tx_phfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_enable_out_chnl_down
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_enable_out_chnl_up
Scal
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_ptr_tx_phfifo
All
twentynm_pcs_rev_20nm5
w_hssi_8g_tx_pcs_wr_rst_n_tx_phfifo
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_8g_asn_bundling_in
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_8g_eios_detected
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_8g_inferred_rxvalid
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_8g_power_state_transition_done
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_g3_data_sel
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_g3_inferred_rxvalid
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_g3_pcs_asn_bundling_in
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_adapt_done
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_dft_obsrv_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_mask_tx_pll
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pcie_sw_done
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pfdmode_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pma_clklow
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pma_fref
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pma_hclk
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_pma_reserved_in
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_test_out
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_int_pmaif_pldif_testbus
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_adapt_start
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_atpg_los_en_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_csr_test_dis
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_current_coeff
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_current_rxpreset
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_early_eios
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_interface_select
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_ltd_b
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_ltr
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_nfrzdrv
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_nrpi_freeze
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_pcie_switch
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_ppm_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_reserved_out
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_rs_lpbk_b
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_rx_qpi_pullup
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_scan_shift_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_tx_bitslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_tx_bonding_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_tx_qpi_pulldn
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_tx_qpi_pullup
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pma_tx_txdetectrx
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pmaif_bundling_out_down
All
twentynm_pcs_rev_20nm5
w_hssi_common_pcs_pma_interface_pmaif_bundling_out_up
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_cmn_clk
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_cmn_ctrl
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_iocsr_rdy
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_iocsr_rdy_dly
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_nfrzdrv
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_npor
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_hip_usermode
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_10g_refclk_dig
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_10g_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_8g_eidleinfersel
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_8g_refclk_dig
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_8g_refclk_dig2
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_8g_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_g3_current_coeff
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_g3_current_rxpreset
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_krfec_refclk_dig
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_krfec_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_krfec_scan_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_mem_atpg_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_mem_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_adapt_start
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_atpg_los_en_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_csr_test_dis
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_early_eios
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_eye_monitor
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_ltd_b
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_ltr
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_nfrzdrv
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_nrpi_freeze
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_pcie_switch
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_pma_reserved_out
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_pma_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_pma_scan_shift_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_ppm_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_rate
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_refclk_dig
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_rs_lpbk_b
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_rx_qpi_pullup
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_tx_bitslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_tx_bonding_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_tx_pma_syncp_hip
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_tx_qpi_pulldn
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_tx_qpi_pullup
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_txdetectrx
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_pmaif_uhsif_refclk_dig
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pldif_usr_rst_sel
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_int_pmaif_pldif_uhsif_scan_chain_in
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_adapt_done
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_clklow
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_fref
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_hclk
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_pcie_sw_done
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_pfdmode_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_reserved_in
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_rx_detect_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_rx_found
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_rxpll_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pma_testbus
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_pmaif_mask_tx_pll
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_reserved_out
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_test_data
All
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_pld_uhsif_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_common_pld_pcs_interface_scan_mode_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out2_10g
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out2_8g_clock_comp
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out_10g
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out_8g_clock_comp
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out_8g_phase_comp
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_rx_pcs_data_out_gen3
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_tx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_tx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_fifo_tx_pcs_data_out_10g
All
twentynm_pcs_rev_20nm5
w_hssi_fifo_tx_pcs_data_out_8g_phase_comp
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_blk_algnd_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_blk_start
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_clkcomp_delete_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_clkcomp_insert_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_clkcomp_overfl_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_clkcomp_undfl_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_data_out
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_data_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_ei_det_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_ei_partial_det_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_err_decode_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_i_det_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_lpbk_blk_start
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_lpbk_data
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_lpbk_data_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_rd_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_wr_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_wr_data
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_wr_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_wr_ptr
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_mem_rx_fifo_wr_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_rcv_lfsr_chk_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_rx_test_out
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_rx_pcs_sync_hdr
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_data_out
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_par_lpbk_b4gb_out
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_par_lpbk_out
All
twentynm_pcs_rev_20nm5
w_hssi_gen3_tx_pcs_tx_test_out
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_block_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_control_out
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_data_out
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_data_status
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_data_valid_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_rx_pcs_rx_signal_ok_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_tx_alignment
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_tx_data_out
All
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_tx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_krfec_tx_pcs_tx_test_data
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_current_coeff
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_phystatus
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_polarity_inversion_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_rev_loopbk
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_rxelecidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_rxelectricalidle_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_rxstatus
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_rxvalid
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_tx_elec_idle_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen1_2_txdetectrx
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_gen3_clk_sel
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_pcs_rst
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_phystatus
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_pma_current_coeff
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_pma_current_rxpreset
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_pma_tx_elec_idle
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_pma_txdetectrx
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rev_lpbk_8gpcs_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rev_lpbk_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rx_blk_start
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rx_sync_hdr
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxd_8gpcs_out
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxdataskip
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxelecidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxpolarity_8gpcs_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxpolarity_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxstatus
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_rxvalid
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_shutdown_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_test_out
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_tx_blk_start_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_tx_sync_hdr_int
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_txdata_int
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_txdatak_int
All
twentynm_pcs_rev_20nm5
w_hssi_pipe_gen3_txdataskip_int
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_10g_rx_pma_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_10g_rx_pma_data
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_10g_signal_ok
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_8g_pudi
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_8g_rcvd_clk_pma
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_8g_rx_detect_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_8g_rx_found
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_8g_sigdetni
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_g3_pma_data_in
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_g3_pma_rx_detect_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_g3_pma_rx_found
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_g3_pma_signal_det
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_krfec_rx_pma_data
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_krfec_rx_signal_ok_in
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_prbs_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_prbs_err_done
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rx_clkdiv
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rx_clkdiv_user
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rx_data
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rx_detect_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rx_found
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_rxpll_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_pmaif_pldif_signal_ok
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_int_rx_dft_obsrv_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_pma_eye_monitor
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_pma_rx_clkslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_pma_rxpma_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_rx_pmaif_test_out
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pcs_pma_interface_rx_prbs_ver_test
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_hip_rx_ctrl
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_hip_rx_data
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_align_clr
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_bitslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_clr_ber_count
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_clr_errblk_cnt
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_control_fb
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_data_fb
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_data_valid_fb
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_pld_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_pld_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_prbs_err_clr
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_10g_rx_rd_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_a1a2_size
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_bitloc_rev_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_bitslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_byte_rev_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_encdt
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_pld_rx_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_rdenable_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_rxpolarity
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_rxurstpcs_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_syncsm_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_8g_wrdisable_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_g3_syncsm_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_krfec_rx_clr_counters
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_pmaif_polinv_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_pmaif_rx_clkslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_pmaif_rx_pld_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_pmaif_rx_prbs_err_clr
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_int_pldif_pmaif_rxpma_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_krfec_rx_blk_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_krfec_rx_diag_data_status
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_krfec_rx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_align_val
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_crc32_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_data_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_fifo_del
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_fifo_insert
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_fifo_num
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_frame_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_hi_ber
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_oflw_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_pempty
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_10g_rx_pfull
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_a1a2_k1k2_flag
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_empty_rmf
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_empty_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_full_rmf
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_full_rx
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_rxelecidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_signal_detect_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_8g_wa_boundary
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_pcs_rx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_pma_clkdiv_rx_user
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_pma_rx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_pma_signal_ok
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_rx_control
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_rx_data
All
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_rx_prbs_done
Scal
twentynm_pcs_rev_20nm5
w_hssi_rx_pld_pcs_interface_pld_rx_prbs_err
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_10g_tx_pma_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_8g_txpma_local_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_pldif_tx_clkdiv
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_pldif_tx_clkdiv_user
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_pldif_uhsif_lock
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_pldif_uhsif_scan_chain_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_pmaif_pldif_uhsif_tx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_int_tx_dft_obsrv_clk
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_pma_tx_elec_idle
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_pma_tx_pma_data
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_pma_txpma_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_tx_pma_data_loopback
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_tx_pma_uhsif_data_loopback
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_tx_prbs_gen_test
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_uhsif_test_out_1
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_uhsif_test_out_2
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pcs_pma_interface_uhsif_test_out_3
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_avmmreaddata
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_blockselect
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_hip_tx_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_bitslip
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_burst_en
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_control
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_control_reg
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_data
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_data_reg
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_data_valid
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_data_valid_reg
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_diag_status
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_pld_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_pld_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_10g_tx_wordslip
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_pld_tx_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_powerdown
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_rddisable_tx
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_rev_loopbk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_tx_blk_start
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_tx_boundary_sel
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_tx_data_valid
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_tx_sync_hdr
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txd
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txd_fast_reg
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txdeemph
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txdetectrxloopback
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txelecidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txmargin
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txswing
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_txurstpcs_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_8g_wrenable_tx
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_8g_txurstpcs_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_polinv_tx
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_tx_data
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_tx_pld_rst_n
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_txelecidle
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_txpma_rstb
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_uhsif_tx_clk
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_int_pldif_pmaif_uhsif_tx_data
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_krfec_tx_frame
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_burst_en_exe
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_empty
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_fifo_num
All
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_full
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_pempty
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_pfull
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_10g_tx_wordslip_exe
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_8g_empty_tx
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_8g_full_tx
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_krfec_tx_alignment
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_pcs_tx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_pma_clkdiv_tx_user
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_pma_tx_clk_out
Scal
twentynm_pcs_rev_20nm5
w_hssi_tx_pld_pcs_interface_pld_uhsif_tx_clk_out
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_avmmreaddata
All
twentynm_pma_rev_20nm5
w_cdr_pll_blockselect
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_cdr_cnt_done
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_cdr_refclk_cal_out
All
twentynm_pma_rev_20nm5
w_cdr_pll_cdr_vco_cal_out
All
twentynm_pma_rev_20nm5
w_cdr_pll_clk0_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk0_odi
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk0_pd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk0_pfd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk180_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk180_odi
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk180_pd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk180_pfd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk270_odi
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk270_pd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk90_odi
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clk90_pd
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_clklow
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_deven_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_devenb_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_dodd_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_doddb_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_error_even_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_error_evenb_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_error_odd_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_error_oddb_des
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_fref
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_overrange
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_pfdmode_lock
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_rlpbkdn
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_rlpbkdp
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_rlpbkn
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_rlpbkp
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_rxpll_lock
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_tx_rlpbk
Scal
twentynm_pma_rev_20nm5
w_cdr_pll_underrange
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_adapt_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_ctle_acgain_4s
All
twentynm_pma_rev_20nm5
w_pma_adapt_ctle_eqz_1s_sel
All
twentynm_pma_rev_20nm5
w_pma_adapt_ctle_lfeq_fb_sel
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_adapt_en
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_adp_clk
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap1
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap1_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap2
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap2_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap3
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap3_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap4
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap4_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap_bypdeser
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fltap_position
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap1
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap2
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap2_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap3
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap3_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap4
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap4_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap5
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap5_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap6
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap6_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap7
All
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_fxtap7_sgn
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_spec_disable
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_spec_sign_sel
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_dfe_vref_sign_sel
Scal
twentynm_pma_rev_20nm5
w_pma_adapt_odi_vref
All
twentynm_pma_rev_20nm5
w_pma_adapt_vga_sel
All
twentynm_pma_rev_20nm5
w_pma_adapt_vref_sel
All
twentynm_pma_rev_20nm5
w_pma_cdr_refclk_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_cdr_refclk_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_cdr_refclk_refclk
Scal
twentynm_pma_rev_20nm5
w_pma_cdr_refclk_rx_det_clk
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_cgb_bitslipstate
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_cpulse_out_bus
All
twentynm_pma_rev_20nm5
w_pma_cgb_div2
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_div4
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_div5
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_hifreqclkn
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_hifreqclkp
Scal
twentynm_pma_rev_20nm5
w_pma_cgb_pcie_sw_done
All
twentynm_pma_rev_20nm5
w_pma_cgb_pcie_sw_master
All
twentynm_pma_rev_20nm5
w_pma_cgb_rstb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_rx_buf_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_inn
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_inp
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_outn
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_outp
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_pull_dn
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_rdlpbkn
Scal
twentynm_pma_rev_20nm5
w_pma_rx_buf_rdlpbkp
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_adapt_clk
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_clkdiv
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_clkdiv_user
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_clkdivrx_rx
Scal
twentynm_pma_rev_20nm5
w_pma_rx_deser_data
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_dout
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_error_deser
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_odi_dout
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_pcie_sw_ret
All
twentynm_pma_rev_20nm5
w_pma_rx_deser_tstmx_deser
All
twentynm_pma_rev_20nm5
w_pma_rx_dfe_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_rx_dfe_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_clk0_bbpd
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_clk180_bbpd
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_clk270_bbpd
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_clk90_bbpd
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_deven
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_devenb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_dfe_oc_tstmx
All
twentynm_pma_rev_20nm5
w_pma_rx_dfe_dodd
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_doddb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_edge270
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_edge270b
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_edge90
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_edge90b
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_err_ev
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_err_evb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_err_od
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_err_odb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_spec_vrefh
Scal
twentynm_pma_rev_20nm5
w_pma_rx_dfe_spec_vrefl
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_rx_odi_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_clk0_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_clk0_eye_lb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_clk180_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_clk180_eye_lb
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_de_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_deb_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_do_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_dob_eye
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_odi_en
Scal
twentynm_pma_rev_20nm5
w_pma_rx_odi_odi_oc_tstmx
All
twentynm_pma_rev_20nm5
w_pma_rx_sd_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_rx_sd_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_rx_sd_sd
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_atbsel
All
twentynm_pma_rev_20nm5
w_pma_tx_buf_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_tx_buf_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_ckn
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_ckp
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_dcd_out1
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_dcd_out2
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_dcd_out_ready
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_detect_on
All
twentynm_pma_rev_20nm5
w_pma_tx_buf_lbvon
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_lbvop
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_rx_detect_valid
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_rx_found
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_rx_found_pcie_spl_test
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_sel_vreg
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_spl_clk_test
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_tx_dftout
All
twentynm_pma_rev_20nm5
w_pma_tx_buf_vlptxn
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_vlptxp
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_von
Scal
twentynm_pma_rev_20nm5
w_pma_tx_buf_vop
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_avmmreaddata
All
twentynm_pma_rev_20nm5
w_pma_tx_ser_blockselect
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_ckdrvn
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_ckdrvp
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_clk_divtx
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_clk_divtx_user
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_oe
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_oeb
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_oo
Scal
twentynm_pma_rev_20nm5
w_pma_tx_ser_oob
Scal
twentynm_xcvr_avmm
avmm_atom_insts0chnl_pll_avmm_blockselect
All
twentynm_xcvr_avmm
avmm_atom_insts0chnl_pll_avmm_blockselect
All
twentynm_xcvr_avmm
avmm_atom_insts0chnl_pll_avmm_readdatabus
All
twentynm_xcvr_avmm
avmm_atom_insts0chnl_pll_avmm_readdatabus
All
twentynm_xcvr_avmm
avmm_request
All
twentynm_xcvr_avmm
avmm_request
All
