//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 12:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_35
.address_size 64

// _Z10AddVectorsPKfS0_Pfi$__cuda_local_var_34508_33_non_const_shared_C has been demoted

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry _Z10AddVectorsPKfS0_Pfi(
	.param .u64 _Z10AddVectorsPKfS0_Pfi_param_0,
	.param .u64 _Z10AddVectorsPKfS0_Pfi_param_1,
	.param .u64 _Z10AddVectorsPKfS0_Pfi_param_2,
	.param .u32 _Z10AddVectorsPKfS0_Pfi_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<30>;
	.reg .f32 	%f<5>;
	.reg .s64 	%rd<33>;
	// demoted variable
	.shared .align 4 .b8 _Z10AddVectorsPKfS0_Pfi$__cuda_local_var_34508_33_non_const_shared_C[49152];

	ld.param.u64 	%rd21, [_Z10AddVectorsPKfS0_Pfi_param_0];
	ld.param.u64 	%rd22, [_Z10AddVectorsPKfS0_Pfi_param_1];
	ld.param.u64 	%rd23, [_Z10AddVectorsPKfS0_Pfi_param_2];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd22;
	cvta.to.global.u64 	%rd3, %rd21;
	mov.u32 	%r19, %ctaid.x;
	mul.lo.s32 	%r1, %r19, 172032;
	add.s32 	%r2, %r1, 172032;
	mov.u32 	%r3, %tid.x;
	mul.wide.s32 	%rd24, %r3, 4;
	mov.u64 	%rd25, _Z10AddVectorsPKfS0_Pfi$__cuda_local_var_34508_33_non_const_shared_C;
	add.s64 	%rd5, %rd25, %rd24;
	add.s32 	%r5, %r3, %r1;
	mov.u32 	%r18, 0;
	mov.u32 	%r25, %r18;

BB2_1:
	mov.u32 	%r24, %r18;
	mov.u32 	%r26, %r1;

BB2_2:
	mov.u32 	%r8, %r26;
	mov.u32 	%r7, %r24;
	mul.lo.s32 	%r21, %r7, 12288;
	add.s32 	%r22, %r5, %r21;
	mul.wide.s32 	%rd26, %r22, 4;
	add.s64 	%rd29, %rd2, %rd26;
	add.s64 	%rd28, %rd3, %rd26;
	add.s32 	%r10, %r8, 12288;
	add.s32 	%r11, %r3, %r8;
	setp.ge.s32	%p2, %r11, %r10;
	mov.u64 	%rd30, %rd5;
	mov.u32 	%r29, %r11;
	@%p2 bra 	BB2_4;

BB2_3:
	mov.u32 	%r12, %r29;
	ld.global.f32 	%f1, [%rd29];
	ld.global.f32 	%f2, [%rd28];
	add.f32 	%f3, %f2, %f1;
	st.shared.f32 	[%rd30], %f3;
	add.s64 	%rd30, %rd30, 4096;
	add.s64 	%rd29, %rd29, 4096;
	add.s64 	%rd28, %rd28, 4096;
	add.s32 	%r13, %r12, 1024;
	setp.lt.s32	%p3, %r13, %r10;
	mov.u32 	%r29, %r13;
	@%p3 bra 	BB2_3;

BB2_4:
	mul.wide.s32 	%rd27, %r22, 4;
	add.s64 	%rd31, %rd1, %rd27;
	setp.lt.s32	%p1, %r11, %r10;
	mov.u64 	%rd32, %rd5;
	bar.sync 	0;
	mov.u32 	%r28, %r11;
	@!%p1 bra 	BB2_6;
	bra.uni 	BB2_5;

BB2_5:
	ld.shared.f32 	%f4, [%rd32];
	st.global.f32 	[%rd31], %f4;
	add.s64 	%rd32, %rd32, 4096;
	add.s64 	%rd31, %rd31, 4096;
	add.s32 	%r28, %r28, 1024;
	setp.lt.s32	%p4, %r28, %r10;
	@%p4 bra 	BB2_5;

BB2_6:
	setp.lt.s32	%p5, %r10, %r2;
	add.s32 	%r16, %r7, 1;
	mov.u32 	%r24, %r16;
	mov.u32 	%r26, %r10;
	@%p5 bra 	BB2_2;

	add.s32 	%r25, %r25, 1;
	setp.lt.s32	%p6, %r25, 362;
	@%p6 bra 	BB2_1;

	ret;
}


