ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
file: RISCV_tb.v
	module worklib.memory:v
		errors: 0, warnings: 0
	module worklib.Registers:v
		errors: 0, warnings: 0
	module worklib.PC:v
		errors: 0, warnings: 0
	module worklib.Control:v
		errors: 0, warnings: 0
	module worklib.ALU:v
		errors: 0, warnings: 0
	module worklib.Imm_Gen:v
		errors: 0, warnings: 0
	module worklib.CHIP:v
		errors: 0, warnings: 0
	module worklib.RISCV_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALU:v <0x555c7bd6>
			streams:   2, words:  1872
		worklib.CHIP:v <0x6e41d765>
			streams:  29, words:  5205
		worklib.Control:v <0x147b8b19>
			streams:   1, words:  7025
		worklib.Imm_Gen:v <0x4fb1aa88>
			streams:   2, words:  1232
		worklib.PC:v <0x08f38613>
			streams:   2, words:   451
		worklib.RISCV_tb:v <0x674a670b>
			streams:   7, words: 11502
		worklib.Registers:v <0x53b5b840>
			streams:   5, words:  7711
		worklib.memory:v <0x3bfbcb94>
			streams:   4, words:  1916
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  9       8
		Registers:               37      34
		Scalar wires:            24       -
		Vectored wires:          35       -
		Always blocks:           13      11
		Initial blocks:           1       1
		Cont. assignments:       22      28
		Pseudo assignments:      10      10
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.RISCV_tb:v
Loading snapshot worklib.RISCV_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'RISCV.fsdb'
*Verdi* : Begin traversing the scope (RISCV_tb), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
------------------------------------------------------------

START!!! Simulation Start .....

------------------------------------------------------------

============================================================

Success!
The test result is .....PASS :)

============================================================

Simulation complete via $finish(1) at time 325 NS + 0
./RISCV_tb.v:168             $finish;
ncsim> exit
Platform = amd64
Platform = LINUX
#######################################################
#         32BIT is the default mode                   #
#    If you want to run 64BIT mode,                   #
#    please set the LD_LIBRARY_PATH and SHLIB_PATH    #
#    to path of 64BIT by yourself.                    #
#######################################################

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/userb07/b7902143/.synopsys_dv_prefs.tcl
# This is to be read by design_vision by:
#   design_vision -no_gui -f dv.cmd
read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file Registers.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/hw3/CHIP.v
Opening include file Registers.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Opening include file ALU.v
Opening include file Const.v
Opening include file Imm_Gen.v
Opening include file Const.v

Inferred memory devices in process
	in routine Registers line 27 in file
		'Registers.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Registers/23   |   32   |   32    |      5       |
|   Registers/24   |   32   |   32    |      5       |
======================================================

Inferred memory devices in process
	in routine PC line 11 in file
		'PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PC_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 18 in file
	'Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |     no/auto      |
|            43            |     no/auto      |
===============================================
Warning:  ALU.v:17: signed to unsigned assignment occurs. (VER-318)
Warning:  ALU.v:18: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 12 in file
	'ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CHIP line 175 in file
		'/home/raid7_2/userb07/b7902143/hw3/CHIP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   load_state_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CHIP line 245 in file
		'/home/raid7_2/userb07/b7902143/hw3/CHIP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mem_rdata_D_buf_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mem_rdata_I_buf_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/hw3/Registers.db:Registers'
Loaded 6 designs.
Current design is 'Registers'.
Registers PC Control ALU Imm_Gen CHIP
source CHIP_syn.sdc
Current design is 'CHIP'.
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'Imm_Gen'
  Processing 'Registers'
  Processing 'Control'
  Processing 'PC'
  Processing 'CHIP'
Information: Added key list 'DesignWare' to design 'CHIP'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CHIP_DW01_sub_0'
  Processing 'CHIP_DW01_add_0'
  Mapping 'ALU_DW_cmp_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  144888.4      0.00       0.0     300.0                                0.00  
    0:00:10  144888.4      0.00       0.0     300.0                                0.00  
    0:00:10  144888.4      0.00       0.0     300.0                                0.00  
    0:00:10  144888.4      0.00       0.0     300.0                                0.00  
    0:00:10  144888.4      0.00       0.0     300.0                                0.00  
    0:00:12   68877.1      5.75    2842.7     288.3                                0.00  
    0:00:14   70902.1      3.82    1668.8     281.4                                0.00  
    0:00:15   70863.1      3.43    1376.4     277.3                                0.00  
    0:00:16   70961.5      3.11    1174.5     272.5                                0.00  
    0:00:16   70985.3      2.94    1146.8     268.7                                0.00  
    0:00:17   71129.5      2.79    1092.0     264.0                                0.00  
    0:00:17   71058.3      2.65    1098.8     260.6                                0.00  
    0:00:18   71126.2      2.42     972.9     260.6                                0.00  
    0:00:18   71200.8      2.50     996.1     257.7                                0.00  
    0:00:18   71216.1      2.38     929.3     257.7                                0.00  
    0:00:19   71219.5      2.38     920.3     257.7                                0.00  
    0:00:19   71312.9      2.24     836.8     257.7                                0.00  
    0:00:19   71404.5      2.07     786.5     255.8                                0.00  
    0:00:19   71474.1      2.02     777.8     255.8                                0.00  
    0:00:19   71526.7      2.01     773.0     255.8                                0.00  
    0:00:19   71589.5      1.99     774.9     255.8                                0.00  
    0:00:19   71655.7      1.96     764.6     255.8                                0.00  
    0:00:19   71676.1      1.78     710.2     255.8                                0.00  
    0:00:19   71676.1      1.78     710.2     255.8                                0.00  
    0:00:19   71676.1      1.78     710.2     255.8                                0.00  
    0:00:19   71676.1      1.78     710.2     255.8                                0.00  
    0:00:19   71830.6      1.78     643.7     199.9                                0.00  
    0:00:19   71932.4      2.22     650.4     166.3                                0.00  
    0:00:20   72027.5      2.55     657.9     141.0                                0.00  
    0:00:20   72125.9      2.72     643.1     120.8                                0.00  
    0:00:20   72227.8      2.90     640.6     102.4                                0.00  
    0:00:20   72287.2      3.16     678.1      84.1                                0.00  
    0:00:20   72380.5      3.25     705.1      72.6                                0.00  
    0:00:20   72477.3      3.33     718.8      59.3                                0.00  
    0:00:20   72572.3      2.78     604.6      47.8                                0.00  
    0:00:20   72572.3      2.78     604.6      47.8                                0.00  
    0:00:21   73244.5      0.68     110.0      41.5 Registers_U/register_reg[2][31]/D      0.00  
    0:00:21   73672.3      0.00       0.0      41.5                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21   73672.3      0.00       0.0      41.5                                0.00  
    0:00:21   73672.3      0.00       0.0      41.5                                0.00  
    0:00:22   73539.9      0.00       0.0      65.7                                0.00  
    0:00:22   73455.0      0.00       0.0      65.7                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:22   73455.0      0.00       0.0      65.7                                0.00  
    0:00:23   73943.8      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:23   73943.8      0.00       0.0       0.0                                0.00  
    0:00:23   73943.8      0.00       0.0       0.0                                0.00  
    0:00:23   72723.4      0.00       0.0       0.0                                0.00  
    0:00:23   71645.6      0.04       1.3       0.0                                0.00  
    0:00:24   70683.1      0.01       0.2       0.0                                0.00  
    0:00:24   70031.3      0.06       2.0       0.0                                0.00  
    0:00:24   69444.0      0.05       1.6       0.0                                0.00  
    0:00:25   69242.0      0.05       1.6       0.0                                0.00  
    0:00:25   69135.1      0.08       3.1       0.0                                0.00  
    0:00:25   69135.1      0.08       3.1       0.0                                0.00  
    0:00:25   69080.8      0.00       0.0       0.0                                0.00  
    0:00:25   68142.1      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:25   68070.8      0.24      16.9       0.0                                0.00  
    0:00:26   68077.6      0.00       0.0       0.0                                0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Registers_U/clk_i': 1121 load(s), 1 driver(s)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module CHIP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file 'CHIP_syn.ddc'.
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: N-2017.09-SP2
Date   : Tue Apr 27 22:15:15 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mem_rdata_I_buf_reg[12]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Registers_U/register_reg[7][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  mem_rdata_I_buf_reg[12]/CK (EDFFTRX4)                   0.00 #     0.50 r
  mem_rdata_I_buf_reg[12]/Q (EDFFTRX4)                    0.23       0.73 r
  Registers_U/RS2addr_i[0] (Registers)                    0.00       0.73 r
  Registers_U/U276/Y (INVX8)                              0.04       0.78 f
  Registers_U/U351/Y (NOR2X1)                             0.14       0.91 r
  Registers_U/U31/Y (BUFX4)                               0.14       1.05 r
  Registers_U/U227/Y (NAND2X1)                            0.08       1.13 f
  Registers_U/U133/Y (CLKBUFX3)                           0.27       1.40 f
  Registers_U/U520/Y (CLKBUFX3)                           0.26       1.67 f
  Registers_U/U242/Y (CLKBUFX2)                           0.55       2.21 f
  Registers_U/U2343/Y (OAI22XL)                           0.39       2.61 r
  Registers_U/U2345/Y (NOR4X1)                            0.20       2.81 f
  Registers_U/U254/Y (AOI22X4)                            0.14       2.94 r
  Registers_U/U66/Y (OR2X6)                               0.11       3.05 r
  Registers_U/U65/Y (INVX16)                              0.21       3.26 f
  Registers_U/RS2data_o[5] (Registers)                    0.00       3.26 f
  U421/Y (AO22X2)                                         0.38       3.64 f
  ALU_U/Op2_i[5] (ALU)                                    0.00       3.64 f
  ALU_U/add_17/B[5] (ALU_DW01_add_0)                      0.00       3.64 f
  ALU_U/add_17/U1_5/CO (ADDFX2)                           0.32       3.95 f
  ALU_U/add_17/U1_6/CO (ADDFX2)                           0.22       4.17 f
  ALU_U/add_17/U1_7/CO (ADDFXL)                           0.29       4.47 f
  ALU_U/add_17/U1_8/CO (ADDFHX1)                          0.21       4.68 f
  ALU_U/add_17/U1_9/CO (ADDFHX1)                          0.20       4.88 f
  ALU_U/add_17/U1_10/CO (ADDFXL)                          0.29       5.17 f
  ALU_U/add_17/U1_11/CO (ADDFHX1)                         0.22       5.39 f
  ALU_U/add_17/U1_12/CO (ADDFHX2)                         0.17       5.55 f
  ALU_U/add_17/U1_13/CO (ADDFHX4)                         0.13       5.69 f
  ALU_U/add_17/U1_14/CO (ADDFHX4)                         0.13       5.81 f
  ALU_U/add_17/U1_15/CO (ADDFHX4)                         0.13       5.94 f
  ALU_U/add_17/U1_16/CO (ADDFHX4)                         0.13       6.07 f
  ALU_U/add_17/U1_17/CO (ADDFHX4)                         0.12       6.19 f
  ALU_U/add_17/U1_18/CO (ADDFHX2)                         0.15       6.34 f
  ALU_U/add_17/U1_19/CO (ADDFHX4)                         0.13       6.47 f
  ALU_U/add_17/U1_20/CO (ADDFHX4)                         0.13       6.60 f
  ALU_U/add_17/U1_21/CO (ADDFHX4)                         0.12       6.72 f
  ALU_U/add_17/U1_22/CO (ADDFHX2)                         0.15       6.87 f
  ALU_U/add_17/U1_23/CO (ADDFHX4)                         0.13       7.01 f
  ALU_U/add_17/U1_24/CO (ADDFHX4)                         0.12       7.13 f
  ALU_U/add_17/U1_25/CO (ADDFHX1)                         0.19       7.31 f
  ALU_U/add_17/U1_26/CO (ADDFHX2)                         0.15       7.47 f
  ALU_U/add_17/U1_27/CO (ADDFXL)                          0.28       7.75 f
  ALU_U/add_17/U1_28/CO (ADDFHX1)                         0.21       7.96 f
  ALU_U/add_17/U1_29/S (ADDFXL)                           0.23       8.20 f
  ALU_U/add_17/SUM[29] (ALU_DW01_add_0)                   0.00       8.20 f
  ALU_U/U14/Y (AOI22X1)                                   0.20       8.40 r
  ALU_U/U294/Y (OAI221X4)                                 0.22       8.62 f
  ALU_U/U117/Y (BUFX20)                                   0.22       8.84 f
  ALU_U/Res_o[29] (ALU)                                   0.00       8.84 f
  U438/Y (AOI222XL)                                       0.43       9.28 r
  U261/Y (CLKINVX1)                                       0.14       9.42 f
  Registers_U/RDdata_i[29] (Registers)                    0.00       9.42 f
  Registers_U/U116/Y (NAND2X1)                            0.26       9.68 r
  Registers_U/U518/Y (CLKBUFX3)                           0.40      10.07 r
  Registers_U/U793/Y (OAI2BB2XL)                          0.15      10.22 f
  Registers_U/register_reg[7][29]/D (DFFQXL)              0.00      10.22 f
  data arrival time                                                 10.22

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  Registers_U/register_reg[7][29]/CK (DFFQXL)             0.00      10.40 r
  library setup time                                     -0.17      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
report_area
 
****************************************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date   : Tue Apr 27 22:15:15 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                         1008
Number of nets:                          5890
Number of cells:                         5014
Number of combinational cells:           3870
Number of sequential cells:              1134
Number of macros/black boxes:               0
Number of buf/inv:                        655
Number of references:                      43

Combinational area:              38498.729383
Buf/Inv area:                     5267.032183
Noncombinational area:           29578.892895
Macro/Black Box area:                0.000000
Net Interconnect area:          713023.631226

Total cell area:                 68077.622278
Total area:                     781101.253504
1
quit

Thank you...
