
test_24.03.27.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af98  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800b138  0800b138  0000c138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b580  0800b580  0000d1f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b580  0800b580  0000c580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b588  0800b588  0000d1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b588  0800b588  0000c588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b58c  0800b58c  0000c58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800b590  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000072c  200001f8  0800b784  0000d1f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000924  0800b784  0000d924  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e32e  00000000  00000000  0000d224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f99  00000000  00000000  0001b552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  0001d4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ada  00000000  00000000  0001e2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174bf  00000000  00000000  0001edaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f524  00000000  00000000  00036269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ff7d  00000000  00000000  0004578d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d570a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d10  00000000  00000000  000d5750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000da460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b120 	.word	0x0800b120

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800b120 	.word	0x0800b120

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	0000      	movs	r0, r0
	...

08000ff8 <HAL_TIM_PeriodElapsedCallback>:
void get_pitch();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ffc:	b086      	sub	sp, #24
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6178      	str	r0, [r7, #20]
	if(htim == &htim9){ //?  ?  ]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	4a6a      	ldr	r2, [pc, #424]	@ (80011b0 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001006:	4293      	cmp	r3, r2
 8001008:	f040 869d 	bne.w	8001d46 <HAL_TIM_PeriodElapsedCallback+0xd4e>
		cnt++; //0.001s
 800100c:	4b69      	ldr	r3, [pc, #420]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	4a68      	ldr	r2, [pc, #416]	@ (80011b4 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001014:	6013      	str	r3, [r2, #0]

		angle1_pre = angle1;
 8001016:	4b68      	ldr	r3, [pc, #416]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101c:	4967      	ldr	r1, [pc, #412]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800101e:	e9c1 2300 	strd	r2, r3, [r1]
		current_counter1 = counter1;
 8001022:	4b67      	ldr	r3, [pc, #412]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001024:	881a      	ldrh	r2, [r3, #0]
 8001026:	4b67      	ldr	r3, [pc, #412]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001028:	801a      	strh	r2, [r3, #0]
		counter1 = TIM2->CNT;
 800102a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800102e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001030:	b29a      	uxth	r2, r3
 8001032:	4b63      	ldr	r3, [pc, #396]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001034:	801a      	strh	r2, [r3, #0]
		delta_count1 = (counter1 - current_counter1);
 8001036:	4b62      	ldr	r3, [pc, #392]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	4b61      	ldr	r3, [pc, #388]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	4a61      	ldr	r2, [pc, #388]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001044:	6013      	str	r3, [r2, #0]

		angle2_pre = angle2;
 8001046:	4b61      	ldr	r3, [pc, #388]	@ (80011cc <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104c:	4960      	ldr	r1, [pc, #384]	@ (80011d0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800104e:	e9c1 2300 	strd	r2, r3, [r1]
		current_counter2 = counter2;
 8001052:	4b60      	ldr	r3, [pc, #384]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001054:	881a      	ldrh	r2, [r3, #0]
 8001056:	4b60      	ldr	r3, [pc, #384]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001058:	801a      	strh	r2, [r3, #0]
		counter2 = TIM5->CNT;
 800105a:	4b60      	ldr	r3, [pc, #384]	@ (80011dc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800105c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105e:	b29a      	uxth	r2, r3
 8001060:	4b5c      	ldr	r3, [pc, #368]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001062:	801a      	strh	r2, [r3, #0]
		delta_count2 = (counter2 - current_counter2);
 8001064:	4b5b      	ldr	r3, [pc, #364]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b5b      	ldr	r3, [pc, #364]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	4a5b      	ldr	r2, [pc, #364]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001072:	6013      	str	r3, [r2, #0]

		if(counter1>60000 && current_counter1 < 10000) delta_count1 -= 65535;
 8001074:	4b52      	ldr	r3, [pc, #328]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800107c:	4293      	cmp	r3, r2
 800107e:	d90d      	bls.n	800109c <HAL_TIM_PeriodElapsedCallback+0xa4>
 8001080:	4b50      	ldr	r3, [pc, #320]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001088:	4293      	cmp	r3, r2
 800108a:	d807      	bhi.n	800109c <HAL_TIM_PeriodElapsedCallback+0xa4>
 800108c:	4b4e      	ldr	r3, [pc, #312]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8001094:	3bff      	subs	r3, #255	@ 0xff
 8001096:	4a4c      	ldr	r2, [pc, #304]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001098:	6013      	str	r3, [r2, #0]
 800109a:	e012      	b.n	80010c2 <HAL_TIM_PeriodElapsedCallback+0xca>
		else if(counter1 < 10000 && current_counter1 > 60000) delta_count1 += 65535;
 800109c:	4b48      	ldr	r3, [pc, #288]	@ (80011c0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d80c      	bhi.n	80010c2 <HAL_TIM_PeriodElapsedCallback+0xca>
 80010a8:	4b46      	ldr	r3, [pc, #280]	@ (80011c4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d906      	bls.n	80010c2 <HAL_TIM_PeriodElapsedCallback+0xca>
 80010b4:	4b44      	ldr	r3, [pc, #272]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80010bc:	33ff      	adds	r3, #255	@ 0xff
 80010be:	4a42      	ldr	r2, [pc, #264]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80010c0:	6013      	str	r3, [r2, #0]
		angle1 += (((double)delta_count1/2048.0/19.0)*360)*(M_PI/180.0);
 80010c2:	4b41      	ldr	r3, [pc, #260]	@ (80011c8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fa34 	bl	8000534 <__aeabi_i2d>
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b44      	ldr	r3, [pc, #272]	@ (80011e4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80010d2:	f7ff fbc3 	bl	800085c <__aeabi_ddiv>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	4b41      	ldr	r3, [pc, #260]	@ (80011e8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80010e4:	f7ff fbba 	bl	800085c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b3d      	ldr	r3, [pc, #244]	@ (80011ec <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80010f6:	f7ff fa87 	bl	8000608 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	a325      	add	r3, pc, #148	@ (adr r3, 8001198 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001108:	f7ff fa7e 	bl	8000608 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	4b28      	ldr	r3, [pc, #160]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff f8bf 	bl	800029c <__adddf3>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4925      	ldr	r1, [pc, #148]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001124:	e9c1 2300 	strd	r2, r3, [r1]
		omega1 = (angle1 - angle1_pre) / 0.001;
 8001128:	4b23      	ldr	r3, [pc, #140]	@ (80011b8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800112a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800112e:	4b23      	ldr	r3, [pc, #140]	@ (80011bc <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001134:	f7ff f8b0 	bl	8000298 <__aeabi_dsub>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	4610      	mov	r0, r2
 800113e:	4619      	mov	r1, r3
 8001140:	a317      	add	r3, pc, #92	@ (adr r3, 80011a0 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001146:	f7ff fb89 	bl	800085c <__aeabi_ddiv>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4928      	ldr	r1, [pc, #160]	@ (80011f0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001150:	e9c1 2300 	strd	r2, r3, [r1]
		rpm1 = ((60/(2*M_PI))*omega1);
 8001154:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800115a:	a313      	add	r3, pc, #76	@ (adr r3, 80011a8 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800115c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001160:	f7ff fa52 	bl	8000608 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4922      	ldr	r1, [pc, #136]	@ (80011f4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800116a:	e9c1 2300 	strd	r2, r3, [r1]

		if(counter2>60000 && current_counter2 < 10000) delta_count2 -= 65535;
 800116e:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001176:	4293      	cmp	r3, r2
 8001178:	d93e      	bls.n	80011f8 <HAL_TIM_PeriodElapsedCallback+0x200>
 800117a:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800117c:	881b      	ldrh	r3, [r3, #0]
 800117e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001182:	4293      	cmp	r3, r2
 8001184:	d838      	bhi.n	80011f8 <HAL_TIM_PeriodElapsedCallback+0x200>
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 800118e:	3bff      	subs	r3, #255	@ 0xff
 8001190:	4a13      	ldr	r2, [pc, #76]	@ (80011e0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	e043      	b.n	800121e <HAL_TIM_PeriodElapsedCallback+0x226>
 8001196:	bf00      	nop
 8001198:	a2529d39 	.word	0xa2529d39
 800119c:	3f91df46 	.word	0x3f91df46
 80011a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80011a4:	3f50624d 	.word	0x3f50624d
 80011a8:	66ed2bfb 	.word	0x66ed2bfb
 80011ac:	4023193d 	.word	0x4023193d
 80011b0:	20000334 	.word	0x20000334
 80011b4:	20000768 	.word	0x20000768
 80011b8:	20000778 	.word	0x20000778
 80011bc:	20000788 	.word	0x20000788
 80011c0:	20000760 	.word	0x20000760
 80011c4:	20000764 	.word	0x20000764
 80011c8:	20000770 	.word	0x20000770
 80011cc:	20000780 	.word	0x20000780
 80011d0:	20000790 	.word	0x20000790
 80011d4:	20000762 	.word	0x20000762
 80011d8:	20000766 	.word	0x20000766
 80011dc:	40000c00 	.word	0x40000c00
 80011e0:	20000774 	.word	0x20000774
 80011e4:	40a00000 	.word	0x40a00000
 80011e8:	40330000 	.word	0x40330000
 80011ec:	40768000 	.word	0x40768000
 80011f0:	20000798 	.word	0x20000798
 80011f4:	200007a8 	.word	0x200007a8
		else if(counter2 < 10000 && current_counter2 > 60000) delta_count2 += 65535;
 80011f8:	4bbf      	ldr	r3, [pc, #764]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001200:	4293      	cmp	r3, r2
 8001202:	d80c      	bhi.n	800121e <HAL_TIM_PeriodElapsedCallback+0x226>
 8001204:	4bbd      	ldr	r3, [pc, #756]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800120c:	4293      	cmp	r3, r2
 800120e:	d906      	bls.n	800121e <HAL_TIM_PeriodElapsedCallback+0x226>
 8001210:	4bbb      	ldr	r3, [pc, #748]	@ (8001500 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001218:	33ff      	adds	r3, #255	@ 0xff
 800121a:	4ab9      	ldr	r2, [pc, #740]	@ (8001500 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800121c:	6013      	str	r3, [r2, #0]
		angle2 += (((double)delta_count2/2048.0/19.0)*360)*(M_PI/180.0);
 800121e:	4bb8      	ldr	r3, [pc, #736]	@ (8001500 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f986 	bl	8000534 <__aeabi_i2d>
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4bb5      	ldr	r3, [pc, #724]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 800122e:	f7ff fb15 	bl	800085c <__aeabi_ddiv>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4bb2      	ldr	r3, [pc, #712]	@ (8001508 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001240:	f7ff fb0c 	bl	800085c <__aeabi_ddiv>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4bae      	ldr	r3, [pc, #696]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001252:	f7ff f9d9 	bl	8000608 <__aeabi_dmul>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	a39e      	add	r3, pc, #632	@ (adr r3, 80014d8 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f9d0 	bl	8000608 <__aeabi_dmul>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4610      	mov	r0, r2
 800126e:	4619      	mov	r1, r3
 8001270:	4ba7      	ldr	r3, [pc, #668]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	f7ff f811 	bl	800029c <__adddf3>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	49a4      	ldr	r1, [pc, #656]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001280:	e9c1 2300 	strd	r2, r3, [r1]
		omega2 = (angle2 - angle2_pre) / 0.001;
 8001284:	4ba2      	ldr	r3, [pc, #648]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x518>)
 8001286:	e9d3 0100 	ldrd	r0, r1, [r3]
 800128a:	4ba2      	ldr	r3, [pc, #648]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f802 	bl	8000298 <__aeabi_dsub>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	a390      	add	r3, pc, #576	@ (adr r3, 80014e0 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	f7ff fadb 	bl	800085c <__aeabi_ddiv>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	499b      	ldr	r1, [pc, #620]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x520>)
 80012ac:	e9c1 2300 	strd	r2, r3, [r1]
		rpm2 = ((60/(2*M_PI))*omega2);
 80012b0:	4b99      	ldr	r3, [pc, #612]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x520>)
 80012b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012b6:	a38c      	add	r3, pc, #560	@ (adr r3, 80014e8 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 80012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012bc:	f7ff f9a4 	bl	8000608 <__aeabi_dmul>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4995      	ldr	r1, [pc, #596]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x524>)
 80012c6:	e9c1 2300 	strd	r2, r3, [r1]

		// 10 ??????  2ms(encoder)  20ms(imu)


		if(cnt%20 == 0){
 80012ca:	4b95      	ldr	r3, [pc, #596]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x528>)
 80012cc:	6819      	ldr	r1, [r3, #0]
 80012ce:	4b95      	ldr	r3, [pc, #596]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 80012d0:	fb83 2301 	smull	r2, r3, r3, r1
 80012d4:	10da      	asrs	r2, r3, #3
 80012d6:	17cb      	asrs	r3, r1, #31
 80012d8:	1ad2      	subs	r2, r2, r3
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	1aca      	subs	r2, r1, r3
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	f040 80ee 	bne.w	80014c6 <HAL_TIM_PeriodElapsedCallback+0x4ce>
			d_error = target_pitch - current_pitch;
 80012ea:	4b8f      	ldr	r3, [pc, #572]	@ (8001528 <HAL_TIM_PeriodElapsedCallback+0x530>)
 80012ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012f0:	4b8e      	ldr	r3, [pc, #568]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 80012f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f6:	f7fe ffcf 	bl	8000298 <__aeabi_dsub>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	498c      	ldr	r1, [pc, #560]	@ (8001530 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001300:	e9c1 2300 	strd	r2, r3, [r1]
			cnt_20ms++;
 8001304:	4b8b      	ldr	r3, [pc, #556]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	3301      	adds	r3, #1
 800130a:	4a8a      	ldr	r2, [pc, #552]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 800130c:	6013      	str	r3, [r2, #0]
			get_pitch();
 800130e:	f001 f8e5 	bl	80024dc <get_pitch>
			current_pitch = roll; // ?? if ???
 8001312:	4b89      	ldr	r3, [pc, #548]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f91e 	bl	8000558 <__aeabi_f2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4982      	ldr	r1, [pc, #520]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001322:	e9c1 2300 	strd	r2, r3, [r1]
			c_roll = PD(current_pitch);
 8001326:	4b81      	ldr	r3, [pc, #516]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001328:	ed93 7b00 	vldr	d7, [r3]
 800132c:	eeb0 0a47 	vmov.f32	s0, s14
 8001330:	eef0 0a67 	vmov.f32	s1, s15
 8001334:	f001 fb12 	bl	800295c <PD>
 8001338:	eeb0 7a40 	vmov.f32	s14, s0
 800133c:	eef0 7a60 	vmov.f32	s15, s1
 8001340:	4b7e      	ldr	r3, [pc, #504]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0x544>)
 8001342:	ed83 7b00 	vstr	d7, [r3]

			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001346:	2201      	movs	r2, #1
 8001348:	2120      	movs	r1, #32
 800134a:	487d      	ldr	r0, [pc, #500]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800134c:	f002 ff9e 	bl	800428c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001350:	2200      	movs	r2, #0
 8001352:	2110      	movs	r1, #16
 8001354:	487a      	ldr	r0, [pc, #488]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8001356:	f002 ff99 	bl	800428c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800135a:	2201      	movs	r2, #1
 800135c:	2101      	movs	r1, #1
 800135e:	4879      	ldr	r0, [pc, #484]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8001360:	f002 ff94 	bl	800428c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	2102      	movs	r1, #2
 8001368:	4876      	ldr	r0, [pc, #472]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800136a:	f002 ff8f 	bl	800428c <HAL_GPIO_WritePin>

			if(PD(current_pitch)<4200 && PD(current_pitch)>0){
 800136e:	4b6f      	ldr	r3, [pc, #444]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001370:	ed93 7b00 	vldr	d7, [r3]
 8001374:	eeb0 0a47 	vmov.f32	s0, s14
 8001378:	eef0 0a67 	vmov.f32	s1, s15
 800137c:	f001 faee 	bl	800295c <PD>
 8001380:	ec51 0b10 	vmov	r0, r1, d0
 8001384:	a35a      	add	r3, pc, #360	@ (adr r3, 80014f0 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	f7ff fbaf 	bl	8000aec <__aeabi_dcmplt>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d023      	beq.n	80013dc <HAL_TIM_PeriodElapsedCallback+0x3e4>
 8001394:	4b65      	ldr	r3, [pc, #404]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001396:	ed93 7b00 	vldr	d7, [r3]
 800139a:	eeb0 0a47 	vmov.f32	s0, s14
 800139e:	eef0 0a67 	vmov.f32	s1, s15
 80013a2:	f001 fadb 	bl	800295c <PD>
 80013a6:	ec51 0b10 	vmov	r0, r1, d0
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	f7ff fbb9 	bl	8000b28 <__aeabi_dcmpgt>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00f      	beq.n	80013dc <HAL_TIM_PeriodElapsedCallback+0x3e4>
				target_v = PD(current_pitch);
 80013bc:	4b5b      	ldr	r3, [pc, #364]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 80013be:	ed93 7b00 	vldr	d7, [r3]
 80013c2:	eeb0 0a47 	vmov.f32	s0, s14
 80013c6:	eef0 0a67 	vmov.f32	s1, s15
 80013ca:	f001 fac7 	bl	800295c <PD>
 80013ce:	eeb0 7a40 	vmov.f32	s14, s0
 80013d2:	eef0 7a60 	vmov.f32	s15, s1
 80013d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x550>)
 80013d8:	ed83 7b00 	vstr	d7, [r3]
			}

			if(PD(current_pitch)<0 ){
 80013dc:	4b53      	ldr	r3, [pc, #332]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 80013de:	ed93 7b00 	vldr	d7, [r3]
 80013e2:	eeb0 0a47 	vmov.f32	s0, s14
 80013e6:	eef0 0a67 	vmov.f32	s1, s15
 80013ea:	f001 fab7 	bl	800295c <PD>
 80013ee:	ec51 0b10 	vmov	r0, r1, d0
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	f04f 0300 	mov.w	r3, #0
 80013fa:	f7ff fb77 	bl	8000aec <__aeabi_dcmplt>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d024      	beq.n	800144e <HAL_TIM_PeriodElapsedCallback+0x456>
				target_v = -1*PD(current_pitch);
 8001404:	4b49      	ldr	r3, [pc, #292]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001406:	ed93 7b00 	vldr	d7, [r3]
 800140a:	eeb0 0a47 	vmov.f32	s0, s14
 800140e:	eef0 0a67 	vmov.f32	s1, s15
 8001412:	f001 faa3 	bl	800295c <PD>
 8001416:	ec53 2b10 	vmov	r2, r3, d0
 800141a:	4614      	mov	r4, r2
 800141c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001420:	4b49      	ldr	r3, [pc, #292]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8001422:	e9c3 4500 	strd	r4, r5, [r3]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2120      	movs	r1, #32
 800142a:	4845      	ldr	r0, [pc, #276]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800142c:	f002 ff2e 	bl	800428c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	2110      	movs	r1, #16
 8001434:	4842      	ldr	r0, [pc, #264]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8001436:	f002 ff29 	bl	800428c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2101      	movs	r1, #1
 800143e:	4841      	ldr	r0, [pc, #260]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8001440:	f002 ff24 	bl	800428c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	2102      	movs	r1, #2
 8001448:	483e      	ldr	r0, [pc, #248]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800144a:	f002 ff1f 	bl	800428c <HAL_GPIO_WritePin>

			}

			if(PD(current_pitch)>4200){
 800144e:	4b37      	ldr	r3, [pc, #220]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001450:	ed93 7b00 	vldr	d7, [r3]
 8001454:	eeb0 0a47 	vmov.f32	s0, s14
 8001458:	eef0 0a67 	vmov.f32	s1, s15
 800145c:	f001 fa7e 	bl	800295c <PD>
 8001460:	ec51 0b10 	vmov	r0, r1, d0
 8001464:	a322      	add	r3, pc, #136	@ (adr r3, 80014f0 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff fb5d 	bl	8000b28 <__aeabi_dcmpgt>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_TIM_PeriodElapsedCallback+0x488>
				target_v = 4200;
 8001474:	4934      	ldr	r1, [pc, #208]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8001476:	a31e      	add	r3, pc, #120	@ (adr r3, 80014f0 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8001478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147c:	e9c1 2300 	strd	r2, r3, [r1]
				// ?????? ?   ??????
			}

			if(current_pitch > 15 || current_pitch <-15){
 8001480:	4b2a      	ldr	r3, [pc, #168]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001482:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	4b30      	ldr	r3, [pc, #192]	@ (800154c <HAL_TIM_PeriodElapsedCallback+0x554>)
 800148c:	f7ff fb4c 	bl	8000b28 <__aeabi_dcmpgt>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10a      	bne.n	80014ac <HAL_TIM_PeriodElapsedCallback+0x4b4>
 8001496:	4b25      	ldr	r3, [pc, #148]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001498:	e9d3 0100 	ldrd	r0, r1, [r3]
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <HAL_TIM_PeriodElapsedCallback+0x558>)
 80014a2:	f7ff fb23 	bl	8000aec <__aeabi_dcmplt>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <HAL_TIM_PeriodElapsedCallback+0x4c2>
				target_v = 0;
 80014ac:	4926      	ldr	r1, [pc, #152]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x550>)
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	e9c1 2300 	strd	r2, r3, [r1]
			}

			prevError = d_error;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <HAL_TIM_PeriodElapsedCallback+0x538>)
 80014bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c0:	4924      	ldr	r1, [pc, #144]	@ (8001554 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 80014c2:	e9c1 2300 	strd	r2, r3, [r1]
		}
//		Motor_CCR = target_v;

		if(cnt%2 == 0){
 80014c6:	4b16      	ldr	r3, [pc, #88]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x528>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8431 	bne.w	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
 80014d4:	e040      	b.n	8001558 <HAL_TIM_PeriodElapsedCallback+0x560>
 80014d6:	bf00      	nop
 80014d8:	a2529d39 	.word	0xa2529d39
 80014dc:	3f91df46 	.word	0x3f91df46
 80014e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80014e4:	3f50624d 	.word	0x3f50624d
 80014e8:	66ed2bfb 	.word	0x66ed2bfb
 80014ec:	4023193d 	.word	0x4023193d
 80014f0:	00000000 	.word	0x00000000
 80014f4:	40b06800 	.word	0x40b06800
 80014f8:	20000762 	.word	0x20000762
 80014fc:	20000766 	.word	0x20000766
 8001500:	20000774 	.word	0x20000774
 8001504:	40a00000 	.word	0x40a00000
 8001508:	40330000 	.word	0x40330000
 800150c:	40768000 	.word	0x40768000
 8001510:	20000780 	.word	0x20000780
 8001514:	20000790 	.word	0x20000790
 8001518:	200007a0 	.word	0x200007a0
 800151c:	200007b0 	.word	0x200007b0
 8001520:	20000768 	.word	0x20000768
 8001524:	66666667 	.word	0x66666667
 8001528:	20000708 	.word	0x20000708
 800152c:	20000748 	.word	0x20000748
 8001530:	200007b8 	.word	0x200007b8
 8001534:	2000076c 	.word	0x2000076c
 8001538:	200006b8 	.word	0x200006b8
 800153c:	200007c8 	.word	0x200007c8
 8001540:	40020800 	.word	0x40020800
 8001544:	40020400 	.word	0x40020400
 8001548:	20000710 	.word	0x20000710
 800154c:	402e0000 	.word	0x402e0000
 8001550:	c02e0000 	.word	0xc02e0000
 8001554:	20000738 	.word	0x20000738

			current_w1 = omega1;
 8001558:	4bcd      	ldr	r3, [pc, #820]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x898>)
 800155a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155e:	49cd      	ldr	r1, [pc, #820]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8001560:	e9c1 2300 	strd	r2, r3, [r1]
			Motor_CCR1 = PI(target_v, current_w1);
 8001564:	4bcc      	ldr	r3, [pc, #816]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8001566:	ed93 7b00 	vldr	d7, [r3]
 800156a:	4bca      	ldr	r3, [pc, #808]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 800156c:	ed93 6b00 	vldr	d6, [r3]
 8001570:	eeb0 1a46 	vmov.f32	s2, s12
 8001574:	eef0 1a66 	vmov.f32	s3, s13
 8001578:	eeb0 0a47 	vmov.f32	s0, s14
 800157c:	eef0 0a67 	vmov.f32	s1, s15
 8001580:	f001 fa0c 	bl	800299c <PI>
 8001584:	ec53 2b10 	vmov	r2, r3, d0
 8001588:	4610      	mov	r0, r2
 800158a:	4619      	mov	r1, r3
 800158c:	f7ff fb14 	bl	8000bb8 <__aeabi_d2uiz>
 8001590:	4603      	mov	r3, r0
 8001592:	b29a      	uxth	r2, r3
 8001594:	4bc1      	ldr	r3, [pc, #772]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 8001596:	801a      	strh	r2, [r3, #0]
			current_w2 = omega2;
 8001598:	4bc1      	ldr	r3, [pc, #772]	@ (80018a0 <HAL_TIM_PeriodElapsedCallback+0x8a8>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	49c1      	ldr	r1, [pc, #772]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 80015a0:	e9c1 2300 	strd	r2, r3, [r1]
			Motor_CCR2 = PI(target_v, current_w2);
 80015a4:	4bbc      	ldr	r3, [pc, #752]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 80015a6:	ed93 7b00 	vldr	d7, [r3]
 80015aa:	4bbe      	ldr	r3, [pc, #760]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 80015ac:	ed93 6b00 	vldr	d6, [r3]
 80015b0:	eeb0 1a46 	vmov.f32	s2, s12
 80015b4:	eef0 1a66 	vmov.f32	s3, s13
 80015b8:	eeb0 0a47 	vmov.f32	s0, s14
 80015bc:	eef0 0a67 	vmov.f32	s1, s15
 80015c0:	f001 f9ec 	bl	800299c <PI>
 80015c4:	ec53 2b10 	vmov	r2, r3, d0
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff faf4 	bl	8000bb8 <__aeabi_d2uiz>
 80015d0:	4603      	mov	r3, r0
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	4bb4      	ldr	r3, [pc, #720]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 80015d6:	801a      	strh	r2, [r3, #0]
			if(current_pitch <5 && current_pitch >-5){
 80015d8:	4bb4      	ldr	r3, [pc, #720]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 80015da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	4bb3      	ldr	r3, [pc, #716]	@ (80018b0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 80015e4:	f7ff fa82 	bl	8000aec <__aeabi_dcmplt>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 81a6 	beq.w	800193c <HAL_TIM_PeriodElapsedCallback+0x944>
 80015f0:	4bae      	ldr	r3, [pc, #696]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 80015f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	4bae      	ldr	r3, [pc, #696]	@ (80018b4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 80015fc:	f7ff fa94 	bl	8000b28 <__aeabi_dcmpgt>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 819a 	beq.w	800193c <HAL_TIM_PeriodElapsedCallback+0x944>
				Kp = 15.05;
 8001608:	49ab      	ldr	r1, [pc, #684]	@ (80018b8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800160a:	a399      	add	r3, pc, #612	@ (adr r3, 8001870 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	e9c1 2300 	strd	r2, r3, [r1]
				Kd = 0.655;
 8001614:	49a9      	ldr	r1, [pc, #676]	@ (80018bc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8001616:	a398      	add	r3, pc, #608	@ (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x880>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	e9c1 2300 	strd	r2, r3, [r1]
				Ki = 0.01;
 8001620:	49a7      	ldr	r1, [pc, #668]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8001622:	a397      	add	r3, pc, #604	@ (adr r3, 8001880 <HAL_TIM_PeriodElapsedCallback+0x888>)
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	e9c1 2300 	strd	r2, r3, [r1]
				if(PI(target_v, current_w1)<4200 && PI(target_v, current_w1)>0){
 800162c:	4b9a      	ldr	r3, [pc, #616]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800162e:	ed93 7b00 	vldr	d7, [r3]
 8001632:	4b98      	ldr	r3, [pc, #608]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8001634:	ed93 6b00 	vldr	d6, [r3]
 8001638:	eeb0 1a46 	vmov.f32	s2, s12
 800163c:	eef0 1a66 	vmov.f32	s3, s13
 8001640:	eeb0 0a47 	vmov.f32	s0, s14
 8001644:	eef0 0a67 	vmov.f32	s1, s15
 8001648:	f001 f9a8 	bl	800299c <PI>
 800164c:	ec51 0b10 	vmov	r0, r1, d0
 8001650:	a38d      	add	r3, pc, #564	@ (adr r3, 8001888 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8001652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001656:	f7ff fa49 	bl	8000aec <__aeabi_dcmplt>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d034      	beq.n	80016ca <HAL_TIM_PeriodElapsedCallback+0x6d2>
 8001660:	4b8d      	ldr	r3, [pc, #564]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8001662:	ed93 7b00 	vldr	d7, [r3]
 8001666:	4b8b      	ldr	r3, [pc, #556]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8001668:	ed93 6b00 	vldr	d6, [r3]
 800166c:	eeb0 1a46 	vmov.f32	s2, s12
 8001670:	eef0 1a66 	vmov.f32	s3, s13
 8001674:	eeb0 0a47 	vmov.f32	s0, s14
 8001678:	eef0 0a67 	vmov.f32	s1, s15
 800167c:	f001 f98e 	bl	800299c <PI>
 8001680:	ec51 0b10 	vmov	r0, r1, d0
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	f7ff fa4c 	bl	8000b28 <__aeabi_dcmpgt>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d019      	beq.n	80016ca <HAL_TIM_PeriodElapsedCallback+0x6d2>
					Motor_CCR1 = PI(target_v, current_w1);
 8001696:	4b80      	ldr	r3, [pc, #512]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8001698:	ed93 7b00 	vldr	d7, [r3]
 800169c:	4b7d      	ldr	r3, [pc, #500]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 800169e:	ed93 6b00 	vldr	d6, [r3]
 80016a2:	eeb0 1a46 	vmov.f32	s2, s12
 80016a6:	eef0 1a66 	vmov.f32	s3, s13
 80016aa:	eeb0 0a47 	vmov.f32	s0, s14
 80016ae:	eef0 0a67 	vmov.f32	s1, s15
 80016b2:	f001 f973 	bl	800299c <PI>
 80016b6:	ec53 2b10 	vmov	r2, r3, d0
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f7ff fa7b 	bl	8000bb8 <__aeabi_d2uiz>
 80016c2:	4603      	mov	r3, r0
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	4b75      	ldr	r3, [pc, #468]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 80016c8:	801a      	strh	r2, [r3, #0]
				}
				if(PI(target_v, current_w1)<0){
 80016ca:	4b73      	ldr	r3, [pc, #460]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 80016cc:	ed93 7b00 	vldr	d7, [r3]
 80016d0:	4b70      	ldr	r3, [pc, #448]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 80016d2:	ed93 6b00 	vldr	d6, [r3]
 80016d6:	eeb0 1a46 	vmov.f32	s2, s12
 80016da:	eef0 1a66 	vmov.f32	s3, s13
 80016de:	eeb0 0a47 	vmov.f32	s0, s14
 80016e2:	eef0 0a67 	vmov.f32	s1, s15
 80016e6:	f001 f959 	bl	800299c <PI>
 80016ea:	ec51 0b10 	vmov	r0, r1, d0
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	f7ff f9f9 	bl	8000aec <__aeabi_dcmplt>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d01d      	beq.n	800173c <HAL_TIM_PeriodElapsedCallback+0x744>
					Motor_CCR1 = -1*PI(target_v, current_w1);
 8001700:	4b65      	ldr	r3, [pc, #404]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8001702:	ed93 7b00 	vldr	d7, [r3]
 8001706:	4b63      	ldr	r3, [pc, #396]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8001708:	ed93 6b00 	vldr	d6, [r3]
 800170c:	eeb0 1a46 	vmov.f32	s2, s12
 8001710:	eef0 1a66 	vmov.f32	s3, s13
 8001714:	eeb0 0a47 	vmov.f32	s0, s14
 8001718:	eef0 0a67 	vmov.f32	s1, s15
 800171c:	f001 f93e 	bl	800299c <PI>
 8001720:	ec53 2b10 	vmov	r2, r3, d0
 8001724:	60ba      	str	r2, [r7, #8]
 8001726:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001730:	f7ff fa42 	bl	8000bb8 <__aeabi_d2uiz>
 8001734:	4603      	mov	r3, r0
 8001736:	b29a      	uxth	r2, r3
 8001738:	4b58      	ldr	r3, [pc, #352]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 800173a:	801a      	strh	r2, [r3, #0]
					//  ?  ?
				}
				if(PI(target_v, current_w1)>4200){
 800173c:	4b56      	ldr	r3, [pc, #344]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800173e:	ed93 7b00 	vldr	d7, [r3]
 8001742:	4b54      	ldr	r3, [pc, #336]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8001744:	ed93 6b00 	vldr	d6, [r3]
 8001748:	eeb0 1a46 	vmov.f32	s2, s12
 800174c:	eef0 1a66 	vmov.f32	s3, s13
 8001750:	eeb0 0a47 	vmov.f32	s0, s14
 8001754:	eef0 0a67 	vmov.f32	s1, s15
 8001758:	f001 f920 	bl	800299c <PI>
 800175c:	ec51 0b10 	vmov	r0, r1, d0
 8001760:	a349      	add	r3, pc, #292	@ (adr r3, 8001888 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8001762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001766:	f7ff f9df 	bl	8000b28 <__aeabi_dcmpgt>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x780>
					Motor_CCR1 = 4200;
 8001770:	4b4a      	ldr	r3, [pc, #296]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 8001772:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001776:	801a      	strh	r2, [r3, #0]

					// ?????? ?   ??????
				}
				if(PI(target_v, current_w2)<4200 && PI(target_v, current_w2)>0){
 8001778:	4b47      	ldr	r3, [pc, #284]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800177a:	ed93 7b00 	vldr	d7, [r3]
 800177e:	4b49      	ldr	r3, [pc, #292]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 8001780:	ed93 6b00 	vldr	d6, [r3]
 8001784:	eeb0 1a46 	vmov.f32	s2, s12
 8001788:	eef0 1a66 	vmov.f32	s3, s13
 800178c:	eeb0 0a47 	vmov.f32	s0, s14
 8001790:	eef0 0a67 	vmov.f32	s1, s15
 8001794:	f001 f902 	bl	800299c <PI>
 8001798:	ec51 0b10 	vmov	r0, r1, d0
 800179c:	a33a      	add	r3, pc, #232	@ (adr r3, 8001888 <HAL_TIM_PeriodElapsedCallback+0x890>)
 800179e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a2:	f7ff f9a3 	bl	8000aec <__aeabi_dcmplt>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d034      	beq.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x81e>
 80017ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 80017ae:	ed93 7b00 	vldr	d7, [r3]
 80017b2:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 80017b4:	ed93 6b00 	vldr	d6, [r3]
 80017b8:	eeb0 1a46 	vmov.f32	s2, s12
 80017bc:	eef0 1a66 	vmov.f32	s3, s13
 80017c0:	eeb0 0a47 	vmov.f32	s0, s14
 80017c4:	eef0 0a67 	vmov.f32	s1, s15
 80017c8:	f001 f8e8 	bl	800299c <PI>
 80017cc:	ec51 0b10 	vmov	r0, r1, d0
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	f7ff f9a6 	bl	8000b28 <__aeabi_dcmpgt>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d019      	beq.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x81e>
					Motor_CCR2 = PI(target_v, current_w2);
 80017e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 80017e4:	ed93 7b00 	vldr	d7, [r3]
 80017e8:	4b2e      	ldr	r3, [pc, #184]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 80017ea:	ed93 6b00 	vldr	d6, [r3]
 80017ee:	eeb0 1a46 	vmov.f32	s2, s12
 80017f2:	eef0 1a66 	vmov.f32	s3, s13
 80017f6:	eeb0 0a47 	vmov.f32	s0, s14
 80017fa:	eef0 0a67 	vmov.f32	s1, s15
 80017fe:	f001 f8cd 	bl	800299c <PI>
 8001802:	ec53 2b10 	vmov	r2, r3, d0
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f9d5 	bl	8000bb8 <__aeabi_d2uiz>
 800180e:	4603      	mov	r3, r0
 8001810:	b29a      	uxth	r2, r3
 8001812:	4b25      	ldr	r3, [pc, #148]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8001814:	801a      	strh	r2, [r3, #0]
				}
				if(PI(target_v, current_w2)<0){
 8001816:	4b20      	ldr	r3, [pc, #128]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8001818:	ed93 7b00 	vldr	d7, [r3]
 800181c:	4b21      	ldr	r3, [pc, #132]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 800181e:	ed93 6b00 	vldr	d6, [r3]
 8001822:	eeb0 1a46 	vmov.f32	s2, s12
 8001826:	eef0 1a66 	vmov.f32	s3, s13
 800182a:	eeb0 0a47 	vmov.f32	s0, s14
 800182e:	eef0 0a67 	vmov.f32	s1, s15
 8001832:	f001 f8b3 	bl	800299c <PI>
 8001836:	ec51 0b10 	vmov	r0, r1, d0
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	f7ff f953 	bl	8000aec <__aeabi_dcmplt>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d04b      	beq.n	80018e4 <HAL_TIM_PeriodElapsedCallback+0x8ec>
					Motor_CCR2 = -1*PI(target_v, current_w2);
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 800184e:	ed93 7b00 	vldr	d7, [r3]
 8001852:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 8001854:	ed93 6b00 	vldr	d6, [r3]
 8001858:	eeb0 1a46 	vmov.f32	s2, s12
 800185c:	eef0 1a66 	vmov.f32	s3, s13
 8001860:	eeb0 0a47 	vmov.f32	s0, s14
 8001864:	eef0 0a67 	vmov.f32	s1, s15
 8001868:	e02c      	b.n	80018c4 <HAL_TIM_PeriodElapsedCallback+0x8cc>
 800186a:	bf00      	nop
 800186c:	f3af 8000 	nop.w
 8001870:	9999999a 	.word	0x9999999a
 8001874:	402e1999 	.word	0x402e1999
 8001878:	8f5c28f6 	.word	0x8f5c28f6
 800187c:	3fe4f5c2 	.word	0x3fe4f5c2
 8001880:	47ae147b 	.word	0x47ae147b
 8001884:	3f847ae1 	.word	0x3f847ae1
 8001888:	00000000 	.word	0x00000000
 800188c:	40b06800 	.word	0x40b06800
 8001890:	20000798 	.word	0x20000798
 8001894:	20000750 	.word	0x20000750
 8001898:	20000710 	.word	0x20000710
 800189c:	20000010 	.word	0x20000010
 80018a0:	200007a0 	.word	0x200007a0
 80018a4:	20000758 	.word	0x20000758
 80018a8:	20000012 	.word	0x20000012
 80018ac:	20000748 	.word	0x20000748
 80018b0:	40140000 	.word	0x40140000
 80018b4:	c0140000 	.word	0xc0140000
 80018b8:	20000000 	.word	0x20000000
 80018bc:	20000008 	.word	0x20000008
 80018c0:	20000718 	.word	0x20000718
 80018c4:	f001 f86a 	bl	800299c <PI>
 80018c8:	ec53 2b10 	vmov	r2, r3, d0
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018d8:	f7ff f96e 	bl	8000bb8 <__aeabi_d2uiz>
 80018dc:	4603      	mov	r3, r0
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80018e2:	801a      	strh	r2, [r3, #0]
					//  ?  ?
				}
				if(PI(target_v, current_w2)>4200){
 80018e4:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80018e6:	ed93 7b00 	vldr	d7, [r3]
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <HAL_TIM_PeriodElapsedCallback+0x940>)
 80018ec:	ed93 6b00 	vldr	d6, [r3]
 80018f0:	eeb0 1a46 	vmov.f32	s2, s12
 80018f4:	eef0 1a66 	vmov.f32	s3, s13
 80018f8:	eeb0 0a47 	vmov.f32	s0, s14
 80018fc:	eef0 0a67 	vmov.f32	s1, s15
 8001900:	f001 f84c 	bl	800299c <PI>
 8001904:	ec51 0b10 	vmov	r0, r1, d0
 8001908:	a307      	add	r3, pc, #28	@ (adr r3, 8001928 <HAL_TIM_PeriodElapsedCallback+0x930>)
 800190a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190e:	f7ff f90b 	bl	8000b28 <__aeabi_dcmpgt>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	f000 820e 	beq.w	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
					Motor_CCR2 = 4200;
 800191a:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_TIM_PeriodElapsedCallback+0x938>)
 800191c:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001920:	801a      	strh	r2, [r3, #0]
				if(PI(target_v, current_w2)>4200){
 8001922:	e208      	b.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
 8001924:	f3af 8000 	nop.w
 8001928:	00000000 	.word	0x00000000
 800192c:	40b06800 	.word	0x40b06800
 8001930:	20000012 	.word	0x20000012
 8001934:	20000710 	.word	0x20000710
 8001938:	20000758 	.word	0x20000758
					// ?????? ?   ??????
				}
			}
			else if((current_pitch < 10 && current_pitch >5) || (current_pitch >-10 && current_pitch <-5)){
 800193c:	4bcc      	ldr	r3, [pc, #816]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800193e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001942:	f04f 0200 	mov.w	r2, #0
 8001946:	4bcb      	ldr	r3, [pc, #812]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8001948:	f7ff f8d0 	bl	8000aec <__aeabi_dcmplt>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00a      	beq.n	8001968 <HAL_TIM_PeriodElapsedCallback+0x970>
 8001952:	4bc7      	ldr	r3, [pc, #796]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8001954:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	4bc6      	ldr	r3, [pc, #792]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800195e:	f7ff f8e3 	bl	8000b28 <__aeabi_dcmpgt>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d117      	bne.n	8001998 <HAL_TIM_PeriodElapsedCallback+0x9a0>
 8001968:	4bc1      	ldr	r3, [pc, #772]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 800196a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	4bc2      	ldr	r3, [pc, #776]	@ (8001c7c <HAL_TIM_PeriodElapsedCallback+0xc84>)
 8001974:	f7ff f8d8 	bl	8000b28 <__aeabi_dcmpgt>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 8194 	beq.w	8001ca8 <HAL_TIM_PeriodElapsedCallback+0xcb0>
 8001980:	4bbb      	ldr	r3, [pc, #748]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8001982:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	4bbd      	ldr	r3, [pc, #756]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 800198c:	f7ff f8ae 	bl	8000aec <__aeabi_dcmplt>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 8188 	beq.w	8001ca8 <HAL_TIM_PeriodElapsedCallback+0xcb0>
				Kp = 17.0;
 8001998:	49ba      	ldr	r1, [pc, #744]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	4bba      	ldr	r3, [pc, #744]	@ (8001c88 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80019a0:	e9c1 2300 	strd	r2, r3, [r1]
				Kd = 0.2;
 80019a4:	49b9      	ldr	r1, [pc, #740]	@ (8001c8c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80019a6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8001c58 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 80019a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ac:	e9c1 2300 	strd	r2, r3, [r1]
				Ki = 0.001;
 80019b0:	49b7      	ldr	r1, [pc, #732]	@ (8001c90 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80019b2:	a3ab      	add	r3, pc, #684	@ (adr r3, 8001c60 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 80019b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b8:	e9c1 2300 	strd	r2, r3, [r1]
				if(PI(target_v, current_w1)<4200 && PI(target_v, current_w1)>0){
 80019bc:	4bb5      	ldr	r3, [pc, #724]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80019be:	ed93 7b00 	vldr	d7, [r3]
 80019c2:	4bb5      	ldr	r3, [pc, #724]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 80019c4:	ed93 6b00 	vldr	d6, [r3]
 80019c8:	eeb0 1a46 	vmov.f32	s2, s12
 80019cc:	eef0 1a66 	vmov.f32	s3, s13
 80019d0:	eeb0 0a47 	vmov.f32	s0, s14
 80019d4:	eef0 0a67 	vmov.f32	s1, s15
 80019d8:	f000 ffe0 	bl	800299c <PI>
 80019dc:	ec51 0b10 	vmov	r0, r1, d0
 80019e0:	a3a1      	add	r3, pc, #644	@ (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80019e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e6:	f7ff f881 	bl	8000aec <__aeabi_dcmplt>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d034      	beq.n	8001a5a <HAL_TIM_PeriodElapsedCallback+0xa62>
 80019f0:	4ba8      	ldr	r3, [pc, #672]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 80019f2:	ed93 7b00 	vldr	d7, [r3]
 80019f6:	4ba8      	ldr	r3, [pc, #672]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 80019f8:	ed93 6b00 	vldr	d6, [r3]
 80019fc:	eeb0 1a46 	vmov.f32	s2, s12
 8001a00:	eef0 1a66 	vmov.f32	s3, s13
 8001a04:	eeb0 0a47 	vmov.f32	s0, s14
 8001a08:	eef0 0a67 	vmov.f32	s1, s15
 8001a0c:	f000 ffc6 	bl	800299c <PI>
 8001a10:	ec51 0b10 	vmov	r0, r1, d0
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	f7ff f884 	bl	8000b28 <__aeabi_dcmpgt>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d019      	beq.n	8001a5a <HAL_TIM_PeriodElapsedCallback+0xa62>
					Motor_CCR1 = PI(target_v, current_w1);
 8001a26:	4b9b      	ldr	r3, [pc, #620]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001a28:	ed93 7b00 	vldr	d7, [r3]
 8001a2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8001a2e:	ed93 6b00 	vldr	d6, [r3]
 8001a32:	eeb0 1a46 	vmov.f32	s2, s12
 8001a36:	eef0 1a66 	vmov.f32	s3, s13
 8001a3a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a3e:	eef0 0a67 	vmov.f32	s1, s15
 8001a42:	f000 ffab 	bl	800299c <PI>
 8001a46:	ec53 2b10 	vmov	r2, r3, d0
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f7ff f8b3 	bl	8000bb8 <__aeabi_d2uiz>
 8001a52:	4603      	mov	r3, r0
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b91      	ldr	r3, [pc, #580]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8001a58:	801a      	strh	r2, [r3, #0]
				}
				if(PI(target_v, current_w1)<0){
 8001a5a:	4b8e      	ldr	r3, [pc, #568]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001a5c:	ed93 7b00 	vldr	d7, [r3]
 8001a60:	4b8d      	ldr	r3, [pc, #564]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8001a62:	ed93 6b00 	vldr	d6, [r3]
 8001a66:	eeb0 1a46 	vmov.f32	s2, s12
 8001a6a:	eef0 1a66 	vmov.f32	s3, s13
 8001a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a72:	eef0 0a67 	vmov.f32	s1, s15
 8001a76:	f000 ff91 	bl	800299c <PI>
 8001a7a:	ec51 0b10 	vmov	r0, r1, d0
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	f7ff f831 	bl	8000aec <__aeabi_dcmplt>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d01c      	beq.n	8001aca <HAL_TIM_PeriodElapsedCallback+0xad2>
					Motor_CCR1 = -1*PI(target_v, current_w1);
 8001a90:	4b80      	ldr	r3, [pc, #512]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001a92:	ed93 7b00 	vldr	d7, [r3]
 8001a96:	4b80      	ldr	r3, [pc, #512]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8001a98:	ed93 6b00 	vldr	d6, [r3]
 8001a9c:	eeb0 1a46 	vmov.f32	s2, s12
 8001aa0:	eef0 1a66 	vmov.f32	s3, s13
 8001aa4:	eeb0 0a47 	vmov.f32	s0, s14
 8001aa8:	eef0 0a67 	vmov.f32	s1, s15
 8001aac:	f000 ff76 	bl	800299c <PI>
 8001ab0:	ec53 2b10 	vmov	r2, r3, d0
 8001ab4:	4692      	mov	sl, r2
 8001ab6:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 8001aba:	4650      	mov	r0, sl
 8001abc:	4659      	mov	r1, fp
 8001abe:	f7ff f87b 	bl	8000bb8 <__aeabi_d2uiz>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	4b75      	ldr	r3, [pc, #468]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8001ac8:	801a      	strh	r2, [r3, #0]
					//  ?  ?
				}
				if(PI(target_v, current_w1)>4200){
 8001aca:	4b72      	ldr	r3, [pc, #456]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001acc:	ed93 7b00 	vldr	d7, [r3]
 8001ad0:	4b71      	ldr	r3, [pc, #452]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8001ad2:	ed93 6b00 	vldr	d6, [r3]
 8001ad6:	eeb0 1a46 	vmov.f32	s2, s12
 8001ada:	eef0 1a66 	vmov.f32	s3, s13
 8001ade:	eeb0 0a47 	vmov.f32	s0, s14
 8001ae2:	eef0 0a67 	vmov.f32	s1, s15
 8001ae6:	f000 ff59 	bl	800299c <PI>
 8001aea:	ec51 0b10 	vmov	r0, r1, d0
 8001aee:	a35e      	add	r3, pc, #376	@ (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	f7ff f818 	bl	8000b28 <__aeabi_dcmpgt>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_TIM_PeriodElapsedCallback+0xb0e>
					Motor_CCR1 = 4200;
 8001afe:	4b67      	ldr	r3, [pc, #412]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0xca4>)
 8001b00:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001b04:	801a      	strh	r2, [r3, #0]
				}
				if(PI(target_v, current_w2)<4200 && PI(target_v, current_w2)>0){
 8001b06:	4b63      	ldr	r3, [pc, #396]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001b08:	ed93 7b00 	vldr	d7, [r3]
 8001b0c:	4b64      	ldr	r3, [pc, #400]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001b0e:	ed93 6b00 	vldr	d6, [r3]
 8001b12:	eeb0 1a46 	vmov.f32	s2, s12
 8001b16:	eef0 1a66 	vmov.f32	s3, s13
 8001b1a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b1e:	eef0 0a67 	vmov.f32	s1, s15
 8001b22:	f000 ff3b 	bl	800299c <PI>
 8001b26:	ec51 0b10 	vmov	r0, r1, d0
 8001b2a:	a34f      	add	r3, pc, #316	@ (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	f7fe ffdc 	bl	8000aec <__aeabi_dcmplt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d034      	beq.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0xbac>
 8001b3a:	4b56      	ldr	r3, [pc, #344]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001b3c:	ed93 7b00 	vldr	d7, [r3]
 8001b40:	4b57      	ldr	r3, [pc, #348]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001b42:	ed93 6b00 	vldr	d6, [r3]
 8001b46:	eeb0 1a46 	vmov.f32	s2, s12
 8001b4a:	eef0 1a66 	vmov.f32	s3, s13
 8001b4e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b52:	eef0 0a67 	vmov.f32	s1, s15
 8001b56:	f000 ff21 	bl	800299c <PI>
 8001b5a:	ec51 0b10 	vmov	r0, r1, d0
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	f7fe ffdf 	bl	8000b28 <__aeabi_dcmpgt>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d019      	beq.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0xbac>
					Motor_CCR2 = PI(target_v, current_w2);
 8001b70:	4b48      	ldr	r3, [pc, #288]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001b72:	ed93 7b00 	vldr	d7, [r3]
 8001b76:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001b78:	ed93 6b00 	vldr	d6, [r3]
 8001b7c:	eeb0 1a46 	vmov.f32	s2, s12
 8001b80:	eef0 1a66 	vmov.f32	s3, s13
 8001b84:	eeb0 0a47 	vmov.f32	s0, s14
 8001b88:	eef0 0a67 	vmov.f32	s1, s15
 8001b8c:	f000 ff06 	bl	800299c <PI>
 8001b90:	ec53 2b10 	vmov	r2, r3, d0
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	f7ff f80e 	bl	8000bb8 <__aeabi_d2uiz>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b40      	ldr	r3, [pc, #256]	@ (8001ca4 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8001ba2:	801a      	strh	r2, [r3, #0]
				}
				if(PI(target_v, current_w2)<0){
 8001ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001ba6:	ed93 7b00 	vldr	d7, [r3]
 8001baa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001bac:	ed93 6b00 	vldr	d6, [r3]
 8001bb0:	eeb0 1a46 	vmov.f32	s2, s12
 8001bb4:	eef0 1a66 	vmov.f32	s3, s13
 8001bb8:	eeb0 0a47 	vmov.f32	s0, s14
 8001bbc:	eef0 0a67 	vmov.f32	s1, s15
 8001bc0:	f000 feec 	bl	800299c <PI>
 8001bc4:	ec51 0b10 	vmov	r0, r1, d0
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	f04f 0300 	mov.w	r3, #0
 8001bd0:	f7fe ff8c 	bl	8000aec <__aeabi_dcmplt>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d01c      	beq.n	8001c14 <HAL_TIM_PeriodElapsedCallback+0xc1c>
					Motor_CCR2 = -1*PI(target_v, current_w2);
 8001bda:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001bdc:	ed93 7b00 	vldr	d7, [r3]
 8001be0:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001be2:	ed93 6b00 	vldr	d6, [r3]
 8001be6:	eeb0 1a46 	vmov.f32	s2, s12
 8001bea:	eef0 1a66 	vmov.f32	s3, s13
 8001bee:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf2:	eef0 0a67 	vmov.f32	s1, s15
 8001bf6:	f000 fed1 	bl	800299c <PI>
 8001bfa:	ec53 2b10 	vmov	r2, r3, d0
 8001bfe:	4690      	mov	r8, r2
 8001c00:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001c04:	4640      	mov	r0, r8
 8001c06:	4649      	mov	r1, r9
 8001c08:	f7fe ffd6 	bl	8000bb8 <__aeabi_d2uiz>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	4b24      	ldr	r3, [pc, #144]	@ (8001ca4 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8001c12:	801a      	strh	r2, [r3, #0]
					//  ?  ?
				}
				if(PI(target_v, current_w2)>4200){
 8001c14:	4b1f      	ldr	r3, [pc, #124]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 8001c16:	ed93 7b00 	vldr	d7, [r3]
 8001c1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8001c1c:	ed93 6b00 	vldr	d6, [r3]
 8001c20:	eeb0 1a46 	vmov.f32	s2, s12
 8001c24:	eef0 1a66 	vmov.f32	s3, s13
 8001c28:	eeb0 0a47 	vmov.f32	s0, s14
 8001c2c:	eef0 0a67 	vmov.f32	s1, s15
 8001c30:	f000 feb4 	bl	800299c <PI>
 8001c34:	ec51 0b10 	vmov	r0, r1, d0
 8001c38:	a30b      	add	r3, pc, #44	@ (adr r3, 8001c68 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f7fe ff73 	bl	8000b28 <__aeabi_dcmpgt>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d076      	beq.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
					Motor_CCR2 = 4200;
 8001c48:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <HAL_TIM_PeriodElapsedCallback+0xcac>)
 8001c4a:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001c4e:	801a      	strh	r2, [r3, #0]
				if(PI(target_v, current_w2)>4200){
 8001c50:	e071      	b.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
 8001c52:	bf00      	nop
 8001c54:	f3af 8000 	nop.w
 8001c58:	9999999a 	.word	0x9999999a
 8001c5c:	3fc99999 	.word	0x3fc99999
 8001c60:	d2f1a9fc 	.word	0xd2f1a9fc
 8001c64:	3f50624d 	.word	0x3f50624d
 8001c68:	00000000 	.word	0x00000000
 8001c6c:	40b06800 	.word	0x40b06800
 8001c70:	20000748 	.word	0x20000748
 8001c74:	40240000 	.word	0x40240000
 8001c78:	40140000 	.word	0x40140000
 8001c7c:	c0240000 	.word	0xc0240000
 8001c80:	c0140000 	.word	0xc0140000
 8001c84:	20000000 	.word	0x20000000
 8001c88:	40310000 	.word	0x40310000
 8001c8c:	20000008 	.word	0x20000008
 8001c90:	20000718 	.word	0x20000718
 8001c94:	20000710 	.word	0x20000710
 8001c98:	20000750 	.word	0x20000750
 8001c9c:	20000010 	.word	0x20000010
 8001ca0:	20000758 	.word	0x20000758
 8001ca4:	20000012 	.word	0x20000012
					// ?????? ?   ??????
				}
			}
			else if((current_pitch < 15 && current_pitch >10) || (current_pitch >-15 && current_pitch <-10)) {
 8001ca8:	4b29      	ldr	r3, [pc, #164]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001caa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	4b28      	ldr	r3, [pc, #160]	@ (8001d54 <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001cb4:	f7fe ff1a 	bl	8000aec <__aeabi_dcmplt>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00a      	beq.n	8001cd4 <HAL_TIM_PeriodElapsedCallback+0xcdc>
 8001cbe:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001cc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	4b23      	ldr	r3, [pc, #140]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xd60>)
 8001cca:	f7fe ff2d 	bl	8000b28 <__aeabi_dcmpgt>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d115      	bne.n	8001d00 <HAL_TIM_PeriodElapsedCallback+0xd08>
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001cd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	4b1f      	ldr	r3, [pc, #124]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xd64>)
 8001ce0:	f7fe ff22 	bl	8000b28 <__aeabi_dcmpgt>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d013      	beq.n	8001d12 <HAL_TIM_PeriodElapsedCallback+0xd1a>
 8001cea:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001cec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xd68>)
 8001cf6:	f7fe fef9 	bl	8000aec <__aeabi_dcmplt>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_TIM_PeriodElapsedCallback+0xd1a>
				Motor_CCR1 = 4200;
 8001d00:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xd6c>)
 8001d02:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001d06:	801a      	strh	r2, [r3, #0]
				Motor_CCR2 = 4200;
 8001d08:	4b17      	ldr	r3, [pc, #92]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xd70>)
 8001d0a:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001d0e:	801a      	strh	r2, [r3, #0]
 8001d10:	e011      	b.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
			}
			if(PI(target_v, current_w2)>4200){
				Motor_CCR2 = 4200;
				// ?????? ?   ??????
			}*/
			else if(target_v == 0){
 8001d12:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0xd74>)
 8001d14:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	f04f 0300 	mov.w	r3, #0
 8001d20:	f7fe feda 	bl	8000ad8 <__aeabi_dcmpeq>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d005      	beq.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0xd3e>
				Motor_CCR1 = 0;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xd6c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	801a      	strh	r2, [r3, #0]
				Motor_CCR2 = 0;
 8001d30:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xd70>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	801a      	strh	r2, [r3, #0]
			}
		}

		// Motor_CCR = tager_v + Motor_CCR;  // target_v + Motor_CCR

		TIM3->CCR1 = Motor_CCR1;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xd6c>)
 8001d38:	881a      	ldrh	r2, [r3, #0]
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0xd78>)
 8001d3c:	635a      	str	r2, [r3, #52]	@ 0x34
		/*HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); //break*/

		TIM4->CCR1 = Motor_CCR2;
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xd70>)
 8001d40:	881a      	ldrh	r2, [r3, #0]
 8001d42:	4b0c      	ldr	r3, [pc, #48]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0xd7c>)
 8001d44:	635a      	str	r2, [r3, #52]	@ 0x34
//		count2_w = (2*M_PI*delta_count2)/(0.1*512*4);
//		current_counter1 = counter1;
//		current_counter2 = counter2;
	}

}
 8001d46:	bf00      	nop
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d50:	20000748 	.word	0x20000748
 8001d54:	402e0000 	.word	0x402e0000
 8001d58:	40240000 	.word	0x40240000
 8001d5c:	c02e0000 	.word	0xc02e0000
 8001d60:	c0240000 	.word	0xc0240000
 8001d64:	20000010 	.word	0x20000010
 8001d68:	20000012 	.word	0x20000012
 8001d6c:	20000710 	.word	0x20000710
 8001d70:	40000400 	.word	0x40000400
 8001d74:	40000800 	.word	0x40000800

08001d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d7c:	f001 fb7c 	bl	8003478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d80:	f000 f83e 	bl	8001e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d84:	f000 fb44 	bl	8002410 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d88:	f000 faec 	bl	8002364 <MX_DMA_Init>
  MX_TIM2_Init();
 8001d8c:	f000 f8c6 	bl	8001f1c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d90:	f000 f920 	bl	8001fd4 <MX_TIM3_Init>
  MX_TIM9_Init();
 8001d94:	f000 fa2e 	bl	80021f4 <MX_TIM9_Init>
  MX_TIM4_Init();
 8001d98:	f000 f976 	bl	8002088 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001d9c:	f000 f9ce 	bl	800213c <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8001da0:	f000 fab6 	bl	8002310 <MX_USART6_UART_Init>
  MX_USART1_UART_Init();
 8001da4:	f000 fa60 	bl	8002268 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001da8:	f000 fa88 	bl	80022bc <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001dac:	f000 f892 	bl	8001ed4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8001db0:	213c      	movs	r1, #60	@ 0x3c
 8001db2:	480e      	ldr	r0, [pc, #56]	@ (8001dec <main+0x74>)
 8001db4:	f003 f934 	bl	8005020 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001db8:	213c      	movs	r1, #60	@ 0x3c
 8001dba:	480d      	ldr	r0, [pc, #52]	@ (8001df0 <main+0x78>)
 8001dbc:	f003 f930 	bl	8005020 <HAL_TIM_Encoder_Start_IT>

  HAL_TIM_Base_Start_IT(&htim9);
 8001dc0:	480c      	ldr	r0, [pc, #48]	@ (8001df4 <main+0x7c>)
 8001dc2:	f002 ff25 	bl	8004c10 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	480b      	ldr	r0, [pc, #44]	@ (8001df8 <main+0x80>)
 8001dca:	f002 ffd3 	bl	8004d74 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim3, TIM_CHANNEL_1);
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4809      	ldr	r0, [pc, #36]	@ (8001df8 <main+0x80>)
 8001dd2:	f003 ff4d 	bl	8005c70 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4808      	ldr	r0, [pc, #32]	@ (8001dfc <main+0x84>)
 8001dda:	f002 ffcb 	bl	8004d74 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim4, TIM_CHANNEL_1);
 8001dde:	2100      	movs	r1, #0
 8001de0:	4806      	ldr	r0, [pc, #24]	@ (8001dfc <main+0x84>)
 8001de2:	f003 ff45 	bl	8005c70 <HAL_TIMEx_PWMN_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001de6:	bf00      	nop
 8001de8:	e7fd      	b.n	8001de6 <main+0x6e>
 8001dea:	bf00      	nop
 8001dec:	20000214 	.word	0x20000214
 8001df0:	200002ec 	.word	0x200002ec
 8001df4:	20000334 	.word	0x20000334
 8001df8:	2000025c 	.word	0x2000025c
 8001dfc:	200002a4 	.word	0x200002a4

08001e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b094      	sub	sp, #80	@ 0x50
 8001e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e06:	f107 0320 	add.w	r3, r7, #32
 8001e0a:	2230      	movs	r2, #48	@ 0x30
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f006 fddf 	bl	80089d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e14:	f107 030c 	add.w	r3, r7, #12
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e24:	2300      	movs	r3, #0
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	4b28      	ldr	r3, [pc, #160]	@ (8001ecc <SystemClock_Config+0xcc>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	4a27      	ldr	r2, [pc, #156]	@ (8001ecc <SystemClock_Config+0xcc>)
 8001e2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e34:	4b25      	ldr	r3, [pc, #148]	@ (8001ecc <SystemClock_Config+0xcc>)
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e40:	2300      	movs	r3, #0
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	4b22      	ldr	r3, [pc, #136]	@ (8001ed0 <SystemClock_Config+0xd0>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001e4c:	4a20      	ldr	r2, [pc, #128]	@ (8001ed0 <SystemClock_Config+0xd0>)
 8001e4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed0 <SystemClock_Config+0xd0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e60:	2302      	movs	r3, #2
 8001e62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e64:	2301      	movs	r3, #1
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e68:	2310      	movs	r3, #16
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e70:	2300      	movs	r3, #0
 8001e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e74:	2308      	movs	r3, #8
 8001e76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001e78:	2354      	movs	r3, #84	@ 0x54
 8001e7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e80:	2304      	movs	r3, #4
 8001e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e84:	f107 0320 	add.w	r3, r7, #32
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f002 fa19 	bl	80042c0 <HAL_RCC_OscConfig>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e94:	f000 fda8 	bl	80029e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e98:	230f      	movs	r3, #15
 8001e9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ea4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ea8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001eae:	f107 030c 	add.w	r3, r7, #12
 8001eb2:	2102      	movs	r1, #2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f002 fc7b 	bl	80047b0 <HAL_RCC_ClockConfig>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ec0:	f000 fd92 	bl	80029e8 <Error_Handler>
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3750      	adds	r7, #80	@ 0x50
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40007000 	.word	0x40007000

08001ed4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2100      	movs	r1, #0
 8001edc:	201c      	movs	r0, #28
 8001ede:	f001 fc18 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ee2:	201c      	movs	r0, #28
 8001ee4:	f001 fc31 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2100      	movs	r1, #0
 8001eec:	201d      	movs	r0, #29
 8001eee:	f001 fc10 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ef2:	201d      	movs	r0, #29
 8001ef4:	f001 fc29 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* TIM4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2100      	movs	r1, #0
 8001efc:	201e      	movs	r0, #30
 8001efe:	f001 fc08 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f02:	201e      	movs	r0, #30
 8001f04:	f001 fc21 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* TIM5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	2032      	movs	r0, #50	@ 0x32
 8001f0e:	f001 fc00 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001f12:	2032      	movs	r0, #50	@ 0x32
 8001f14:	f001 fc19 	bl	800374a <HAL_NVIC_EnableIRQ>
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08c      	sub	sp, #48	@ 0x30
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f22:	f107 030c 	add.w	r3, r7, #12
 8001f26:	2224      	movs	r2, #36	@ 0x24
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f006 fd51 	bl	80089d2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f38:	4b25      	ldr	r3, [pc, #148]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001f40:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f42:	f240 3247 	movw	r2, #839	@ 0x347
 8001f46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f48:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001f4e:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f50:	2263      	movs	r2, #99	@ 0x63
 8001f52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f54:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f60:	2303      	movs	r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f74:	2300      	movs	r3, #0
 8001f76:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001f84:	f107 030c 	add.w	r3, r7, #12
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4811      	ldr	r0, [pc, #68]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001f8c:	f002 ffa2 	bl	8004ed4 <HAL_TIM_Encoder_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001f96:	f000 fd27 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fa2:	1d3b      	adds	r3, r7, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	480a      	ldr	r0, [pc, #40]	@ (8001fd0 <MX_TIM2_Init+0xb4>)
 8001fa8:	f003 ff0e 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001fb2:	f000 fd19 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	201c      	movs	r0, #28
 8001fbc:	f001 fba9 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fc0:	201c      	movs	r0, #28
 8001fc2:	f001 fbc2 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM2_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	3730      	adds	r7, #48	@ 0x30
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000214 	.word	0x20000214

08001fd4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08a      	sub	sp, #40	@ 0x28
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fda:	f107 0320 	add.w	r3, r7, #32
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	60da      	str	r2, [r3, #12]
 8001ff0:	611a      	str	r2, [r3, #16]
 8001ff2:	615a      	str	r2, [r3, #20]
 8001ff4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ff6:	4b22      	ldr	r3, [pc, #136]	@ (8002080 <MX_TIM3_Init+0xac>)
 8001ff8:	4a22      	ldr	r2, [pc, #136]	@ (8002084 <MX_TIM3_Init+0xb0>)
 8001ffa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ffc:	4b20      	ldr	r3, [pc, #128]	@ (8002080 <MX_TIM3_Init+0xac>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002002:	4b1f      	ldr	r3, [pc, #124]	@ (8002080 <MX_TIM3_Init+0xac>)
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4200-1;
 8002008:	4b1d      	ldr	r3, [pc, #116]	@ (8002080 <MX_TIM3_Init+0xac>)
 800200a:	f241 0267 	movw	r2, #4199	@ 0x1067
 800200e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002010:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <MX_TIM3_Init+0xac>)
 8002012:	2200      	movs	r2, #0
 8002014:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002016:	4b1a      	ldr	r3, [pc, #104]	@ (8002080 <MX_TIM3_Init+0xac>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800201c:	4818      	ldr	r0, [pc, #96]	@ (8002080 <MX_TIM3_Init+0xac>)
 800201e:	f002 fe59 	bl	8004cd4 <HAL_TIM_PWM_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002028:	f000 fcde 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002034:	f107 0320 	add.w	r3, r7, #32
 8002038:	4619      	mov	r1, r3
 800203a:	4811      	ldr	r0, [pc, #68]	@ (8002080 <MX_TIM3_Init+0xac>)
 800203c:	f003 fec4 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002046:	f000 fccf 	bl	80029e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800204a:	2360      	movs	r3, #96	@ 0x60
 800204c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	2200      	movs	r2, #0
 800205e:	4619      	mov	r1, r3
 8002060:	4807      	ldr	r0, [pc, #28]	@ (8002080 <MX_TIM3_Init+0xac>)
 8002062:	f003 f97b 	bl	800535c <HAL_TIM_PWM_ConfigChannel>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800206c:	f000 fcbc 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002070:	4803      	ldr	r0, [pc, #12]	@ (8002080 <MX_TIM3_Init+0xac>)
 8002072:	f000 fde1 	bl	8002c38 <HAL_TIM_MspPostInit>

}
 8002076:	bf00      	nop
 8002078:	3728      	adds	r7, #40	@ 0x28
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	2000025c 	.word	0x2000025c
 8002084:	40000400 	.word	0x40000400

08002088 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800208e:	f107 0320 	add.w	r3, r7, #32
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002098:	1d3b      	adds	r3, r7, #4
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	611a      	str	r2, [r3, #16]
 80020a6:	615a      	str	r2, [r3, #20]
 80020a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020aa:	4b22      	ldr	r3, [pc, #136]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020ac:	4a22      	ldr	r2, [pc, #136]	@ (8002138 <MX_TIM4_Init+0xb0>)
 80020ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80020b0:	4b20      	ldr	r3, [pc, #128]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4200-1;
 80020bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020be:	f241 0267 	movw	r2, #4199	@ 0x1067
 80020c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020d0:	4818      	ldr	r0, [pc, #96]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020d2:	f002 fdff 	bl	8004cd4 <HAL_TIM_PWM_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80020dc:	f000 fc84 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e0:	2300      	movs	r3, #0
 80020e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020e8:	f107 0320 	add.w	r3, r7, #32
 80020ec:	4619      	mov	r1, r3
 80020ee:	4811      	ldr	r0, [pc, #68]	@ (8002134 <MX_TIM4_Init+0xac>)
 80020f0:	f003 fe6a 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80020fa:	f000 fc75 	bl	80029e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020fe:	2360      	movs	r3, #96	@ 0x60
 8002100:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2200      	movs	r2, #0
 8002112:	4619      	mov	r1, r3
 8002114:	4807      	ldr	r0, [pc, #28]	@ (8002134 <MX_TIM4_Init+0xac>)
 8002116:	f003 f921 	bl	800535c <HAL_TIM_PWM_ConfigChannel>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002120:	f000 fc62 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002124:	4803      	ldr	r0, [pc, #12]	@ (8002134 <MX_TIM4_Init+0xac>)
 8002126:	f000 fd87 	bl	8002c38 <HAL_TIM_MspPostInit>

}
 800212a:	bf00      	nop
 800212c:	3728      	adds	r7, #40	@ 0x28
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200002a4 	.word	0x200002a4
 8002138:	40000800 	.word	0x40000800

0800213c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08c      	sub	sp, #48	@ 0x30
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	2224      	movs	r2, #36	@ 0x24
 8002148:	2100      	movs	r1, #0
 800214a:	4618      	mov	r0, r3
 800214c:	f006 fc41 	bl	80089d2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002150:	1d3b      	adds	r3, r7, #4
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002158:	4b24      	ldr	r3, [pc, #144]	@ (80021ec <MX_TIM5_Init+0xb0>)
 800215a:	4a25      	ldr	r2, [pc, #148]	@ (80021f0 <MX_TIM5_Init+0xb4>)
 800215c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 839;
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <MX_TIM5_Init+0xb0>)
 8002160:	f240 3247 	movw	r2, #839	@ 0x347
 8002164:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <MX_TIM5_Init+0xb0>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 800216c:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <MX_TIM5_Init+0xb0>)
 800216e:	2263      	movs	r2, #99	@ 0x63
 8002170:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002172:	4b1e      	ldr	r3, [pc, #120]	@ (80021ec <MX_TIM5_Init+0xb0>)
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002178:	4b1c      	ldr	r3, [pc, #112]	@ (80021ec <MX_TIM5_Init+0xb0>)
 800217a:	2200      	movs	r2, #0
 800217c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800217e:	2303      	movs	r3, #3
 8002180:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002186:	2301      	movs	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002192:	2300      	movs	r3, #0
 8002194:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002196:	2301      	movs	r3, #1
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800219a:	2300      	movs	r3, #0
 800219c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80021a2:	f107 030c 	add.w	r3, r7, #12
 80021a6:	4619      	mov	r1, r3
 80021a8:	4810      	ldr	r0, [pc, #64]	@ (80021ec <MX_TIM5_Init+0xb0>)
 80021aa:	f002 fe93 	bl	8004ed4 <HAL_TIM_Encoder_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80021b4:	f000 fc18 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	4619      	mov	r1, r3
 80021c4:	4809      	ldr	r0, [pc, #36]	@ (80021ec <MX_TIM5_Init+0xb0>)
 80021c6:	f003 fdff 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80021d0:	f000 fc0a 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2100      	movs	r1, #0
 80021d8:	2032      	movs	r0, #50	@ 0x32
 80021da:	f001 fa9a 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80021de:	2032      	movs	r0, #50	@ 0x32
 80021e0:	f001 fab3 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM5_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	3730      	adds	r7, #48	@ 0x30
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200002ec 	.word	0x200002ec
 80021f0:	40000c00 	.word	0x40000c00

080021f4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021fa:	463b      	mov	r3, r7
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002206:	4b16      	ldr	r3, [pc, #88]	@ (8002260 <MX_TIM9_Init+0x6c>)
 8002208:	4a16      	ldr	r2, [pc, #88]	@ (8002264 <MX_TIM9_Init+0x70>)
 800220a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 839;
 800220c:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <MX_TIM9_Init+0x6c>)
 800220e:	f240 3247 	movw	r2, #839	@ 0x347
 8002212:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002214:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <MX_TIM9_Init+0x6c>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 800221a:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <MX_TIM9_Init+0x6c>)
 800221c:	2263      	movs	r2, #99	@ 0x63
 800221e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002220:	4b0f      	ldr	r3, [pc, #60]	@ (8002260 <MX_TIM9_Init+0x6c>)
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002226:	4b0e      	ldr	r3, [pc, #56]	@ (8002260 <MX_TIM9_Init+0x6c>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800222c:	480c      	ldr	r0, [pc, #48]	@ (8002260 <MX_TIM9_Init+0x6c>)
 800222e:	f002 fc9f 	bl	8004b70 <HAL_TIM_Base_Init>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002238:	f000 fbd6 	bl	80029e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800223c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002240:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002242:	463b      	mov	r3, r7
 8002244:	4619      	mov	r1, r3
 8002246:	4806      	ldr	r0, [pc, #24]	@ (8002260 <MX_TIM9_Init+0x6c>)
 8002248:	f003 f94a 	bl	80054e0 <HAL_TIM_ConfigClockSource>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8002252:	f000 fbc9 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000334 	.word	0x20000334
 8002264:	40014000 	.word	0x40014000

08002268 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800226c:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800226e:	4a12      	ldr	r2, [pc, #72]	@ (80022b8 <MX_USART1_UART_Init+0x50>)
 8002270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002274:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002278:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800227a:	4b0e      	ldr	r3, [pc, #56]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002286:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800228c:	4b09      	ldr	r3, [pc, #36]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800228e:	220c      	movs	r2, #12
 8002290:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002292:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002298:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800229e:	4805      	ldr	r0, [pc, #20]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 80022a0:	f003 fe39 	bl	8005f16 <HAL_UART_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022aa:	f000 fb9d 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	2000037c 	.word	0x2000037c
 80022b8:	40011000 	.word	0x40011000

080022bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022c2:	4a12      	ldr	r2, [pc, #72]	@ (800230c <MX_USART2_UART_Init+0x50>)
 80022c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022c6:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022da:	4b0b      	ldr	r3, [pc, #44]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e0:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022e2:	220c      	movs	r2, #12
 80022e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022e6:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022ec:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022f2:	4805      	ldr	r0, [pc, #20]	@ (8002308 <MX_USART2_UART_Init+0x4c>)
 80022f4:	f003 fe0f 	bl	8005f16 <HAL_UART_Init>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022fe:	f000 fb73 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200003c4 	.word	0x200003c4
 800230c:	40004400 	.word	0x40004400

08002310 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002316:	4a12      	ldr	r2, [pc, #72]	@ (8002360 <MX_USART6_UART_Init+0x50>)
 8002318:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800231a:	4b10      	ldr	r3, [pc, #64]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 800231c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002320:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002324:	2200      	movs	r2, #0
 8002326:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002328:	4b0c      	ldr	r3, [pc, #48]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 800232a:	2200      	movs	r2, #0
 800232c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800232e:	4b0b      	ldr	r3, [pc, #44]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002330:	2200      	movs	r2, #0
 8002332:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002334:	4b09      	ldr	r3, [pc, #36]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002336:	220c      	movs	r2, #12
 8002338:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800233a:	4b08      	ldr	r3, [pc, #32]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002340:	4b06      	ldr	r3, [pc, #24]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002342:	2200      	movs	r2, #0
 8002344:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002346:	4805      	ldr	r0, [pc, #20]	@ (800235c <MX_USART6_UART_Init+0x4c>)
 8002348:	f003 fde5 	bl	8005f16 <HAL_UART_Init>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002352:	f000 fb49 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	2000040c 	.word	0x2000040c
 8002360:	40011400 	.word	0x40011400

08002364 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	4b27      	ldr	r3, [pc, #156]	@ (800240c <MX_DMA_Init+0xa8>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	4a26      	ldr	r2, [pc, #152]	@ (800240c <MX_DMA_Init+0xa8>)
 8002374:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002378:	6313      	str	r3, [r2, #48]	@ 0x30
 800237a:	4b24      	ldr	r3, [pc, #144]	@ (800240c <MX_DMA_Init+0xa8>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <MX_DMA_Init+0xa8>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a1f      	ldr	r2, [pc, #124]	@ (800240c <MX_DMA_Init+0xa8>)
 8002390:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b1d      	ldr	r3, [pc, #116]	@ (800240c <MX_DMA_Init+0xa8>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80023a2:	2200      	movs	r2, #0
 80023a4:	2100      	movs	r1, #0
 80023a6:	2010      	movs	r0, #16
 80023a8:	f001 f9b3 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80023ac:	2010      	movs	r0, #16
 80023ae:	f001 f9cc 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2100      	movs	r1, #0
 80023b6:	2011      	movs	r0, #17
 80023b8:	f001 f9ab 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80023bc:	2011      	movs	r0, #17
 80023be:	f001 f9c4 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2100      	movs	r1, #0
 80023c6:	2039      	movs	r0, #57	@ 0x39
 80023c8:	f001 f9a3 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80023cc:	2039      	movs	r0, #57	@ 0x39
 80023ce:	f001 f9bc 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	203a      	movs	r0, #58	@ 0x3a
 80023d8:	f001 f99b 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80023dc:	203a      	movs	r0, #58	@ 0x3a
 80023de:	f001 f9b4 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2100      	movs	r1, #0
 80023e6:	2045      	movs	r0, #69	@ 0x45
 80023e8:	f001 f993 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80023ec:	2045      	movs	r0, #69	@ 0x45
 80023ee:	f001 f9ac 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2100      	movs	r1, #0
 80023f6:	2046      	movs	r0, #70	@ 0x46
 80023f8:	f001 f98b 	bl	8003712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80023fc:	2046      	movs	r0, #70	@ 0x46
 80023fe:	f001 f9a4 	bl	800374a <HAL_NVIC_EnableIRQ>

}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40023800 	.word	0x40023800

08002410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002416:	f107 030c 	add.w	r3, r7, #12
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]
 8002424:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4a28      	ldr	r2, [pc, #160]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4b26      	ldr	r3, [pc, #152]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
 8002446:	4b22      	ldr	r3, [pc, #136]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a21      	ldr	r2, [pc, #132]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b1f      	ldr	r3, [pc, #124]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	603b      	str	r3, [r7, #0]
 8002462:	4b1b      	ldr	r3, [pc, #108]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a1a      	ldr	r2, [pc, #104]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002468:	f043 0302 	orr.w	r3, r3, #2
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b18      	ldr	r3, [pc, #96]	@ (80024d0 <MX_GPIO_Init+0xc0>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4_Pin|GPIO_PIN_5_Pin, GPIO_PIN_RESET);
 800247a:	2200      	movs	r2, #0
 800247c:	2130      	movs	r1, #48	@ 0x30
 800247e:	4815      	ldr	r0, [pc, #84]	@ (80024d4 <MX_GPIO_Init+0xc4>)
 8002480:	f001 ff04 	bl	800428c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0_Pin|GPIO_PIN_1_Pin, GPIO_PIN_RESET);
 8002484:	2200      	movs	r2, #0
 8002486:	2103      	movs	r1, #3
 8002488:	4813      	ldr	r0, [pc, #76]	@ (80024d8 <MX_GPIO_Init+0xc8>)
 800248a:	f001 feff 	bl	800428c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4_Pin|GPIO_PIN_5_Pin;
 800248e:	2330      	movs	r3, #48	@ 0x30
 8002490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002492:	2301      	movs	r3, #1
 8002494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	2300      	movs	r3, #0
 800249c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249e:	f107 030c 	add.w	r3, r7, #12
 80024a2:	4619      	mov	r1, r3
 80024a4:	480b      	ldr	r0, [pc, #44]	@ (80024d4 <MX_GPIO_Init+0xc4>)
 80024a6:	f001 fd6d 	bl	8003f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0_Pin|GPIO_PIN_1_Pin;
 80024aa:	2303      	movs	r3, #3
 80024ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ae:	2301      	movs	r3, #1
 80024b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ba:	f107 030c 	add.w	r3, r7, #12
 80024be:	4619      	mov	r1, r3
 80024c0:	4805      	ldr	r0, [pc, #20]	@ (80024d8 <MX_GPIO_Init+0xc8>)
 80024c2:	f001 fd5f 	bl	8003f84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024c6:	bf00      	nop
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40020800 	.word	0x40020800
 80024d8:	40020400 	.word	0x40020400

080024dc <get_pitch>:

/* USER CODE BEGIN 4 */
void get_pitch(){
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
	unsigned char star = '*';
 80024e2:	232a      	movs	r3, #42	@ 0x2a
 80024e4:	71fb      	strb	r3, [r7, #7]

	HAL_UART_Transmit(&huart1, &star, 1, 10);
 80024e6:	1df9      	adds	r1, r7, #7
 80024e8:	230a      	movs	r3, #10
 80024ea:	2201      	movs	r2, #1
 80024ec:	486a      	ldr	r0, [pc, #424]	@ (8002698 <get_pitch+0x1bc>)
 80024ee:	f003 fd62 	bl	8005fb6 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(&huart1, &IMUarray[0], 31);
 80024f2:	221f      	movs	r2, #31
 80024f4:	4969      	ldr	r1, [pc, #420]	@ (800269c <get_pitch+0x1c0>)
 80024f6:	4868      	ldr	r0, [pc, #416]	@ (8002698 <get_pitch+0x1bc>)
 80024f8:	f003 fde8 	bl	80060cc <HAL_UART_Receive_DMA>
	for(int i = 1; i < 31; i++){
 80024fc:	2301      	movs	r3, #1
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	e054      	b.n	80025ac <get_pitch+0xd0>
		if(IMUarray[i] == ','){
 8002502:	4a66      	ldr	r2, [pc, #408]	@ (800269c <get_pitch+0x1c0>)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	4413      	add	r3, r2
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b2c      	cmp	r3, #44	@ 0x2c
 800250c:	d116      	bne.n	800253c <get_pitch+0x60>
			if(cnt0 == 0){
 800250e:	4b64      	ldr	r3, [pc, #400]	@ (80026a0 <get_pitch+0x1c4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d104      	bne.n	8002520 <get_pitch+0x44>
				cnt1 = i + 1;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	4a62      	ldr	r2, [pc, #392]	@ (80026a4 <get_pitch+0x1c8>)
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e007      	b.n	8002530 <get_pitch+0x54>
			}
			else if (cnt0 == 1){
 8002520:	4b5f      	ldr	r3, [pc, #380]	@ (80026a0 <get_pitch+0x1c4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d103      	bne.n	8002530 <get_pitch+0x54>
				cnt2 = i + 1;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	4a5e      	ldr	r2, [pc, #376]	@ (80026a8 <get_pitch+0x1cc>)
 800252e:	6013      	str	r3, [r2, #0]
			}
			cnt0++;
 8002530:	4b5b      	ldr	r3, [pc, #364]	@ (80026a0 <get_pitch+0x1c4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	3301      	adds	r3, #1
 8002536:	4a5a      	ldr	r2, [pc, #360]	@ (80026a0 <get_pitch+0x1c4>)
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e029      	b.n	8002590 <get_pitch+0xb4>
		}
		else{
			switch (cnt0){
 800253c:	4b58      	ldr	r3, [pc, #352]	@ (80026a0 <get_pitch+0x1c4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b02      	cmp	r3, #2
 8002542:	d01a      	beq.n	800257a <get_pitch+0x9e>
 8002544:	2b02      	cmp	r3, #2
 8002546:	dc23      	bgt.n	8002590 <get_pitch+0xb4>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <get_pitch+0x76>
 800254c:	2b01      	cmp	r3, #1
 800254e:	d009      	beq.n	8002564 <get_pitch+0x88>
 8002550:	e01e      	b.n	8002590 <get_pitch+0xb4>
			case 0:{
				alpha[i - 1] = IMUarray[i];
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	3b01      	subs	r3, #1
 8002556:	4951      	ldr	r1, [pc, #324]	@ (800269c <get_pitch+0x1c0>)
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	440a      	add	r2, r1
 800255c:	7811      	ldrb	r1, [r2, #0]
 800255e:	4a53      	ldr	r2, [pc, #332]	@ (80026ac <get_pitch+0x1d0>)
 8002560:	54d1      	strb	r1, [r2, r3]
				break;
 8002562:	e015      	b.n	8002590 <get_pitch+0xb4>
			}
			case 1:{
				beta[i - cnt1] = IMUarray[i];
 8002564:	4b4f      	ldr	r3, [pc, #316]	@ (80026a4 <get_pitch+0x1c8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	494b      	ldr	r1, [pc, #300]	@ (800269c <get_pitch+0x1c0>)
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	440a      	add	r2, r1
 8002572:	7811      	ldrb	r1, [r2, #0]
 8002574:	4a4e      	ldr	r2, [pc, #312]	@ (80026b0 <get_pitch+0x1d4>)
 8002576:	54d1      	strb	r1, [r2, r3]
				break;
 8002578:	e00a      	b.n	8002590 <get_pitch+0xb4>
			}
			case 2:{
				gamm[i - cnt2] = IMUarray[i];
 800257a:	4b4b      	ldr	r3, [pc, #300]	@ (80026a8 <get_pitch+0x1cc>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	4946      	ldr	r1, [pc, #280]	@ (800269c <get_pitch+0x1c0>)
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	440a      	add	r2, r1
 8002588:	7811      	ldrb	r1, [r2, #0]
 800258a:	4a4a      	ldr	r2, [pc, #296]	@ (80026b4 <get_pitch+0x1d8>)
 800258c:	54d1      	strb	r1, [r2, r3]
				break;
 800258e:	bf00      	nop
			}
			}
		}
		if(IMUarray[i] == '\r'){
 8002590:	4a42      	ldr	r2, [pc, #264]	@ (800269c <get_pitch+0x1c0>)
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	4413      	add	r3, r2
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	2b0d      	cmp	r3, #13
 800259a:	d104      	bne.n	80025a6 <get_pitch+0xca>
			cnt3 = i + 1;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	3301      	adds	r3, #1
 80025a0:	4a45      	ldr	r2, [pc, #276]	@ (80026b8 <get_pitch+0x1dc>)
 80025a2:	6013      	str	r3, [r2, #0]
			break;
 80025a4:	e005      	b.n	80025b2 <get_pitch+0xd6>
	for(int i = 1; i < 31; i++){
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	3301      	adds	r3, #1
 80025aa:	617b      	str	r3, [r7, #20]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	2b1e      	cmp	r3, #30
 80025b0:	dda7      	ble.n	8002502 <get_pitch+0x26>
		}
	}
	for (int j = cnt1 - 2; j < 7; j++){
 80025b2:	4b3c      	ldr	r3, [pc, #240]	@ (80026a4 <get_pitch+0x1c8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	3b02      	subs	r3, #2
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	e007      	b.n	80025cc <get_pitch+0xf0>
		alpha[j] = '0';
 80025bc:	4a3b      	ldr	r2, [pc, #236]	@ (80026ac <get_pitch+0x1d0>)
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4413      	add	r3, r2
 80025c2:	2230      	movs	r2, #48	@ 0x30
 80025c4:	701a      	strb	r2, [r3, #0]
	for (int j = cnt1 - 2; j < 7; j++){
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	3301      	adds	r3, #1
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	2b06      	cmp	r3, #6
 80025d0:	ddf4      	ble.n	80025bc <get_pitch+0xe0>
	}
	for (int k = cnt2 - (cnt1); k < 8; k++){
 80025d2:	4b35      	ldr	r3, [pc, #212]	@ (80026a8 <get_pitch+0x1cc>)
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	4b33      	ldr	r3, [pc, #204]	@ (80026a4 <get_pitch+0x1c8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	e007      	b.n	80025f0 <get_pitch+0x114>
		beta[k - 1] = '0';
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	4a32      	ldr	r2, [pc, #200]	@ (80026b0 <get_pitch+0x1d4>)
 80025e6:	2130      	movs	r1, #48	@ 0x30
 80025e8:	54d1      	strb	r1, [r2, r3]
	for (int k = cnt2 - (cnt1); k < 8; k++){
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	3301      	adds	r3, #1
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b07      	cmp	r3, #7
 80025f4:	ddf4      	ble.n	80025e0 <get_pitch+0x104>
	}
	for (int l = cnt3 - (cnt2); l < 8; l++){
 80025f6:	4b30      	ldr	r3, [pc, #192]	@ (80026b8 <get_pitch+0x1dc>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b2b      	ldr	r3, [pc, #172]	@ (80026a8 <get_pitch+0x1cc>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	e007      	b.n	8002614 <get_pitch+0x138>
		gamm[l - 1] = '0';
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	3b01      	subs	r3, #1
 8002608:	4a2a      	ldr	r2, [pc, #168]	@ (80026b4 <get_pitch+0x1d8>)
 800260a:	2130      	movs	r1, #48	@ 0x30
 800260c:	54d1      	strb	r1, [r2, r3]
	for (int l = cnt3 - (cnt2); l < 8; l++){
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	3301      	adds	r3, #1
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b07      	cmp	r3, #7
 8002618:	ddf4      	ble.n	8002604 <get_pitch+0x128>
	}
	cnt0 = 0;
 800261a:	4b21      	ldr	r3, [pc, #132]	@ (80026a0 <get_pitch+0x1c4>)
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

	roll_tp = strtod(alpha, &pos);
 8002620:	4926      	ldr	r1, [pc, #152]	@ (80026bc <get_pitch+0x1e0>)
 8002622:	4822      	ldr	r0, [pc, #136]	@ (80026ac <get_pitch+0x1d0>)
 8002624:	f005 fc6c 	bl	8007f00 <strtod>
 8002628:	ec53 2b10 	vmov	r2, r3, d0
 800262c:	4610      	mov	r0, r2
 800262e:	4619      	mov	r1, r3
 8002630:	f7fe fae2 	bl	8000bf8 <__aeabi_d2f>
 8002634:	4603      	mov	r3, r0
 8002636:	4a22      	ldr	r2, [pc, #136]	@ (80026c0 <get_pitch+0x1e4>)
 8002638:	6013      	str	r3, [r2, #0]
	pitch_tp = strtod(beta, &pos);
 800263a:	4920      	ldr	r1, [pc, #128]	@ (80026bc <get_pitch+0x1e0>)
 800263c:	481c      	ldr	r0, [pc, #112]	@ (80026b0 <get_pitch+0x1d4>)
 800263e:	f005 fc5f 	bl	8007f00 <strtod>
 8002642:	ec53 2b10 	vmov	r2, r3, d0
 8002646:	4610      	mov	r0, r2
 8002648:	4619      	mov	r1, r3
 800264a:	f7fe fad5 	bl	8000bf8 <__aeabi_d2f>
 800264e:	4603      	mov	r3, r0
 8002650:	4a1c      	ldr	r2, [pc, #112]	@ (80026c4 <get_pitch+0x1e8>)
 8002652:	6013      	str	r3, [r2, #0]
	yaw_tp = strtod(gamm, &pos);
 8002654:	4919      	ldr	r1, [pc, #100]	@ (80026bc <get_pitch+0x1e0>)
 8002656:	4817      	ldr	r0, [pc, #92]	@ (80026b4 <get_pitch+0x1d8>)
 8002658:	f005 fc52 	bl	8007f00 <strtod>
 800265c:	ec53 2b10 	vmov	r2, r3, d0
 8002660:	4610      	mov	r0, r2
 8002662:	4619      	mov	r1, r3
 8002664:	f7fe fac8 	bl	8000bf8 <__aeabi_d2f>
 8002668:	4603      	mov	r3, r0
 800266a:	4a17      	ldr	r2, [pc, #92]	@ (80026c8 <get_pitch+0x1ec>)
 800266c:	6013      	str	r3, [r2, #0]

	cnt4 += 1;
 800266e:	4b17      	ldr	r3, [pc, #92]	@ (80026cc <get_pitch+0x1f0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	3301      	adds	r3, #1
 8002674:	4a15      	ldr	r2, [pc, #84]	@ (80026cc <get_pitch+0x1f0>)
 8002676:	6013      	str	r3, [r2, #0]
	pitch = roll_tp;
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <get_pitch+0x1e4>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a14      	ldr	r2, [pc, #80]	@ (80026d0 <get_pitch+0x1f4>)
 800267e:	6013      	str	r3, [r2, #0]
	roll = pitch_tp;
 8002680:	4b10      	ldr	r3, [pc, #64]	@ (80026c4 <get_pitch+0x1e8>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a13      	ldr	r2, [pc, #76]	@ (80026d4 <get_pitch+0x1f8>)
 8002686:	6013      	str	r3, [r2, #0]
	yaw = yaw_tp;
 8002688:	4b0f      	ldr	r3, [pc, #60]	@ (80026c8 <get_pitch+0x1ec>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a12      	ldr	r2, [pc, #72]	@ (80026d8 <get_pitch+0x1fc>)
 800268e:	6013      	str	r3, [r2, #0]
}
 8002690:	bf00      	nop
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	2000037c 	.word	0x2000037c
 800269c:	20000694 	.word	0x20000694
 80026a0:	200006d0 	.word	0x200006d0
 80026a4:	200006d4 	.word	0x200006d4
 80026a8:	200006d8 	.word	0x200006d8
 80026ac:	200006e4 	.word	0x200006e4
 80026b0:	200006f0 	.word	0x200006f0
 80026b4:	200006fc 	.word	0x200006fc
 80026b8:	200006dc 	.word	0x200006dc
 80026bc:	200006b4 	.word	0x200006b4
 80026c0:	200006c4 	.word	0x200006c4
 80026c4:	200006c8 	.word	0x200006c8
 80026c8:	200006cc 	.word	0x200006cc
 80026cc:	200006e0 	.word	0x200006e0
 80026d0:	200006bc 	.word	0x200006bc
 80026d4:	200006b8 	.word	0x200006b8
 80026d8:	200006c0 	.word	0x200006c0

080026dc <P_D>:

unsigned long long getTimestamp(){
	gettimeofday(&tv, NULL);
	return (unsigned long long)tv.tv_sec * 1000000 + tv.tv_usec;
}
double P_D(double current_pitch){
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	ed87 0b00 	vstr	d0, [r7]
	double error;
	error = target_pitch - current_pitch;
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <P_D+0x50>)
 80026e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026f0:	f7fd fdd2 	bl	8000298 <__aeabi_dsub>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return pTerm = Kp*error;
 80026fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <P_D+0x54>)
 80026fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002702:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002706:	f7fd ff7f 	bl	8000608 <__aeabi_dmul>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4909      	ldr	r1, [pc, #36]	@ (8002734 <P_D+0x58>)
 8002710:	e9c1 2300 	strd	r2, r3, [r1]
 8002714:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <P_D+0x58>)
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	ec43 2b17 	vmov	d7, r2, r3
}
 800271e:	eeb0 0a47 	vmov.f32	s0, s14
 8002722:	eef0 0a67 	vmov.f32	s1, s15
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20000708 	.word	0x20000708
 8002730:	20000000 	.word	0x20000000
 8002734:	20000720 	.word	0x20000720

08002738 <P_I>:

double P_I(double target_v, double current_v){
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002742:	ed87 1b00 	vstr	d1, [r7]
	double error;
	error = target_v - current_v;
 8002746:	e9d7 2300 	ldrd	r2, r3, [r7]
 800274a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800274e:	f7fd fda3 	bl	8000298 <__aeabi_dsub>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return pTerm = Kp*error;
 800275a:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <P_I+0x54>)
 800275c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002760:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002764:	f7fd ff50 	bl	8000608 <__aeabi_dmul>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4908      	ldr	r1, [pc, #32]	@ (8002790 <P_I+0x58>)
 800276e:	e9c1 2300 	strd	r2, r3, [r1]
 8002772:	4b07      	ldr	r3, [pc, #28]	@ (8002790 <P_I+0x58>)
 8002774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002778:	ec43 2b17 	vmov	d7, r2, r3
}
 800277c:	eeb0 0a47 	vmov.f32	s0, s14
 8002780:	eef0 0a67 	vmov.f32	s1, s15
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000000 	.word	0x20000000
 8002790:	20000720 	.word	0x20000720
 8002794:	00000000 	.word	0x00000000

08002798 <D>:

double D(double current_pitch){
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	ed87 0b00 	vstr	d0, [r7]
	d_deltaT = 0.020;
 80027a2:	4921      	ldr	r1, [pc, #132]	@ (8002828 <D+0x90>)
 80027a4:	a31e      	add	r3, pc, #120	@ (adr r3, 8002820 <D+0x88>)
 80027a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027aa:	e9c1 2300 	strd	r2, r3, [r1]
	/*prevError = d_error;
	d_error = target_pitch - current_pitch;*/
	dTerm = (double)Kd * (d_error - prevError)/d_deltaT;
 80027ae:	4b1f      	ldr	r3, [pc, #124]	@ (800282c <D+0x94>)
 80027b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002830 <D+0x98>)
 80027b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ba:	f7fd fd6d 	bl	8000298 <__aeabi_dsub>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002834 <D+0x9c>)
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f7fd ff1c 	bl	8000608 <__aeabi_dmul>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4610      	mov	r0, r2
 80027d6:	4619      	mov	r1, r3
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <D+0x90>)
 80027da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027de:	f7fe f83d 	bl	800085c <__aeabi_ddiv>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4914      	ldr	r1, [pc, #80]	@ (8002838 <D+0xa0>)
 80027e8:	e9c1 2300 	strd	r2, r3, [r1]

	eeeeeeeeeee = (double)d_error - prevError;
 80027ec:	4b0f      	ldr	r3, [pc, #60]	@ (800282c <D+0x94>)
 80027ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002830 <D+0x98>)
 80027f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f8:	f7fd fd4e 	bl	8000298 <__aeabi_dsub>
 80027fc:	4602      	mov	r2, r0
 80027fe:	460b      	mov	r3, r1
 8002800:	490e      	ldr	r1, [pc, #56]	@ (800283c <D+0xa4>)
 8002802:	e9c1 2300 	strd	r2, r3, [r1]
	return dTerm;
 8002806:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <D+0xa0>)
 8002808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002810:	eeb0 0a47 	vmov.f32	s0, s14
 8002814:	eef0 0a67 	vmov.f32	s1, s15
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	47ae147b 	.word	0x47ae147b
 8002824:	3f947ae1 	.word	0x3f947ae1
 8002828:	20000018 	.word	0x20000018
 800282c:	200007b8 	.word	0x200007b8
 8002830:	20000738 	.word	0x20000738
 8002834:	20000008 	.word	0x20000008
 8002838:	20000730 	.word	0x20000730
 800283c:	200007c0 	.word	0x200007c0

08002840 <I>:

double I(double target_v, double current_v){
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	ed87 0b02 	vstr	d0, [r7, #8]
 800284a:	ed87 1b00 	vstr	d1, [r7]
	double error;
	error = target_v - current_v;
 800284e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002852:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002856:	f7fd fd1f 	bl	8000298 <__aeabi_dsub>
 800285a:	4602      	mov	r2, r0
 800285c:	460b      	mov	r3, r1
 800285e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double deltaT = 0.002;
 8002862:	a33c      	add	r3, pc, #240	@ (adr r3, 8002954 <I+0x114>)
 8002864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002868:	e9c7 2304 	strd	r2, r3, [r7, #16]
	//integratedSum = integratedSum + error * deltaT;
	if(integratedSum < 4200 && integratedSum >-4200){
 800286c:	4b36      	ldr	r3, [pc, #216]	@ (8002948 <I+0x108>)
 800286e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002872:	a331      	add	r3, pc, #196	@ (adr r3, 8002938 <I+0xf8>)
 8002874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002878:	f7fe f938 	bl	8000aec <__aeabi_dcmplt>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d01e      	beq.n	80028c0 <I+0x80>
 8002882:	4b31      	ldr	r3, [pc, #196]	@ (8002948 <I+0x108>)
 8002884:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002888:	a32d      	add	r3, pc, #180	@ (adr r3, 8002940 <I+0x100>)
 800288a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288e:	f7fe f94b 	bl	8000b28 <__aeabi_dcmpgt>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <I+0x80>
		integratedSum += error * deltaT;
 8002898:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800289c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028a0:	f7fd feb2 	bl	8000608 <__aeabi_dmul>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	4b26      	ldr	r3, [pc, #152]	@ (8002948 <I+0x108>)
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	f7fd fcf3 	bl	800029c <__adddf3>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4923      	ldr	r1, [pc, #140]	@ (8002948 <I+0x108>)
 80028bc:	e9c1 2300 	strd	r2, r3, [r1]
	integralResetCounter++;
	if (integralResetCounter >= integralResetInterval) {
		integratedSum = 0.0; // ? ?
		integralResetCounter = 0; // ? ?
	}*/
	if(integratedSum > 4200){
 80028c0:	4b21      	ldr	r3, [pc, #132]	@ (8002948 <I+0x108>)
 80028c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028c6:	a31c      	add	r3, pc, #112	@ (adr r3, 8002938 <I+0xf8>)
 80028c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028cc:	f7fe f92c 	bl	8000b28 <__aeabi_dcmpgt>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d006      	beq.n	80028e4 <I+0xa4>
		integratedSum = 4200;
 80028d6:	491c      	ldr	r1, [pc, #112]	@ (8002948 <I+0x108>)
 80028d8:	a317      	add	r3, pc, #92	@ (adr r3, 8002938 <I+0xf8>)
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	e9c1 2300 	strd	r2, r3, [r1]
 80028e2:	e010      	b.n	8002906 <I+0xc6>
	}
	else if(integratedSum < -4200){
 80028e4:	4b18      	ldr	r3, [pc, #96]	@ (8002948 <I+0x108>)
 80028e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028ea:	a315      	add	r3, pc, #84	@ (adr r3, 8002940 <I+0x100>)
 80028ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f0:	f7fe f8fc 	bl	8000aec <__aeabi_dcmplt>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d005      	beq.n	8002906 <I+0xc6>
		integratedSum = -4200;
 80028fa:	4913      	ldr	r1, [pc, #76]	@ (8002948 <I+0x108>)
 80028fc:	a310      	add	r3, pc, #64	@ (adr r3, 8002940 <I+0x100>)
 80028fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002902:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return iTerm = Ki * integratedSum;
 8002906:	4b11      	ldr	r3, [pc, #68]	@ (800294c <I+0x10c>)
 8002908:	e9d3 0100 	ldrd	r0, r1, [r3]
 800290c:	4b0e      	ldr	r3, [pc, #56]	@ (8002948 <I+0x108>)
 800290e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002912:	f7fd fe79 	bl	8000608 <__aeabi_dmul>
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	490d      	ldr	r1, [pc, #52]	@ (8002950 <I+0x110>)
 800291c:	e9c1 2300 	strd	r2, r3, [r1]
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <I+0x110>)
 8002922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002926:	ec43 2b17 	vmov	d7, r2, r3

}
 800292a:	eeb0 0a47 	vmov.f32	s0, s14
 800292e:	eef0 0a67 	vmov.f32	s1, s15
 8002932:	3720      	adds	r7, #32
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	00000000 	.word	0x00000000
 800293c:	40b06800 	.word	0x40b06800
 8002940:	00000000 	.word	0x00000000
 8002944:	c0b06800 	.word	0xc0b06800
 8002948:	20000740 	.word	0x20000740
 800294c:	20000718 	.word	0x20000718
 8002950:	20000728 	.word	0x20000728
 8002954:	d2f1a9fc 	.word	0xd2f1a9fc
 8002958:	3f60624d 	.word	0x3f60624d

0800295c <PD>:

double PD(double current_pitch){
 800295c:	b5b0      	push	{r4, r5, r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	ed87 0b00 	vstr	d0, [r7]
	return P_D(current_pitch) + D(current_pitch);
 8002966:	ed97 0b00 	vldr	d0, [r7]
 800296a:	f7ff feb7 	bl	80026dc <P_D>
 800296e:	ec55 4b10 	vmov	r4, r5, d0
 8002972:	ed97 0b00 	vldr	d0, [r7]
 8002976:	f7ff ff0f 	bl	8002798 <D>
 800297a:	ec53 2b10 	vmov	r2, r3, d0
 800297e:	4620      	mov	r0, r4
 8002980:	4629      	mov	r1, r5
 8002982:	f7fd fc8b 	bl	800029c <__adddf3>
 8002986:	4602      	mov	r2, r0
 8002988:	460b      	mov	r3, r1
 800298a:	ec43 2b17 	vmov	d7, r2, r3
}
 800298e:	eeb0 0a47 	vmov.f32	s0, s14
 8002992:	eef0 0a67 	vmov.f32	s1, s15
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bdb0      	pop	{r4, r5, r7, pc}

0800299c <PI>:

double PI(double target_v, double current_v){
 800299c:	b5b0      	push	{r4, r5, r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	ed87 0b02 	vstr	d0, [r7, #8]
 80029a6:	ed87 1b00 	vstr	d1, [r7]
	return P_I(target_v, current_v) + I(target_v, current_v);
 80029aa:	ed97 1b00 	vldr	d1, [r7]
 80029ae:	ed97 0b02 	vldr	d0, [r7, #8]
 80029b2:	f7ff fec1 	bl	8002738 <P_I>
 80029b6:	ec55 4b10 	vmov	r4, r5, d0
 80029ba:	ed97 1b00 	vldr	d1, [r7]
 80029be:	ed97 0b02 	vldr	d0, [r7, #8]
 80029c2:	f7ff ff3d 	bl	8002840 <I>
 80029c6:	ec53 2b10 	vmov	r2, r3, d0
 80029ca:	4620      	mov	r0, r4
 80029cc:	4629      	mov	r1, r5
 80029ce:	f7fd fc65 	bl	800029c <__adddf3>
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	ec43 2b17 	vmov	d7, r2, r3
}
 80029da:	eeb0 0a47 	vmov.f32	s0, s14
 80029de:	eef0 0a67 	vmov.f32	s1, s15
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bdb0      	pop	{r4, r5, r7, pc}

080029e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029ec:	b672      	cpsid	i
}
 80029ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <Error_Handler+0x8>

080029f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a02:	4a0f      	ldr	r2, [pc, #60]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	603b      	str	r3, [r7, #0]
 8002a1a:	4b09      	ldr	r3, [pc, #36]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	4a08      	ldr	r2, [pc, #32]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a26:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <HAL_MspInit+0x4c>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800

08002a44 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08c      	sub	sp, #48	@ 0x30
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 031c 	add.w	r3, r7, #28
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a64:	d14a      	bne.n	8002afc <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	61bb      	str	r3, [r7, #24]
 8002a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	4a3e      	ldr	r2, [pc, #248]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a76:	4b3c      	ldr	r3, [pc, #240]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
 8002a86:	4b38      	ldr	r3, [pc, #224]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	4a37      	ldr	r2, [pc, #220]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a92:	4b35      	ldr	r3, [pc, #212]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	4b31      	ldr	r3, [pc, #196]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	4a30      	ldr	r2, [pc, #192]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aae:	4b2e      	ldr	r3, [pc, #184]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002aba:	2320      	movs	r3, #32
 8002abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002abe:	2302      	movs	r3, #2
 8002ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002aca:	2301      	movs	r3, #1
 8002acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	f107 031c 	add.w	r3, r7, #28
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4825      	ldr	r0, [pc, #148]	@ (8002b6c <HAL_TIM_Encoder_MspInit+0x128>)
 8002ad6:	f001 fa55 	bl	8003f84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ada:	2308      	movs	r3, #8
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002aea:	2301      	movs	r3, #1
 8002aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	481e      	ldr	r0, [pc, #120]	@ (8002b70 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002af6:	f001 fa45 	bl	8003f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002afa:	e030      	b.n	8002b5e <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a1c      	ldr	r2, [pc, #112]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x130>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d12b      	bne.n	8002b5e <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	4b17      	ldr	r3, [pc, #92]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	4a16      	ldr	r2, [pc, #88]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b10:	f043 0308 	orr.w	r3, r3, #8
 8002b14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b16:	4b14      	ldr	r3, [pc, #80]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	4b10      	ldr	r3, [pc, #64]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b2c:	f043 0301 	orr.w	r3, r3, #1
 8002b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b32:	4b0d      	ldr	r3, [pc, #52]	@ (8002b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b52:	f107 031c 	add.w	r3, r7, #28
 8002b56:	4619      	mov	r1, r3
 8002b58:	4804      	ldr	r0, [pc, #16]	@ (8002b6c <HAL_TIM_Encoder_MspInit+0x128>)
 8002b5a:	f001 fa13 	bl	8003f84 <HAL_GPIO_Init>
}
 8002b5e:	bf00      	nop
 8002b60:	3730      	adds	r7, #48	@ 0x30
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40020400 	.word	0x40020400
 8002b74:	40000c00 	.word	0x40000c00

08002b78 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a15      	ldr	r2, [pc, #84]	@ (8002bdc <HAL_TIM_PWM_MspInit+0x64>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d10e      	bne.n	8002ba8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	4a13      	ldr	r2, [pc, #76]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002b94:	f043 0302 	orr.w	r3, r3, #2
 8002b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ba6:	e012      	b.n	8002bce <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0d      	ldr	r2, [pc, #52]	@ (8002be4 <HAL_TIM_PWM_MspInit+0x6c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d10d      	bne.n	8002bce <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	4a09      	ldr	r2, [pc, #36]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002bbc:	f043 0304 	orr.w	r3, r3, #4
 8002bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc2:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <HAL_TIM_PWM_MspInit+0x68>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
}
 8002bce:	bf00      	nop
 8002bd0:	3714      	adds	r7, #20
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40000800 	.word	0x40000800

08002be8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c30 <HAL_TIM_Base_MspInit+0x48>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d115      	bne.n	8002c26 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002c34 <HAL_TIM_Base_MspInit+0x4c>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c02:	4a0c      	ldr	r2, [pc, #48]	@ (8002c34 <HAL_TIM_Base_MspInit+0x4c>)
 8002c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <HAL_TIM_Base_MspInit+0x4c>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2018      	movs	r0, #24
 8002c1c:	f000 fd79 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002c20:	2018      	movs	r0, #24
 8002c22:	f000 fd92 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40014000 	.word	0x40014000
 8002c34:	40023800 	.word	0x40023800

08002c38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08a      	sub	sp, #40	@ 0x28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c40:	f107 0314 	add.w	r3, r7, #20
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a24      	ldr	r2, [pc, #144]	@ (8002ce8 <HAL_TIM_MspPostInit+0xb0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d11e      	bne.n	8002c98 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	4b23      	ldr	r3, [pc, #140]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a22      	ldr	r2, [pc, #136]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c76:	2340      	movs	r3, #64	@ 0x40
 8002c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c82:	2300      	movs	r3, #0
 8002c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c86:	2302      	movs	r3, #2
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8a:	f107 0314 	add.w	r3, r7, #20
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4817      	ldr	r0, [pc, #92]	@ (8002cf0 <HAL_TIM_MspPostInit+0xb8>)
 8002c92:	f001 f977 	bl	8003f84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002c96:	e022      	b.n	8002cde <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a15      	ldr	r2, [pc, #84]	@ (8002cf4 <HAL_TIM_MspPostInit+0xbc>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d11d      	bne.n	8002cde <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b11      	ldr	r3, [pc, #68]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	4a10      	ldr	r2, [pc, #64]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002cac:	f043 0302 	orr.w	r3, r3, #2
 8002cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cec <HAL_TIM_MspPostInit+0xb4>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002cbe:	2340      	movs	r3, #64	@ 0x40
 8002cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd2:	f107 0314 	add.w	r3, r7, #20
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4807      	ldr	r0, [pc, #28]	@ (8002cf8 <HAL_TIM_MspPostInit+0xc0>)
 8002cda:	f001 f953 	bl	8003f84 <HAL_GPIO_Init>
}
 8002cde:	bf00      	nop
 8002ce0:	3728      	adds	r7, #40	@ 0x28
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020000 	.word	0x40020000
 8002cf4:	40000800 	.word	0x40000800
 8002cf8:	40020400 	.word	0x40020400

08002cfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08e      	sub	sp, #56	@ 0x38
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a98      	ldr	r2, [pc, #608]	@ (8002f7c <HAL_UART_MspInit+0x280>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	f040 8094 	bne.w	8002e48 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d20:	2300      	movs	r3, #0
 8002d22:	623b      	str	r3, [r7, #32]
 8002d24:	4b96      	ldr	r3, [pc, #600]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d28:	4a95      	ldr	r2, [pc, #596]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d2a:	f043 0310 	orr.w	r3, r3, #16
 8002d2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d30:	4b93      	ldr	r3, [pc, #588]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d34:	f003 0310 	and.w	r3, r3, #16
 8002d38:	623b      	str	r3, [r7, #32]
 8002d3a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61fb      	str	r3, [r7, #28]
 8002d40:	4b8f      	ldr	r3, [pc, #572]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	4a8e      	ldr	r2, [pc, #568]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4c:	4b8c      	ldr	r3, [pc, #560]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d58:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d66:	2303      	movs	r3, #3
 8002d68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d6a:	2307      	movs	r3, #7
 8002d6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d72:	4619      	mov	r1, r3
 8002d74:	4883      	ldr	r0, [pc, #524]	@ (8002f84 <HAL_UART_MspInit+0x288>)
 8002d76:	f001 f905 	bl	8003f84 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002d7a:	4b83      	ldr	r3, [pc, #524]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d7c:	4a83      	ldr	r2, [pc, #524]	@ (8002f8c <HAL_UART_MspInit+0x290>)
 8002d7e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002d80:	4b81      	ldr	r3, [pc, #516]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d82:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002d86:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d88:	4b7f      	ldr	r3, [pc, #508]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d8e:	4b7e      	ldr	r3, [pc, #504]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d94:	4b7c      	ldr	r3, [pc, #496]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d9a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d9c:	4b7a      	ldr	r3, [pc, #488]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002da2:	4b79      	ldr	r3, [pc, #484]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002da8:	4b77      	ldr	r3, [pc, #476]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dae:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002db0:	4b75      	ldr	r3, [pc, #468]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002db6:	4b74      	ldr	r3, [pc, #464]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dbc:	4872      	ldr	r0, [pc, #456]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002dbe:	f000 fcdf 	bl	8003780 <HAL_DMA_Init>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002dc8:	f7ff fe0e 	bl	80029e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a6e      	ldr	r2, [pc, #440]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002dd2:	4a6d      	ldr	r2, [pc, #436]	@ (8002f88 <HAL_UART_MspInit+0x28c>)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002dd8:	4b6d      	ldr	r3, [pc, #436]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002dda:	4a6e      	ldr	r2, [pc, #440]	@ (8002f94 <HAL_UART_MspInit+0x298>)
 8002ddc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002dde:	4b6c      	ldr	r3, [pc, #432]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002de0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002de4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002de6:	4b6a      	ldr	r3, [pc, #424]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002de8:	2240      	movs	r2, #64	@ 0x40
 8002dea:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dec:	4b68      	ldr	r3, [pc, #416]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002df2:	4b67      	ldr	r3, [pc, #412]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002df4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002df8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dfa:	4b65      	ldr	r3, [pc, #404]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e00:	4b63      	ldr	r3, [pc, #396]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8002e06:	4b62      	ldr	r3, [pc, #392]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e0c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e0e:	4b60      	ldr	r3, [pc, #384]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e14:	4b5e      	ldr	r3, [pc, #376]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e1a:	485d      	ldr	r0, [pc, #372]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e1c:	f000 fcb0 	bl	8003780 <HAL_DMA_Init>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002e26:	f7ff fddf 	bl	80029e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a58      	ldr	r2, [pc, #352]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e2e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e30:	4a57      	ldr	r2, [pc, #348]	@ (8002f90 <HAL_UART_MspInit+0x294>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e36:	2200      	movs	r2, #0
 8002e38:	2100      	movs	r1, #0
 8002e3a:	2025      	movs	r0, #37	@ 0x25
 8002e3c:	f000 fc69 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e40:	2025      	movs	r0, #37	@ 0x25
 8002e42:	f000 fc82 	bl	800374a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e46:	e147      	b.n	80030d8 <HAL_UART_MspInit+0x3dc>
  else if(huart->Instance==USART2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a52      	ldr	r2, [pc, #328]	@ (8002f98 <HAL_UART_MspInit+0x29c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	f040 80ac 	bne.w	8002fac <HAL_UART_MspInit+0x2b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	61bb      	str	r3, [r7, #24]
 8002e58:	4b49      	ldr	r3, [pc, #292]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5c:	4a48      	ldr	r2, [pc, #288]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e64:	4b46      	ldr	r3, [pc, #280]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	4b42      	ldr	r3, [pc, #264]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	4a41      	ldr	r2, [pc, #260]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e80:	4b3f      	ldr	r3, [pc, #252]	@ (8002f80 <HAL_UART_MspInit+0x284>)
 8002e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	617b      	str	r3, [r7, #20]
 8002e8a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e8c:	230c      	movs	r3, #12
 8002e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e90:	2302      	movs	r3, #2
 8002e92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	2300      	movs	r3, #0
 8002e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e9c:	2307      	movs	r3, #7
 8002e9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4837      	ldr	r0, [pc, #220]	@ (8002f84 <HAL_UART_MspInit+0x288>)
 8002ea8:	f001 f86c 	bl	8003f84 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002eac:	4b3b      	ldr	r3, [pc, #236]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002eae:	4a3c      	ldr	r2, [pc, #240]	@ (8002fa0 <HAL_UART_MspInit+0x2a4>)
 8002eb0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002eb2:	4b3a      	ldr	r3, [pc, #232]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002eb4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002eb8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eba:	4b38      	ldr	r3, [pc, #224]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec0:	4b36      	ldr	r3, [pc, #216]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ec6:	4b35      	ldr	r3, [pc, #212]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ec8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ecc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ece:	4b33      	ldr	r3, [pc, #204]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed4:	4b31      	ldr	r3, [pc, #196]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002eda:	4b30      	ldr	r3, [pc, #192]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002eee:	482b      	ldr	r0, [pc, #172]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002ef0:	f000 fc46 	bl	8003780 <HAL_DMA_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_UART_MspInit+0x202>
      Error_Handler();
 8002efa:	f7ff fd75 	bl	80029e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a26      	ldr	r2, [pc, #152]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002f02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f04:	4a25      	ldr	r2, [pc, #148]	@ (8002f9c <HAL_UART_MspInit+0x2a0>)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002f0a:	4b26      	ldr	r3, [pc, #152]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f0c:	4a26      	ldr	r2, [pc, #152]	@ (8002fa8 <HAL_UART_MspInit+0x2ac>)
 8002f0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002f10:	4b24      	ldr	r3, [pc, #144]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f16:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f18:	4b22      	ldr	r3, [pc, #136]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f1a:	2240      	movs	r2, #64	@ 0x40
 8002f1c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f1e:	4b21      	ldr	r3, [pc, #132]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f24:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f2a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f32:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8002f38:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f3e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f40:	4b18      	ldr	r3, [pc, #96]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f46:	4b17      	ldr	r3, [pc, #92]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f4c:	4815      	ldr	r0, [pc, #84]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f4e:	f000 fc17 	bl	8003780 <HAL_DMA_Init>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_UART_MspInit+0x260>
      Error_Handler();
 8002f58:	f7ff fd46 	bl	80029e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a11      	ldr	r2, [pc, #68]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f60:	639a      	str	r2, [r3, #56]	@ 0x38
 8002f62:	4a10      	ldr	r2, [pc, #64]	@ (8002fa4 <HAL_UART_MspInit+0x2a8>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	2026      	movs	r0, #38	@ 0x26
 8002f6e:	f000 fbd0 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f72:	2026      	movs	r0, #38	@ 0x26
 8002f74:	f000 fbe9 	bl	800374a <HAL_NVIC_EnableIRQ>
}
 8002f78:	e0ae      	b.n	80030d8 <HAL_UART_MspInit+0x3dc>
 8002f7a:	bf00      	nop
 8002f7c:	40011000 	.word	0x40011000
 8002f80:	40023800 	.word	0x40023800
 8002f84:	40020000 	.word	0x40020000
 8002f88:	20000454 	.word	0x20000454
 8002f8c:	40026440 	.word	0x40026440
 8002f90:	200004b4 	.word	0x200004b4
 8002f94:	400264b8 	.word	0x400264b8
 8002f98:	40004400 	.word	0x40004400
 8002f9c:	20000514 	.word	0x20000514
 8002fa0:	40026088 	.word	0x40026088
 8002fa4:	20000574 	.word	0x20000574
 8002fa8:	400260a0 	.word	0x400260a0
  else if(huart->Instance==USART6)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a4b      	ldr	r2, [pc, #300]	@ (80030e0 <HAL_UART_MspInit+0x3e4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	f040 8090 	bne.w	80030d8 <HAL_UART_MspInit+0x3dc>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fb8:	2300      	movs	r3, #0
 8002fba:	613b      	str	r3, [r7, #16]
 8002fbc:	4b49      	ldr	r3, [pc, #292]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc0:	4a48      	ldr	r2, [pc, #288]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fc2:	f043 0320 	orr.w	r3, r3, #32
 8002fc6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fc8:	4b46      	ldr	r3, [pc, #280]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fcc:	f003 0320 	and.w	r3, r3, #32
 8002fd0:	613b      	str	r3, [r7, #16]
 8002fd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	4b42      	ldr	r3, [pc, #264]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fdc:	4a41      	ldr	r2, [pc, #260]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fde:	f043 0304 	orr.w	r3, r3, #4
 8002fe2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fe4:	4b3f      	ldr	r3, [pc, #252]	@ (80030e4 <HAL_UART_MspInit+0x3e8>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ff0:	23c0      	movs	r3, #192	@ 0xc0
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003000:	2308      	movs	r3, #8
 8003002:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003004:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003008:	4619      	mov	r1, r3
 800300a:	4837      	ldr	r0, [pc, #220]	@ (80030e8 <HAL_UART_MspInit+0x3ec>)
 800300c:	f000 ffba 	bl	8003f84 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003010:	4b36      	ldr	r3, [pc, #216]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003012:	4a37      	ldr	r2, [pc, #220]	@ (80030f0 <HAL_UART_MspInit+0x3f4>)
 8003014:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003016:	4b35      	ldr	r3, [pc, #212]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003018:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800301c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800301e:	4b33      	ldr	r3, [pc, #204]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003024:	4b31      	ldr	r3, [pc, #196]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003026:	2200      	movs	r2, #0
 8003028:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800302a:	4b30      	ldr	r3, [pc, #192]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 800302c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003030:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003032:	4b2e      	ldr	r3, [pc, #184]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003034:	2200      	movs	r2, #0
 8003036:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003038:	4b2c      	ldr	r3, [pc, #176]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 800303a:	2200      	movs	r2, #0
 800303c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800303e:	4b2b      	ldr	r3, [pc, #172]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003040:	2200      	movs	r2, #0
 8003042:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003044:	4b29      	ldr	r3, [pc, #164]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003046:	2200      	movs	r2, #0
 8003048:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800304a:	4b28      	ldr	r3, [pc, #160]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 800304c:	2200      	movs	r2, #0
 800304e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003050:	4826      	ldr	r0, [pc, #152]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003052:	f000 fb95 	bl	8003780 <HAL_DMA_Init>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <HAL_UART_MspInit+0x364>
      Error_Handler();
 800305c:	f7ff fcc4 	bl	80029e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a22      	ldr	r2, [pc, #136]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003064:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003066:	4a21      	ldr	r2, [pc, #132]	@ (80030ec <HAL_UART_MspInit+0x3f0>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800306c:	4b21      	ldr	r3, [pc, #132]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 800306e:	4a22      	ldr	r2, [pc, #136]	@ (80030f8 <HAL_UART_MspInit+0x3fc>)
 8003070:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003072:	4b20      	ldr	r3, [pc, #128]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 8003074:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003078:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800307a:	4b1e      	ldr	r3, [pc, #120]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 800307c:	2240      	movs	r2, #64	@ 0x40
 800307e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003080:	4b1c      	ldr	r3, [pc, #112]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 8003082:	2200      	movs	r2, #0
 8003084:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003086:	4b1b      	ldr	r3, [pc, #108]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 8003088:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800308c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800308e:	4b19      	ldr	r3, [pc, #100]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 8003090:	2200      	movs	r2, #0
 8003092:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 8003096:	2200      	movs	r2, #0
 8003098:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800309a:	4b16      	ldr	r3, [pc, #88]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 800309c:	2200      	movs	r2, #0
 800309e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030a0:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030a6:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80030ac:	4811      	ldr	r0, [pc, #68]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 80030ae:	f000 fb67 	bl	8003780 <HAL_DMA_Init>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_UART_MspInit+0x3c0>
      Error_Handler();
 80030b8:	f7ff fc96 	bl	80029e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a0d      	ldr	r2, [pc, #52]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 80030c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80030c2:	4a0c      	ldr	r2, [pc, #48]	@ (80030f4 <HAL_UART_MspInit+0x3f8>)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80030c8:	2200      	movs	r2, #0
 80030ca:	2100      	movs	r1, #0
 80030cc:	2047      	movs	r0, #71	@ 0x47
 80030ce:	f000 fb20 	bl	8003712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80030d2:	2047      	movs	r0, #71	@ 0x47
 80030d4:	f000 fb39 	bl	800374a <HAL_NVIC_EnableIRQ>
}
 80030d8:	bf00      	nop
 80030da:	3738      	adds	r7, #56	@ 0x38
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40011400 	.word	0x40011400
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40020800 	.word	0x40020800
 80030ec:	200005d4 	.word	0x200005d4
 80030f0:	40026428 	.word	0x40026428
 80030f4:	20000634 	.word	0x20000634
 80030f8:	400264a0 	.word	0x400264a0

080030fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003100:	bf00      	nop
 8003102:	e7fd      	b.n	8003100 <NMI_Handler+0x4>

08003104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003108:	bf00      	nop
 800310a:	e7fd      	b.n	8003108 <HardFault_Handler+0x4>

0800310c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003110:	bf00      	nop
 8003112:	e7fd      	b.n	8003110 <MemManage_Handler+0x4>

08003114 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003118:	bf00      	nop
 800311a:	e7fd      	b.n	8003118 <BusFault_Handler+0x4>

0800311c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003120:	bf00      	nop
 8003122:	e7fd      	b.n	8003120 <UsageFault_Handler+0x4>

08003124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003132:	b480      	push	{r7}
 8003134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003152:	f000 f9e3 	bl	800351c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003160:	4802      	ldr	r0, [pc, #8]	@ (800316c <DMA1_Stream5_IRQHandler+0x10>)
 8003162:	f000 fca5 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000514 	.word	0x20000514

08003170 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003174:	4802      	ldr	r0, [pc, #8]	@ (8003180 <DMA1_Stream6_IRQHandler+0x10>)
 8003176:	f000 fc9b 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000574 	.word	0x20000574

08003184 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8003188:	4802      	ldr	r0, [pc, #8]	@ (8003194 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800318a:	f001 fff7 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000334 	.word	0x20000334

08003198 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800319c:	4802      	ldr	r0, [pc, #8]	@ (80031a8 <TIM2_IRQHandler+0x10>)
 800319e:	f001 ffed 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000214 	.word	0x20000214

080031ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80031b0:	4802      	ldr	r0, [pc, #8]	@ (80031bc <TIM3_IRQHandler+0x10>)
 80031b2:	f001 ffe3 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	2000025c 	.word	0x2000025c

080031c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80031c4:	4802      	ldr	r0, [pc, #8]	@ (80031d0 <TIM4_IRQHandler+0x10>)
 80031c6:	f001 ffd9 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	200002a4 	.word	0x200002a4

080031d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031d8:	4802      	ldr	r0, [pc, #8]	@ (80031e4 <USART1_IRQHandler+0x10>)
 80031da:	f002 ff9d 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	2000037c 	.word	0x2000037c

080031e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031ec:	4802      	ldr	r0, [pc, #8]	@ (80031f8 <USART2_IRQHandler+0x10>)
 80031ee:	f002 ff93 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	200003c4 	.word	0x200003c4

080031fc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003200:	4802      	ldr	r0, [pc, #8]	@ (800320c <TIM5_IRQHandler+0x10>)
 8003202:	f001 ffbb 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	200002ec 	.word	0x200002ec

08003210 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003214:	4802      	ldr	r0, [pc, #8]	@ (8003220 <DMA2_Stream1_IRQHandler+0x10>)
 8003216:	f000 fc4b 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800321a:	bf00      	nop
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	200005d4 	.word	0x200005d4

08003224 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003228:	4802      	ldr	r0, [pc, #8]	@ (8003234 <DMA2_Stream2_IRQHandler+0x10>)
 800322a:	f000 fc41 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20000454 	.word	0x20000454

08003238 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800323c:	4802      	ldr	r0, [pc, #8]	@ (8003248 <DMA2_Stream6_IRQHandler+0x10>)
 800323e:	f000 fc37 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20000634 	.word	0x20000634

0800324c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003250:	4802      	ldr	r0, [pc, #8]	@ (800325c <DMA2_Stream7_IRQHandler+0x10>)
 8003252:	f000 fc2d 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200004b4 	.word	0x200004b4

08003260 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <USART6_IRQHandler+0x10>)
 8003266:	f002 ff57 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	2000040c 	.word	0x2000040c

08003274 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return 1;
 8003278:	2301      	movs	r3, #1
}
 800327a:	4618      	mov	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <_kill>:

int _kill(int pid, int sig)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800328e:	f005 fc05 	bl	8008a9c <__errno>
 8003292:	4603      	mov	r3, r0
 8003294:	2216      	movs	r2, #22
 8003296:	601a      	str	r2, [r3, #0]
  return -1;
 8003298:	f04f 33ff 	mov.w	r3, #4294967295
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <_exit>:

void _exit (int status)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032ac:	f04f 31ff 	mov.w	r1, #4294967295
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f7ff ffe7 	bl	8003284 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032b6:	bf00      	nop
 80032b8:	e7fd      	b.n	80032b6 <_exit+0x12>

080032ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b086      	sub	sp, #24
 80032be:	af00      	add	r7, sp, #0
 80032c0:	60f8      	str	r0, [r7, #12]
 80032c2:	60b9      	str	r1, [r7, #8]
 80032c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
 80032ca:	e00a      	b.n	80032e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032cc:	f3af 8000 	nop.w
 80032d0:	4601      	mov	r1, r0
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	60ba      	str	r2, [r7, #8]
 80032d8:	b2ca      	uxtb	r2, r1
 80032da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	3301      	adds	r3, #1
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	697a      	ldr	r2, [r7, #20]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	dbf0      	blt.n	80032cc <_read+0x12>
  }

  return len;
 80032ea:	687b      	ldr	r3, [r7, #4]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3718      	adds	r7, #24
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	e009      	b.n	800331a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	1c5a      	adds	r2, r3, #1
 800330a:	60ba      	str	r2, [r7, #8]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	3301      	adds	r3, #1
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	429a      	cmp	r2, r3
 8003320:	dbf1      	blt.n	8003306 <_write+0x12>
  }
  return len;
 8003322:	687b      	ldr	r3, [r7, #4]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <_close>:

int _close(int file)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003334:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003354:	605a      	str	r2, [r3, #4]
  return 0;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <_isatty>:

int _isatty(int file)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800336c:	2301      	movs	r3, #1
}
 800336e:	4618      	mov	r0, r3
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr

0800337a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800337a:	b480      	push	{r7}
 800337c:	b085      	sub	sp, #20
 800337e:	af00      	add	r7, sp, #0
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800339c:	4a14      	ldr	r2, [pc, #80]	@ (80033f0 <_sbrk+0x5c>)
 800339e:	4b15      	ldr	r3, [pc, #84]	@ (80033f4 <_sbrk+0x60>)
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033a8:	4b13      	ldr	r3, [pc, #76]	@ (80033f8 <_sbrk+0x64>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d102      	bne.n	80033b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033b0:	4b11      	ldr	r3, [pc, #68]	@ (80033f8 <_sbrk+0x64>)
 80033b2:	4a12      	ldr	r2, [pc, #72]	@ (80033fc <_sbrk+0x68>)
 80033b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033b6:	4b10      	ldr	r3, [pc, #64]	@ (80033f8 <_sbrk+0x64>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4413      	add	r3, r2
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d207      	bcs.n	80033d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033c4:	f005 fb6a 	bl	8008a9c <__errno>
 80033c8:	4603      	mov	r3, r0
 80033ca:	220c      	movs	r2, #12
 80033cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033ce:	f04f 33ff 	mov.w	r3, #4294967295
 80033d2:	e009      	b.n	80033e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033d4:	4b08      	ldr	r3, [pc, #32]	@ (80033f8 <_sbrk+0x64>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033da:	4b07      	ldr	r3, [pc, #28]	@ (80033f8 <_sbrk+0x64>)
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4413      	add	r3, r2
 80033e2:	4a05      	ldr	r2, [pc, #20]	@ (80033f8 <_sbrk+0x64>)
 80033e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033e6:	68fb      	ldr	r3, [r7, #12]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20018000 	.word	0x20018000
 80033f4:	00000400 	.word	0x00000400
 80033f8:	200007d0 	.word	0x200007d0
 80033fc:	20000928 	.word	0x20000928

08003400 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003404:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <SystemInit+0x20>)
 8003406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340a:	4a05      	ldr	r2, [pc, #20]	@ (8003420 <SystemInit+0x20>)
 800340c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003410:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003414:	bf00      	nop
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	e000ed00 	.word	0xe000ed00

08003424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003424:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800345c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003428:	f7ff ffea 	bl	8003400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800342c:	480c      	ldr	r0, [pc, #48]	@ (8003460 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800342e:	490d      	ldr	r1, [pc, #52]	@ (8003464 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003430:	4a0d      	ldr	r2, [pc, #52]	@ (8003468 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003434:	e002      	b.n	800343c <LoopCopyDataInit>

08003436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800343a:	3304      	adds	r3, #4

0800343c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800343c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800343e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003440:	d3f9      	bcc.n	8003436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003442:	4a0a      	ldr	r2, [pc, #40]	@ (800346c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003444:	4c0a      	ldr	r4, [pc, #40]	@ (8003470 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003448:	e001      	b.n	800344e <LoopFillZerobss>

0800344a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800344a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800344c:	3204      	adds	r2, #4

0800344e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800344e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003450:	d3fb      	bcc.n	800344a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003452:	f005 fb29 	bl	8008aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003456:	f7fe fc8f 	bl	8001d78 <main>
  bx  lr    
 800345a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800345c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003464:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003468:	0800b590 	.word	0x0800b590
  ldr r2, =_sbss
 800346c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003470:	20000924 	.word	0x20000924

08003474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003474:	e7fe      	b.n	8003474 <ADC_IRQHandler>
	...

08003478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800347c:	4b0e      	ldr	r3, [pc, #56]	@ (80034b8 <HAL_Init+0x40>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a0d      	ldr	r2, [pc, #52]	@ (80034b8 <HAL_Init+0x40>)
 8003482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003486:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003488:	4b0b      	ldr	r3, [pc, #44]	@ (80034b8 <HAL_Init+0x40>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0a      	ldr	r2, [pc, #40]	@ (80034b8 <HAL_Init+0x40>)
 800348e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003492:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003494:	4b08      	ldr	r3, [pc, #32]	@ (80034b8 <HAL_Init+0x40>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a07      	ldr	r2, [pc, #28]	@ (80034b8 <HAL_Init+0x40>)
 800349a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800349e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034a0:	2003      	movs	r0, #3
 80034a2:	f000 f92b 	bl	80036fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034a6:	200f      	movs	r0, #15
 80034a8:	f000 f808 	bl	80034bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034ac:	f7ff faa2 	bl	80029f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40023c00 	.word	0x40023c00

080034bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034c4:	4b12      	ldr	r3, [pc, #72]	@ (8003510 <HAL_InitTick+0x54>)
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4b12      	ldr	r3, [pc, #72]	@ (8003514 <HAL_InitTick+0x58>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	4619      	mov	r1, r3
 80034ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f943 	bl	8003766 <HAL_SYSTICK_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e00e      	b.n	8003508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b0f      	cmp	r3, #15
 80034ee:	d80a      	bhi.n	8003506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034f0:	2200      	movs	r2, #0
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	f04f 30ff 	mov.w	r0, #4294967295
 80034f8:	f000 f90b 	bl	8003712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034fc:	4a06      	ldr	r2, [pc, #24]	@ (8003518 <HAL_InitTick+0x5c>)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	e000      	b.n	8003508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000020 	.word	0x20000020
 8003514:	20000028 	.word	0x20000028
 8003518:	20000024 	.word	0x20000024

0800351c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <HAL_IncTick+0x20>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	461a      	mov	r2, r3
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <HAL_IncTick+0x24>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4413      	add	r3, r2
 800352c:	4a04      	ldr	r2, [pc, #16]	@ (8003540 <HAL_IncTick+0x24>)
 800352e:	6013      	str	r3, [r2, #0]
}
 8003530:	bf00      	nop
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	20000028 	.word	0x20000028
 8003540:	200007d4 	.word	0x200007d4

08003544 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return uwTick;
 8003548:	4b03      	ldr	r3, [pc, #12]	@ (8003558 <HAL_GetTick+0x14>)
 800354a:	681b      	ldr	r3, [r3, #0]
}
 800354c:	4618      	mov	r0, r3
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	200007d4 	.word	0x200007d4

0800355c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f003 0307 	and.w	r3, r3, #7
 800356a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800356c:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003578:	4013      	ands	r3, r2
 800357a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003584:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800358c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800358e:	4a04      	ldr	r2, [pc, #16]	@ (80035a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	60d3      	str	r3, [r2, #12]
}
 8003594:	bf00      	nop
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035a8:	4b04      	ldr	r3, [pc, #16]	@ (80035bc <__NVIC_GetPriorityGrouping+0x18>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	f003 0307 	and.w	r3, r3, #7
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	db0b      	blt.n	80035ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4907      	ldr	r1, [pc, #28]	@ (80035f8 <__NVIC_EnableIRQ+0x38>)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	095b      	lsrs	r3, r3, #5
 80035e0:	2001      	movs	r0, #1
 80035e2:	fa00 f202 	lsl.w	r2, r0, r2
 80035e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	e000e100 	.word	0xe000e100

080035fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	6039      	str	r1, [r7, #0]
 8003606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360c:	2b00      	cmp	r3, #0
 800360e:	db0a      	blt.n	8003626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	b2da      	uxtb	r2, r3
 8003614:	490c      	ldr	r1, [pc, #48]	@ (8003648 <__NVIC_SetPriority+0x4c>)
 8003616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361a:	0112      	lsls	r2, r2, #4
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	440b      	add	r3, r1
 8003620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003624:	e00a      	b.n	800363c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	b2da      	uxtb	r2, r3
 800362a:	4908      	ldr	r1, [pc, #32]	@ (800364c <__NVIC_SetPriority+0x50>)
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	3b04      	subs	r3, #4
 8003634:	0112      	lsls	r2, r2, #4
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	440b      	add	r3, r1
 800363a:	761a      	strb	r2, [r3, #24]
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	e000e100 	.word	0xe000e100
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003650:	b480      	push	{r7}
 8003652:	b089      	sub	sp, #36	@ 0x24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f1c3 0307 	rsb	r3, r3, #7
 800366a:	2b04      	cmp	r3, #4
 800366c:	bf28      	it	cs
 800366e:	2304      	movcs	r3, #4
 8003670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	3304      	adds	r3, #4
 8003676:	2b06      	cmp	r3, #6
 8003678:	d902      	bls.n	8003680 <NVIC_EncodePriority+0x30>
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	3b03      	subs	r3, #3
 800367e:	e000      	b.n	8003682 <NVIC_EncodePriority+0x32>
 8003680:	2300      	movs	r3, #0
 8003682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003684:	f04f 32ff 	mov.w	r2, #4294967295
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43da      	mvns	r2, r3
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	401a      	ands	r2, r3
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003698:	f04f 31ff 	mov.w	r1, #4294967295
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	fa01 f303 	lsl.w	r3, r1, r3
 80036a2:	43d9      	mvns	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a8:	4313      	orrs	r3, r2
         );
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3724      	adds	r7, #36	@ 0x24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
	...

080036b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036c8:	d301      	bcc.n	80036ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ca:	2301      	movs	r3, #1
 80036cc:	e00f      	b.n	80036ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ce:	4a0a      	ldr	r2, [pc, #40]	@ (80036f8 <SysTick_Config+0x40>)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036d6:	210f      	movs	r1, #15
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295
 80036dc:	f7ff ff8e 	bl	80035fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e0:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <SysTick_Config+0x40>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036e6:	4b04      	ldr	r3, [pc, #16]	@ (80036f8 <SysTick_Config+0x40>)
 80036e8:	2207      	movs	r2, #7
 80036ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	e000e010 	.word	0xe000e010

080036fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff ff29 	bl	800355c <__NVIC_SetPriorityGrouping>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003712:	b580      	push	{r7, lr}
 8003714:	b086      	sub	sp, #24
 8003716:	af00      	add	r7, sp, #0
 8003718:	4603      	mov	r3, r0
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
 800371e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003724:	f7ff ff3e 	bl	80035a4 <__NVIC_GetPriorityGrouping>
 8003728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	6978      	ldr	r0, [r7, #20]
 8003730:	f7ff ff8e 	bl	8003650 <NVIC_EncodePriority>
 8003734:	4602      	mov	r2, r0
 8003736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800373a:	4611      	mov	r1, r2
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ff5d 	bl	80035fc <__NVIC_SetPriority>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	4603      	mov	r3, r0
 8003752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff31 	bl	80035c0 <__NVIC_EnableIRQ>
}
 800375e:	bf00      	nop
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff ffa2 	bl	80036b8 <SysTick_Config>
 8003774:	4603      	mov	r3, r0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800378c:	f7ff feda 	bl	8003544 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e099      	b.n	80038d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037bc:	e00f      	b.n	80037de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037be:	f7ff fec1 	bl	8003544 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b05      	cmp	r3, #5
 80037ca:	d908      	bls.n	80037de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2203      	movs	r2, #3
 80037d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e078      	b.n	80038d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1e8      	bne.n	80037be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4b38      	ldr	r3, [pc, #224]	@ (80038d8 <HAL_DMA_Init+0x158>)
 80037f8:	4013      	ands	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800380a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003816:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003822:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	2b04      	cmp	r3, #4
 8003836:	d107      	bne.n	8003848 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003840:	4313      	orrs	r3, r2
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	4313      	orrs	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	f023 0307 	bic.w	r3, r3, #7
 800385e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	4313      	orrs	r3, r2
 8003868:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	2b04      	cmp	r3, #4
 8003870:	d117      	bne.n	80038a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00e      	beq.n	80038a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 fb01 	bl	8003e8c <DMA_CheckFifoParam>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d008      	beq.n	80038a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2240      	movs	r2, #64	@ 0x40
 8003894:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800389e:	2301      	movs	r3, #1
 80038a0:	e016      	b.n	80038d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fab8 	bl	8003e20 <DMA_CalcBaseAndBitshift>
 80038b0:	4603      	mov	r3, r0
 80038b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b8:	223f      	movs	r2, #63	@ 0x3f
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	f010803f 	.word	0xf010803f

080038dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d101      	bne.n	8003902 <HAL_DMA_Start_IT+0x26>
 80038fe:	2302      	movs	r3, #2
 8003900:	e040      	b.n	8003984 <HAL_DMA_Start_IT+0xa8>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b01      	cmp	r3, #1
 8003914:	d12f      	bne.n	8003976 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2202      	movs	r2, #2
 800391a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	68b9      	ldr	r1, [r7, #8]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 fa4a 	bl	8003dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003934:	223f      	movs	r2, #63	@ 0x3f
 8003936:	409a      	lsls	r2, r3
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 0216 	orr.w	r2, r2, #22
 800394a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f042 0208 	orr.w	r2, r2, #8
 8003962:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	e005      	b.n	8003982 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800397e:	2302      	movs	r3, #2
 8003980:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003982:	7dfb      	ldrb	r3, [r7, #23]
}
 8003984:	4618      	mov	r0, r3
 8003986:	3718      	adds	r7, #24
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003998:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800399a:	f7ff fdd3 	bl	8003544 <HAL_GetTick>
 800399e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d008      	beq.n	80039be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2280      	movs	r2, #128	@ 0x80
 80039b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e052      	b.n	8003a64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0216 	bic.w	r2, r2, #22
 80039cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d103      	bne.n	80039ee <HAL_DMA_Abort+0x62>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d007      	beq.n	80039fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0208 	bic.w	r2, r2, #8
 80039fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0201 	bic.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a0e:	e013      	b.n	8003a38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a10:	f7ff fd98 	bl	8003544 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b05      	cmp	r3, #5
 8003a1c:	d90c      	bls.n	8003a38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2220      	movs	r2, #32
 8003a22:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2203      	movs	r2, #3
 8003a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e015      	b.n	8003a64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e4      	bne.n	8003a10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4a:	223f      	movs	r2, #63	@ 0x3f
 8003a4c:	409a      	lsls	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d004      	beq.n	8003a8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2280      	movs	r2, #128	@ 0x80
 8003a84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e00c      	b.n	8003aa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2205      	movs	r2, #5
 8003a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0201 	bic.w	r2, r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003abc:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf8 <HAL_DMA_IRQHandler+0x248>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a8e      	ldr	r2, [pc, #568]	@ (8003cfc <HAL_DMA_IRQHandler+0x24c>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	0a9b      	lsrs	r3, r3, #10
 8003ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ada:	2208      	movs	r2, #8
 8003adc:	409a      	lsls	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d01a      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d013      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0204 	bic.w	r2, r2, #4
 8003b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b08:	2208      	movs	r2, #8
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b14:	f043 0201 	orr.w	r2, r3, #1
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b20:	2201      	movs	r2, #1
 8003b22:	409a      	lsls	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4013      	ands	r3, r2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d012      	beq.n	8003b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3e:	2201      	movs	r2, #1
 8003b40:	409a      	lsls	r2, r3
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4a:	f043 0202 	orr.w	r2, r3, #2
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b56:	2204      	movs	r2, #4
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d012      	beq.n	8003b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00b      	beq.n	8003b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b74:	2204      	movs	r2, #4
 8003b76:	409a      	lsls	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b80:	f043 0204 	orr.w	r2, r3, #4
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8c:	2210      	movs	r2, #16
 8003b8e:	409a      	lsls	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d043      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d03c      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003baa:	2210      	movs	r2, #16
 8003bac:	409a      	lsls	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d018      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d108      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d024      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4798      	blx	r3
 8003bde:	e01f      	b.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01b      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	e016      	b.n	8003c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d107      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0208 	bic.w	r2, r2, #8
 8003c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c24:	2220      	movs	r2, #32
 8003c26:	409a      	lsls	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 808f 	beq.w	8003d50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 8087 	beq.w	8003d50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c46:	2220      	movs	r2, #32
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d136      	bne.n	8003cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0216 	bic.w	r2, r2, #22
 8003c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <HAL_DMA_IRQHandler+0x1da>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d007      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0208 	bic.w	r2, r2, #8
 8003c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c9e:	223f      	movs	r2, #63	@ 0x3f
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d07e      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4798      	blx	r3
        }
        return;
 8003cc6:	e079      	b.n	8003dbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d01d      	beq.n	8003d12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10d      	bne.n	8003d00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d031      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	4798      	blx	r3
 8003cf4:	e02c      	b.n	8003d50 <HAL_DMA_IRQHandler+0x2a0>
 8003cf6:	bf00      	nop
 8003cf8:	20000020 	.word	0x20000020
 8003cfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d023      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	4798      	blx	r3
 8003d10:	e01e      	b.n	8003d50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10f      	bne.n	8003d40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 0210 	bic.w	r2, r2, #16
 8003d2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d032      	beq.n	8003dbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d022      	beq.n	8003daa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2205      	movs	r2, #5
 8003d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0201 	bic.w	r2, r2, #1
 8003d7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d307      	bcc.n	8003d98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f2      	bne.n	8003d7c <HAL_DMA_IRQHandler+0x2cc>
 8003d96:	e000      	b.n	8003d9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d005      	beq.n	8003dbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	4798      	blx	r3
 8003dba:	e000      	b.n	8003dbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8003dbc:	bf00      	nop
    }
  }
}
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b40      	cmp	r3, #64	@ 0x40
 8003df0:	d108      	bne.n	8003e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e02:	e007      	b.n	8003e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	60da      	str	r2, [r3, #12]
}
 8003e14:	bf00      	nop
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	3b10      	subs	r3, #16
 8003e30:	4a14      	ldr	r2, [pc, #80]	@ (8003e84 <DMA_CalcBaseAndBitshift+0x64>)
 8003e32:	fba2 2303 	umull	r2, r3, r2, r3
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e3a:	4a13      	ldr	r2, [pc, #76]	@ (8003e88 <DMA_CalcBaseAndBitshift+0x68>)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	d909      	bls.n	8003e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e56:	f023 0303 	bic.w	r3, r3, #3
 8003e5a:	1d1a      	adds	r2, r3, #4
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e60:	e007      	b.n	8003e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e6a:	f023 0303 	bic.w	r3, r3, #3
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	aaaaaaab 	.word	0xaaaaaaab
 8003e88:	0800b150 	.word	0x0800b150

08003e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d11f      	bne.n	8003ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d856      	bhi.n	8003f5a <DMA_CheckFifoParam+0xce>
 8003eac:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb4 <DMA_CheckFifoParam+0x28>)
 8003eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	08003ec5 	.word	0x08003ec5
 8003eb8:	08003ed7 	.word	0x08003ed7
 8003ebc:	08003ec5 	.word	0x08003ec5
 8003ec0:	08003f5b 	.word	0x08003f5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d046      	beq.n	8003f5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed4:	e043      	b.n	8003f5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ede:	d140      	bne.n	8003f62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee4:	e03d      	b.n	8003f62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eee:	d121      	bne.n	8003f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d837      	bhi.n	8003f66 <DMA_CheckFifoParam+0xda>
 8003ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8003efc <DMA_CheckFifoParam+0x70>)
 8003ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efc:	08003f0d 	.word	0x08003f0d
 8003f00:	08003f13 	.word	0x08003f13
 8003f04:	08003f0d 	.word	0x08003f0d
 8003f08:	08003f25 	.word	0x08003f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f10:	e030      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d025      	beq.n	8003f6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f22:	e022      	b.n	8003f6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f2c:	d11f      	bne.n	8003f6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f32:	e01c      	b.n	8003f6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d903      	bls.n	8003f42 <DMA_CheckFifoParam+0xb6>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	2b03      	cmp	r3, #3
 8003f3e:	d003      	beq.n	8003f48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f40:	e018      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	73fb      	strb	r3, [r7, #15]
      break;
 8003f46:	e015      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00e      	beq.n	8003f72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	73fb      	strb	r3, [r7, #15]
      break;
 8003f58:	e00b      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f5a:	bf00      	nop
 8003f5c:	e00a      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;
 8003f5e:	bf00      	nop
 8003f60:	e008      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;
 8003f62:	bf00      	nop
 8003f64:	e006      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;
 8003f66:	bf00      	nop
 8003f68:	e004      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;
 8003f6a:	bf00      	nop
 8003f6c:	e002      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f6e:	bf00      	nop
 8003f70:	e000      	b.n	8003f74 <DMA_CheckFifoParam+0xe8>
      break;
 8003f72:	bf00      	nop
    }
  } 
  
  return status; 
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop

08003f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b089      	sub	sp, #36	@ 0x24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	e159      	b.n	8004254 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	f040 8148 	bne.w	800424e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d005      	beq.n	8003fd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d130      	bne.n	8004038 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	2203      	movs	r2, #3
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4013      	ands	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800400c:	2201      	movs	r2, #1
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 0201 	and.w	r2, r3, #1
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4313      	orrs	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	2b03      	cmp	r3, #3
 8004042:	d017      	beq.n	8004074 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	2203      	movs	r2, #3
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4313      	orrs	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d123      	bne.n	80040c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	08da      	lsrs	r2, r3, #3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3208      	adds	r2, #8
 8004088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800408c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	220f      	movs	r2, #15
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	43db      	mvns	r3, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	fa02 f303 	lsl.w	r3, r2, r3
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	08da      	lsrs	r2, r3, #3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3208      	adds	r2, #8
 80040c2:	69b9      	ldr	r1, [r7, #24]
 80040c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	2203      	movs	r2, #3
 80040d4:	fa02 f303 	lsl.w	r3, r2, r3
 80040d8:	43db      	mvns	r3, r3
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	4013      	ands	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 0203 	and.w	r2, r3, #3
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	fa02 f303 	lsl.w	r3, r2, r3
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 80a2 	beq.w	800424e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800410a:	2300      	movs	r3, #0
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	4b57      	ldr	r3, [pc, #348]	@ (800426c <HAL_GPIO_Init+0x2e8>)
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	4a56      	ldr	r2, [pc, #344]	@ (800426c <HAL_GPIO_Init+0x2e8>)
 8004114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004118:	6453      	str	r3, [r2, #68]	@ 0x44
 800411a:	4b54      	ldr	r3, [pc, #336]	@ (800426c <HAL_GPIO_Init+0x2e8>)
 800411c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800411e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004122:	60fb      	str	r3, [r7, #12]
 8004124:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004126:	4a52      	ldr	r2, [pc, #328]	@ (8004270 <HAL_GPIO_Init+0x2ec>)
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	089b      	lsrs	r3, r3, #2
 800412c:	3302      	adds	r3, #2
 800412e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004132:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0303 	and.w	r3, r3, #3
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	220f      	movs	r2, #15
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	43db      	mvns	r3, r3
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	4013      	ands	r3, r2
 8004148:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a49      	ldr	r2, [pc, #292]	@ (8004274 <HAL_GPIO_Init+0x2f0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d019      	beq.n	8004186 <HAL_GPIO_Init+0x202>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a48      	ldr	r2, [pc, #288]	@ (8004278 <HAL_GPIO_Init+0x2f4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d013      	beq.n	8004182 <HAL_GPIO_Init+0x1fe>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a47      	ldr	r2, [pc, #284]	@ (800427c <HAL_GPIO_Init+0x2f8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00d      	beq.n	800417e <HAL_GPIO_Init+0x1fa>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a46      	ldr	r2, [pc, #280]	@ (8004280 <HAL_GPIO_Init+0x2fc>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d007      	beq.n	800417a <HAL_GPIO_Init+0x1f6>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a45      	ldr	r2, [pc, #276]	@ (8004284 <HAL_GPIO_Init+0x300>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d101      	bne.n	8004176 <HAL_GPIO_Init+0x1f2>
 8004172:	2304      	movs	r3, #4
 8004174:	e008      	b.n	8004188 <HAL_GPIO_Init+0x204>
 8004176:	2307      	movs	r3, #7
 8004178:	e006      	b.n	8004188 <HAL_GPIO_Init+0x204>
 800417a:	2303      	movs	r3, #3
 800417c:	e004      	b.n	8004188 <HAL_GPIO_Init+0x204>
 800417e:	2302      	movs	r3, #2
 8004180:	e002      	b.n	8004188 <HAL_GPIO_Init+0x204>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <HAL_GPIO_Init+0x204>
 8004186:	2300      	movs	r3, #0
 8004188:	69fa      	ldr	r2, [r7, #28]
 800418a:	f002 0203 	and.w	r2, r2, #3
 800418e:	0092      	lsls	r2, r2, #2
 8004190:	4093      	lsls	r3, r2
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	4313      	orrs	r3, r2
 8004196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004198:	4935      	ldr	r1, [pc, #212]	@ (8004270 <HAL_GPIO_Init+0x2ec>)
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	089b      	lsrs	r3, r3, #2
 800419e:	3302      	adds	r3, #2
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041a6:	4b38      	ldr	r3, [pc, #224]	@ (8004288 <HAL_GPIO_Init+0x304>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	43db      	mvns	r3, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ca:	4a2f      	ldr	r2, [pc, #188]	@ (8004288 <HAL_GPIO_Init+0x304>)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004288 <HAL_GPIO_Init+0x304>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	43db      	mvns	r3, r3
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4013      	ands	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041f4:	4a24      	ldr	r2, [pc, #144]	@ (8004288 <HAL_GPIO_Init+0x304>)
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041fa:	4b23      	ldr	r3, [pc, #140]	@ (8004288 <HAL_GPIO_Init+0x304>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	43db      	mvns	r3, r3
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	4013      	ands	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800421e:	4a1a      	ldr	r2, [pc, #104]	@ (8004288 <HAL_GPIO_Init+0x304>)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004224:	4b18      	ldr	r3, [pc, #96]	@ (8004288 <HAL_GPIO_Init+0x304>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004248:	4a0f      	ldr	r2, [pc, #60]	@ (8004288 <HAL_GPIO_Init+0x304>)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	3301      	adds	r3, #1
 8004252:	61fb      	str	r3, [r7, #28]
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2b0f      	cmp	r3, #15
 8004258:	f67f aea2 	bls.w	8003fa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800425c:	bf00      	nop
 800425e:	bf00      	nop
 8004260:	3724      	adds	r7, #36	@ 0x24
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800
 8004270:	40013800 	.word	0x40013800
 8004274:	40020000 	.word	0x40020000
 8004278:	40020400 	.word	0x40020400
 800427c:	40020800 	.word	0x40020800
 8004280:	40020c00 	.word	0x40020c00
 8004284:	40021000 	.word	0x40021000
 8004288:	40013c00 	.word	0x40013c00

0800428c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	807b      	strh	r3, [r7, #2]
 8004298:	4613      	mov	r3, r2
 800429a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800429c:	787b      	ldrb	r3, [r7, #1]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042a2:	887a      	ldrh	r2, [r7, #2]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042a8:	e003      	b.n	80042b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042aa:	887b      	ldrh	r3, [r7, #2]
 80042ac:	041a      	lsls	r2, r3, #16
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	619a      	str	r2, [r3, #24]
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
	...

080042c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e267      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d075      	beq.n	80043ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042de:	4b88      	ldr	r3, [pc, #544]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d00c      	beq.n	8004304 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ea:	4b85      	ldr	r3, [pc, #532]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d112      	bne.n	800431c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042f6:	4b82      	ldr	r3, [pc, #520]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004302:	d10b      	bne.n	800431c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004304:	4b7e      	ldr	r3, [pc, #504]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d05b      	beq.n	80043c8 <HAL_RCC_OscConfig+0x108>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d157      	bne.n	80043c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e242      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004324:	d106      	bne.n	8004334 <HAL_RCC_OscConfig+0x74>
 8004326:	4b76      	ldr	r3, [pc, #472]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a75      	ldr	r2, [pc, #468]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800432c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	e01d      	b.n	8004370 <HAL_RCC_OscConfig+0xb0>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800433c:	d10c      	bne.n	8004358 <HAL_RCC_OscConfig+0x98>
 800433e:	4b70      	ldr	r3, [pc, #448]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a6f      	ldr	r2, [pc, #444]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b6d      	ldr	r3, [pc, #436]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a6c      	ldr	r2, [pc, #432]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e00b      	b.n	8004370 <HAL_RCC_OscConfig+0xb0>
 8004358:	4b69      	ldr	r3, [pc, #420]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a68      	ldr	r2, [pc, #416]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800435e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004362:	6013      	str	r3, [r2, #0]
 8004364:	4b66      	ldr	r3, [pc, #408]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a65      	ldr	r2, [pc, #404]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800436a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800436e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d013      	beq.n	80043a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004378:	f7ff f8e4 	bl	8003544 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437e:	e008      	b.n	8004392 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004380:	f7ff f8e0 	bl	8003544 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b64      	cmp	r3, #100	@ 0x64
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e207      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004392:	4b5b      	ldr	r3, [pc, #364]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0f0      	beq.n	8004380 <HAL_RCC_OscConfig+0xc0>
 800439e:	e014      	b.n	80043ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a0:	f7ff f8d0 	bl	8003544 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043a8:	f7ff f8cc 	bl	8003544 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b64      	cmp	r3, #100	@ 0x64
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e1f3      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ba:	4b51      	ldr	r3, [pc, #324]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1f0      	bne.n	80043a8 <HAL_RCC_OscConfig+0xe8>
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d063      	beq.n	800449e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00b      	beq.n	80043fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043e2:	4b47      	ldr	r3, [pc, #284]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043ea:	2b08      	cmp	r3, #8
 80043ec:	d11c      	bne.n	8004428 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ee:	4b44      	ldr	r3, [pc, #272]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d116      	bne.n	8004428 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043fa:	4b41      	ldr	r3, [pc, #260]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <HAL_RCC_OscConfig+0x152>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d001      	beq.n	8004412 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e1c7      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004412:	4b3b      	ldr	r3, [pc, #236]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	4937      	ldr	r1, [pc, #220]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004422:	4313      	orrs	r3, r2
 8004424:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004426:	e03a      	b.n	800449e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d020      	beq.n	8004472 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004430:	4b34      	ldr	r3, [pc, #208]	@ (8004504 <HAL_RCC_OscConfig+0x244>)
 8004432:	2201      	movs	r2, #1
 8004434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004436:	f7ff f885 	bl	8003544 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800443e:	f7ff f881 	bl	8003544 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e1a8      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004450:	4b2b      	ldr	r3, [pc, #172]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0f0      	beq.n	800443e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445c:	4b28      	ldr	r3, [pc, #160]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	691b      	ldr	r3, [r3, #16]
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4925      	ldr	r1, [pc, #148]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 800446c:	4313      	orrs	r3, r2
 800446e:	600b      	str	r3, [r1, #0]
 8004470:	e015      	b.n	800449e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004472:	4b24      	ldr	r3, [pc, #144]	@ (8004504 <HAL_RCC_OscConfig+0x244>)
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004478:	f7ff f864 	bl	8003544 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004480:	f7ff f860 	bl	8003544 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e187      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004492:	4b1b      	ldr	r3, [pc, #108]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d036      	beq.n	8004518 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d016      	beq.n	80044e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044b2:	4b15      	ldr	r3, [pc, #84]	@ (8004508 <HAL_RCC_OscConfig+0x248>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b8:	f7ff f844 	bl	8003544 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044c0:	f7ff f840 	bl	8003544 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e167      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <HAL_RCC_OscConfig+0x240>)
 80044d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0f0      	beq.n	80044c0 <HAL_RCC_OscConfig+0x200>
 80044de:	e01b      	b.n	8004518 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044e0:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <HAL_RCC_OscConfig+0x248>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044e6:	f7ff f82d 	bl	8003544 <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ec:	e00e      	b.n	800450c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ee:	f7ff f829 	bl	8003544 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d907      	bls.n	800450c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e150      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
 8004500:	40023800 	.word	0x40023800
 8004504:	42470000 	.word	0x42470000
 8004508:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800450c:	4b88      	ldr	r3, [pc, #544]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800450e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1ea      	bne.n	80044ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8097 	beq.w	8004654 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004526:	2300      	movs	r3, #0
 8004528:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800452a:	4b81      	ldr	r3, [pc, #516]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10f      	bne.n	8004556 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	4b7d      	ldr	r3, [pc, #500]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	4a7c      	ldr	r2, [pc, #496]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004544:	6413      	str	r3, [r2, #64]	@ 0x40
 8004546:	4b7a      	ldr	r3, [pc, #488]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800454e:	60bb      	str	r3, [r7, #8]
 8004550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004552:	2301      	movs	r3, #1
 8004554:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004556:	4b77      	ldr	r3, [pc, #476]	@ (8004734 <HAL_RCC_OscConfig+0x474>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d118      	bne.n	8004594 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004562:	4b74      	ldr	r3, [pc, #464]	@ (8004734 <HAL_RCC_OscConfig+0x474>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a73      	ldr	r2, [pc, #460]	@ (8004734 <HAL_RCC_OscConfig+0x474>)
 8004568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800456c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456e:	f7fe ffe9 	bl	8003544 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004576:	f7fe ffe5 	bl	8003544 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e10c      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004588:	4b6a      	ldr	r3, [pc, #424]	@ (8004734 <HAL_RCC_OscConfig+0x474>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d106      	bne.n	80045aa <HAL_RCC_OscConfig+0x2ea>
 800459c:	4b64      	ldr	r3, [pc, #400]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800459e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a0:	4a63      	ldr	r2, [pc, #396]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045a2:	f043 0301 	orr.w	r3, r3, #1
 80045a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80045a8:	e01c      	b.n	80045e4 <HAL_RCC_OscConfig+0x324>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b05      	cmp	r3, #5
 80045b0:	d10c      	bne.n	80045cc <HAL_RCC_OscConfig+0x30c>
 80045b2:	4b5f      	ldr	r3, [pc, #380]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b6:	4a5e      	ldr	r2, [pc, #376]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045b8:	f043 0304 	orr.w	r3, r3, #4
 80045bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80045be:	4b5c      	ldr	r3, [pc, #368]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c2:	4a5b      	ldr	r2, [pc, #364]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ca:	e00b      	b.n	80045e4 <HAL_RCC_OscConfig+0x324>
 80045cc:	4b58      	ldr	r3, [pc, #352]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d0:	4a57      	ldr	r2, [pc, #348]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045d2:	f023 0301 	bic.w	r3, r3, #1
 80045d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80045d8:	4b55      	ldr	r3, [pc, #340]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045dc:	4a54      	ldr	r2, [pc, #336]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80045de:	f023 0304 	bic.w	r3, r3, #4
 80045e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d015      	beq.n	8004618 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ec:	f7fe ffaa 	bl	8003544 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f2:	e00a      	b.n	800460a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045f4:	f7fe ffa6 	bl	8003544 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004602:	4293      	cmp	r3, r2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e0cb      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800460a:	4b49      	ldr	r3, [pc, #292]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800460c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0ee      	beq.n	80045f4 <HAL_RCC_OscConfig+0x334>
 8004616:	e014      	b.n	8004642 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004618:	f7fe ff94 	bl	8003544 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461e:	e00a      	b.n	8004636 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004620:	f7fe ff90 	bl	8003544 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e0b5      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004636:	4b3e      	ldr	r3, [pc, #248]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1ee      	bne.n	8004620 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004642:	7dfb      	ldrb	r3, [r7, #23]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d105      	bne.n	8004654 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004648:	4b39      	ldr	r3, [pc, #228]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	4a38      	ldr	r2, [pc, #224]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 800464e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004652:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 80a1 	beq.w	80047a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800465e:	4b34      	ldr	r3, [pc, #208]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 030c 	and.w	r3, r3, #12
 8004666:	2b08      	cmp	r3, #8
 8004668:	d05c      	beq.n	8004724 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	2b02      	cmp	r3, #2
 8004670:	d141      	bne.n	80046f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004672:	4b31      	ldr	r3, [pc, #196]	@ (8004738 <HAL_RCC_OscConfig+0x478>)
 8004674:	2200      	movs	r2, #0
 8004676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004678:	f7fe ff64 	bl	8003544 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004680:	f7fe ff60 	bl	8003544 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e087      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004692:	4b27      	ldr	r3, [pc, #156]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1f0      	bne.n	8004680 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	69da      	ldr	r2, [r3, #28]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	019b      	lsls	r3, r3, #6
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b4:	085b      	lsrs	r3, r3, #1
 80046b6:	3b01      	subs	r3, #1
 80046b8:	041b      	lsls	r3, r3, #16
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c0:	061b      	lsls	r3, r3, #24
 80046c2:	491b      	ldr	r1, [pc, #108]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004738 <HAL_RCC_OscConfig+0x478>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ce:	f7fe ff39 	bl	8003544 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046d6:	f7fe ff35 	bl	8003544 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e05c      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046e8:	4b11      	ldr	r3, [pc, #68]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCC_OscConfig+0x416>
 80046f4:	e054      	b.n	80047a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f6:	4b10      	ldr	r3, [pc, #64]	@ (8004738 <HAL_RCC_OscConfig+0x478>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046fc:	f7fe ff22 	bl	8003544 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004704:	f7fe ff1e 	bl	8003544 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e045      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004716:	4b06      	ldr	r3, [pc, #24]	@ (8004730 <HAL_RCC_OscConfig+0x470>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f0      	bne.n	8004704 <HAL_RCC_OscConfig+0x444>
 8004722:	e03d      	b.n	80047a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d107      	bne.n	800473c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e038      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
 8004730:	40023800 	.word	0x40023800
 8004734:	40007000 	.word	0x40007000
 8004738:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800473c:	4b1b      	ldr	r3, [pc, #108]	@ (80047ac <HAL_RCC_OscConfig+0x4ec>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	2b01      	cmp	r3, #1
 8004748:	d028      	beq.n	800479c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004754:	429a      	cmp	r2, r3
 8004756:	d121      	bne.n	800479c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004762:	429a      	cmp	r2, r3
 8004764:	d11a      	bne.n	800479c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800476c:	4013      	ands	r3, r2
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004772:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004774:	4293      	cmp	r3, r2
 8004776:	d111      	bne.n	800479c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004782:	085b      	lsrs	r3, r3, #1
 8004784:	3b01      	subs	r3, #1
 8004786:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004788:	429a      	cmp	r2, r3
 800478a:	d107      	bne.n	800479c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004796:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40023800 	.word	0x40023800

080047b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d101      	bne.n	80047c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e0cc      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047c4:	4b68      	ldr	r3, [pc, #416]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d90c      	bls.n	80047ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d2:	4b65      	ldr	r3, [pc, #404]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	b2d2      	uxtb	r2, r2
 80047d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	4b63      	ldr	r3, [pc, #396]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0b8      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d020      	beq.n	800483a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0304 	and.w	r3, r3, #4
 8004800:	2b00      	cmp	r3, #0
 8004802:	d005      	beq.n	8004810 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004804:	4b59      	ldr	r3, [pc, #356]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	4a58      	ldr	r2, [pc, #352]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 800480a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800480e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800481c:	4b53      	ldr	r3, [pc, #332]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	4a52      	ldr	r2, [pc, #328]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004822:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004826:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004828:	4b50      	ldr	r3, [pc, #320]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	494d      	ldr	r1, [pc, #308]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	4313      	orrs	r3, r2
 8004838:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d044      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d107      	bne.n	800485e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484e:	4b47      	ldr	r3, [pc, #284]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d119      	bne.n	800488e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e07f      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d003      	beq.n	800486e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800486a:	2b03      	cmp	r3, #3
 800486c:	d107      	bne.n	800487e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800486e:	4b3f      	ldr	r3, [pc, #252]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d109      	bne.n	800488e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e06f      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487e:	4b3b      	ldr	r3, [pc, #236]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e067      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800488e:	4b37      	ldr	r3, [pc, #220]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f023 0203 	bic.w	r2, r3, #3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	4934      	ldr	r1, [pc, #208]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	4313      	orrs	r3, r2
 800489e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048a0:	f7fe fe50 	bl	8003544 <HAL_GetTick>
 80048a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a6:	e00a      	b.n	80048be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048a8:	f7fe fe4c 	bl	8003544 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e04f      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048be:	4b2b      	ldr	r3, [pc, #172]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 020c 	and.w	r2, r3, #12
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d1eb      	bne.n	80048a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048d0:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	683a      	ldr	r2, [r7, #0]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d20c      	bcs.n	80048f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048de:	4b22      	ldr	r3, [pc, #136]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e6:	4b20      	ldr	r3, [pc, #128]	@ (8004968 <HAL_RCC_ClockConfig+0x1b8>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d001      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e032      	b.n	800495e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004904:	4b19      	ldr	r3, [pc, #100]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	4916      	ldr	r1, [pc, #88]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	4313      	orrs	r3, r2
 8004914:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d009      	beq.n	8004936 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004922:	4b12      	ldr	r3, [pc, #72]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	00db      	lsls	r3, r3, #3
 8004930:	490e      	ldr	r1, [pc, #56]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	4313      	orrs	r3, r2
 8004934:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004936:	f000 f821 	bl	800497c <HAL_RCC_GetSysClockFreq>
 800493a:	4602      	mov	r2, r0
 800493c:	4b0b      	ldr	r3, [pc, #44]	@ (800496c <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	091b      	lsrs	r3, r3, #4
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	490a      	ldr	r1, [pc, #40]	@ (8004970 <HAL_RCC_ClockConfig+0x1c0>)
 8004948:	5ccb      	ldrb	r3, [r1, r3]
 800494a:	fa22 f303 	lsr.w	r3, r2, r3
 800494e:	4a09      	ldr	r2, [pc, #36]	@ (8004974 <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004952:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_RCC_ClockConfig+0x1c8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fdb0 	bl	80034bc <HAL_InitTick>

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	40023c00 	.word	0x40023c00
 800496c:	40023800 	.word	0x40023800
 8004970:	0800b138 	.word	0x0800b138
 8004974:	20000020 	.word	0x20000020
 8004978:	20000024 	.word	0x20000024

0800497c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800497c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004980:	b090      	sub	sp, #64	@ 0x40
 8004982:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	637b      	str	r3, [r7, #52]	@ 0x34
 8004988:	2300      	movs	r3, #0
 800498a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800498c:	2300      	movs	r3, #0
 800498e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004994:	4b59      	ldr	r3, [pc, #356]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f003 030c 	and.w	r3, r3, #12
 800499c:	2b08      	cmp	r3, #8
 800499e:	d00d      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0x40>
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	f200 80a1 	bhi.w	8004ae8 <HAL_RCC_GetSysClockFreq+0x16c>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d002      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0x34>
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80049ae:	e09b      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049b0:	4b53      	ldr	r3, [pc, #332]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x184>)
 80049b2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80049b4:	e09b      	b.n	8004aee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049b6:	4b53      	ldr	r3, [pc, #332]	@ (8004b04 <HAL_RCC_GetSysClockFreq+0x188>)
 80049b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049ba:	e098      	b.n	8004aee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049bc:	4b4f      	ldr	r3, [pc, #316]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049c6:	4b4d      	ldr	r3, [pc, #308]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d028      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049d2:	4b4a      	ldr	r3, [pc, #296]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	099b      	lsrs	r3, r3, #6
 80049d8:	2200      	movs	r2, #0
 80049da:	623b      	str	r3, [r7, #32]
 80049dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049e4:	2100      	movs	r1, #0
 80049e6:	4b47      	ldr	r3, [pc, #284]	@ (8004b04 <HAL_RCC_GetSysClockFreq+0x188>)
 80049e8:	fb03 f201 	mul.w	r2, r3, r1
 80049ec:	2300      	movs	r3, #0
 80049ee:	fb00 f303 	mul.w	r3, r0, r3
 80049f2:	4413      	add	r3, r2
 80049f4:	4a43      	ldr	r2, [pc, #268]	@ (8004b04 <HAL_RCC_GetSysClockFreq+0x188>)
 80049f6:	fba0 1202 	umull	r1, r2, r0, r2
 80049fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049fc:	460a      	mov	r2, r1
 80049fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004a00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a02:	4413      	add	r3, r2
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a08:	2200      	movs	r2, #0
 8004a0a:	61bb      	str	r3, [r7, #24]
 8004a0c:	61fa      	str	r2, [r7, #28]
 8004a0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a16:	f7fc f93f 	bl	8000c98 <__aeabi_uldivmod>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4613      	mov	r3, r2
 8004a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a22:	e053      	b.n	8004acc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a24:	4b35      	ldr	r3, [pc, #212]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	099b      	lsrs	r3, r3, #6
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	613b      	str	r3, [r7, #16]
 8004a2e:	617a      	str	r2, [r7, #20]
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a36:	f04f 0b00 	mov.w	fp, #0
 8004a3a:	4652      	mov	r2, sl
 8004a3c:	465b      	mov	r3, fp
 8004a3e:	f04f 0000 	mov.w	r0, #0
 8004a42:	f04f 0100 	mov.w	r1, #0
 8004a46:	0159      	lsls	r1, r3, #5
 8004a48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a4c:	0150      	lsls	r0, r2, #5
 8004a4e:	4602      	mov	r2, r0
 8004a50:	460b      	mov	r3, r1
 8004a52:	ebb2 080a 	subs.w	r8, r2, sl
 8004a56:	eb63 090b 	sbc.w	r9, r3, fp
 8004a5a:	f04f 0200 	mov.w	r2, #0
 8004a5e:	f04f 0300 	mov.w	r3, #0
 8004a62:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a66:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a6a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a6e:	ebb2 0408 	subs.w	r4, r2, r8
 8004a72:	eb63 0509 	sbc.w	r5, r3, r9
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	f04f 0300 	mov.w	r3, #0
 8004a7e:	00eb      	lsls	r3, r5, #3
 8004a80:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a84:	00e2      	lsls	r2, r4, #3
 8004a86:	4614      	mov	r4, r2
 8004a88:	461d      	mov	r5, r3
 8004a8a:	eb14 030a 	adds.w	r3, r4, sl
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	eb45 030b 	adc.w	r3, r5, fp
 8004a94:	607b      	str	r3, [r7, #4]
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	f04f 0300 	mov.w	r3, #0
 8004a9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004aa2:	4629      	mov	r1, r5
 8004aa4:	028b      	lsls	r3, r1, #10
 8004aa6:	4621      	mov	r1, r4
 8004aa8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004aac:	4621      	mov	r1, r4
 8004aae:	028a      	lsls	r2, r1, #10
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	60fa      	str	r2, [r7, #12]
 8004abc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ac0:	f7fc f8ea 	bl	8000c98 <__aeabi_uldivmod>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4613      	mov	r3, r2
 8004aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004acc:	4b0b      	ldr	r3, [pc, #44]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	0c1b      	lsrs	r3, r3, #16
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004adc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ae6:	e002      	b.n	8004aee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ae8:	4b05      	ldr	r3, [pc, #20]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x184>)
 8004aea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004aec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3740      	adds	r7, #64	@ 0x40
 8004af4:	46bd      	mov	sp, r7
 8004af6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004afa:	bf00      	nop
 8004afc:	40023800 	.word	0x40023800
 8004b00:	00f42400 	.word	0x00f42400
 8004b04:	017d7840 	.word	0x017d7840

08004b08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b0c:	4b03      	ldr	r3, [pc, #12]	@ (8004b1c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	20000020 	.word	0x20000020

08004b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b24:	f7ff fff0 	bl	8004b08 <HAL_RCC_GetHCLKFreq>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	4b05      	ldr	r3, [pc, #20]	@ (8004b40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	0a9b      	lsrs	r3, r3, #10
 8004b30:	f003 0307 	and.w	r3, r3, #7
 8004b34:	4903      	ldr	r1, [pc, #12]	@ (8004b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b36:	5ccb      	ldrb	r3, [r1, r3]
 8004b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	40023800 	.word	0x40023800
 8004b44:	0800b148 	.word	0x0800b148

08004b48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b4c:	f7ff ffdc 	bl	8004b08 <HAL_RCC_GetHCLKFreq>
 8004b50:	4602      	mov	r2, r0
 8004b52:	4b05      	ldr	r3, [pc, #20]	@ (8004b68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	0b5b      	lsrs	r3, r3, #13
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	4903      	ldr	r1, [pc, #12]	@ (8004b6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b5e:	5ccb      	ldrb	r3, [r1, r3]
 8004b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	0800b148 	.word	0x0800b148

08004b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e041      	b.n	8004c06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fe f826 	bl	8002be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 fd86 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d001      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e044      	b.n	8004cb2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a1e      	ldr	r2, [pc, #120]	@ (8004cc0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d018      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0x6c>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c52:	d013      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0x6c>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00e      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0x6c>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d009      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0x6c>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a17      	ldr	r2, [pc, #92]	@ (8004ccc <HAL_TIM_Base_Start_IT+0xbc>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d004      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0x6c>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a16      	ldr	r2, [pc, #88]	@ (8004cd0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d111      	bne.n	8004ca0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b06      	cmp	r3, #6
 8004c8c:	d010      	beq.n	8004cb0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f042 0201 	orr.w	r2, r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c9e:	e007      	b.n	8004cb0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40010000 	.word	0x40010000
 8004cc4:	40000400 	.word	0x40000400
 8004cc8:	40000800 	.word	0x40000800
 8004ccc:	40000c00 	.word	0x40000c00
 8004cd0:	40014000 	.word	0x40014000

08004cd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b082      	sub	sp, #8
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e041      	b.n	8004d6a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d106      	bne.n	8004d00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7fd ff3c 	bl	8002b78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3304      	adds	r3, #4
 8004d10:	4619      	mov	r1, r3
 8004d12:	4610      	mov	r0, r2
 8004d14:	f000 fcd4 	bl	80056c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3708      	adds	r7, #8
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
	...

08004d74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d109      	bne.n	8004d98 <HAL_TIM_PWM_Start+0x24>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	bf14      	ite	ne
 8004d90:	2301      	movne	r3, #1
 8004d92:	2300      	moveq	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	e022      	b.n	8004dde <HAL_TIM_PWM_Start+0x6a>
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d109      	bne.n	8004db2 <HAL_TIM_PWM_Start+0x3e>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	bf14      	ite	ne
 8004daa:	2301      	movne	r3, #1
 8004dac:	2300      	moveq	r3, #0
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	e015      	b.n	8004dde <HAL_TIM_PWM_Start+0x6a>
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d109      	bne.n	8004dcc <HAL_TIM_PWM_Start+0x58>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	bf14      	ite	ne
 8004dc4:	2301      	movne	r3, #1
 8004dc6:	2300      	moveq	r3, #0
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	e008      	b.n	8004dde <HAL_TIM_PWM_Start+0x6a>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	bf14      	ite	ne
 8004dd8:	2301      	movne	r3, #1
 8004dda:	2300      	moveq	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e068      	b.n	8004eb8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d104      	bne.n	8004df6 <HAL_TIM_PWM_Start+0x82>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004df4:	e013      	b.n	8004e1e <HAL_TIM_PWM_Start+0xaa>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b04      	cmp	r3, #4
 8004dfa:	d104      	bne.n	8004e06 <HAL_TIM_PWM_Start+0x92>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e04:	e00b      	b.n	8004e1e <HAL_TIM_PWM_Start+0xaa>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d104      	bne.n	8004e16 <HAL_TIM_PWM_Start+0xa2>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e14:	e003      	b.n	8004e1e <HAL_TIM_PWM_Start+0xaa>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2202      	movs	r2, #2
 8004e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2201      	movs	r2, #1
 8004e24:	6839      	ldr	r1, [r7, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 fefc 	bl	8005c24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a23      	ldr	r2, [pc, #140]	@ (8004ec0 <HAL_TIM_PWM_Start+0x14c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d107      	bne.n	8004e46 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ec0 <HAL_TIM_PWM_Start+0x14c>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d018      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x10e>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e58:	d013      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x10e>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a19      	ldr	r2, [pc, #100]	@ (8004ec4 <HAL_TIM_PWM_Start+0x150>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d00e      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x10e>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a17      	ldr	r2, [pc, #92]	@ (8004ec8 <HAL_TIM_PWM_Start+0x154>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d009      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x10e>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a16      	ldr	r2, [pc, #88]	@ (8004ecc <HAL_TIM_PWM_Start+0x158>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d004      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x10e>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a14      	ldr	r2, [pc, #80]	@ (8004ed0 <HAL_TIM_PWM_Start+0x15c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d111      	bne.n	8004ea6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2b06      	cmp	r3, #6
 8004e92:	d010      	beq.n	8004eb6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea4:	e007      	b.n	8004eb6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f042 0201 	orr.w	r2, r2, #1
 8004eb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40014000 	.word	0x40014000

08004ed4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e097      	b.n	8005018 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7fd fda1 	bl	8002a44 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2202      	movs	r2, #2
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6812      	ldr	r2, [r2, #0]
 8004f14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f18:	f023 0307 	bic.w	r3, r3, #7
 8004f1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3304      	adds	r3, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f000 fbc9 	bl	80056c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	021b      	lsls	r3, r3, #8
 8004f66:	4313      	orrs	r3, r2
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004f74:	f023 030c 	bic.w	r3, r3, #12
 8004f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	4313      	orrs	r3, r2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	011a      	lsls	r2, r3, #4
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	031b      	lsls	r3, r3, #12
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004fba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005030:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005038:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005040:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005048:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d110      	bne.n	8005072 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d102      	bne.n	800505c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005056:	7b7b      	ldrb	r3, [r7, #13]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d001      	beq.n	8005060 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e089      	b.n	8005174 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005070:	e031      	b.n	80050d6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b04      	cmp	r3, #4
 8005076:	d110      	bne.n	800509a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005078:	7bbb      	ldrb	r3, [r7, #14]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d102      	bne.n	8005084 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800507e:	7b3b      	ldrb	r3, [r7, #12]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d001      	beq.n	8005088 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e075      	b.n	8005174 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2202      	movs	r2, #2
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005098:	e01d      	b.n	80050d6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d108      	bne.n	80050b2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80050a0:	7bbb      	ldrb	r3, [r7, #14]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d105      	bne.n	80050b2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050a6:	7b7b      	ldrb	r3, [r7, #13]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d102      	bne.n	80050b2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80050ac:	7b3b      	ldrb	r3, [r7, #12]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d001      	beq.n	80050b6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e05e      	b.n	8005174 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2202      	movs	r2, #2
 80050ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2202      	movs	r2, #2
 80050d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_TIM_Encoder_Start_IT+0xc4>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d010      	beq.n	8005104 <HAL_TIM_Encoder_Start_IT+0xe4>
 80050e2:	e01f      	b.n	8005124 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2201      	movs	r2, #1
 80050ea:	2100      	movs	r1, #0
 80050ec:	4618      	mov	r0, r3
 80050ee:	f000 fd99 	bl	8005c24 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0202 	orr.w	r2, r2, #2
 8005100:	60da      	str	r2, [r3, #12]
      break;
 8005102:	e02e      	b.n	8005162 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2201      	movs	r2, #1
 800510a:	2104      	movs	r1, #4
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fd89 	bl	8005c24 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68da      	ldr	r2, [r3, #12]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0204 	orr.w	r2, r2, #4
 8005120:	60da      	str	r2, [r3, #12]
      break;
 8005122:	e01e      	b.n	8005162 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2201      	movs	r2, #1
 800512a:	2100      	movs	r1, #0
 800512c:	4618      	mov	r0, r3
 800512e:	f000 fd79 	bl	8005c24 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2201      	movs	r2, #1
 8005138:	2104      	movs	r1, #4
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fd72 	bl	8005c24 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0202 	orr.w	r2, r2, #2
 800514e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0204 	orr.w	r2, r2, #4
 800515e:	60da      	str	r2, [r3, #12]
      break;
 8005160:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f042 0201 	orr.w	r2, r2, #1
 8005170:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d020      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d01b      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f06f 0202 	mvn.w	r2, #2
 80051b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fa5b 	bl	8005682 <HAL_TIM_IC_CaptureCallback>
 80051cc:	e005      	b.n	80051da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 fa4d 	bl	800566e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 fa5e 	bl	8005696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d020      	beq.n	800522c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01b      	beq.n	800522c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f06f 0204 	mvn.w	r2, #4
 80051fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2202      	movs	r2, #2
 8005202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fa35 	bl	8005682 <HAL_TIM_IC_CaptureCallback>
 8005218:	e005      	b.n	8005226 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fa27 	bl	800566e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fa38 	bl	8005696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 0308 	and.w	r3, r3, #8
 8005232:	2b00      	cmp	r3, #0
 8005234:	d020      	beq.n	8005278 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b00      	cmp	r3, #0
 800523e:	d01b      	beq.n	8005278 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0208 	mvn.w	r2, #8
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2204      	movs	r2, #4
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f003 0303 	and.w	r3, r3, #3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 fa0f 	bl	8005682 <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 fa01 	bl	800566e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 fa12 	bl	8005696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f003 0310 	and.w	r3, r3, #16
 800527e:	2b00      	cmp	r3, #0
 8005280:	d020      	beq.n	80052c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f003 0310 	and.w	r3, r3, #16
 8005288:	2b00      	cmp	r3, #0
 800528a:	d01b      	beq.n	80052c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0210 	mvn.w	r2, #16
 8005294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2208      	movs	r2, #8
 800529a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f9e9 	bl	8005682 <HAL_TIM_IC_CaptureCallback>
 80052b0:	e005      	b.n	80052be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f9db 	bl	800566e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 f9ec 	bl	8005696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00c      	beq.n	80052e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d007      	beq.n	80052e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0201 	mvn.w	r2, #1
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fb fe88 	bl	8000ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00c      	beq.n	800530c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fdd6 	bl	8005eb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00c      	beq.n	8005330 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531c:	2b00      	cmp	r3, #0
 800531e:	d007      	beq.n	8005330 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f9bd 	bl	80056aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00c      	beq.n	8005354 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f003 0320 	and.w	r3, r3, #32
 8005340:	2b00      	cmp	r3, #0
 8005342:	d007      	beq.n	8005354 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0220 	mvn.w	r2, #32
 800534c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fda8 	bl	8005ea4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005368:	2300      	movs	r3, #0
 800536a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005376:	2302      	movs	r3, #2
 8005378:	e0ae      	b.n	80054d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b0c      	cmp	r3, #12
 8005386:	f200 809f 	bhi.w	80054c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800538a:	a201      	add	r2, pc, #4	@ (adr r2, 8005390 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800538c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005390:	080053c5 	.word	0x080053c5
 8005394:	080054c9 	.word	0x080054c9
 8005398:	080054c9 	.word	0x080054c9
 800539c:	080054c9 	.word	0x080054c9
 80053a0:	08005405 	.word	0x08005405
 80053a4:	080054c9 	.word	0x080054c9
 80053a8:	080054c9 	.word	0x080054c9
 80053ac:	080054c9 	.word	0x080054c9
 80053b0:	08005447 	.word	0x08005447
 80053b4:	080054c9 	.word	0x080054c9
 80053b8:	080054c9 	.word	0x080054c9
 80053bc:	080054c9 	.word	0x080054c9
 80053c0:	08005487 	.word	0x08005487
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68b9      	ldr	r1, [r7, #8]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 fa04 	bl	80057d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699a      	ldr	r2, [r3, #24]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0208 	orr.w	r2, r2, #8
 80053de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699a      	ldr	r2, [r3, #24]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0204 	bic.w	r2, r2, #4
 80053ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6999      	ldr	r1, [r3, #24]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	691a      	ldr	r2, [r3, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	619a      	str	r2, [r3, #24]
      break;
 8005402:	e064      	b.n	80054ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	4618      	mov	r0, r3
 800540c:	f000 fa4a 	bl	80058a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800541e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699a      	ldr	r2, [r3, #24]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800542e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6999      	ldr	r1, [r3, #24]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	021a      	lsls	r2, r3, #8
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	619a      	str	r2, [r3, #24]
      break;
 8005444:	e043      	b.n	80054ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68b9      	ldr	r1, [r7, #8]
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fa95 	bl	800597c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69da      	ldr	r2, [r3, #28]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f042 0208 	orr.w	r2, r2, #8
 8005460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	69da      	ldr	r2, [r3, #28]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0204 	bic.w	r2, r2, #4
 8005470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	69d9      	ldr	r1, [r3, #28]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	430a      	orrs	r2, r1
 8005482:	61da      	str	r2, [r3, #28]
      break;
 8005484:	e023      	b.n	80054ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68b9      	ldr	r1, [r7, #8]
 800548c:	4618      	mov	r0, r3
 800548e:	f000 fadf 	bl	8005a50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69da      	ldr	r2, [r3, #28]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	69da      	ldr	r2, [r3, #28]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	69d9      	ldr	r1, [r3, #28]
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	021a      	lsls	r2, r3, #8
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	61da      	str	r2, [r3, #28]
      break;
 80054c6:	e002      	b.n	80054ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	75fb      	strb	r3, [r7, #23]
      break;
 80054cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3718      	adds	r7, #24
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ea:	2300      	movs	r3, #0
 80054ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d101      	bne.n	80054fc <HAL_TIM_ConfigClockSource+0x1c>
 80054f8:	2302      	movs	r3, #2
 80054fa:	e0b4      	b.n	8005666 <HAL_TIM_ConfigClockSource+0x186>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800551a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005534:	d03e      	beq.n	80055b4 <HAL_TIM_ConfigClockSource+0xd4>
 8005536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800553a:	f200 8087 	bhi.w	800564c <HAL_TIM_ConfigClockSource+0x16c>
 800553e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005542:	f000 8086 	beq.w	8005652 <HAL_TIM_ConfigClockSource+0x172>
 8005546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800554a:	d87f      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 800554c:	2b70      	cmp	r3, #112	@ 0x70
 800554e:	d01a      	beq.n	8005586 <HAL_TIM_ConfigClockSource+0xa6>
 8005550:	2b70      	cmp	r3, #112	@ 0x70
 8005552:	d87b      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 8005554:	2b60      	cmp	r3, #96	@ 0x60
 8005556:	d050      	beq.n	80055fa <HAL_TIM_ConfigClockSource+0x11a>
 8005558:	2b60      	cmp	r3, #96	@ 0x60
 800555a:	d877      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 800555c:	2b50      	cmp	r3, #80	@ 0x50
 800555e:	d03c      	beq.n	80055da <HAL_TIM_ConfigClockSource+0xfa>
 8005560:	2b50      	cmp	r3, #80	@ 0x50
 8005562:	d873      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 8005564:	2b40      	cmp	r3, #64	@ 0x40
 8005566:	d058      	beq.n	800561a <HAL_TIM_ConfigClockSource+0x13a>
 8005568:	2b40      	cmp	r3, #64	@ 0x40
 800556a:	d86f      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 800556c:	2b30      	cmp	r3, #48	@ 0x30
 800556e:	d064      	beq.n	800563a <HAL_TIM_ConfigClockSource+0x15a>
 8005570:	2b30      	cmp	r3, #48	@ 0x30
 8005572:	d86b      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 8005574:	2b20      	cmp	r3, #32
 8005576:	d060      	beq.n	800563a <HAL_TIM_ConfigClockSource+0x15a>
 8005578:	2b20      	cmp	r3, #32
 800557a:	d867      	bhi.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
 800557c:	2b00      	cmp	r3, #0
 800557e:	d05c      	beq.n	800563a <HAL_TIM_ConfigClockSource+0x15a>
 8005580:	2b10      	cmp	r3, #16
 8005582:	d05a      	beq.n	800563a <HAL_TIM_ConfigClockSource+0x15a>
 8005584:	e062      	b.n	800564c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005596:	f000 fb25 	bl	8005be4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	609a      	str	r2, [r3, #8]
      break;
 80055b2:	e04f      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055c4:	f000 fb0e 	bl	8005be4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055d6:	609a      	str	r2, [r3, #8]
      break;
 80055d8:	e03c      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e6:	461a      	mov	r2, r3
 80055e8:	f000 fa82 	bl	8005af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2150      	movs	r1, #80	@ 0x50
 80055f2:	4618      	mov	r0, r3
 80055f4:	f000 fadb 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 80055f8:	e02c      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005606:	461a      	mov	r2, r3
 8005608:	f000 faa1 	bl	8005b4e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2160      	movs	r1, #96	@ 0x60
 8005612:	4618      	mov	r0, r3
 8005614:	f000 facb 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005618:	e01c      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005626:	461a      	mov	r2, r3
 8005628:	f000 fa62 	bl	8005af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2140      	movs	r1, #64	@ 0x40
 8005632:	4618      	mov	r0, r3
 8005634:	f000 fabb 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 8005638:	e00c      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4619      	mov	r1, r3
 8005644:	4610      	mov	r0, r2
 8005646:	f000 fab2 	bl	8005bae <TIM_ITRx_SetConfig>
      break;
 800564a:	e003      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	73fb      	strb	r3, [r7, #15]
      break;
 8005650:	e000      	b.n	8005654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005664:	7bfb      	ldrb	r3, [r7, #15]
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800566e:	b480      	push	{r7}
 8005670:	b083      	sub	sp, #12
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr

08005696 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
	...

080056c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a3a      	ldr	r2, [pc, #232]	@ (80057bc <TIM_Base_SetConfig+0xfc>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00f      	beq.n	80056f8 <TIM_Base_SetConfig+0x38>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056de:	d00b      	beq.n	80056f8 <TIM_Base_SetConfig+0x38>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a37      	ldr	r2, [pc, #220]	@ (80057c0 <TIM_Base_SetConfig+0x100>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d007      	beq.n	80056f8 <TIM_Base_SetConfig+0x38>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a36      	ldr	r2, [pc, #216]	@ (80057c4 <TIM_Base_SetConfig+0x104>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d003      	beq.n	80056f8 <TIM_Base_SetConfig+0x38>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a35      	ldr	r2, [pc, #212]	@ (80057c8 <TIM_Base_SetConfig+0x108>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d108      	bne.n	800570a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a2b      	ldr	r2, [pc, #172]	@ (80057bc <TIM_Base_SetConfig+0xfc>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d01b      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005718:	d017      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a28      	ldr	r2, [pc, #160]	@ (80057c0 <TIM_Base_SetConfig+0x100>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d013      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a27      	ldr	r2, [pc, #156]	@ (80057c4 <TIM_Base_SetConfig+0x104>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d00f      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a26      	ldr	r2, [pc, #152]	@ (80057c8 <TIM_Base_SetConfig+0x108>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00b      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a25      	ldr	r2, [pc, #148]	@ (80057cc <TIM_Base_SetConfig+0x10c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d007      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a24      	ldr	r2, [pc, #144]	@ (80057d0 <TIM_Base_SetConfig+0x110>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d003      	beq.n	800574a <TIM_Base_SetConfig+0x8a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a23      	ldr	r2, [pc, #140]	@ (80057d4 <TIM_Base_SetConfig+0x114>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d108      	bne.n	800575c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	4313      	orrs	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	4313      	orrs	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a0e      	ldr	r2, [pc, #56]	@ (80057bc <TIM_Base_SetConfig+0xfc>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d103      	bne.n	8005790 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	691a      	ldr	r2, [r3, #16]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d105      	bne.n	80057ae <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	f023 0201 	bic.w	r2, r3, #1
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	611a      	str	r2, [r3, #16]
  }
}
 80057ae:	bf00      	nop
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	40010000 	.word	0x40010000
 80057c0:	40000400 	.word	0x40000400
 80057c4:	40000800 	.word	0x40000800
 80057c8:	40000c00 	.word	0x40000c00
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	f023 0201 	bic.w	r2, r3, #1
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0303 	bic.w	r3, r3, #3
 800580e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f023 0302 	bic.w	r3, r3, #2
 8005820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a1c      	ldr	r2, [pc, #112]	@ (80058a0 <TIM_OC1_SetConfig+0xc8>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d10c      	bne.n	800584e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f023 0308 	bic.w	r3, r3, #8
 800583a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	4313      	orrs	r3, r2
 8005844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f023 0304 	bic.w	r3, r3, #4
 800584c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a13      	ldr	r2, [pc, #76]	@ (80058a0 <TIM_OC1_SetConfig+0xc8>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d111      	bne.n	800587a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800585c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	4313      	orrs	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	621a      	str	r2, [r3, #32]
}
 8005894:	bf00      	nop
 8005896:	371c      	adds	r7, #28
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	40010000 	.word	0x40010000

080058a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	f023 0210 	bic.w	r2, r3, #16
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	021b      	lsls	r3, r3, #8
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f023 0320 	bic.w	r3, r3, #32
 80058ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005978 <TIM_OC2_SetConfig+0xd4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d10d      	bne.n	8005920 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800590a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	4313      	orrs	r3, r2
 8005916:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800591e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a15      	ldr	r2, [pc, #84]	@ (8005978 <TIM_OC2_SetConfig+0xd4>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d113      	bne.n	8005950 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800592e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005936:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	4313      	orrs	r3, r2
 8005942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40010000 	.word	0x40010000

0800597c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800597c:	b480      	push	{r7}
 800597e:	b087      	sub	sp, #28
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0303 	bic.w	r3, r3, #3
 80059b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	021b      	lsls	r3, r3, #8
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a4c <TIM_OC3_SetConfig+0xd0>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d10d      	bne.n	80059f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	021b      	lsls	r3, r3, #8
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a14      	ldr	r2, [pc, #80]	@ (8005a4c <TIM_OC3_SetConfig+0xd0>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d113      	bne.n	8005a26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	621a      	str	r2, [r3, #32]
}
 8005a40:	bf00      	nop
 8005a42:	371c      	adds	r7, #28
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	40010000 	.word	0x40010000

08005a50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b087      	sub	sp, #28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	031b      	lsls	r3, r3, #12
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a10      	ldr	r2, [pc, #64]	@ (8005aec <TIM_OC4_SetConfig+0x9c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d109      	bne.n	8005ac4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	695b      	ldr	r3, [r3, #20]
 8005abc:	019b      	lsls	r3, r3, #6
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	621a      	str	r2, [r3, #32]
}
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40010000 	.word	0x40010000

08005af0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	f023 0201 	bic.w	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	011b      	lsls	r3, r3, #4
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f023 030a 	bic.w	r3, r3, #10
 8005b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	621a      	str	r2, [r3, #32]
}
 8005b42:	bf00      	nop
 8005b44:	371c      	adds	r7, #28
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b087      	sub	sp, #28
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	60f8      	str	r0, [r7, #12]
 8005b56:	60b9      	str	r1, [r7, #8]
 8005b58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	f023 0210 	bic.w	r2, r3, #16
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	031b      	lsls	r3, r3, #12
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b8a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	011b      	lsls	r3, r3, #4
 8005b90:	697a      	ldr	r2, [r7, #20]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	621a      	str	r2, [r3, #32]
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b085      	sub	sp, #20
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
 8005bb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f043 0307 	orr.w	r3, r3, #7
 8005bd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	609a      	str	r2, [r3, #8]
}
 8005bd8:	bf00      	nop
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	021a      	lsls	r2, r3, #8
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	431a      	orrs	r2, r3
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	609a      	str	r2, [r3, #8]
}
 8005c18:	bf00      	nop
 8005c1a:	371c      	adds	r7, #28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f003 031f 	and.w	r3, r3, #31
 8005c36:	2201      	movs	r2, #1
 8005c38:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a1a      	ldr	r2, [r3, #32]
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	43db      	mvns	r3, r3
 8005c46:	401a      	ands	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a1a      	ldr	r2, [r3, #32]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 031f 	and.w	r3, r3, #31
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	fa01 f303 	lsl.w	r3, r1, r3
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	621a      	str	r2, [r3, #32]
}
 8005c62:	bf00      	nop
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
	...

08005c70 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d109      	bne.n	8005c94 <HAL_TIMEx_PWMN_Start+0x24>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	bf14      	ite	ne
 8005c8c:	2301      	movne	r3, #1
 8005c8e:	2300      	moveq	r3, #0
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	e022      	b.n	8005cda <HAL_TIMEx_PWMN_Start+0x6a>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d109      	bne.n	8005cae <HAL_TIMEx_PWMN_Start+0x3e>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	bf14      	ite	ne
 8005ca6:	2301      	movne	r3, #1
 8005ca8:	2300      	moveq	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	e015      	b.n	8005cda <HAL_TIMEx_PWMN_Start+0x6a>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d109      	bne.n	8005cc8 <HAL_TIMEx_PWMN_Start+0x58>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	bf14      	ite	ne
 8005cc0:	2301      	movne	r3, #1
 8005cc2:	2300      	moveq	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	e008      	b.n	8005cda <HAL_TIMEx_PWMN_Start+0x6a>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	bf14      	ite	ne
 8005cd4:	2301      	movne	r3, #1
 8005cd6:	2300      	moveq	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e063      	b.n	8005daa <HAL_TIMEx_PWMN_Start+0x13a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d104      	bne.n	8005cf2 <HAL_TIMEx_PWMN_Start+0x82>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2202      	movs	r2, #2
 8005cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cf0:	e013      	b.n	8005d1a <HAL_TIMEx_PWMN_Start+0xaa>
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	d104      	bne.n	8005d02 <HAL_TIMEx_PWMN_Start+0x92>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d00:	e00b      	b.n	8005d1a <HAL_TIMEx_PWMN_Start+0xaa>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d104      	bne.n	8005d12 <HAL_TIMEx_PWMN_Start+0xa2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d10:	e003      	b.n	8005d1a <HAL_TIMEx_PWMN_Start+0xaa>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2202      	movs	r2, #2
 8005d16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2204      	movs	r2, #4
 8005d20:	6839      	ldr	r1, [r7, #0]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 f8d2 	bl	8005ecc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d36:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a1d      	ldr	r2, [pc, #116]	@ (8005db4 <HAL_TIMEx_PWMN_Start+0x144>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d018      	beq.n	8005d74 <HAL_TIMEx_PWMN_Start+0x104>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d4a:	d013      	beq.n	8005d74 <HAL_TIMEx_PWMN_Start+0x104>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a19      	ldr	r2, [pc, #100]	@ (8005db8 <HAL_TIMEx_PWMN_Start+0x148>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d00e      	beq.n	8005d74 <HAL_TIMEx_PWMN_Start+0x104>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a18      	ldr	r2, [pc, #96]	@ (8005dbc <HAL_TIMEx_PWMN_Start+0x14c>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d009      	beq.n	8005d74 <HAL_TIMEx_PWMN_Start+0x104>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a16      	ldr	r2, [pc, #88]	@ (8005dc0 <HAL_TIMEx_PWMN_Start+0x150>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d004      	beq.n	8005d74 <HAL_TIMEx_PWMN_Start+0x104>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a15      	ldr	r2, [pc, #84]	@ (8005dc4 <HAL_TIMEx_PWMN_Start+0x154>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d111      	bne.n	8005d98 <HAL_TIMEx_PWMN_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b06      	cmp	r3, #6
 8005d84:	d010      	beq.n	8005da8 <HAL_TIMEx_PWMN_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0201 	orr.w	r2, r2, #1
 8005d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d96:	e007      	b.n	8005da8 <HAL_TIMEx_PWMN_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0201 	orr.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	40010000 	.word	0x40010000
 8005db8:	40000400 	.word	0x40000400
 8005dbc:	40000800 	.word	0x40000800
 8005dc0:	40000c00 	.word	0x40000c00
 8005dc4:	40014000 	.word	0x40014000

08005dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e050      	b.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a1c      	ldr	r2, [pc, #112]	@ (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d018      	beq.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2c:	d013      	beq.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a18      	ldr	r2, [pc, #96]	@ (8005e94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d00e      	beq.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a16      	ldr	r2, [pc, #88]	@ (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d009      	beq.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a15      	ldr	r2, [pc, #84]	@ (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d004      	beq.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a13      	ldr	r2, [pc, #76]	@ (8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d10c      	bne.n	8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40000400 	.word	0x40000400
 8005e98:	40000800 	.word	0x40000800
 8005e9c:	40000c00 	.word	0x40000c00
 8005ea0:	40014000 	.word	0x40014000

08005ea4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b087      	sub	sp, #28
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	2204      	movs	r2, #4
 8005ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a1a      	ldr	r2, [r3, #32]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	43db      	mvns	r3, r3
 8005eee:	401a      	ands	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6a1a      	ldr	r2, [r3, #32]
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	fa01 f303 	lsl.w	r3, r1, r3
 8005f04:	431a      	orrs	r2, r3
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	621a      	str	r2, [r3, #32]
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b082      	sub	sp, #8
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e042      	b.n	8005fae <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d106      	bne.n	8005f42 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7fc fedd 	bl	8002cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2224      	movs	r2, #36	@ 0x24
 8005f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68da      	ldr	r2, [r3, #12]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f58:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 ff5a 	bl	8006e14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f6e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	695a      	ldr	r2, [r3, #20]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f7e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f8e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2220      	movs	r2, #32
 8005fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3708      	adds	r7, #8
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b08a      	sub	sp, #40	@ 0x28
 8005fba:	af02      	add	r7, sp, #8
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	603b      	str	r3, [r7, #0]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b20      	cmp	r3, #32
 8005fd4:	d175      	bne.n	80060c2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <HAL_UART_Transmit+0x2c>
 8005fdc:	88fb      	ldrh	r3, [r7, #6]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e06e      	b.n	80060c4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2221      	movs	r2, #33	@ 0x21
 8005ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ff4:	f7fd faa6 	bl	8003544 <HAL_GetTick>
 8005ff8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	88fa      	ldrh	r2, [r7, #6]
 8005ffe:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	88fa      	ldrh	r2, [r7, #6]
 8006004:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800600e:	d108      	bne.n	8006022 <HAL_UART_Transmit+0x6c>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006018:	2300      	movs	r3, #0
 800601a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	61bb      	str	r3, [r7, #24]
 8006020:	e003      	b.n	800602a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006026:	2300      	movs	r3, #0
 8006028:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800602a:	e02e      	b.n	800608a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	2200      	movs	r2, #0
 8006034:	2180      	movs	r1, #128	@ 0x80
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f000 fc32 	bl	80068a0 <UART_WaitOnFlagUntilTimeout>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d005      	beq.n	800604e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e03a      	b.n	80060c4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10b      	bne.n	800606c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	881b      	ldrh	r3, [r3, #0]
 8006058:	461a      	mov	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006062:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	3302      	adds	r3, #2
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	e007      	b.n	800607c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	781a      	ldrb	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	3301      	adds	r3, #1
 800607a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800608e:	b29b      	uxth	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1cb      	bne.n	800602c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2200      	movs	r2, #0
 800609c:	2140      	movs	r1, #64	@ 0x40
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 fbfe 	bl	80068a0 <UART_WaitOnFlagUntilTimeout>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d005      	beq.n	80060b6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e006      	b.n	80060c4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80060be:	2300      	movs	r3, #0
 80060c0:	e000      	b.n	80060c4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060c2:	2302      	movs	r3, #2
  }
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3720      	adds	r7, #32
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	4613      	mov	r3, r2
 80060d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b20      	cmp	r3, #32
 80060e4:	d112      	bne.n	800610c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <HAL_UART_Receive_DMA+0x26>
 80060ec:	88fb      	ldrh	r3, [r7, #6]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e00b      	b.n	800610e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80060fc:	88fb      	ldrh	r3, [r7, #6]
 80060fe:	461a      	mov	r2, r3
 8006100:	68b9      	ldr	r1, [r7, #8]
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 fc26 	bl	8006954 <UART_Start_Receive_DMA>
 8006108:	4603      	mov	r3, r0
 800610a:	e000      	b.n	800610e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
	...

08006118 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b0ba      	sub	sp, #232	@ 0xe8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800613e:	2300      	movs	r3, #0
 8006140:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006144:	2300      	movs	r3, #0
 8006146:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800614a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006156:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10f      	bne.n	800617e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800615e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b00      	cmp	r3, #0
 8006168:	d009      	beq.n	800617e <HAL_UART_IRQHandler+0x66>
 800616a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800616e:	f003 0320 	and.w	r3, r3, #32
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fd8d 	bl	8006c96 <UART_Receive_IT>
      return;
 800617c:	e25b      	b.n	8006636 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800617e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80de 	beq.w	8006344 <HAL_UART_IRQHandler+0x22c>
 8006188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d106      	bne.n	80061a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006198:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 80d1 	beq.w	8006344 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00b      	beq.n	80061c6 <HAL_UART_IRQHandler+0xae>
 80061ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d005      	beq.n	80061c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061be:	f043 0201 	orr.w	r2, r3, #1
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ca:	f003 0304 	and.w	r3, r3, #4
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00b      	beq.n	80061ea <HAL_UART_IRQHandler+0xd2>
 80061d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d005      	beq.n	80061ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e2:	f043 0202 	orr.w	r2, r3, #2
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00b      	beq.n	800620e <HAL_UART_IRQHandler+0xf6>
 80061f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d005      	beq.n	800620e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006206:	f043 0204 	orr.w	r2, r3, #4
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800620e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006212:	f003 0308 	and.w	r3, r3, #8
 8006216:	2b00      	cmp	r3, #0
 8006218:	d011      	beq.n	800623e <HAL_UART_IRQHandler+0x126>
 800621a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800621e:	f003 0320 	and.w	r3, r3, #32
 8006222:	2b00      	cmp	r3, #0
 8006224:	d105      	bne.n	8006232 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d005      	beq.n	800623e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006236:	f043 0208 	orr.w	r2, r3, #8
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006242:	2b00      	cmp	r3, #0
 8006244:	f000 81f2 	beq.w	800662c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800624c:	f003 0320 	and.w	r3, r3, #32
 8006250:	2b00      	cmp	r3, #0
 8006252:	d008      	beq.n	8006266 <HAL_UART_IRQHandler+0x14e>
 8006254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 fd18 	bl	8006c96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006270:	2b40      	cmp	r3, #64	@ 0x40
 8006272:	bf0c      	ite	eq
 8006274:	2301      	moveq	r3, #1
 8006276:	2300      	movne	r3, #0
 8006278:	b2db      	uxtb	r3, r3
 800627a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006282:	f003 0308 	and.w	r3, r3, #8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d103      	bne.n	8006292 <HAL_UART_IRQHandler+0x17a>
 800628a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800628e:	2b00      	cmp	r3, #0
 8006290:	d04f      	beq.n	8006332 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fc20 	bl	8006ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a2:	2b40      	cmp	r3, #64	@ 0x40
 80062a4:	d141      	bne.n	800632a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	3314      	adds	r3, #20
 80062ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80062b4:	e853 3f00 	ldrex	r3, [r3]
 80062b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80062bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	3314      	adds	r3, #20
 80062ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80062d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80062d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80062de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1d9      	bne.n	80062a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d013      	beq.n	8006322 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062fe:	4a7e      	ldr	r2, [pc, #504]	@ (80064f8 <HAL_UART_IRQHandler+0x3e0>)
 8006300:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006306:	4618      	mov	r0, r3
 8006308:	f7fd fbb0 	bl	8003a6c <HAL_DMA_Abort_IT>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d016      	beq.n	8006340 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800631c:	4610      	mov	r0, r2
 800631e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	e00e      	b.n	8006340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f9a8 	bl	8006678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006328:	e00a      	b.n	8006340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f9a4 	bl	8006678 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006330:	e006      	b.n	8006340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f9a0 	bl	8006678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800633e:	e175      	b.n	800662c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006340:	bf00      	nop
    return;
 8006342:	e173      	b.n	800662c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006348:	2b01      	cmp	r3, #1
 800634a:	f040 814f 	bne.w	80065ec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800634e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006352:	f003 0310 	and.w	r3, r3, #16
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 8148 	beq.w	80065ec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800635c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006360:	f003 0310 	and.w	r3, r3, #16
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 8141 	beq.w	80065ec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800636a:	2300      	movs	r3, #0
 800636c:	60bb      	str	r3, [r7, #8]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	60bb      	str	r3, [r7, #8]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	60bb      	str	r3, [r7, #8]
 800637e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800638a:	2b40      	cmp	r3, #64	@ 0x40
 800638c:	f040 80b6 	bne.w	80064fc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800639c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 8145 	beq.w	8006630 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80063aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80063ae:	429a      	cmp	r2, r3
 80063b0:	f080 813e 	bcs.w	8006630 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80063ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063c0:	69db      	ldr	r3, [r3, #28]
 80063c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c6:	f000 8088 	beq.w	80064da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	330c      	adds	r3, #12
 80063d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063d8:	e853 3f00 	ldrex	r3, [r3]
 80063dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	330c      	adds	r3, #12
 80063f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80063f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006402:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006406:	e841 2300 	strex	r3, r2, [r1]
 800640a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800640e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1d9      	bne.n	80063ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	3314      	adds	r3, #20
 800641c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006420:	e853 3f00 	ldrex	r3, [r3]
 8006424:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006426:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006428:	f023 0301 	bic.w	r3, r3, #1
 800642c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3314      	adds	r3, #20
 8006436:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800643a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800643e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006440:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006442:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800644c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e1      	bne.n	8006416 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	3314      	adds	r3, #20
 8006458:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800645c:	e853 3f00 	ldrex	r3, [r3]
 8006460:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006462:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006464:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3314      	adds	r3, #20
 8006472:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006476:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006478:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800647c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800647e:	e841 2300 	strex	r3, r2, [r1]
 8006482:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1e3      	bne.n	8006452 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2220      	movs	r2, #32
 800648e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	330c      	adds	r3, #12
 800649e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80064a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064aa:	f023 0310 	bic.w	r3, r3, #16
 80064ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	330c      	adds	r3, #12
 80064b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80064bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80064be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064c4:	e841 2300 	strex	r3, r2, [r1]
 80064c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1e3      	bne.n	8006498 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fd fa59 	bl	800398c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2202      	movs	r2, #2
 80064de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	4619      	mov	r1, r3
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f8cb 	bl	800668c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80064f6:	e09b      	b.n	8006630 <HAL_UART_IRQHandler+0x518>
 80064f8:	08006b9f 	.word	0x08006b9f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006504:	b29b      	uxth	r3, r3
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006510:	b29b      	uxth	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	f000 808e 	beq.w	8006634 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006518:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 8089 	beq.w	8006634 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	330c      	adds	r3, #12
 8006528:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652c:	e853 3f00 	ldrex	r3, [r3]
 8006530:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006534:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006538:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	330c      	adds	r3, #12
 8006542:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006546:	647a      	str	r2, [r7, #68]	@ 0x44
 8006548:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800654c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800654e:	e841 2300 	strex	r3, r2, [r1]
 8006552:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1e3      	bne.n	8006522 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3314      	adds	r3, #20
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	e853 3f00 	ldrex	r3, [r3]
 8006568:	623b      	str	r3, [r7, #32]
   return(result);
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	f023 0301 	bic.w	r3, r3, #1
 8006570:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3314      	adds	r3, #20
 800657a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800657e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006580:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800658c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1e3      	bne.n	800655a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2220      	movs	r2, #32
 8006596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	330c      	adds	r3, #12
 80065a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	e853 3f00 	ldrex	r3, [r3]
 80065ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0310 	bic.w	r3, r3, #16
 80065b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	330c      	adds	r3, #12
 80065c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80065c4:	61fa      	str	r2, [r7, #28]
 80065c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c8:	69b9      	ldr	r1, [r7, #24]
 80065ca:	69fa      	ldr	r2, [r7, #28]
 80065cc:	e841 2300 	strex	r3, r2, [r1]
 80065d0:	617b      	str	r3, [r7, #20]
   return(result);
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1e3      	bne.n	80065a0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2202      	movs	r2, #2
 80065dc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065e2:	4619      	mov	r1, r3
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f851 	bl	800668c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065ea:	e023      	b.n	8006634 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d009      	beq.n	800660c <HAL_UART_IRQHandler+0x4f4>
 80065f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006600:	2b00      	cmp	r3, #0
 8006602:	d003      	beq.n	800660c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fade 	bl	8006bc6 <UART_Transmit_IT>
    return;
 800660a:	e014      	b.n	8006636 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800660c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00e      	beq.n	8006636 <HAL_UART_IRQHandler+0x51e>
 8006618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006620:	2b00      	cmp	r3, #0
 8006622:	d008      	beq.n	8006636 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fb1e 	bl	8006c66 <UART_EndTransmit_IT>
    return;
 800662a:	e004      	b.n	8006636 <HAL_UART_IRQHandler+0x51e>
    return;
 800662c:	bf00      	nop
 800662e:	e002      	b.n	8006636 <HAL_UART_IRQHandler+0x51e>
      return;
 8006630:	bf00      	nop
 8006632:	e000      	b.n	8006636 <HAL_UART_IRQHandler+0x51e>
      return;
 8006634:	bf00      	nop
  }
}
 8006636:	37e8      	adds	r7, #232	@ 0xe8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800666c:	bf00      	nop
 800666e:	370c      	adds	r7, #12
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	460b      	mov	r3, r1
 8006696:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b09c      	sub	sp, #112	@ 0x70
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d172      	bne.n	80067a6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80066c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066c2:	2200      	movs	r2, #0
 80066c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	330c      	adds	r3, #12
 80066cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d0:	e853 3f00 	ldrex	r3, [r3]
 80066d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	330c      	adds	r3, #12
 80066e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80066e6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80066e8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066ee:	e841 2300 	strex	r3, r2, [r1]
 80066f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1e5      	bne.n	80066c6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3314      	adds	r3, #20
 8006700:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800670a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800670c:	f023 0301 	bic.w	r3, r3, #1
 8006710:	667b      	str	r3, [r7, #100]	@ 0x64
 8006712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	3314      	adds	r3, #20
 8006718:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800671a:	647a      	str	r2, [r7, #68]	@ 0x44
 800671c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006720:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e5      	bne.n	80066fa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800672e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	623b      	str	r3, [r7, #32]
   return(result);
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006744:	663b      	str	r3, [r7, #96]	@ 0x60
 8006746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3314      	adds	r3, #20
 800674c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800674e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006750:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006752:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1e5      	bne.n	800672e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006764:	2220      	movs	r2, #32
 8006766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800676a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800676c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676e:	2b01      	cmp	r3, #1
 8006770:	d119      	bne.n	80067a6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	330c      	adds	r3, #12
 8006778:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	e853 3f00 	ldrex	r3, [r3]
 8006780:	60fb      	str	r3, [r7, #12]
   return(result);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f023 0310 	bic.w	r3, r3, #16
 8006788:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800678a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	330c      	adds	r3, #12
 8006790:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006792:	61fa      	str	r2, [r7, #28]
 8006794:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006796:	69b9      	ldr	r1, [r7, #24]
 8006798:	69fa      	ldr	r2, [r7, #28]
 800679a:	e841 2300 	strex	r3, r2, [r1]
 800679e:	617b      	str	r3, [r7, #20]
   return(result);
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e5      	bne.n	8006772 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067a8:	2200      	movs	r2, #0
 80067aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d106      	bne.n	80067c2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067b8:	4619      	mov	r1, r3
 80067ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067bc:	f7ff ff66 	bl	800668c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067c0:	e002      	b.n	80067c8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80067c2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067c4:	f7ff ff44 	bl	8006650 <HAL_UART_RxCpltCallback>
}
 80067c8:	bf00      	nop
 80067ca:	3770      	adds	r7, #112	@ 0x70
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067dc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2201      	movs	r2, #1
 80067e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d108      	bne.n	80067fe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067f0:	085b      	lsrs	r3, r3, #1
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	4619      	mov	r1, r3
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f7ff ff48 	bl	800668c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067fc:	e002      	b.n	8006804 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f7ff ff30 	bl	8006664 <HAL_UART_RxHalfCpltCallback>
}
 8006804:	bf00      	nop
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006814:	2300      	movs	r3, #0
 8006816:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006828:	2b80      	cmp	r3, #128	@ 0x80
 800682a:	bf0c      	ite	eq
 800682c:	2301      	moveq	r3, #1
 800682e:	2300      	movne	r3, #0
 8006830:	b2db      	uxtb	r3, r3
 8006832:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b21      	cmp	r3, #33	@ 0x21
 800683e:	d108      	bne.n	8006852 <UART_DMAError+0x46>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d005      	beq.n	8006852 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2200      	movs	r2, #0
 800684a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800684c:	68b8      	ldr	r0, [r7, #8]
 800684e:	f000 f91b 	bl	8006a88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	695b      	ldr	r3, [r3, #20]
 8006858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685c:	2b40      	cmp	r3, #64	@ 0x40
 800685e:	bf0c      	ite	eq
 8006860:	2301      	moveq	r3, #1
 8006862:	2300      	movne	r3, #0
 8006864:	b2db      	uxtb	r3, r3
 8006866:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800686e:	b2db      	uxtb	r3, r3
 8006870:	2b22      	cmp	r3, #34	@ 0x22
 8006872:	d108      	bne.n	8006886 <UART_DMAError+0x7a>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d005      	beq.n	8006886 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2200      	movs	r2, #0
 800687e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006880:	68b8      	ldr	r0, [r7, #8]
 8006882:	f000 f929 	bl	8006ad8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688a:	f043 0210 	orr.w	r2, r3, #16
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006892:	68b8      	ldr	r0, [r7, #8]
 8006894:	f7ff fef0 	bl	8006678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006898:	bf00      	nop
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	603b      	str	r3, [r7, #0]
 80068ac:	4613      	mov	r3, r2
 80068ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b0:	e03b      	b.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b8:	d037      	beq.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ba:	f7fc fe43 	bl	8003544 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	6a3a      	ldr	r2, [r7, #32]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d302      	bcc.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d101      	bne.n	80068d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e03a      	b.n	800694a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f003 0304 	and.w	r3, r3, #4
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d023      	beq.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b80      	cmp	r3, #128	@ 0x80
 80068e6:	d020      	beq.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b40      	cmp	r3, #64	@ 0x40
 80068ec:	d01d      	beq.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d116      	bne.n	800692a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80068fc:	2300      	movs	r3, #0
 80068fe:	617b      	str	r3, [r7, #20]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	617b      	str	r3, [r7, #20]
 8006910:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 f8e0 	bl	8006ad8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2208      	movs	r2, #8
 800691c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e00f      	b.n	800694a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4013      	ands	r3, r2
 8006934:	68ba      	ldr	r2, [r7, #8]
 8006936:	429a      	cmp	r2, r3
 8006938:	bf0c      	ite	eq
 800693a:	2301      	moveq	r3, #1
 800693c:	2300      	movne	r3, #0
 800693e:	b2db      	uxtb	r3, r3
 8006940:	461a      	mov	r2, r3
 8006942:	79fb      	ldrb	r3, [r7, #7]
 8006944:	429a      	cmp	r2, r3
 8006946:	d0b4      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
	...

08006954 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b098      	sub	sp, #96	@ 0x60
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	4613      	mov	r3, r2
 8006960:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2222      	movs	r2, #34	@ 0x22
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006980:	4a3e      	ldr	r2, [pc, #248]	@ (8006a7c <UART_Start_Receive_DMA+0x128>)
 8006982:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006988:	4a3d      	ldr	r2, [pc, #244]	@ (8006a80 <UART_Start_Receive_DMA+0x12c>)
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006990:	4a3c      	ldr	r2, [pc, #240]	@ (8006a84 <UART_Start_Receive_DMA+0x130>)
 8006992:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	2200      	movs	r2, #0
 800699a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800699c:	f107 0308 	add.w	r3, r7, #8
 80069a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3304      	adds	r3, #4
 80069ac:	4619      	mov	r1, r3
 80069ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	88fb      	ldrh	r3, [r7, #6]
 80069b4:	f7fc ff92 	bl	80038dc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80069b8:	2300      	movs	r3, #0
 80069ba:	613b      	str	r3, [r7, #16]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	613b      	str	r3, [r7, #16]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	613b      	str	r3, [r7, #16]
 80069cc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d019      	beq.n	8006a0a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	330c      	adds	r3, #12
 80069dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069e0:	e853 3f00 	ldrex	r3, [r3]
 80069e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	330c      	adds	r3, #12
 80069f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069f6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80069f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80069fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069fe:	e841 2300 	strex	r3, r2, [r1]
 8006a02:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1e5      	bne.n	80069d6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3314      	adds	r3, #20
 8006a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	e853 3f00 	ldrex	r3, [r3]
 8006a18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1c:	f043 0301 	orr.w	r3, r3, #1
 8006a20:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	3314      	adds	r3, #20
 8006a28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a2a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006a2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006a30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1e5      	bne.n	8006a0a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	3314      	adds	r3, #20
 8006a44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a54:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3314      	adds	r3, #20
 8006a5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	6a39      	ldr	r1, [r7, #32]
 8006a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e5      	bne.n	8006a3e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3760      	adds	r7, #96	@ 0x60
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	080066a5 	.word	0x080066a5
 8006a80:	080067d1 	.word	0x080067d1
 8006a84:	0800680d 	.word	0x0800680d

08006a88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b089      	sub	sp, #36	@ 0x24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	330c      	adds	r3, #12
 8006a96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	e853 3f00 	ldrex	r3, [r3]
 8006a9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006aa6:	61fb      	str	r3, [r7, #28]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	330c      	adds	r3, #12
 8006aae:	69fa      	ldr	r2, [r7, #28]
 8006ab0:	61ba      	str	r2, [r7, #24]
 8006ab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	6979      	ldr	r1, [r7, #20]
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	e841 2300 	strex	r3, r2, [r1]
 8006abc:	613b      	str	r3, [r7, #16]
   return(result);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1e5      	bne.n	8006a90 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006acc:	bf00      	nop
 8006ace:	3724      	adds	r7, #36	@ 0x24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b095      	sub	sp, #84	@ 0x54
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	330c      	adds	r3, #12
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	330c      	adds	r3, #12
 8006afe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b00:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b08:	e841 2300 	strex	r3, r2, [r1]
 8006b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e5      	bne.n	8006ae0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3314      	adds	r3, #20
 8006b1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	f023 0301 	bic.w	r3, r3, #1
 8006b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3314      	adds	r3, #20
 8006b32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b3c:	e841 2300 	strex	r3, r2, [r1]
 8006b40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e5      	bne.n	8006b14 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d119      	bne.n	8006b84 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	e853 3f00 	ldrex	r3, [r3]
 8006b5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f023 0310 	bic.w	r3, r3, #16
 8006b66:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	330c      	adds	r3, #12
 8006b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b70:	61ba      	str	r2, [r7, #24]
 8006b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b74:	6979      	ldr	r1, [r7, #20]
 8006b76:	69ba      	ldr	r2, [r7, #24]
 8006b78:	e841 2300 	strex	r3, r2, [r1]
 8006b7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1e5      	bne.n	8006b50 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2220      	movs	r2, #32
 8006b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b92:	bf00      	nop
 8006b94:	3754      	adds	r7, #84	@ 0x54
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b084      	sub	sp, #16
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006baa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f7ff fd5d 	bl	8006678 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bbe:	bf00      	nop
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b085      	sub	sp, #20
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b21      	cmp	r3, #33	@ 0x21
 8006bd8:	d13e      	bne.n	8006c58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006be2:	d114      	bne.n	8006c0e <UART_Transmit_IT+0x48>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d110      	bne.n	8006c0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	881b      	ldrh	r3, [r3, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	1c9a      	adds	r2, r3, #2
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	621a      	str	r2, [r3, #32]
 8006c0c:	e008      	b.n	8006c20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	1c59      	adds	r1, r3, #1
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	6211      	str	r1, [r2, #32]
 8006c18:	781a      	ldrb	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3b01      	subs	r3, #1
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d10f      	bne.n	8006c54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68da      	ldr	r2, [r3, #12]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c54:	2300      	movs	r3, #0
 8006c56:	e000      	b.n	8006c5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c58:	2302      	movs	r3, #2
  }
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b082      	sub	sp, #8
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2220      	movs	r2, #32
 8006c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7ff fcd8 	bl	800663c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3708      	adds	r7, #8
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b08c      	sub	sp, #48	@ 0x30
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b22      	cmp	r3, #34	@ 0x22
 8006ca8:	f040 80ae 	bne.w	8006e08 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb4:	d117      	bne.n	8006ce6 <UART_Receive_IT+0x50>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d113      	bne.n	8006ce6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd4:	b29a      	uxth	r2, r3
 8006cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cde:	1c9a      	adds	r2, r3, #2
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ce4:	e026      	b.n	8006d34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006cec:	2300      	movs	r3, #0
 8006cee:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf8:	d007      	beq.n	8006d0a <UART_Receive_IT+0x74>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10a      	bne.n	8006d18 <UART_Receive_IT+0x82>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d14:	701a      	strb	r2, [r3, #0]
 8006d16:	e008      	b.n	8006d2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2e:	1c5a      	adds	r2, r3, #1
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	4619      	mov	r1, r3
 8006d42:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d15d      	bne.n	8006e04 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68da      	ldr	r2, [r3, #12]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 0220 	bic.w	r2, r2, #32
 8006d56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68da      	ldr	r2, [r3, #12]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	695a      	ldr	r2, [r3, #20]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0201 	bic.w	r2, r2, #1
 8006d76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d135      	bne.n	8006dfa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	330c      	adds	r3, #12
 8006d9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	e853 3f00 	ldrex	r3, [r3]
 8006da2:	613b      	str	r3, [r7, #16]
   return(result);
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f023 0310 	bic.w	r3, r3, #16
 8006daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	330c      	adds	r3, #12
 8006db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db4:	623a      	str	r2, [r7, #32]
 8006db6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db8:	69f9      	ldr	r1, [r7, #28]
 8006dba:	6a3a      	ldr	r2, [r7, #32]
 8006dbc:	e841 2300 	strex	r3, r2, [r1]
 8006dc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1e5      	bne.n	8006d94 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 0310 	and.w	r3, r3, #16
 8006dd2:	2b10      	cmp	r3, #16
 8006dd4:	d10a      	bne.n	8006dec <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	60fb      	str	r3, [r7, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	60fb      	str	r3, [r7, #12]
 8006dea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006df0:	4619      	mov	r1, r3
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7ff fc4a 	bl	800668c <HAL_UARTEx_RxEventCallback>
 8006df8:	e002      	b.n	8006e00 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f7ff fc28 	bl	8006650 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e00:	2300      	movs	r3, #0
 8006e02:	e002      	b.n	8006e0a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	e000      	b.n	8006e0a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006e08:	2302      	movs	r3, #2
  }
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3730      	adds	r7, #48	@ 0x30
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e18:	b0c0      	sub	sp, #256	@ 0x100
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e30:	68d9      	ldr	r1, [r3, #12]
 8006e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	ea40 0301 	orr.w	r3, r0, r1
 8006e3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e42:	689a      	ldr	r2, [r3, #8]
 8006e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	431a      	orrs	r2, r3
 8006e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006e6c:	f021 010c 	bic.w	r1, r1, #12
 8006e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006e7a:	430b      	orrs	r3, r1
 8006e7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e8e:	6999      	ldr	r1, [r3, #24]
 8006e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	ea40 0301 	orr.w	r3, r0, r1
 8006e9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	4b8f      	ldr	r3, [pc, #572]	@ (80070e0 <UART_SetConfig+0x2cc>)
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d005      	beq.n	8006eb4 <UART_SetConfig+0xa0>
 8006ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	4b8d      	ldr	r3, [pc, #564]	@ (80070e4 <UART_SetConfig+0x2d0>)
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d104      	bne.n	8006ebe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006eb4:	f7fd fe48 	bl	8004b48 <HAL_RCC_GetPCLK2Freq>
 8006eb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ebc:	e003      	b.n	8006ec6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ebe:	f7fd fe2f 	bl	8004b20 <HAL_RCC_GetPCLK1Freq>
 8006ec2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ed0:	f040 810c 	bne.w	80070ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ede:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006ee2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	462b      	mov	r3, r5
 8006eea:	1891      	adds	r1, r2, r2
 8006eec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006eee:	415b      	adcs	r3, r3
 8006ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ef2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	eb12 0801 	adds.w	r8, r2, r1
 8006efc:	4629      	mov	r1, r5
 8006efe:	eb43 0901 	adc.w	r9, r3, r1
 8006f02:	f04f 0200 	mov.w	r2, #0
 8006f06:	f04f 0300 	mov.w	r3, #0
 8006f0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f16:	4690      	mov	r8, r2
 8006f18:	4699      	mov	r9, r3
 8006f1a:	4623      	mov	r3, r4
 8006f1c:	eb18 0303 	adds.w	r3, r8, r3
 8006f20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f24:	462b      	mov	r3, r5
 8006f26:	eb49 0303 	adc.w	r3, r9, r3
 8006f2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006f3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f42:	460b      	mov	r3, r1
 8006f44:	18db      	adds	r3, r3, r3
 8006f46:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f48:	4613      	mov	r3, r2
 8006f4a:	eb42 0303 	adc.w	r3, r2, r3
 8006f4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006f54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006f58:	f7f9 fe9e 	bl	8000c98 <__aeabi_uldivmod>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4b61      	ldr	r3, [pc, #388]	@ (80070e8 <UART_SetConfig+0x2d4>)
 8006f62:	fba3 2302 	umull	r2, r3, r3, r2
 8006f66:	095b      	lsrs	r3, r3, #5
 8006f68:	011c      	lsls	r4, r3, #4
 8006f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006f78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006f7c:	4642      	mov	r2, r8
 8006f7e:	464b      	mov	r3, r9
 8006f80:	1891      	adds	r1, r2, r2
 8006f82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006f84:	415b      	adcs	r3, r3
 8006f86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006f8c:	4641      	mov	r1, r8
 8006f8e:	eb12 0a01 	adds.w	sl, r2, r1
 8006f92:	4649      	mov	r1, r9
 8006f94:	eb43 0b01 	adc.w	fp, r3, r1
 8006f98:	f04f 0200 	mov.w	r2, #0
 8006f9c:	f04f 0300 	mov.w	r3, #0
 8006fa0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006fa4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006fa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fac:	4692      	mov	sl, r2
 8006fae:	469b      	mov	fp, r3
 8006fb0:	4643      	mov	r3, r8
 8006fb2:	eb1a 0303 	adds.w	r3, sl, r3
 8006fb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fba:	464b      	mov	r3, r9
 8006fbc:	eb4b 0303 	adc.w	r3, fp, r3
 8006fc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006fd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006fd8:	460b      	mov	r3, r1
 8006fda:	18db      	adds	r3, r3, r3
 8006fdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fde:	4613      	mov	r3, r2
 8006fe0:	eb42 0303 	adc.w	r3, r2, r3
 8006fe4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fe6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006fea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006fee:	f7f9 fe53 	bl	8000c98 <__aeabi_uldivmod>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	4b3b      	ldr	r3, [pc, #236]	@ (80070e8 <UART_SetConfig+0x2d4>)
 8006ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8006ffe:	095b      	lsrs	r3, r3, #5
 8007000:	2264      	movs	r2, #100	@ 0x64
 8007002:	fb02 f303 	mul.w	r3, r2, r3
 8007006:	1acb      	subs	r3, r1, r3
 8007008:	00db      	lsls	r3, r3, #3
 800700a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800700e:	4b36      	ldr	r3, [pc, #216]	@ (80070e8 <UART_SetConfig+0x2d4>)
 8007010:	fba3 2302 	umull	r2, r3, r3, r2
 8007014:	095b      	lsrs	r3, r3, #5
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800701c:	441c      	add	r4, r3
 800701e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007022:	2200      	movs	r2, #0
 8007024:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007028:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800702c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007030:	4642      	mov	r2, r8
 8007032:	464b      	mov	r3, r9
 8007034:	1891      	adds	r1, r2, r2
 8007036:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007038:	415b      	adcs	r3, r3
 800703a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800703c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007040:	4641      	mov	r1, r8
 8007042:	1851      	adds	r1, r2, r1
 8007044:	6339      	str	r1, [r7, #48]	@ 0x30
 8007046:	4649      	mov	r1, r9
 8007048:	414b      	adcs	r3, r1
 800704a:	637b      	str	r3, [r7, #52]	@ 0x34
 800704c:	f04f 0200 	mov.w	r2, #0
 8007050:	f04f 0300 	mov.w	r3, #0
 8007054:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007058:	4659      	mov	r1, fp
 800705a:	00cb      	lsls	r3, r1, #3
 800705c:	4651      	mov	r1, sl
 800705e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007062:	4651      	mov	r1, sl
 8007064:	00ca      	lsls	r2, r1, #3
 8007066:	4610      	mov	r0, r2
 8007068:	4619      	mov	r1, r3
 800706a:	4603      	mov	r3, r0
 800706c:	4642      	mov	r2, r8
 800706e:	189b      	adds	r3, r3, r2
 8007070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007074:	464b      	mov	r3, r9
 8007076:	460a      	mov	r2, r1
 8007078:	eb42 0303 	adc.w	r3, r2, r3
 800707c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800708c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007090:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007094:	460b      	mov	r3, r1
 8007096:	18db      	adds	r3, r3, r3
 8007098:	62bb      	str	r3, [r7, #40]	@ 0x28
 800709a:	4613      	mov	r3, r2
 800709c:	eb42 0303 	adc.w	r3, r2, r3
 80070a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80070a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80070aa:	f7f9 fdf5 	bl	8000c98 <__aeabi_uldivmod>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	4b0d      	ldr	r3, [pc, #52]	@ (80070e8 <UART_SetConfig+0x2d4>)
 80070b4:	fba3 1302 	umull	r1, r3, r3, r2
 80070b8:	095b      	lsrs	r3, r3, #5
 80070ba:	2164      	movs	r1, #100	@ 0x64
 80070bc:	fb01 f303 	mul.w	r3, r1, r3
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	00db      	lsls	r3, r3, #3
 80070c4:	3332      	adds	r3, #50	@ 0x32
 80070c6:	4a08      	ldr	r2, [pc, #32]	@ (80070e8 <UART_SetConfig+0x2d4>)
 80070c8:	fba2 2303 	umull	r2, r3, r2, r3
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	f003 0207 	and.w	r2, r3, #7
 80070d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4422      	add	r2, r4
 80070da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070dc:	e106      	b.n	80072ec <UART_SetConfig+0x4d8>
 80070de:	bf00      	nop
 80070e0:	40011000 	.word	0x40011000
 80070e4:	40011400 	.word	0x40011400
 80070e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070f0:	2200      	movs	r2, #0
 80070f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80070f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80070fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80070fe:	4642      	mov	r2, r8
 8007100:	464b      	mov	r3, r9
 8007102:	1891      	adds	r1, r2, r2
 8007104:	6239      	str	r1, [r7, #32]
 8007106:	415b      	adcs	r3, r3
 8007108:	627b      	str	r3, [r7, #36]	@ 0x24
 800710a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800710e:	4641      	mov	r1, r8
 8007110:	1854      	adds	r4, r2, r1
 8007112:	4649      	mov	r1, r9
 8007114:	eb43 0501 	adc.w	r5, r3, r1
 8007118:	f04f 0200 	mov.w	r2, #0
 800711c:	f04f 0300 	mov.w	r3, #0
 8007120:	00eb      	lsls	r3, r5, #3
 8007122:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007126:	00e2      	lsls	r2, r4, #3
 8007128:	4614      	mov	r4, r2
 800712a:	461d      	mov	r5, r3
 800712c:	4643      	mov	r3, r8
 800712e:	18e3      	adds	r3, r4, r3
 8007130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007134:	464b      	mov	r3, r9
 8007136:	eb45 0303 	adc.w	r3, r5, r3
 800713a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800713e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800714a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800714e:	f04f 0200 	mov.w	r2, #0
 8007152:	f04f 0300 	mov.w	r3, #0
 8007156:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800715a:	4629      	mov	r1, r5
 800715c:	008b      	lsls	r3, r1, #2
 800715e:	4621      	mov	r1, r4
 8007160:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007164:	4621      	mov	r1, r4
 8007166:	008a      	lsls	r2, r1, #2
 8007168:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800716c:	f7f9 fd94 	bl	8000c98 <__aeabi_uldivmod>
 8007170:	4602      	mov	r2, r0
 8007172:	460b      	mov	r3, r1
 8007174:	4b60      	ldr	r3, [pc, #384]	@ (80072f8 <UART_SetConfig+0x4e4>)
 8007176:	fba3 2302 	umull	r2, r3, r3, r2
 800717a:	095b      	lsrs	r3, r3, #5
 800717c:	011c      	lsls	r4, r3, #4
 800717e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007182:	2200      	movs	r2, #0
 8007184:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007188:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800718c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007190:	4642      	mov	r2, r8
 8007192:	464b      	mov	r3, r9
 8007194:	1891      	adds	r1, r2, r2
 8007196:	61b9      	str	r1, [r7, #24]
 8007198:	415b      	adcs	r3, r3
 800719a:	61fb      	str	r3, [r7, #28]
 800719c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071a0:	4641      	mov	r1, r8
 80071a2:	1851      	adds	r1, r2, r1
 80071a4:	6139      	str	r1, [r7, #16]
 80071a6:	4649      	mov	r1, r9
 80071a8:	414b      	adcs	r3, r1
 80071aa:	617b      	str	r3, [r7, #20]
 80071ac:	f04f 0200 	mov.w	r2, #0
 80071b0:	f04f 0300 	mov.w	r3, #0
 80071b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80071b8:	4659      	mov	r1, fp
 80071ba:	00cb      	lsls	r3, r1, #3
 80071bc:	4651      	mov	r1, sl
 80071be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071c2:	4651      	mov	r1, sl
 80071c4:	00ca      	lsls	r2, r1, #3
 80071c6:	4610      	mov	r0, r2
 80071c8:	4619      	mov	r1, r3
 80071ca:	4603      	mov	r3, r0
 80071cc:	4642      	mov	r2, r8
 80071ce:	189b      	adds	r3, r3, r2
 80071d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071d4:	464b      	mov	r3, r9
 80071d6:	460a      	mov	r2, r1
 80071d8:	eb42 0303 	adc.w	r3, r2, r3
 80071dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80071ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80071ec:	f04f 0200 	mov.w	r2, #0
 80071f0:	f04f 0300 	mov.w	r3, #0
 80071f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80071f8:	4649      	mov	r1, r9
 80071fa:	008b      	lsls	r3, r1, #2
 80071fc:	4641      	mov	r1, r8
 80071fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007202:	4641      	mov	r1, r8
 8007204:	008a      	lsls	r2, r1, #2
 8007206:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800720a:	f7f9 fd45 	bl	8000c98 <__aeabi_uldivmod>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4611      	mov	r1, r2
 8007214:	4b38      	ldr	r3, [pc, #224]	@ (80072f8 <UART_SetConfig+0x4e4>)
 8007216:	fba3 2301 	umull	r2, r3, r3, r1
 800721a:	095b      	lsrs	r3, r3, #5
 800721c:	2264      	movs	r2, #100	@ 0x64
 800721e:	fb02 f303 	mul.w	r3, r2, r3
 8007222:	1acb      	subs	r3, r1, r3
 8007224:	011b      	lsls	r3, r3, #4
 8007226:	3332      	adds	r3, #50	@ 0x32
 8007228:	4a33      	ldr	r2, [pc, #204]	@ (80072f8 <UART_SetConfig+0x4e4>)
 800722a:	fba2 2303 	umull	r2, r3, r2, r3
 800722e:	095b      	lsrs	r3, r3, #5
 8007230:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007234:	441c      	add	r4, r3
 8007236:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800723a:	2200      	movs	r2, #0
 800723c:	673b      	str	r3, [r7, #112]	@ 0x70
 800723e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007240:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007244:	4642      	mov	r2, r8
 8007246:	464b      	mov	r3, r9
 8007248:	1891      	adds	r1, r2, r2
 800724a:	60b9      	str	r1, [r7, #8]
 800724c:	415b      	adcs	r3, r3
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007254:	4641      	mov	r1, r8
 8007256:	1851      	adds	r1, r2, r1
 8007258:	6039      	str	r1, [r7, #0]
 800725a:	4649      	mov	r1, r9
 800725c:	414b      	adcs	r3, r1
 800725e:	607b      	str	r3, [r7, #4]
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	f04f 0300 	mov.w	r3, #0
 8007268:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800726c:	4659      	mov	r1, fp
 800726e:	00cb      	lsls	r3, r1, #3
 8007270:	4651      	mov	r1, sl
 8007272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007276:	4651      	mov	r1, sl
 8007278:	00ca      	lsls	r2, r1, #3
 800727a:	4610      	mov	r0, r2
 800727c:	4619      	mov	r1, r3
 800727e:	4603      	mov	r3, r0
 8007280:	4642      	mov	r2, r8
 8007282:	189b      	adds	r3, r3, r2
 8007284:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007286:	464b      	mov	r3, r9
 8007288:	460a      	mov	r2, r1
 800728a:	eb42 0303 	adc.w	r3, r2, r3
 800728e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	663b      	str	r3, [r7, #96]	@ 0x60
 800729a:	667a      	str	r2, [r7, #100]	@ 0x64
 800729c:	f04f 0200 	mov.w	r2, #0
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80072a8:	4649      	mov	r1, r9
 80072aa:	008b      	lsls	r3, r1, #2
 80072ac:	4641      	mov	r1, r8
 80072ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072b2:	4641      	mov	r1, r8
 80072b4:	008a      	lsls	r2, r1, #2
 80072b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80072ba:	f7f9 fced 	bl	8000c98 <__aeabi_uldivmod>
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	4b0d      	ldr	r3, [pc, #52]	@ (80072f8 <UART_SetConfig+0x4e4>)
 80072c4:	fba3 1302 	umull	r1, r3, r3, r2
 80072c8:	095b      	lsrs	r3, r3, #5
 80072ca:	2164      	movs	r1, #100	@ 0x64
 80072cc:	fb01 f303 	mul.w	r3, r1, r3
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	011b      	lsls	r3, r3, #4
 80072d4:	3332      	adds	r3, #50	@ 0x32
 80072d6:	4a08      	ldr	r2, [pc, #32]	@ (80072f8 <UART_SetConfig+0x4e4>)
 80072d8:	fba2 2303 	umull	r2, r3, r2, r3
 80072dc:	095b      	lsrs	r3, r3, #5
 80072de:	f003 020f 	and.w	r2, r3, #15
 80072e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4422      	add	r2, r4
 80072ea:	609a      	str	r2, [r3, #8]
}
 80072ec:	bf00      	nop
 80072ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80072f2:	46bd      	mov	sp, r7
 80072f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072f8:	51eb851f 	.word	0x51eb851f

080072fc <sulp>:
 80072fc:	b570      	push	{r4, r5, r6, lr}
 80072fe:	4604      	mov	r4, r0
 8007300:	460d      	mov	r5, r1
 8007302:	ec45 4b10 	vmov	d0, r4, r5
 8007306:	4616      	mov	r6, r2
 8007308:	f003 fa1a 	bl	800a740 <__ulp>
 800730c:	ec51 0b10 	vmov	r0, r1, d0
 8007310:	b17e      	cbz	r6, 8007332 <sulp+0x36>
 8007312:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007316:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800731a:	2b00      	cmp	r3, #0
 800731c:	dd09      	ble.n	8007332 <sulp+0x36>
 800731e:	051b      	lsls	r3, r3, #20
 8007320:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007324:	2400      	movs	r4, #0
 8007326:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800732a:	4622      	mov	r2, r4
 800732c:	462b      	mov	r3, r5
 800732e:	f7f9 f96b 	bl	8000608 <__aeabi_dmul>
 8007332:	ec41 0b10 	vmov	d0, r0, r1
 8007336:	bd70      	pop	{r4, r5, r6, pc}

08007338 <_strtod_l>:
 8007338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733c:	b09f      	sub	sp, #124	@ 0x7c
 800733e:	460c      	mov	r4, r1
 8007340:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007342:	2200      	movs	r2, #0
 8007344:	921a      	str	r2, [sp, #104]	@ 0x68
 8007346:	9005      	str	r0, [sp, #20]
 8007348:	f04f 0a00 	mov.w	sl, #0
 800734c:	f04f 0b00 	mov.w	fp, #0
 8007350:	460a      	mov	r2, r1
 8007352:	9219      	str	r2, [sp, #100]	@ 0x64
 8007354:	7811      	ldrb	r1, [r2, #0]
 8007356:	292b      	cmp	r1, #43	@ 0x2b
 8007358:	d04a      	beq.n	80073f0 <_strtod_l+0xb8>
 800735a:	d838      	bhi.n	80073ce <_strtod_l+0x96>
 800735c:	290d      	cmp	r1, #13
 800735e:	d832      	bhi.n	80073c6 <_strtod_l+0x8e>
 8007360:	2908      	cmp	r1, #8
 8007362:	d832      	bhi.n	80073ca <_strtod_l+0x92>
 8007364:	2900      	cmp	r1, #0
 8007366:	d03b      	beq.n	80073e0 <_strtod_l+0xa8>
 8007368:	2200      	movs	r2, #0
 800736a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800736c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800736e:	782a      	ldrb	r2, [r5, #0]
 8007370:	2a30      	cmp	r2, #48	@ 0x30
 8007372:	f040 80b3 	bne.w	80074dc <_strtod_l+0x1a4>
 8007376:	786a      	ldrb	r2, [r5, #1]
 8007378:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800737c:	2a58      	cmp	r2, #88	@ 0x58
 800737e:	d16e      	bne.n	800745e <_strtod_l+0x126>
 8007380:	9302      	str	r3, [sp, #8]
 8007382:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	ab1a      	add	r3, sp, #104	@ 0x68
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	4a8e      	ldr	r2, [pc, #568]	@ (80075c4 <_strtod_l+0x28c>)
 800738c:	9805      	ldr	r0, [sp, #20]
 800738e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007390:	a919      	add	r1, sp, #100	@ 0x64
 8007392:	f002 fac7 	bl	8009924 <__gethex>
 8007396:	f010 060f 	ands.w	r6, r0, #15
 800739a:	4604      	mov	r4, r0
 800739c:	d005      	beq.n	80073aa <_strtod_l+0x72>
 800739e:	2e06      	cmp	r6, #6
 80073a0:	d128      	bne.n	80073f4 <_strtod_l+0xbc>
 80073a2:	3501      	adds	r5, #1
 80073a4:	2300      	movs	r3, #0
 80073a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80073a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f040 858e 	bne.w	8007ece <_strtod_l+0xb96>
 80073b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b4:	b1cb      	cbz	r3, 80073ea <_strtod_l+0xb2>
 80073b6:	4652      	mov	r2, sl
 80073b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80073bc:	ec43 2b10 	vmov	d0, r2, r3
 80073c0:	b01f      	add	sp, #124	@ 0x7c
 80073c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c6:	2920      	cmp	r1, #32
 80073c8:	d1ce      	bne.n	8007368 <_strtod_l+0x30>
 80073ca:	3201      	adds	r2, #1
 80073cc:	e7c1      	b.n	8007352 <_strtod_l+0x1a>
 80073ce:	292d      	cmp	r1, #45	@ 0x2d
 80073d0:	d1ca      	bne.n	8007368 <_strtod_l+0x30>
 80073d2:	2101      	movs	r1, #1
 80073d4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80073d6:	1c51      	adds	r1, r2, #1
 80073d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80073da:	7852      	ldrb	r2, [r2, #1]
 80073dc:	2a00      	cmp	r2, #0
 80073de:	d1c5      	bne.n	800736c <_strtod_l+0x34>
 80073e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f040 8570 	bne.w	8007eca <_strtod_l+0xb92>
 80073ea:	4652      	mov	r2, sl
 80073ec:	465b      	mov	r3, fp
 80073ee:	e7e5      	b.n	80073bc <_strtod_l+0x84>
 80073f0:	2100      	movs	r1, #0
 80073f2:	e7ef      	b.n	80073d4 <_strtod_l+0x9c>
 80073f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80073f6:	b13a      	cbz	r2, 8007408 <_strtod_l+0xd0>
 80073f8:	2135      	movs	r1, #53	@ 0x35
 80073fa:	a81c      	add	r0, sp, #112	@ 0x70
 80073fc:	f003 fa9a 	bl	800a934 <__copybits>
 8007400:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007402:	9805      	ldr	r0, [sp, #20]
 8007404:	f002 fe68 	bl	800a0d8 <_Bfree>
 8007408:	3e01      	subs	r6, #1
 800740a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800740c:	2e04      	cmp	r6, #4
 800740e:	d806      	bhi.n	800741e <_strtod_l+0xe6>
 8007410:	e8df f006 	tbb	[pc, r6]
 8007414:	201d0314 	.word	0x201d0314
 8007418:	14          	.byte	0x14
 8007419:	00          	.byte	0x00
 800741a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800741e:	05e1      	lsls	r1, r4, #23
 8007420:	bf48      	it	mi
 8007422:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007426:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800742a:	0d1b      	lsrs	r3, r3, #20
 800742c:	051b      	lsls	r3, r3, #20
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1bb      	bne.n	80073aa <_strtod_l+0x72>
 8007432:	f001 fb33 	bl	8008a9c <__errno>
 8007436:	2322      	movs	r3, #34	@ 0x22
 8007438:	6003      	str	r3, [r0, #0]
 800743a:	e7b6      	b.n	80073aa <_strtod_l+0x72>
 800743c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007440:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007444:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007448:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800744c:	e7e7      	b.n	800741e <_strtod_l+0xe6>
 800744e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80075cc <_strtod_l+0x294>
 8007452:	e7e4      	b.n	800741e <_strtod_l+0xe6>
 8007454:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007458:	f04f 3aff 	mov.w	sl, #4294967295
 800745c:	e7df      	b.n	800741e <_strtod_l+0xe6>
 800745e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007460:	1c5a      	adds	r2, r3, #1
 8007462:	9219      	str	r2, [sp, #100]	@ 0x64
 8007464:	785b      	ldrb	r3, [r3, #1]
 8007466:	2b30      	cmp	r3, #48	@ 0x30
 8007468:	d0f9      	beq.n	800745e <_strtod_l+0x126>
 800746a:	2b00      	cmp	r3, #0
 800746c:	d09d      	beq.n	80073aa <_strtod_l+0x72>
 800746e:	2301      	movs	r3, #1
 8007470:	9309      	str	r3, [sp, #36]	@ 0x24
 8007472:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007474:	930c      	str	r3, [sp, #48]	@ 0x30
 8007476:	2300      	movs	r3, #0
 8007478:	9308      	str	r3, [sp, #32]
 800747a:	930a      	str	r3, [sp, #40]	@ 0x28
 800747c:	461f      	mov	r7, r3
 800747e:	220a      	movs	r2, #10
 8007480:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007482:	7805      	ldrb	r5, [r0, #0]
 8007484:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007488:	b2d9      	uxtb	r1, r3
 800748a:	2909      	cmp	r1, #9
 800748c:	d928      	bls.n	80074e0 <_strtod_l+0x1a8>
 800748e:	494e      	ldr	r1, [pc, #312]	@ (80075c8 <_strtod_l+0x290>)
 8007490:	2201      	movs	r2, #1
 8007492:	f001 faa6 	bl	80089e2 <strncmp>
 8007496:	2800      	cmp	r0, #0
 8007498:	d032      	beq.n	8007500 <_strtod_l+0x1c8>
 800749a:	2000      	movs	r0, #0
 800749c:	462a      	mov	r2, r5
 800749e:	4681      	mov	r9, r0
 80074a0:	463d      	mov	r5, r7
 80074a2:	4603      	mov	r3, r0
 80074a4:	2a65      	cmp	r2, #101	@ 0x65
 80074a6:	d001      	beq.n	80074ac <_strtod_l+0x174>
 80074a8:	2a45      	cmp	r2, #69	@ 0x45
 80074aa:	d114      	bne.n	80074d6 <_strtod_l+0x19e>
 80074ac:	b91d      	cbnz	r5, 80074b6 <_strtod_l+0x17e>
 80074ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074b0:	4302      	orrs	r2, r0
 80074b2:	d095      	beq.n	80073e0 <_strtod_l+0xa8>
 80074b4:	2500      	movs	r5, #0
 80074b6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80074b8:	1c62      	adds	r2, r4, #1
 80074ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80074bc:	7862      	ldrb	r2, [r4, #1]
 80074be:	2a2b      	cmp	r2, #43	@ 0x2b
 80074c0:	d077      	beq.n	80075b2 <_strtod_l+0x27a>
 80074c2:	2a2d      	cmp	r2, #45	@ 0x2d
 80074c4:	d07b      	beq.n	80075be <_strtod_l+0x286>
 80074c6:	f04f 0c00 	mov.w	ip, #0
 80074ca:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80074ce:	2909      	cmp	r1, #9
 80074d0:	f240 8082 	bls.w	80075d8 <_strtod_l+0x2a0>
 80074d4:	9419      	str	r4, [sp, #100]	@ 0x64
 80074d6:	f04f 0800 	mov.w	r8, #0
 80074da:	e0a2      	b.n	8007622 <_strtod_l+0x2ea>
 80074dc:	2300      	movs	r3, #0
 80074de:	e7c7      	b.n	8007470 <_strtod_l+0x138>
 80074e0:	2f08      	cmp	r7, #8
 80074e2:	bfd5      	itete	le
 80074e4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80074e6:	9908      	ldrgt	r1, [sp, #32]
 80074e8:	fb02 3301 	mlale	r3, r2, r1, r3
 80074ec:	fb02 3301 	mlagt	r3, r2, r1, r3
 80074f0:	f100 0001 	add.w	r0, r0, #1
 80074f4:	bfd4      	ite	le
 80074f6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80074f8:	9308      	strgt	r3, [sp, #32]
 80074fa:	3701      	adds	r7, #1
 80074fc:	9019      	str	r0, [sp, #100]	@ 0x64
 80074fe:	e7bf      	b.n	8007480 <_strtod_l+0x148>
 8007500:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007502:	1c5a      	adds	r2, r3, #1
 8007504:	9219      	str	r2, [sp, #100]	@ 0x64
 8007506:	785a      	ldrb	r2, [r3, #1]
 8007508:	b37f      	cbz	r7, 800756a <_strtod_l+0x232>
 800750a:	4681      	mov	r9, r0
 800750c:	463d      	mov	r5, r7
 800750e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007512:	2b09      	cmp	r3, #9
 8007514:	d912      	bls.n	800753c <_strtod_l+0x204>
 8007516:	2301      	movs	r3, #1
 8007518:	e7c4      	b.n	80074a4 <_strtod_l+0x16c>
 800751a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800751c:	1c5a      	adds	r2, r3, #1
 800751e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007520:	785a      	ldrb	r2, [r3, #1]
 8007522:	3001      	adds	r0, #1
 8007524:	2a30      	cmp	r2, #48	@ 0x30
 8007526:	d0f8      	beq.n	800751a <_strtod_l+0x1e2>
 8007528:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800752c:	2b08      	cmp	r3, #8
 800752e:	f200 84d3 	bhi.w	8007ed8 <_strtod_l+0xba0>
 8007532:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007534:	930c      	str	r3, [sp, #48]	@ 0x30
 8007536:	4681      	mov	r9, r0
 8007538:	2000      	movs	r0, #0
 800753a:	4605      	mov	r5, r0
 800753c:	3a30      	subs	r2, #48	@ 0x30
 800753e:	f100 0301 	add.w	r3, r0, #1
 8007542:	d02a      	beq.n	800759a <_strtod_l+0x262>
 8007544:	4499      	add	r9, r3
 8007546:	eb00 0c05 	add.w	ip, r0, r5
 800754a:	462b      	mov	r3, r5
 800754c:	210a      	movs	r1, #10
 800754e:	4563      	cmp	r3, ip
 8007550:	d10d      	bne.n	800756e <_strtod_l+0x236>
 8007552:	1c69      	adds	r1, r5, #1
 8007554:	4401      	add	r1, r0
 8007556:	4428      	add	r0, r5
 8007558:	2808      	cmp	r0, #8
 800755a:	dc16      	bgt.n	800758a <_strtod_l+0x252>
 800755c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800755e:	230a      	movs	r3, #10
 8007560:	fb03 2300 	mla	r3, r3, r0, r2
 8007564:	930a      	str	r3, [sp, #40]	@ 0x28
 8007566:	2300      	movs	r3, #0
 8007568:	e018      	b.n	800759c <_strtod_l+0x264>
 800756a:	4638      	mov	r0, r7
 800756c:	e7da      	b.n	8007524 <_strtod_l+0x1ec>
 800756e:	2b08      	cmp	r3, #8
 8007570:	f103 0301 	add.w	r3, r3, #1
 8007574:	dc03      	bgt.n	800757e <_strtod_l+0x246>
 8007576:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007578:	434e      	muls	r6, r1
 800757a:	960a      	str	r6, [sp, #40]	@ 0x28
 800757c:	e7e7      	b.n	800754e <_strtod_l+0x216>
 800757e:	2b10      	cmp	r3, #16
 8007580:	bfde      	ittt	le
 8007582:	9e08      	ldrle	r6, [sp, #32]
 8007584:	434e      	mulle	r6, r1
 8007586:	9608      	strle	r6, [sp, #32]
 8007588:	e7e1      	b.n	800754e <_strtod_l+0x216>
 800758a:	280f      	cmp	r0, #15
 800758c:	dceb      	bgt.n	8007566 <_strtod_l+0x22e>
 800758e:	9808      	ldr	r0, [sp, #32]
 8007590:	230a      	movs	r3, #10
 8007592:	fb03 2300 	mla	r3, r3, r0, r2
 8007596:	9308      	str	r3, [sp, #32]
 8007598:	e7e5      	b.n	8007566 <_strtod_l+0x22e>
 800759a:	4629      	mov	r1, r5
 800759c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800759e:	1c50      	adds	r0, r2, #1
 80075a0:	9019      	str	r0, [sp, #100]	@ 0x64
 80075a2:	7852      	ldrb	r2, [r2, #1]
 80075a4:	4618      	mov	r0, r3
 80075a6:	460d      	mov	r5, r1
 80075a8:	e7b1      	b.n	800750e <_strtod_l+0x1d6>
 80075aa:	f04f 0900 	mov.w	r9, #0
 80075ae:	2301      	movs	r3, #1
 80075b0:	e77d      	b.n	80074ae <_strtod_l+0x176>
 80075b2:	f04f 0c00 	mov.w	ip, #0
 80075b6:	1ca2      	adds	r2, r4, #2
 80075b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80075ba:	78a2      	ldrb	r2, [r4, #2]
 80075bc:	e785      	b.n	80074ca <_strtod_l+0x192>
 80075be:	f04f 0c01 	mov.w	ip, #1
 80075c2:	e7f8      	b.n	80075b6 <_strtod_l+0x27e>
 80075c4:	0800b170 	.word	0x0800b170
 80075c8:	0800b158 	.word	0x0800b158
 80075cc:	7ff00000 	.word	0x7ff00000
 80075d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075d2:	1c51      	adds	r1, r2, #1
 80075d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80075d6:	7852      	ldrb	r2, [r2, #1]
 80075d8:	2a30      	cmp	r2, #48	@ 0x30
 80075da:	d0f9      	beq.n	80075d0 <_strtod_l+0x298>
 80075dc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80075e0:	2908      	cmp	r1, #8
 80075e2:	f63f af78 	bhi.w	80074d6 <_strtod_l+0x19e>
 80075e6:	3a30      	subs	r2, #48	@ 0x30
 80075e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80075ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075ec:	920f      	str	r2, [sp, #60]	@ 0x3c
 80075ee:	f04f 080a 	mov.w	r8, #10
 80075f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075f4:	1c56      	adds	r6, r2, #1
 80075f6:	9619      	str	r6, [sp, #100]	@ 0x64
 80075f8:	7852      	ldrb	r2, [r2, #1]
 80075fa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80075fe:	f1be 0f09 	cmp.w	lr, #9
 8007602:	d939      	bls.n	8007678 <_strtod_l+0x340>
 8007604:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007606:	1a76      	subs	r6, r6, r1
 8007608:	2e08      	cmp	r6, #8
 800760a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800760e:	dc03      	bgt.n	8007618 <_strtod_l+0x2e0>
 8007610:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007612:	4588      	cmp	r8, r1
 8007614:	bfa8      	it	ge
 8007616:	4688      	movge	r8, r1
 8007618:	f1bc 0f00 	cmp.w	ip, #0
 800761c:	d001      	beq.n	8007622 <_strtod_l+0x2ea>
 800761e:	f1c8 0800 	rsb	r8, r8, #0
 8007622:	2d00      	cmp	r5, #0
 8007624:	d14e      	bne.n	80076c4 <_strtod_l+0x38c>
 8007626:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007628:	4308      	orrs	r0, r1
 800762a:	f47f aebe 	bne.w	80073aa <_strtod_l+0x72>
 800762e:	2b00      	cmp	r3, #0
 8007630:	f47f aed6 	bne.w	80073e0 <_strtod_l+0xa8>
 8007634:	2a69      	cmp	r2, #105	@ 0x69
 8007636:	d028      	beq.n	800768a <_strtod_l+0x352>
 8007638:	dc25      	bgt.n	8007686 <_strtod_l+0x34e>
 800763a:	2a49      	cmp	r2, #73	@ 0x49
 800763c:	d025      	beq.n	800768a <_strtod_l+0x352>
 800763e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007640:	f47f aece 	bne.w	80073e0 <_strtod_l+0xa8>
 8007644:	499b      	ldr	r1, [pc, #620]	@ (80078b4 <_strtod_l+0x57c>)
 8007646:	a819      	add	r0, sp, #100	@ 0x64
 8007648:	f002 fb8e 	bl	8009d68 <__match>
 800764c:	2800      	cmp	r0, #0
 800764e:	f43f aec7 	beq.w	80073e0 <_strtod_l+0xa8>
 8007652:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	2b28      	cmp	r3, #40	@ 0x28
 8007658:	d12e      	bne.n	80076b8 <_strtod_l+0x380>
 800765a:	4997      	ldr	r1, [pc, #604]	@ (80078b8 <_strtod_l+0x580>)
 800765c:	aa1c      	add	r2, sp, #112	@ 0x70
 800765e:	a819      	add	r0, sp, #100	@ 0x64
 8007660:	f002 fb96 	bl	8009d90 <__hexnan>
 8007664:	2805      	cmp	r0, #5
 8007666:	d127      	bne.n	80076b8 <_strtod_l+0x380>
 8007668:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800766a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800766e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007672:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007676:	e698      	b.n	80073aa <_strtod_l+0x72>
 8007678:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800767a:	fb08 2101 	mla	r1, r8, r1, r2
 800767e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007682:	920e      	str	r2, [sp, #56]	@ 0x38
 8007684:	e7b5      	b.n	80075f2 <_strtod_l+0x2ba>
 8007686:	2a6e      	cmp	r2, #110	@ 0x6e
 8007688:	e7da      	b.n	8007640 <_strtod_l+0x308>
 800768a:	498c      	ldr	r1, [pc, #560]	@ (80078bc <_strtod_l+0x584>)
 800768c:	a819      	add	r0, sp, #100	@ 0x64
 800768e:	f002 fb6b 	bl	8009d68 <__match>
 8007692:	2800      	cmp	r0, #0
 8007694:	f43f aea4 	beq.w	80073e0 <_strtod_l+0xa8>
 8007698:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800769a:	4989      	ldr	r1, [pc, #548]	@ (80078c0 <_strtod_l+0x588>)
 800769c:	3b01      	subs	r3, #1
 800769e:	a819      	add	r0, sp, #100	@ 0x64
 80076a0:	9319      	str	r3, [sp, #100]	@ 0x64
 80076a2:	f002 fb61 	bl	8009d68 <__match>
 80076a6:	b910      	cbnz	r0, 80076ae <_strtod_l+0x376>
 80076a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076aa:	3301      	adds	r3, #1
 80076ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80076ae:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80078d0 <_strtod_l+0x598>
 80076b2:	f04f 0a00 	mov.w	sl, #0
 80076b6:	e678      	b.n	80073aa <_strtod_l+0x72>
 80076b8:	4882      	ldr	r0, [pc, #520]	@ (80078c4 <_strtod_l+0x58c>)
 80076ba:	f001 fa2d 	bl	8008b18 <nan>
 80076be:	ec5b ab10 	vmov	sl, fp, d0
 80076c2:	e672      	b.n	80073aa <_strtod_l+0x72>
 80076c4:	eba8 0309 	sub.w	r3, r8, r9
 80076c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80076ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80076cc:	2f00      	cmp	r7, #0
 80076ce:	bf08      	it	eq
 80076d0:	462f      	moveq	r7, r5
 80076d2:	2d10      	cmp	r5, #16
 80076d4:	462c      	mov	r4, r5
 80076d6:	bfa8      	it	ge
 80076d8:	2410      	movge	r4, #16
 80076da:	f7f8 ff1b 	bl	8000514 <__aeabi_ui2d>
 80076de:	2d09      	cmp	r5, #9
 80076e0:	4682      	mov	sl, r0
 80076e2:	468b      	mov	fp, r1
 80076e4:	dc13      	bgt.n	800770e <_strtod_l+0x3d6>
 80076e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f43f ae5e 	beq.w	80073aa <_strtod_l+0x72>
 80076ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f0:	dd78      	ble.n	80077e4 <_strtod_l+0x4ac>
 80076f2:	2b16      	cmp	r3, #22
 80076f4:	dc5f      	bgt.n	80077b6 <_strtod_l+0x47e>
 80076f6:	4974      	ldr	r1, [pc, #464]	@ (80078c8 <_strtod_l+0x590>)
 80076f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80076fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007700:	4652      	mov	r2, sl
 8007702:	465b      	mov	r3, fp
 8007704:	f7f8 ff80 	bl	8000608 <__aeabi_dmul>
 8007708:	4682      	mov	sl, r0
 800770a:	468b      	mov	fp, r1
 800770c:	e64d      	b.n	80073aa <_strtod_l+0x72>
 800770e:	4b6e      	ldr	r3, [pc, #440]	@ (80078c8 <_strtod_l+0x590>)
 8007710:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007714:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007718:	f7f8 ff76 	bl	8000608 <__aeabi_dmul>
 800771c:	4682      	mov	sl, r0
 800771e:	9808      	ldr	r0, [sp, #32]
 8007720:	468b      	mov	fp, r1
 8007722:	f7f8 fef7 	bl	8000514 <__aeabi_ui2d>
 8007726:	4602      	mov	r2, r0
 8007728:	460b      	mov	r3, r1
 800772a:	4650      	mov	r0, sl
 800772c:	4659      	mov	r1, fp
 800772e:	f7f8 fdb5 	bl	800029c <__adddf3>
 8007732:	2d0f      	cmp	r5, #15
 8007734:	4682      	mov	sl, r0
 8007736:	468b      	mov	fp, r1
 8007738:	ddd5      	ble.n	80076e6 <_strtod_l+0x3ae>
 800773a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773c:	1b2c      	subs	r4, r5, r4
 800773e:	441c      	add	r4, r3
 8007740:	2c00      	cmp	r4, #0
 8007742:	f340 8096 	ble.w	8007872 <_strtod_l+0x53a>
 8007746:	f014 030f 	ands.w	r3, r4, #15
 800774a:	d00a      	beq.n	8007762 <_strtod_l+0x42a>
 800774c:	495e      	ldr	r1, [pc, #376]	@ (80078c8 <_strtod_l+0x590>)
 800774e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007752:	4652      	mov	r2, sl
 8007754:	465b      	mov	r3, fp
 8007756:	e9d1 0100 	ldrd	r0, r1, [r1]
 800775a:	f7f8 ff55 	bl	8000608 <__aeabi_dmul>
 800775e:	4682      	mov	sl, r0
 8007760:	468b      	mov	fp, r1
 8007762:	f034 040f 	bics.w	r4, r4, #15
 8007766:	d073      	beq.n	8007850 <_strtod_l+0x518>
 8007768:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800776c:	dd48      	ble.n	8007800 <_strtod_l+0x4c8>
 800776e:	2400      	movs	r4, #0
 8007770:	46a0      	mov	r8, r4
 8007772:	940a      	str	r4, [sp, #40]	@ 0x28
 8007774:	46a1      	mov	r9, r4
 8007776:	9a05      	ldr	r2, [sp, #20]
 8007778:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80078d0 <_strtod_l+0x598>
 800777c:	2322      	movs	r3, #34	@ 0x22
 800777e:	6013      	str	r3, [r2, #0]
 8007780:	f04f 0a00 	mov.w	sl, #0
 8007784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007786:	2b00      	cmp	r3, #0
 8007788:	f43f ae0f 	beq.w	80073aa <_strtod_l+0x72>
 800778c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800778e:	9805      	ldr	r0, [sp, #20]
 8007790:	f002 fca2 	bl	800a0d8 <_Bfree>
 8007794:	9805      	ldr	r0, [sp, #20]
 8007796:	4649      	mov	r1, r9
 8007798:	f002 fc9e 	bl	800a0d8 <_Bfree>
 800779c:	9805      	ldr	r0, [sp, #20]
 800779e:	4641      	mov	r1, r8
 80077a0:	f002 fc9a 	bl	800a0d8 <_Bfree>
 80077a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077a6:	9805      	ldr	r0, [sp, #20]
 80077a8:	f002 fc96 	bl	800a0d8 <_Bfree>
 80077ac:	9805      	ldr	r0, [sp, #20]
 80077ae:	4621      	mov	r1, r4
 80077b0:	f002 fc92 	bl	800a0d8 <_Bfree>
 80077b4:	e5f9      	b.n	80073aa <_strtod_l+0x72>
 80077b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80077bc:	4293      	cmp	r3, r2
 80077be:	dbbc      	blt.n	800773a <_strtod_l+0x402>
 80077c0:	4c41      	ldr	r4, [pc, #260]	@ (80078c8 <_strtod_l+0x590>)
 80077c2:	f1c5 050f 	rsb	r5, r5, #15
 80077c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80077ca:	4652      	mov	r2, sl
 80077cc:	465b      	mov	r3, fp
 80077ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077d2:	f7f8 ff19 	bl	8000608 <__aeabi_dmul>
 80077d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d8:	1b5d      	subs	r5, r3, r5
 80077da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80077de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80077e2:	e78f      	b.n	8007704 <_strtod_l+0x3cc>
 80077e4:	3316      	adds	r3, #22
 80077e6:	dba8      	blt.n	800773a <_strtod_l+0x402>
 80077e8:	4b37      	ldr	r3, [pc, #220]	@ (80078c8 <_strtod_l+0x590>)
 80077ea:	eba9 0808 	sub.w	r8, r9, r8
 80077ee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80077f2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80077f6:	4650      	mov	r0, sl
 80077f8:	4659      	mov	r1, fp
 80077fa:	f7f9 f82f 	bl	800085c <__aeabi_ddiv>
 80077fe:	e783      	b.n	8007708 <_strtod_l+0x3d0>
 8007800:	4b32      	ldr	r3, [pc, #200]	@ (80078cc <_strtod_l+0x594>)
 8007802:	9308      	str	r3, [sp, #32]
 8007804:	2300      	movs	r3, #0
 8007806:	1124      	asrs	r4, r4, #4
 8007808:	4650      	mov	r0, sl
 800780a:	4659      	mov	r1, fp
 800780c:	461e      	mov	r6, r3
 800780e:	2c01      	cmp	r4, #1
 8007810:	dc21      	bgt.n	8007856 <_strtod_l+0x51e>
 8007812:	b10b      	cbz	r3, 8007818 <_strtod_l+0x4e0>
 8007814:	4682      	mov	sl, r0
 8007816:	468b      	mov	fp, r1
 8007818:	492c      	ldr	r1, [pc, #176]	@ (80078cc <_strtod_l+0x594>)
 800781a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800781e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007822:	4652      	mov	r2, sl
 8007824:	465b      	mov	r3, fp
 8007826:	e9d1 0100 	ldrd	r0, r1, [r1]
 800782a:	f7f8 feed 	bl	8000608 <__aeabi_dmul>
 800782e:	4b28      	ldr	r3, [pc, #160]	@ (80078d0 <_strtod_l+0x598>)
 8007830:	460a      	mov	r2, r1
 8007832:	400b      	ands	r3, r1
 8007834:	4927      	ldr	r1, [pc, #156]	@ (80078d4 <_strtod_l+0x59c>)
 8007836:	428b      	cmp	r3, r1
 8007838:	4682      	mov	sl, r0
 800783a:	d898      	bhi.n	800776e <_strtod_l+0x436>
 800783c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007840:	428b      	cmp	r3, r1
 8007842:	bf86      	itte	hi
 8007844:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80078d8 <_strtod_l+0x5a0>
 8007848:	f04f 3aff 	movhi.w	sl, #4294967295
 800784c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007850:	2300      	movs	r3, #0
 8007852:	9308      	str	r3, [sp, #32]
 8007854:	e07a      	b.n	800794c <_strtod_l+0x614>
 8007856:	07e2      	lsls	r2, r4, #31
 8007858:	d505      	bpl.n	8007866 <_strtod_l+0x52e>
 800785a:	9b08      	ldr	r3, [sp, #32]
 800785c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007860:	f7f8 fed2 	bl	8000608 <__aeabi_dmul>
 8007864:	2301      	movs	r3, #1
 8007866:	9a08      	ldr	r2, [sp, #32]
 8007868:	3208      	adds	r2, #8
 800786a:	3601      	adds	r6, #1
 800786c:	1064      	asrs	r4, r4, #1
 800786e:	9208      	str	r2, [sp, #32]
 8007870:	e7cd      	b.n	800780e <_strtod_l+0x4d6>
 8007872:	d0ed      	beq.n	8007850 <_strtod_l+0x518>
 8007874:	4264      	negs	r4, r4
 8007876:	f014 020f 	ands.w	r2, r4, #15
 800787a:	d00a      	beq.n	8007892 <_strtod_l+0x55a>
 800787c:	4b12      	ldr	r3, [pc, #72]	@ (80078c8 <_strtod_l+0x590>)
 800787e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007882:	4650      	mov	r0, sl
 8007884:	4659      	mov	r1, fp
 8007886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788a:	f7f8 ffe7 	bl	800085c <__aeabi_ddiv>
 800788e:	4682      	mov	sl, r0
 8007890:	468b      	mov	fp, r1
 8007892:	1124      	asrs	r4, r4, #4
 8007894:	d0dc      	beq.n	8007850 <_strtod_l+0x518>
 8007896:	2c1f      	cmp	r4, #31
 8007898:	dd20      	ble.n	80078dc <_strtod_l+0x5a4>
 800789a:	2400      	movs	r4, #0
 800789c:	46a0      	mov	r8, r4
 800789e:	940a      	str	r4, [sp, #40]	@ 0x28
 80078a0:	46a1      	mov	r9, r4
 80078a2:	9a05      	ldr	r2, [sp, #20]
 80078a4:	2322      	movs	r3, #34	@ 0x22
 80078a6:	f04f 0a00 	mov.w	sl, #0
 80078aa:	f04f 0b00 	mov.w	fp, #0
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	e768      	b.n	8007784 <_strtod_l+0x44c>
 80078b2:	bf00      	nop
 80078b4:	0800b1bd 	.word	0x0800b1bd
 80078b8:	0800b15c 	.word	0x0800b15c
 80078bc:	0800b1b5 	.word	0x0800b1b5
 80078c0:	0800b1ef 	.word	0x0800b1ef
 80078c4:	0800b56c 	.word	0x0800b56c
 80078c8:	0800b368 	.word	0x0800b368
 80078cc:	0800b340 	.word	0x0800b340
 80078d0:	7ff00000 	.word	0x7ff00000
 80078d4:	7ca00000 	.word	0x7ca00000
 80078d8:	7fefffff 	.word	0x7fefffff
 80078dc:	f014 0310 	ands.w	r3, r4, #16
 80078e0:	bf18      	it	ne
 80078e2:	236a      	movne	r3, #106	@ 0x6a
 80078e4:	4ea9      	ldr	r6, [pc, #676]	@ (8007b8c <_strtod_l+0x854>)
 80078e6:	9308      	str	r3, [sp, #32]
 80078e8:	4650      	mov	r0, sl
 80078ea:	4659      	mov	r1, fp
 80078ec:	2300      	movs	r3, #0
 80078ee:	07e2      	lsls	r2, r4, #31
 80078f0:	d504      	bpl.n	80078fc <_strtod_l+0x5c4>
 80078f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80078f6:	f7f8 fe87 	bl	8000608 <__aeabi_dmul>
 80078fa:	2301      	movs	r3, #1
 80078fc:	1064      	asrs	r4, r4, #1
 80078fe:	f106 0608 	add.w	r6, r6, #8
 8007902:	d1f4      	bne.n	80078ee <_strtod_l+0x5b6>
 8007904:	b10b      	cbz	r3, 800790a <_strtod_l+0x5d2>
 8007906:	4682      	mov	sl, r0
 8007908:	468b      	mov	fp, r1
 800790a:	9b08      	ldr	r3, [sp, #32]
 800790c:	b1b3      	cbz	r3, 800793c <_strtod_l+0x604>
 800790e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007912:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007916:	2b00      	cmp	r3, #0
 8007918:	4659      	mov	r1, fp
 800791a:	dd0f      	ble.n	800793c <_strtod_l+0x604>
 800791c:	2b1f      	cmp	r3, #31
 800791e:	dd55      	ble.n	80079cc <_strtod_l+0x694>
 8007920:	2b34      	cmp	r3, #52	@ 0x34
 8007922:	bfde      	ittt	le
 8007924:	f04f 33ff 	movle.w	r3, #4294967295
 8007928:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800792c:	4093      	lslle	r3, r2
 800792e:	f04f 0a00 	mov.w	sl, #0
 8007932:	bfcc      	ite	gt
 8007934:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007938:	ea03 0b01 	andle.w	fp, r3, r1
 800793c:	2200      	movs	r2, #0
 800793e:	2300      	movs	r3, #0
 8007940:	4650      	mov	r0, sl
 8007942:	4659      	mov	r1, fp
 8007944:	f7f9 f8c8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007948:	2800      	cmp	r0, #0
 800794a:	d1a6      	bne.n	800789a <_strtod_l+0x562>
 800794c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007952:	9805      	ldr	r0, [sp, #20]
 8007954:	462b      	mov	r3, r5
 8007956:	463a      	mov	r2, r7
 8007958:	f002 fc26 	bl	800a1a8 <__s2b>
 800795c:	900a      	str	r0, [sp, #40]	@ 0x28
 800795e:	2800      	cmp	r0, #0
 8007960:	f43f af05 	beq.w	800776e <_strtod_l+0x436>
 8007964:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007966:	2a00      	cmp	r2, #0
 8007968:	eba9 0308 	sub.w	r3, r9, r8
 800796c:	bfa8      	it	ge
 800796e:	2300      	movge	r3, #0
 8007970:	9312      	str	r3, [sp, #72]	@ 0x48
 8007972:	2400      	movs	r4, #0
 8007974:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007978:	9316      	str	r3, [sp, #88]	@ 0x58
 800797a:	46a0      	mov	r8, r4
 800797c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800797e:	9805      	ldr	r0, [sp, #20]
 8007980:	6859      	ldr	r1, [r3, #4]
 8007982:	f002 fb69 	bl	800a058 <_Balloc>
 8007986:	4681      	mov	r9, r0
 8007988:	2800      	cmp	r0, #0
 800798a:	f43f aef4 	beq.w	8007776 <_strtod_l+0x43e>
 800798e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007990:	691a      	ldr	r2, [r3, #16]
 8007992:	3202      	adds	r2, #2
 8007994:	f103 010c 	add.w	r1, r3, #12
 8007998:	0092      	lsls	r2, r2, #2
 800799a:	300c      	adds	r0, #12
 800799c:	f001 f8ab 	bl	8008af6 <memcpy>
 80079a0:	ec4b ab10 	vmov	d0, sl, fp
 80079a4:	9805      	ldr	r0, [sp, #20]
 80079a6:	aa1c      	add	r2, sp, #112	@ 0x70
 80079a8:	a91b      	add	r1, sp, #108	@ 0x6c
 80079aa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80079ae:	f002 ff37 	bl	800a820 <__d2b>
 80079b2:	901a      	str	r0, [sp, #104]	@ 0x68
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f43f aede 	beq.w	8007776 <_strtod_l+0x43e>
 80079ba:	9805      	ldr	r0, [sp, #20]
 80079bc:	2101      	movs	r1, #1
 80079be:	f002 fc89 	bl	800a2d4 <__i2b>
 80079c2:	4680      	mov	r8, r0
 80079c4:	b948      	cbnz	r0, 80079da <_strtod_l+0x6a2>
 80079c6:	f04f 0800 	mov.w	r8, #0
 80079ca:	e6d4      	b.n	8007776 <_strtod_l+0x43e>
 80079cc:	f04f 32ff 	mov.w	r2, #4294967295
 80079d0:	fa02 f303 	lsl.w	r3, r2, r3
 80079d4:	ea03 0a0a 	and.w	sl, r3, sl
 80079d8:	e7b0      	b.n	800793c <_strtod_l+0x604>
 80079da:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80079dc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80079de:	2d00      	cmp	r5, #0
 80079e0:	bfab      	itete	ge
 80079e2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80079e4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80079e6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80079e8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80079ea:	bfac      	ite	ge
 80079ec:	18ef      	addge	r7, r5, r3
 80079ee:	1b5e      	sublt	r6, r3, r5
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	1aed      	subs	r5, r5, r3
 80079f4:	4415      	add	r5, r2
 80079f6:	4b66      	ldr	r3, [pc, #408]	@ (8007b90 <_strtod_l+0x858>)
 80079f8:	3d01      	subs	r5, #1
 80079fa:	429d      	cmp	r5, r3
 80079fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007a00:	da50      	bge.n	8007aa4 <_strtod_l+0x76c>
 8007a02:	1b5b      	subs	r3, r3, r5
 8007a04:	2b1f      	cmp	r3, #31
 8007a06:	eba2 0203 	sub.w	r2, r2, r3
 8007a0a:	f04f 0101 	mov.w	r1, #1
 8007a0e:	dc3d      	bgt.n	8007a8c <_strtod_l+0x754>
 8007a10:	fa01 f303 	lsl.w	r3, r1, r3
 8007a14:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a16:	2300      	movs	r3, #0
 8007a18:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a1a:	18bd      	adds	r5, r7, r2
 8007a1c:	9b08      	ldr	r3, [sp, #32]
 8007a1e:	42af      	cmp	r7, r5
 8007a20:	4416      	add	r6, r2
 8007a22:	441e      	add	r6, r3
 8007a24:	463b      	mov	r3, r7
 8007a26:	bfa8      	it	ge
 8007a28:	462b      	movge	r3, r5
 8007a2a:	42b3      	cmp	r3, r6
 8007a2c:	bfa8      	it	ge
 8007a2e:	4633      	movge	r3, r6
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bfc2      	ittt	gt
 8007a34:	1aed      	subgt	r5, r5, r3
 8007a36:	1af6      	subgt	r6, r6, r3
 8007a38:	1aff      	subgt	r7, r7, r3
 8007a3a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dd16      	ble.n	8007a6e <_strtod_l+0x736>
 8007a40:	4641      	mov	r1, r8
 8007a42:	9805      	ldr	r0, [sp, #20]
 8007a44:	461a      	mov	r2, r3
 8007a46:	f002 fd05 	bl	800a454 <__pow5mult>
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d0ba      	beq.n	80079c6 <_strtod_l+0x68e>
 8007a50:	4601      	mov	r1, r0
 8007a52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007a54:	9805      	ldr	r0, [sp, #20]
 8007a56:	f002 fc53 	bl	800a300 <__multiply>
 8007a5a:	900e      	str	r0, [sp, #56]	@ 0x38
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	f43f ae8a 	beq.w	8007776 <_strtod_l+0x43e>
 8007a62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a64:	9805      	ldr	r0, [sp, #20]
 8007a66:	f002 fb37 	bl	800a0d8 <_Bfree>
 8007a6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a6e:	2d00      	cmp	r5, #0
 8007a70:	dc1d      	bgt.n	8007aae <_strtod_l+0x776>
 8007a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	dd23      	ble.n	8007ac0 <_strtod_l+0x788>
 8007a78:	4649      	mov	r1, r9
 8007a7a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007a7c:	9805      	ldr	r0, [sp, #20]
 8007a7e:	f002 fce9 	bl	800a454 <__pow5mult>
 8007a82:	4681      	mov	r9, r0
 8007a84:	b9e0      	cbnz	r0, 8007ac0 <_strtod_l+0x788>
 8007a86:	f04f 0900 	mov.w	r9, #0
 8007a8a:	e674      	b.n	8007776 <_strtod_l+0x43e>
 8007a8c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007a90:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007a94:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007a98:	35e2      	adds	r5, #226	@ 0xe2
 8007a9a:	fa01 f305 	lsl.w	r3, r1, r5
 8007a9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007aa0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007aa2:	e7ba      	b.n	8007a1a <_strtod_l+0x6e2>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007aac:	e7b5      	b.n	8007a1a <_strtod_l+0x6e2>
 8007aae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ab0:	9805      	ldr	r0, [sp, #20]
 8007ab2:	462a      	mov	r2, r5
 8007ab4:	f002 fd28 	bl	800a508 <__lshift>
 8007ab8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007aba:	2800      	cmp	r0, #0
 8007abc:	d1d9      	bne.n	8007a72 <_strtod_l+0x73a>
 8007abe:	e65a      	b.n	8007776 <_strtod_l+0x43e>
 8007ac0:	2e00      	cmp	r6, #0
 8007ac2:	dd07      	ble.n	8007ad4 <_strtod_l+0x79c>
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	9805      	ldr	r0, [sp, #20]
 8007ac8:	4632      	mov	r2, r6
 8007aca:	f002 fd1d 	bl	800a508 <__lshift>
 8007ace:	4681      	mov	r9, r0
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	d0d8      	beq.n	8007a86 <_strtod_l+0x74e>
 8007ad4:	2f00      	cmp	r7, #0
 8007ad6:	dd08      	ble.n	8007aea <_strtod_l+0x7b2>
 8007ad8:	4641      	mov	r1, r8
 8007ada:	9805      	ldr	r0, [sp, #20]
 8007adc:	463a      	mov	r2, r7
 8007ade:	f002 fd13 	bl	800a508 <__lshift>
 8007ae2:	4680      	mov	r8, r0
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	f43f ae46 	beq.w	8007776 <_strtod_l+0x43e>
 8007aea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007aec:	9805      	ldr	r0, [sp, #20]
 8007aee:	464a      	mov	r2, r9
 8007af0:	f002 fd92 	bl	800a618 <__mdiff>
 8007af4:	4604      	mov	r4, r0
 8007af6:	2800      	cmp	r0, #0
 8007af8:	f43f ae3d 	beq.w	8007776 <_strtod_l+0x43e>
 8007afc:	68c3      	ldr	r3, [r0, #12]
 8007afe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b00:	2300      	movs	r3, #0
 8007b02:	60c3      	str	r3, [r0, #12]
 8007b04:	4641      	mov	r1, r8
 8007b06:	f002 fd6b 	bl	800a5e0 <__mcmp>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	da46      	bge.n	8007b9c <_strtod_l+0x864>
 8007b0e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b10:	ea53 030a 	orrs.w	r3, r3, sl
 8007b14:	d16c      	bne.n	8007bf0 <_strtod_l+0x8b8>
 8007b16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d168      	bne.n	8007bf0 <_strtod_l+0x8b8>
 8007b1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b22:	0d1b      	lsrs	r3, r3, #20
 8007b24:	051b      	lsls	r3, r3, #20
 8007b26:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b2a:	d961      	bls.n	8007bf0 <_strtod_l+0x8b8>
 8007b2c:	6963      	ldr	r3, [r4, #20]
 8007b2e:	b913      	cbnz	r3, 8007b36 <_strtod_l+0x7fe>
 8007b30:	6923      	ldr	r3, [r4, #16]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	dd5c      	ble.n	8007bf0 <_strtod_l+0x8b8>
 8007b36:	4621      	mov	r1, r4
 8007b38:	2201      	movs	r2, #1
 8007b3a:	9805      	ldr	r0, [sp, #20]
 8007b3c:	f002 fce4 	bl	800a508 <__lshift>
 8007b40:	4641      	mov	r1, r8
 8007b42:	4604      	mov	r4, r0
 8007b44:	f002 fd4c 	bl	800a5e0 <__mcmp>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	dd51      	ble.n	8007bf0 <_strtod_l+0x8b8>
 8007b4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b50:	9a08      	ldr	r2, [sp, #32]
 8007b52:	0d1b      	lsrs	r3, r3, #20
 8007b54:	051b      	lsls	r3, r3, #20
 8007b56:	2a00      	cmp	r2, #0
 8007b58:	d06b      	beq.n	8007c32 <_strtod_l+0x8fa>
 8007b5a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b5e:	d868      	bhi.n	8007c32 <_strtod_l+0x8fa>
 8007b60:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007b64:	f67f ae9d 	bls.w	80078a2 <_strtod_l+0x56a>
 8007b68:	4b0a      	ldr	r3, [pc, #40]	@ (8007b94 <_strtod_l+0x85c>)
 8007b6a:	4650      	mov	r0, sl
 8007b6c:	4659      	mov	r1, fp
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f7f8 fd4a 	bl	8000608 <__aeabi_dmul>
 8007b74:	4b08      	ldr	r3, [pc, #32]	@ (8007b98 <_strtod_l+0x860>)
 8007b76:	400b      	ands	r3, r1
 8007b78:	4682      	mov	sl, r0
 8007b7a:	468b      	mov	fp, r1
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f47f ae05 	bne.w	800778c <_strtod_l+0x454>
 8007b82:	9a05      	ldr	r2, [sp, #20]
 8007b84:	2322      	movs	r3, #34	@ 0x22
 8007b86:	6013      	str	r3, [r2, #0]
 8007b88:	e600      	b.n	800778c <_strtod_l+0x454>
 8007b8a:	bf00      	nop
 8007b8c:	0800b188 	.word	0x0800b188
 8007b90:	fffffc02 	.word	0xfffffc02
 8007b94:	39500000 	.word	0x39500000
 8007b98:	7ff00000 	.word	0x7ff00000
 8007b9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007ba0:	d165      	bne.n	8007c6e <_strtod_l+0x936>
 8007ba2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007ba4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ba8:	b35a      	cbz	r2, 8007c02 <_strtod_l+0x8ca>
 8007baa:	4a9f      	ldr	r2, [pc, #636]	@ (8007e28 <_strtod_l+0xaf0>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d12b      	bne.n	8007c08 <_strtod_l+0x8d0>
 8007bb0:	9b08      	ldr	r3, [sp, #32]
 8007bb2:	4651      	mov	r1, sl
 8007bb4:	b303      	cbz	r3, 8007bf8 <_strtod_l+0x8c0>
 8007bb6:	4b9d      	ldr	r3, [pc, #628]	@ (8007e2c <_strtod_l+0xaf4>)
 8007bb8:	465a      	mov	r2, fp
 8007bba:	4013      	ands	r3, r2
 8007bbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc4:	d81b      	bhi.n	8007bfe <_strtod_l+0x8c6>
 8007bc6:	0d1b      	lsrs	r3, r3, #20
 8007bc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd0:	4299      	cmp	r1, r3
 8007bd2:	d119      	bne.n	8007c08 <_strtod_l+0x8d0>
 8007bd4:	4b96      	ldr	r3, [pc, #600]	@ (8007e30 <_strtod_l+0xaf8>)
 8007bd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d102      	bne.n	8007be2 <_strtod_l+0x8aa>
 8007bdc:	3101      	adds	r1, #1
 8007bde:	f43f adca 	beq.w	8007776 <_strtod_l+0x43e>
 8007be2:	4b92      	ldr	r3, [pc, #584]	@ (8007e2c <_strtod_l+0xaf4>)
 8007be4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007be6:	401a      	ands	r2, r3
 8007be8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007bec:	f04f 0a00 	mov.w	sl, #0
 8007bf0:	9b08      	ldr	r3, [sp, #32]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1b8      	bne.n	8007b68 <_strtod_l+0x830>
 8007bf6:	e5c9      	b.n	800778c <_strtod_l+0x454>
 8007bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bfc:	e7e8      	b.n	8007bd0 <_strtod_l+0x898>
 8007bfe:	4613      	mov	r3, r2
 8007c00:	e7e6      	b.n	8007bd0 <_strtod_l+0x898>
 8007c02:	ea53 030a 	orrs.w	r3, r3, sl
 8007c06:	d0a1      	beq.n	8007b4c <_strtod_l+0x814>
 8007c08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c0a:	b1db      	cbz	r3, 8007c44 <_strtod_l+0x90c>
 8007c0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c0e:	4213      	tst	r3, r2
 8007c10:	d0ee      	beq.n	8007bf0 <_strtod_l+0x8b8>
 8007c12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c14:	9a08      	ldr	r2, [sp, #32]
 8007c16:	4650      	mov	r0, sl
 8007c18:	4659      	mov	r1, fp
 8007c1a:	b1bb      	cbz	r3, 8007c4c <_strtod_l+0x914>
 8007c1c:	f7ff fb6e 	bl	80072fc <sulp>
 8007c20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c24:	ec53 2b10 	vmov	r2, r3, d0
 8007c28:	f7f8 fb38 	bl	800029c <__adddf3>
 8007c2c:	4682      	mov	sl, r0
 8007c2e:	468b      	mov	fp, r1
 8007c30:	e7de      	b.n	8007bf0 <_strtod_l+0x8b8>
 8007c32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007c36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c3e:	f04f 3aff 	mov.w	sl, #4294967295
 8007c42:	e7d5      	b.n	8007bf0 <_strtod_l+0x8b8>
 8007c44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007c46:	ea13 0f0a 	tst.w	r3, sl
 8007c4a:	e7e1      	b.n	8007c10 <_strtod_l+0x8d8>
 8007c4c:	f7ff fb56 	bl	80072fc <sulp>
 8007c50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c54:	ec53 2b10 	vmov	r2, r3, d0
 8007c58:	f7f8 fb1e 	bl	8000298 <__aeabi_dsub>
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	2300      	movs	r3, #0
 8007c60:	4682      	mov	sl, r0
 8007c62:	468b      	mov	fp, r1
 8007c64:	f7f8 ff38 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	d0c1      	beq.n	8007bf0 <_strtod_l+0x8b8>
 8007c6c:	e619      	b.n	80078a2 <_strtod_l+0x56a>
 8007c6e:	4641      	mov	r1, r8
 8007c70:	4620      	mov	r0, r4
 8007c72:	f002 fe2d 	bl	800a8d0 <__ratio>
 8007c76:	ec57 6b10 	vmov	r6, r7, d0
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007c80:	4630      	mov	r0, r6
 8007c82:	4639      	mov	r1, r7
 8007c84:	f7f8 ff3c 	bl	8000b00 <__aeabi_dcmple>
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	d06f      	beq.n	8007d6c <_strtod_l+0xa34>
 8007c8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d17a      	bne.n	8007d88 <_strtod_l+0xa50>
 8007c92:	f1ba 0f00 	cmp.w	sl, #0
 8007c96:	d158      	bne.n	8007d4a <_strtod_l+0xa12>
 8007c98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d15a      	bne.n	8007d58 <_strtod_l+0xa20>
 8007ca2:	4b64      	ldr	r3, [pc, #400]	@ (8007e34 <_strtod_l+0xafc>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	4639      	mov	r1, r7
 8007caa:	f7f8 ff1f 	bl	8000aec <__aeabi_dcmplt>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d159      	bne.n	8007d66 <_strtod_l+0xa2e>
 8007cb2:	4630      	mov	r0, r6
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	4b60      	ldr	r3, [pc, #384]	@ (8007e38 <_strtod_l+0xb00>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f7f8 fca5 	bl	8000608 <__aeabi_dmul>
 8007cbe:	4606      	mov	r6, r0
 8007cc0:	460f      	mov	r7, r1
 8007cc2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007cc6:	9606      	str	r6, [sp, #24]
 8007cc8:	9307      	str	r3, [sp, #28]
 8007cca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cce:	4d57      	ldr	r5, [pc, #348]	@ (8007e2c <_strtod_l+0xaf4>)
 8007cd0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007cd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cd6:	401d      	ands	r5, r3
 8007cd8:	4b58      	ldr	r3, [pc, #352]	@ (8007e3c <_strtod_l+0xb04>)
 8007cda:	429d      	cmp	r5, r3
 8007cdc:	f040 80b2 	bne.w	8007e44 <_strtod_l+0xb0c>
 8007ce0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ce2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007ce6:	ec4b ab10 	vmov	d0, sl, fp
 8007cea:	f002 fd29 	bl	800a740 <__ulp>
 8007cee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cf2:	ec51 0b10 	vmov	r0, r1, d0
 8007cf6:	f7f8 fc87 	bl	8000608 <__aeabi_dmul>
 8007cfa:	4652      	mov	r2, sl
 8007cfc:	465b      	mov	r3, fp
 8007cfe:	f7f8 facd 	bl	800029c <__adddf3>
 8007d02:	460b      	mov	r3, r1
 8007d04:	4949      	ldr	r1, [pc, #292]	@ (8007e2c <_strtod_l+0xaf4>)
 8007d06:	4a4e      	ldr	r2, [pc, #312]	@ (8007e40 <_strtod_l+0xb08>)
 8007d08:	4019      	ands	r1, r3
 8007d0a:	4291      	cmp	r1, r2
 8007d0c:	4682      	mov	sl, r0
 8007d0e:	d942      	bls.n	8007d96 <_strtod_l+0xa5e>
 8007d10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d12:	4b47      	ldr	r3, [pc, #284]	@ (8007e30 <_strtod_l+0xaf8>)
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d103      	bne.n	8007d20 <_strtod_l+0x9e8>
 8007d18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	f43f ad2b 	beq.w	8007776 <_strtod_l+0x43e>
 8007d20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007e30 <_strtod_l+0xaf8>
 8007d24:	f04f 3aff 	mov.w	sl, #4294967295
 8007d28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d2a:	9805      	ldr	r0, [sp, #20]
 8007d2c:	f002 f9d4 	bl	800a0d8 <_Bfree>
 8007d30:	9805      	ldr	r0, [sp, #20]
 8007d32:	4649      	mov	r1, r9
 8007d34:	f002 f9d0 	bl	800a0d8 <_Bfree>
 8007d38:	9805      	ldr	r0, [sp, #20]
 8007d3a:	4641      	mov	r1, r8
 8007d3c:	f002 f9cc 	bl	800a0d8 <_Bfree>
 8007d40:	9805      	ldr	r0, [sp, #20]
 8007d42:	4621      	mov	r1, r4
 8007d44:	f002 f9c8 	bl	800a0d8 <_Bfree>
 8007d48:	e618      	b.n	800797c <_strtod_l+0x644>
 8007d4a:	f1ba 0f01 	cmp.w	sl, #1
 8007d4e:	d103      	bne.n	8007d58 <_strtod_l+0xa20>
 8007d50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f43f ada5 	beq.w	80078a2 <_strtod_l+0x56a>
 8007d58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007e08 <_strtod_l+0xad0>
 8007d5c:	4f35      	ldr	r7, [pc, #212]	@ (8007e34 <_strtod_l+0xafc>)
 8007d5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007d62:	2600      	movs	r6, #0
 8007d64:	e7b1      	b.n	8007cca <_strtod_l+0x992>
 8007d66:	4f34      	ldr	r7, [pc, #208]	@ (8007e38 <_strtod_l+0xb00>)
 8007d68:	2600      	movs	r6, #0
 8007d6a:	e7aa      	b.n	8007cc2 <_strtod_l+0x98a>
 8007d6c:	4b32      	ldr	r3, [pc, #200]	@ (8007e38 <_strtod_l+0xb00>)
 8007d6e:	4630      	mov	r0, r6
 8007d70:	4639      	mov	r1, r7
 8007d72:	2200      	movs	r2, #0
 8007d74:	f7f8 fc48 	bl	8000608 <__aeabi_dmul>
 8007d78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	460f      	mov	r7, r1
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d09f      	beq.n	8007cc2 <_strtod_l+0x98a>
 8007d82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007d86:	e7a0      	b.n	8007cca <_strtod_l+0x992>
 8007d88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007e10 <_strtod_l+0xad8>
 8007d8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007d90:	ec57 6b17 	vmov	r6, r7, d7
 8007d94:	e799      	b.n	8007cca <_strtod_l+0x992>
 8007d96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007d9a:	9b08      	ldr	r3, [sp, #32]
 8007d9c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1c1      	bne.n	8007d28 <_strtod_l+0x9f0>
 8007da4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007da8:	0d1b      	lsrs	r3, r3, #20
 8007daa:	051b      	lsls	r3, r3, #20
 8007dac:	429d      	cmp	r5, r3
 8007dae:	d1bb      	bne.n	8007d28 <_strtod_l+0x9f0>
 8007db0:	4630      	mov	r0, r6
 8007db2:	4639      	mov	r1, r7
 8007db4:	f7f8 ff88 	bl	8000cc8 <__aeabi_d2lz>
 8007db8:	f7f8 fbf8 	bl	80005ac <__aeabi_l2d>
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	460b      	mov	r3, r1
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	4639      	mov	r1, r7
 8007dc4:	f7f8 fa68 	bl	8000298 <__aeabi_dsub>
 8007dc8:	460b      	mov	r3, r1
 8007dca:	4602      	mov	r2, r0
 8007dcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007dd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007dd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dd6:	ea46 060a 	orr.w	r6, r6, sl
 8007dda:	431e      	orrs	r6, r3
 8007ddc:	d06f      	beq.n	8007ebe <_strtod_l+0xb86>
 8007dde:	a30e      	add	r3, pc, #56	@ (adr r3, 8007e18 <_strtod_l+0xae0>)
 8007de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de4:	f7f8 fe82 	bl	8000aec <__aeabi_dcmplt>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f47f accf 	bne.w	800778c <_strtod_l+0x454>
 8007dee:	a30c      	add	r3, pc, #48	@ (adr r3, 8007e20 <_strtod_l+0xae8>)
 8007df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007df8:	f7f8 fe96 	bl	8000b28 <__aeabi_dcmpgt>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d093      	beq.n	8007d28 <_strtod_l+0x9f0>
 8007e00:	e4c4      	b.n	800778c <_strtod_l+0x454>
 8007e02:	bf00      	nop
 8007e04:	f3af 8000 	nop.w
 8007e08:	00000000 	.word	0x00000000
 8007e0c:	bff00000 	.word	0xbff00000
 8007e10:	00000000 	.word	0x00000000
 8007e14:	3ff00000 	.word	0x3ff00000
 8007e18:	94a03595 	.word	0x94a03595
 8007e1c:	3fdfffff 	.word	0x3fdfffff
 8007e20:	35afe535 	.word	0x35afe535
 8007e24:	3fe00000 	.word	0x3fe00000
 8007e28:	000fffff 	.word	0x000fffff
 8007e2c:	7ff00000 	.word	0x7ff00000
 8007e30:	7fefffff 	.word	0x7fefffff
 8007e34:	3ff00000 	.word	0x3ff00000
 8007e38:	3fe00000 	.word	0x3fe00000
 8007e3c:	7fe00000 	.word	0x7fe00000
 8007e40:	7c9fffff 	.word	0x7c9fffff
 8007e44:	9b08      	ldr	r3, [sp, #32]
 8007e46:	b323      	cbz	r3, 8007e92 <_strtod_l+0xb5a>
 8007e48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007e4c:	d821      	bhi.n	8007e92 <_strtod_l+0xb5a>
 8007e4e:	a328      	add	r3, pc, #160	@ (adr r3, 8007ef0 <_strtod_l+0xbb8>)
 8007e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e54:	4630      	mov	r0, r6
 8007e56:	4639      	mov	r1, r7
 8007e58:	f7f8 fe52 	bl	8000b00 <__aeabi_dcmple>
 8007e5c:	b1a0      	cbz	r0, 8007e88 <_strtod_l+0xb50>
 8007e5e:	4639      	mov	r1, r7
 8007e60:	4630      	mov	r0, r6
 8007e62:	f7f8 fea9 	bl	8000bb8 <__aeabi_d2uiz>
 8007e66:	2801      	cmp	r0, #1
 8007e68:	bf38      	it	cc
 8007e6a:	2001      	movcc	r0, #1
 8007e6c:	f7f8 fb52 	bl	8000514 <__aeabi_ui2d>
 8007e70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e72:	4606      	mov	r6, r0
 8007e74:	460f      	mov	r7, r1
 8007e76:	b9fb      	cbnz	r3, 8007eb8 <_strtod_l+0xb80>
 8007e78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007e7c:	9014      	str	r0, [sp, #80]	@ 0x50
 8007e7e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007e80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007e84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007e88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007e8e:	1b5b      	subs	r3, r3, r5
 8007e90:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007e96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007e9a:	f002 fc51 	bl	800a740 <__ulp>
 8007e9e:	4650      	mov	r0, sl
 8007ea0:	ec53 2b10 	vmov	r2, r3, d0
 8007ea4:	4659      	mov	r1, fp
 8007ea6:	f7f8 fbaf 	bl	8000608 <__aeabi_dmul>
 8007eaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007eae:	f7f8 f9f5 	bl	800029c <__adddf3>
 8007eb2:	4682      	mov	sl, r0
 8007eb4:	468b      	mov	fp, r1
 8007eb6:	e770      	b.n	8007d9a <_strtod_l+0xa62>
 8007eb8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007ebc:	e7e0      	b.n	8007e80 <_strtod_l+0xb48>
 8007ebe:	a30e      	add	r3, pc, #56	@ (adr r3, 8007ef8 <_strtod_l+0xbc0>)
 8007ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec4:	f7f8 fe12 	bl	8000aec <__aeabi_dcmplt>
 8007ec8:	e798      	b.n	8007dfc <_strtod_l+0xac4>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ece:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007ed0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	f7ff ba6d 	b.w	80073b2 <_strtod_l+0x7a>
 8007ed8:	2a65      	cmp	r2, #101	@ 0x65
 8007eda:	f43f ab66 	beq.w	80075aa <_strtod_l+0x272>
 8007ede:	2a45      	cmp	r2, #69	@ 0x45
 8007ee0:	f43f ab63 	beq.w	80075aa <_strtod_l+0x272>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f7ff bb9e 	b.w	8007626 <_strtod_l+0x2ee>
 8007eea:	bf00      	nop
 8007eec:	f3af 8000 	nop.w
 8007ef0:	ffc00000 	.word	0xffc00000
 8007ef4:	41dfffff 	.word	0x41dfffff
 8007ef8:	94a03595 	.word	0x94a03595
 8007efc:	3fcfffff 	.word	0x3fcfffff

08007f00 <strtod>:
 8007f00:	460a      	mov	r2, r1
 8007f02:	4601      	mov	r1, r0
 8007f04:	4802      	ldr	r0, [pc, #8]	@ (8007f10 <strtod+0x10>)
 8007f06:	4b03      	ldr	r3, [pc, #12]	@ (8007f14 <strtod+0x14>)
 8007f08:	6800      	ldr	r0, [r0, #0]
 8007f0a:	f7ff ba15 	b.w	8007338 <_strtod_l>
 8007f0e:	bf00      	nop
 8007f10:	200001a4 	.word	0x200001a4
 8007f14:	20000038 	.word	0x20000038

08007f18 <__cvt>:
 8007f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f1c:	ec57 6b10 	vmov	r6, r7, d0
 8007f20:	2f00      	cmp	r7, #0
 8007f22:	460c      	mov	r4, r1
 8007f24:	4619      	mov	r1, r3
 8007f26:	463b      	mov	r3, r7
 8007f28:	bfbb      	ittet	lt
 8007f2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007f2e:	461f      	movlt	r7, r3
 8007f30:	2300      	movge	r3, #0
 8007f32:	232d      	movlt	r3, #45	@ 0x2d
 8007f34:	700b      	strb	r3, [r1, #0]
 8007f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007f3c:	4691      	mov	r9, r2
 8007f3e:	f023 0820 	bic.w	r8, r3, #32
 8007f42:	bfbc      	itt	lt
 8007f44:	4632      	movlt	r2, r6
 8007f46:	4616      	movlt	r6, r2
 8007f48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f4c:	d005      	beq.n	8007f5a <__cvt+0x42>
 8007f4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f52:	d100      	bne.n	8007f56 <__cvt+0x3e>
 8007f54:	3401      	adds	r4, #1
 8007f56:	2102      	movs	r1, #2
 8007f58:	e000      	b.n	8007f5c <__cvt+0x44>
 8007f5a:	2103      	movs	r1, #3
 8007f5c:	ab03      	add	r3, sp, #12
 8007f5e:	9301      	str	r3, [sp, #4]
 8007f60:	ab02      	add	r3, sp, #8
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	ec47 6b10 	vmov	d0, r6, r7
 8007f68:	4653      	mov	r3, sl
 8007f6a:	4622      	mov	r2, r4
 8007f6c:	f000 fe64 	bl	8008c38 <_dtoa_r>
 8007f70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007f74:	4605      	mov	r5, r0
 8007f76:	d119      	bne.n	8007fac <__cvt+0x94>
 8007f78:	f019 0f01 	tst.w	r9, #1
 8007f7c:	d00e      	beq.n	8007f9c <__cvt+0x84>
 8007f7e:	eb00 0904 	add.w	r9, r0, r4
 8007f82:	2200      	movs	r2, #0
 8007f84:	2300      	movs	r3, #0
 8007f86:	4630      	mov	r0, r6
 8007f88:	4639      	mov	r1, r7
 8007f8a:	f7f8 fda5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f8e:	b108      	cbz	r0, 8007f94 <__cvt+0x7c>
 8007f90:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f94:	2230      	movs	r2, #48	@ 0x30
 8007f96:	9b03      	ldr	r3, [sp, #12]
 8007f98:	454b      	cmp	r3, r9
 8007f9a:	d31e      	bcc.n	8007fda <__cvt+0xc2>
 8007f9c:	9b03      	ldr	r3, [sp, #12]
 8007f9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fa0:	1b5b      	subs	r3, r3, r5
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	6013      	str	r3, [r2, #0]
 8007fa6:	b004      	add	sp, #16
 8007fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fb0:	eb00 0904 	add.w	r9, r0, r4
 8007fb4:	d1e5      	bne.n	8007f82 <__cvt+0x6a>
 8007fb6:	7803      	ldrb	r3, [r0, #0]
 8007fb8:	2b30      	cmp	r3, #48	@ 0x30
 8007fba:	d10a      	bne.n	8007fd2 <__cvt+0xba>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	f7f8 fd88 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fc8:	b918      	cbnz	r0, 8007fd2 <__cvt+0xba>
 8007fca:	f1c4 0401 	rsb	r4, r4, #1
 8007fce:	f8ca 4000 	str.w	r4, [sl]
 8007fd2:	f8da 3000 	ldr.w	r3, [sl]
 8007fd6:	4499      	add	r9, r3
 8007fd8:	e7d3      	b.n	8007f82 <__cvt+0x6a>
 8007fda:	1c59      	adds	r1, r3, #1
 8007fdc:	9103      	str	r1, [sp, #12]
 8007fde:	701a      	strb	r2, [r3, #0]
 8007fe0:	e7d9      	b.n	8007f96 <__cvt+0x7e>

08007fe2 <__exponent>:
 8007fe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fe4:	2900      	cmp	r1, #0
 8007fe6:	bfba      	itte	lt
 8007fe8:	4249      	neglt	r1, r1
 8007fea:	232d      	movlt	r3, #45	@ 0x2d
 8007fec:	232b      	movge	r3, #43	@ 0x2b
 8007fee:	2909      	cmp	r1, #9
 8007ff0:	7002      	strb	r2, [r0, #0]
 8007ff2:	7043      	strb	r3, [r0, #1]
 8007ff4:	dd29      	ble.n	800804a <__exponent+0x68>
 8007ff6:	f10d 0307 	add.w	r3, sp, #7
 8007ffa:	461d      	mov	r5, r3
 8007ffc:	270a      	movs	r7, #10
 8007ffe:	461a      	mov	r2, r3
 8008000:	fbb1 f6f7 	udiv	r6, r1, r7
 8008004:	fb07 1416 	mls	r4, r7, r6, r1
 8008008:	3430      	adds	r4, #48	@ 0x30
 800800a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800800e:	460c      	mov	r4, r1
 8008010:	2c63      	cmp	r4, #99	@ 0x63
 8008012:	f103 33ff 	add.w	r3, r3, #4294967295
 8008016:	4631      	mov	r1, r6
 8008018:	dcf1      	bgt.n	8007ffe <__exponent+0x1c>
 800801a:	3130      	adds	r1, #48	@ 0x30
 800801c:	1e94      	subs	r4, r2, #2
 800801e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008022:	1c41      	adds	r1, r0, #1
 8008024:	4623      	mov	r3, r4
 8008026:	42ab      	cmp	r3, r5
 8008028:	d30a      	bcc.n	8008040 <__exponent+0x5e>
 800802a:	f10d 0309 	add.w	r3, sp, #9
 800802e:	1a9b      	subs	r3, r3, r2
 8008030:	42ac      	cmp	r4, r5
 8008032:	bf88      	it	hi
 8008034:	2300      	movhi	r3, #0
 8008036:	3302      	adds	r3, #2
 8008038:	4403      	add	r3, r0
 800803a:	1a18      	subs	r0, r3, r0
 800803c:	b003      	add	sp, #12
 800803e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008040:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008044:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008048:	e7ed      	b.n	8008026 <__exponent+0x44>
 800804a:	2330      	movs	r3, #48	@ 0x30
 800804c:	3130      	adds	r1, #48	@ 0x30
 800804e:	7083      	strb	r3, [r0, #2]
 8008050:	70c1      	strb	r1, [r0, #3]
 8008052:	1d03      	adds	r3, r0, #4
 8008054:	e7f1      	b.n	800803a <__exponent+0x58>
	...

08008058 <_printf_float>:
 8008058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805c:	b08d      	sub	sp, #52	@ 0x34
 800805e:	460c      	mov	r4, r1
 8008060:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008064:	4616      	mov	r6, r2
 8008066:	461f      	mov	r7, r3
 8008068:	4605      	mov	r5, r0
 800806a:	f000 fccd 	bl	8008a08 <_localeconv_r>
 800806e:	6803      	ldr	r3, [r0, #0]
 8008070:	9304      	str	r3, [sp, #16]
 8008072:	4618      	mov	r0, r3
 8008074:	f7f8 f904 	bl	8000280 <strlen>
 8008078:	2300      	movs	r3, #0
 800807a:	930a      	str	r3, [sp, #40]	@ 0x28
 800807c:	f8d8 3000 	ldr.w	r3, [r8]
 8008080:	9005      	str	r0, [sp, #20]
 8008082:	3307      	adds	r3, #7
 8008084:	f023 0307 	bic.w	r3, r3, #7
 8008088:	f103 0208 	add.w	r2, r3, #8
 800808c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008090:	f8d4 b000 	ldr.w	fp, [r4]
 8008094:	f8c8 2000 	str.w	r2, [r8]
 8008098:	e9d3 8900 	ldrd	r8, r9, [r3]
 800809c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80080a0:	9307      	str	r3, [sp, #28]
 80080a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80080a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80080aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008320 <_printf_float+0x2c8>)
 80080b0:	f04f 32ff 	mov.w	r2, #4294967295
 80080b4:	f7f8 fd42 	bl	8000b3c <__aeabi_dcmpun>
 80080b8:	bb70      	cbnz	r0, 8008118 <_printf_float+0xc0>
 80080ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080be:	4b98      	ldr	r3, [pc, #608]	@ (8008320 <_printf_float+0x2c8>)
 80080c0:	f04f 32ff 	mov.w	r2, #4294967295
 80080c4:	f7f8 fd1c 	bl	8000b00 <__aeabi_dcmple>
 80080c8:	bb30      	cbnz	r0, 8008118 <_printf_float+0xc0>
 80080ca:	2200      	movs	r2, #0
 80080cc:	2300      	movs	r3, #0
 80080ce:	4640      	mov	r0, r8
 80080d0:	4649      	mov	r1, r9
 80080d2:	f7f8 fd0b 	bl	8000aec <__aeabi_dcmplt>
 80080d6:	b110      	cbz	r0, 80080de <_printf_float+0x86>
 80080d8:	232d      	movs	r3, #45	@ 0x2d
 80080da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080de:	4a91      	ldr	r2, [pc, #580]	@ (8008324 <_printf_float+0x2cc>)
 80080e0:	4b91      	ldr	r3, [pc, #580]	@ (8008328 <_printf_float+0x2d0>)
 80080e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80080e6:	bf94      	ite	ls
 80080e8:	4690      	movls	r8, r2
 80080ea:	4698      	movhi	r8, r3
 80080ec:	2303      	movs	r3, #3
 80080ee:	6123      	str	r3, [r4, #16]
 80080f0:	f02b 0304 	bic.w	r3, fp, #4
 80080f4:	6023      	str	r3, [r4, #0]
 80080f6:	f04f 0900 	mov.w	r9, #0
 80080fa:	9700      	str	r7, [sp, #0]
 80080fc:	4633      	mov	r3, r6
 80080fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008100:	4621      	mov	r1, r4
 8008102:	4628      	mov	r0, r5
 8008104:	f000 f9d2 	bl	80084ac <_printf_common>
 8008108:	3001      	adds	r0, #1
 800810a:	f040 808d 	bne.w	8008228 <_printf_float+0x1d0>
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	b00d      	add	sp, #52	@ 0x34
 8008114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008118:	4642      	mov	r2, r8
 800811a:	464b      	mov	r3, r9
 800811c:	4640      	mov	r0, r8
 800811e:	4649      	mov	r1, r9
 8008120:	f7f8 fd0c 	bl	8000b3c <__aeabi_dcmpun>
 8008124:	b140      	cbz	r0, 8008138 <_printf_float+0xe0>
 8008126:	464b      	mov	r3, r9
 8008128:	2b00      	cmp	r3, #0
 800812a:	bfbc      	itt	lt
 800812c:	232d      	movlt	r3, #45	@ 0x2d
 800812e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008132:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <_printf_float+0x2d4>)
 8008134:	4b7e      	ldr	r3, [pc, #504]	@ (8008330 <_printf_float+0x2d8>)
 8008136:	e7d4      	b.n	80080e2 <_printf_float+0x8a>
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800813e:	9206      	str	r2, [sp, #24]
 8008140:	1c5a      	adds	r2, r3, #1
 8008142:	d13b      	bne.n	80081bc <_printf_float+0x164>
 8008144:	2306      	movs	r3, #6
 8008146:	6063      	str	r3, [r4, #4]
 8008148:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800814c:	2300      	movs	r3, #0
 800814e:	6022      	str	r2, [r4, #0]
 8008150:	9303      	str	r3, [sp, #12]
 8008152:	ab0a      	add	r3, sp, #40	@ 0x28
 8008154:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008158:	ab09      	add	r3, sp, #36	@ 0x24
 800815a:	9300      	str	r3, [sp, #0]
 800815c:	6861      	ldr	r1, [r4, #4]
 800815e:	ec49 8b10 	vmov	d0, r8, r9
 8008162:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008166:	4628      	mov	r0, r5
 8008168:	f7ff fed6 	bl	8007f18 <__cvt>
 800816c:	9b06      	ldr	r3, [sp, #24]
 800816e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008170:	2b47      	cmp	r3, #71	@ 0x47
 8008172:	4680      	mov	r8, r0
 8008174:	d129      	bne.n	80081ca <_printf_float+0x172>
 8008176:	1cc8      	adds	r0, r1, #3
 8008178:	db02      	blt.n	8008180 <_printf_float+0x128>
 800817a:	6863      	ldr	r3, [r4, #4]
 800817c:	4299      	cmp	r1, r3
 800817e:	dd41      	ble.n	8008204 <_printf_float+0x1ac>
 8008180:	f1aa 0a02 	sub.w	sl, sl, #2
 8008184:	fa5f fa8a 	uxtb.w	sl, sl
 8008188:	3901      	subs	r1, #1
 800818a:	4652      	mov	r2, sl
 800818c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008190:	9109      	str	r1, [sp, #36]	@ 0x24
 8008192:	f7ff ff26 	bl	8007fe2 <__exponent>
 8008196:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008198:	1813      	adds	r3, r2, r0
 800819a:	2a01      	cmp	r2, #1
 800819c:	4681      	mov	r9, r0
 800819e:	6123      	str	r3, [r4, #16]
 80081a0:	dc02      	bgt.n	80081a8 <_printf_float+0x150>
 80081a2:	6822      	ldr	r2, [r4, #0]
 80081a4:	07d2      	lsls	r2, r2, #31
 80081a6:	d501      	bpl.n	80081ac <_printf_float+0x154>
 80081a8:	3301      	adds	r3, #1
 80081aa:	6123      	str	r3, [r4, #16]
 80081ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d0a2      	beq.n	80080fa <_printf_float+0xa2>
 80081b4:	232d      	movs	r3, #45	@ 0x2d
 80081b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081ba:	e79e      	b.n	80080fa <_printf_float+0xa2>
 80081bc:	9a06      	ldr	r2, [sp, #24]
 80081be:	2a47      	cmp	r2, #71	@ 0x47
 80081c0:	d1c2      	bne.n	8008148 <_printf_float+0xf0>
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1c0      	bne.n	8008148 <_printf_float+0xf0>
 80081c6:	2301      	movs	r3, #1
 80081c8:	e7bd      	b.n	8008146 <_printf_float+0xee>
 80081ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081ce:	d9db      	bls.n	8008188 <_printf_float+0x130>
 80081d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80081d4:	d118      	bne.n	8008208 <_printf_float+0x1b0>
 80081d6:	2900      	cmp	r1, #0
 80081d8:	6863      	ldr	r3, [r4, #4]
 80081da:	dd0b      	ble.n	80081f4 <_printf_float+0x19c>
 80081dc:	6121      	str	r1, [r4, #16]
 80081de:	b913      	cbnz	r3, 80081e6 <_printf_float+0x18e>
 80081e0:	6822      	ldr	r2, [r4, #0]
 80081e2:	07d0      	lsls	r0, r2, #31
 80081e4:	d502      	bpl.n	80081ec <_printf_float+0x194>
 80081e6:	3301      	adds	r3, #1
 80081e8:	440b      	add	r3, r1
 80081ea:	6123      	str	r3, [r4, #16]
 80081ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80081ee:	f04f 0900 	mov.w	r9, #0
 80081f2:	e7db      	b.n	80081ac <_printf_float+0x154>
 80081f4:	b913      	cbnz	r3, 80081fc <_printf_float+0x1a4>
 80081f6:	6822      	ldr	r2, [r4, #0]
 80081f8:	07d2      	lsls	r2, r2, #31
 80081fa:	d501      	bpl.n	8008200 <_printf_float+0x1a8>
 80081fc:	3302      	adds	r3, #2
 80081fe:	e7f4      	b.n	80081ea <_printf_float+0x192>
 8008200:	2301      	movs	r3, #1
 8008202:	e7f2      	b.n	80081ea <_printf_float+0x192>
 8008204:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800820a:	4299      	cmp	r1, r3
 800820c:	db05      	blt.n	800821a <_printf_float+0x1c2>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	6121      	str	r1, [r4, #16]
 8008212:	07d8      	lsls	r0, r3, #31
 8008214:	d5ea      	bpl.n	80081ec <_printf_float+0x194>
 8008216:	1c4b      	adds	r3, r1, #1
 8008218:	e7e7      	b.n	80081ea <_printf_float+0x192>
 800821a:	2900      	cmp	r1, #0
 800821c:	bfd4      	ite	le
 800821e:	f1c1 0202 	rsble	r2, r1, #2
 8008222:	2201      	movgt	r2, #1
 8008224:	4413      	add	r3, r2
 8008226:	e7e0      	b.n	80081ea <_printf_float+0x192>
 8008228:	6823      	ldr	r3, [r4, #0]
 800822a:	055a      	lsls	r2, r3, #21
 800822c:	d407      	bmi.n	800823e <_printf_float+0x1e6>
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	4642      	mov	r2, r8
 8008232:	4631      	mov	r1, r6
 8008234:	4628      	mov	r0, r5
 8008236:	47b8      	blx	r7
 8008238:	3001      	adds	r0, #1
 800823a:	d12b      	bne.n	8008294 <_printf_float+0x23c>
 800823c:	e767      	b.n	800810e <_printf_float+0xb6>
 800823e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008242:	f240 80dd 	bls.w	8008400 <_printf_float+0x3a8>
 8008246:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800824a:	2200      	movs	r2, #0
 800824c:	2300      	movs	r3, #0
 800824e:	f7f8 fc43 	bl	8000ad8 <__aeabi_dcmpeq>
 8008252:	2800      	cmp	r0, #0
 8008254:	d033      	beq.n	80082be <_printf_float+0x266>
 8008256:	4a37      	ldr	r2, [pc, #220]	@ (8008334 <_printf_float+0x2dc>)
 8008258:	2301      	movs	r3, #1
 800825a:	4631      	mov	r1, r6
 800825c:	4628      	mov	r0, r5
 800825e:	47b8      	blx	r7
 8008260:	3001      	adds	r0, #1
 8008262:	f43f af54 	beq.w	800810e <_printf_float+0xb6>
 8008266:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800826a:	4543      	cmp	r3, r8
 800826c:	db02      	blt.n	8008274 <_printf_float+0x21c>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	07d8      	lsls	r0, r3, #31
 8008272:	d50f      	bpl.n	8008294 <_printf_float+0x23c>
 8008274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	f43f af45 	beq.w	800810e <_printf_float+0xb6>
 8008284:	f04f 0900 	mov.w	r9, #0
 8008288:	f108 38ff 	add.w	r8, r8, #4294967295
 800828c:	f104 0a1a 	add.w	sl, r4, #26
 8008290:	45c8      	cmp	r8, r9
 8008292:	dc09      	bgt.n	80082a8 <_printf_float+0x250>
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	079b      	lsls	r3, r3, #30
 8008298:	f100 8103 	bmi.w	80084a2 <_printf_float+0x44a>
 800829c:	68e0      	ldr	r0, [r4, #12]
 800829e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082a0:	4298      	cmp	r0, r3
 80082a2:	bfb8      	it	lt
 80082a4:	4618      	movlt	r0, r3
 80082a6:	e734      	b.n	8008112 <_printf_float+0xba>
 80082a8:	2301      	movs	r3, #1
 80082aa:	4652      	mov	r2, sl
 80082ac:	4631      	mov	r1, r6
 80082ae:	4628      	mov	r0, r5
 80082b0:	47b8      	blx	r7
 80082b2:	3001      	adds	r0, #1
 80082b4:	f43f af2b 	beq.w	800810e <_printf_float+0xb6>
 80082b8:	f109 0901 	add.w	r9, r9, #1
 80082bc:	e7e8      	b.n	8008290 <_printf_float+0x238>
 80082be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	dc39      	bgt.n	8008338 <_printf_float+0x2e0>
 80082c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008334 <_printf_float+0x2dc>)
 80082c6:	2301      	movs	r3, #1
 80082c8:	4631      	mov	r1, r6
 80082ca:	4628      	mov	r0, r5
 80082cc:	47b8      	blx	r7
 80082ce:	3001      	adds	r0, #1
 80082d0:	f43f af1d 	beq.w	800810e <_printf_float+0xb6>
 80082d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80082d8:	ea59 0303 	orrs.w	r3, r9, r3
 80082dc:	d102      	bne.n	80082e4 <_printf_float+0x28c>
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	07d9      	lsls	r1, r3, #31
 80082e2:	d5d7      	bpl.n	8008294 <_printf_float+0x23c>
 80082e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082e8:	4631      	mov	r1, r6
 80082ea:	4628      	mov	r0, r5
 80082ec:	47b8      	blx	r7
 80082ee:	3001      	adds	r0, #1
 80082f0:	f43f af0d 	beq.w	800810e <_printf_float+0xb6>
 80082f4:	f04f 0a00 	mov.w	sl, #0
 80082f8:	f104 0b1a 	add.w	fp, r4, #26
 80082fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082fe:	425b      	negs	r3, r3
 8008300:	4553      	cmp	r3, sl
 8008302:	dc01      	bgt.n	8008308 <_printf_float+0x2b0>
 8008304:	464b      	mov	r3, r9
 8008306:	e793      	b.n	8008230 <_printf_float+0x1d8>
 8008308:	2301      	movs	r3, #1
 800830a:	465a      	mov	r2, fp
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	f43f aefb 	beq.w	800810e <_printf_float+0xb6>
 8008318:	f10a 0a01 	add.w	sl, sl, #1
 800831c:	e7ee      	b.n	80082fc <_printf_float+0x2a4>
 800831e:	bf00      	nop
 8008320:	7fefffff 	.word	0x7fefffff
 8008324:	0800b1b0 	.word	0x0800b1b0
 8008328:	0800b1b4 	.word	0x0800b1b4
 800832c:	0800b1b8 	.word	0x0800b1b8
 8008330:	0800b1bc 	.word	0x0800b1bc
 8008334:	0800b1c0 	.word	0x0800b1c0
 8008338:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800833a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800833e:	4553      	cmp	r3, sl
 8008340:	bfa8      	it	ge
 8008342:	4653      	movge	r3, sl
 8008344:	2b00      	cmp	r3, #0
 8008346:	4699      	mov	r9, r3
 8008348:	dc36      	bgt.n	80083b8 <_printf_float+0x360>
 800834a:	f04f 0b00 	mov.w	fp, #0
 800834e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008352:	f104 021a 	add.w	r2, r4, #26
 8008356:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008358:	9306      	str	r3, [sp, #24]
 800835a:	eba3 0309 	sub.w	r3, r3, r9
 800835e:	455b      	cmp	r3, fp
 8008360:	dc31      	bgt.n	80083c6 <_printf_float+0x36e>
 8008362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008364:	459a      	cmp	sl, r3
 8008366:	dc3a      	bgt.n	80083de <_printf_float+0x386>
 8008368:	6823      	ldr	r3, [r4, #0]
 800836a:	07da      	lsls	r2, r3, #31
 800836c:	d437      	bmi.n	80083de <_printf_float+0x386>
 800836e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008370:	ebaa 0903 	sub.w	r9, sl, r3
 8008374:	9b06      	ldr	r3, [sp, #24]
 8008376:	ebaa 0303 	sub.w	r3, sl, r3
 800837a:	4599      	cmp	r9, r3
 800837c:	bfa8      	it	ge
 800837e:	4699      	movge	r9, r3
 8008380:	f1b9 0f00 	cmp.w	r9, #0
 8008384:	dc33      	bgt.n	80083ee <_printf_float+0x396>
 8008386:	f04f 0800 	mov.w	r8, #0
 800838a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800838e:	f104 0b1a 	add.w	fp, r4, #26
 8008392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008394:	ebaa 0303 	sub.w	r3, sl, r3
 8008398:	eba3 0309 	sub.w	r3, r3, r9
 800839c:	4543      	cmp	r3, r8
 800839e:	f77f af79 	ble.w	8008294 <_printf_float+0x23c>
 80083a2:	2301      	movs	r3, #1
 80083a4:	465a      	mov	r2, fp
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	f43f aeae 	beq.w	800810e <_printf_float+0xb6>
 80083b2:	f108 0801 	add.w	r8, r8, #1
 80083b6:	e7ec      	b.n	8008392 <_printf_float+0x33a>
 80083b8:	4642      	mov	r2, r8
 80083ba:	4631      	mov	r1, r6
 80083bc:	4628      	mov	r0, r5
 80083be:	47b8      	blx	r7
 80083c0:	3001      	adds	r0, #1
 80083c2:	d1c2      	bne.n	800834a <_printf_float+0x2f2>
 80083c4:	e6a3      	b.n	800810e <_printf_float+0xb6>
 80083c6:	2301      	movs	r3, #1
 80083c8:	4631      	mov	r1, r6
 80083ca:	4628      	mov	r0, r5
 80083cc:	9206      	str	r2, [sp, #24]
 80083ce:	47b8      	blx	r7
 80083d0:	3001      	adds	r0, #1
 80083d2:	f43f ae9c 	beq.w	800810e <_printf_float+0xb6>
 80083d6:	9a06      	ldr	r2, [sp, #24]
 80083d8:	f10b 0b01 	add.w	fp, fp, #1
 80083dc:	e7bb      	b.n	8008356 <_printf_float+0x2fe>
 80083de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e2:	4631      	mov	r1, r6
 80083e4:	4628      	mov	r0, r5
 80083e6:	47b8      	blx	r7
 80083e8:	3001      	adds	r0, #1
 80083ea:	d1c0      	bne.n	800836e <_printf_float+0x316>
 80083ec:	e68f      	b.n	800810e <_printf_float+0xb6>
 80083ee:	9a06      	ldr	r2, [sp, #24]
 80083f0:	464b      	mov	r3, r9
 80083f2:	4442      	add	r2, r8
 80083f4:	4631      	mov	r1, r6
 80083f6:	4628      	mov	r0, r5
 80083f8:	47b8      	blx	r7
 80083fa:	3001      	adds	r0, #1
 80083fc:	d1c3      	bne.n	8008386 <_printf_float+0x32e>
 80083fe:	e686      	b.n	800810e <_printf_float+0xb6>
 8008400:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008404:	f1ba 0f01 	cmp.w	sl, #1
 8008408:	dc01      	bgt.n	800840e <_printf_float+0x3b6>
 800840a:	07db      	lsls	r3, r3, #31
 800840c:	d536      	bpl.n	800847c <_printf_float+0x424>
 800840e:	2301      	movs	r3, #1
 8008410:	4642      	mov	r2, r8
 8008412:	4631      	mov	r1, r6
 8008414:	4628      	mov	r0, r5
 8008416:	47b8      	blx	r7
 8008418:	3001      	adds	r0, #1
 800841a:	f43f ae78 	beq.w	800810e <_printf_float+0xb6>
 800841e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008422:	4631      	mov	r1, r6
 8008424:	4628      	mov	r0, r5
 8008426:	47b8      	blx	r7
 8008428:	3001      	adds	r0, #1
 800842a:	f43f ae70 	beq.w	800810e <_printf_float+0xb6>
 800842e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008432:	2200      	movs	r2, #0
 8008434:	2300      	movs	r3, #0
 8008436:	f10a 3aff 	add.w	sl, sl, #4294967295
 800843a:	f7f8 fb4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800843e:	b9c0      	cbnz	r0, 8008472 <_printf_float+0x41a>
 8008440:	4653      	mov	r3, sl
 8008442:	f108 0201 	add.w	r2, r8, #1
 8008446:	4631      	mov	r1, r6
 8008448:	4628      	mov	r0, r5
 800844a:	47b8      	blx	r7
 800844c:	3001      	adds	r0, #1
 800844e:	d10c      	bne.n	800846a <_printf_float+0x412>
 8008450:	e65d      	b.n	800810e <_printf_float+0xb6>
 8008452:	2301      	movs	r3, #1
 8008454:	465a      	mov	r2, fp
 8008456:	4631      	mov	r1, r6
 8008458:	4628      	mov	r0, r5
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	f43f ae56 	beq.w	800810e <_printf_float+0xb6>
 8008462:	f108 0801 	add.w	r8, r8, #1
 8008466:	45d0      	cmp	r8, sl
 8008468:	dbf3      	blt.n	8008452 <_printf_float+0x3fa>
 800846a:	464b      	mov	r3, r9
 800846c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008470:	e6df      	b.n	8008232 <_printf_float+0x1da>
 8008472:	f04f 0800 	mov.w	r8, #0
 8008476:	f104 0b1a 	add.w	fp, r4, #26
 800847a:	e7f4      	b.n	8008466 <_printf_float+0x40e>
 800847c:	2301      	movs	r3, #1
 800847e:	4642      	mov	r2, r8
 8008480:	e7e1      	b.n	8008446 <_printf_float+0x3ee>
 8008482:	2301      	movs	r3, #1
 8008484:	464a      	mov	r2, r9
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	f43f ae3e 	beq.w	800810e <_printf_float+0xb6>
 8008492:	f108 0801 	add.w	r8, r8, #1
 8008496:	68e3      	ldr	r3, [r4, #12]
 8008498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800849a:	1a5b      	subs	r3, r3, r1
 800849c:	4543      	cmp	r3, r8
 800849e:	dcf0      	bgt.n	8008482 <_printf_float+0x42a>
 80084a0:	e6fc      	b.n	800829c <_printf_float+0x244>
 80084a2:	f04f 0800 	mov.w	r8, #0
 80084a6:	f104 0919 	add.w	r9, r4, #25
 80084aa:	e7f4      	b.n	8008496 <_printf_float+0x43e>

080084ac <_printf_common>:
 80084ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	4616      	mov	r6, r2
 80084b2:	4698      	mov	r8, r3
 80084b4:	688a      	ldr	r2, [r1, #8]
 80084b6:	690b      	ldr	r3, [r1, #16]
 80084b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084bc:	4293      	cmp	r3, r2
 80084be:	bfb8      	it	lt
 80084c0:	4613      	movlt	r3, r2
 80084c2:	6033      	str	r3, [r6, #0]
 80084c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084c8:	4607      	mov	r7, r0
 80084ca:	460c      	mov	r4, r1
 80084cc:	b10a      	cbz	r2, 80084d2 <_printf_common+0x26>
 80084ce:	3301      	adds	r3, #1
 80084d0:	6033      	str	r3, [r6, #0]
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	0699      	lsls	r1, r3, #26
 80084d6:	bf42      	ittt	mi
 80084d8:	6833      	ldrmi	r3, [r6, #0]
 80084da:	3302      	addmi	r3, #2
 80084dc:	6033      	strmi	r3, [r6, #0]
 80084de:	6825      	ldr	r5, [r4, #0]
 80084e0:	f015 0506 	ands.w	r5, r5, #6
 80084e4:	d106      	bne.n	80084f4 <_printf_common+0x48>
 80084e6:	f104 0a19 	add.w	sl, r4, #25
 80084ea:	68e3      	ldr	r3, [r4, #12]
 80084ec:	6832      	ldr	r2, [r6, #0]
 80084ee:	1a9b      	subs	r3, r3, r2
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	dc26      	bgt.n	8008542 <_printf_common+0x96>
 80084f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	3b00      	subs	r3, #0
 80084fc:	bf18      	it	ne
 80084fe:	2301      	movne	r3, #1
 8008500:	0692      	lsls	r2, r2, #26
 8008502:	d42b      	bmi.n	800855c <_printf_common+0xb0>
 8008504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008508:	4641      	mov	r1, r8
 800850a:	4638      	mov	r0, r7
 800850c:	47c8      	blx	r9
 800850e:	3001      	adds	r0, #1
 8008510:	d01e      	beq.n	8008550 <_printf_common+0xa4>
 8008512:	6823      	ldr	r3, [r4, #0]
 8008514:	6922      	ldr	r2, [r4, #16]
 8008516:	f003 0306 	and.w	r3, r3, #6
 800851a:	2b04      	cmp	r3, #4
 800851c:	bf02      	ittt	eq
 800851e:	68e5      	ldreq	r5, [r4, #12]
 8008520:	6833      	ldreq	r3, [r6, #0]
 8008522:	1aed      	subeq	r5, r5, r3
 8008524:	68a3      	ldr	r3, [r4, #8]
 8008526:	bf0c      	ite	eq
 8008528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800852c:	2500      	movne	r5, #0
 800852e:	4293      	cmp	r3, r2
 8008530:	bfc4      	itt	gt
 8008532:	1a9b      	subgt	r3, r3, r2
 8008534:	18ed      	addgt	r5, r5, r3
 8008536:	2600      	movs	r6, #0
 8008538:	341a      	adds	r4, #26
 800853a:	42b5      	cmp	r5, r6
 800853c:	d11a      	bne.n	8008574 <_printf_common+0xc8>
 800853e:	2000      	movs	r0, #0
 8008540:	e008      	b.n	8008554 <_printf_common+0xa8>
 8008542:	2301      	movs	r3, #1
 8008544:	4652      	mov	r2, sl
 8008546:	4641      	mov	r1, r8
 8008548:	4638      	mov	r0, r7
 800854a:	47c8      	blx	r9
 800854c:	3001      	adds	r0, #1
 800854e:	d103      	bne.n	8008558 <_printf_common+0xac>
 8008550:	f04f 30ff 	mov.w	r0, #4294967295
 8008554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008558:	3501      	adds	r5, #1
 800855a:	e7c6      	b.n	80084ea <_printf_common+0x3e>
 800855c:	18e1      	adds	r1, r4, r3
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	2030      	movs	r0, #48	@ 0x30
 8008562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008566:	4422      	add	r2, r4
 8008568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800856c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008570:	3302      	adds	r3, #2
 8008572:	e7c7      	b.n	8008504 <_printf_common+0x58>
 8008574:	2301      	movs	r3, #1
 8008576:	4622      	mov	r2, r4
 8008578:	4641      	mov	r1, r8
 800857a:	4638      	mov	r0, r7
 800857c:	47c8      	blx	r9
 800857e:	3001      	adds	r0, #1
 8008580:	d0e6      	beq.n	8008550 <_printf_common+0xa4>
 8008582:	3601      	adds	r6, #1
 8008584:	e7d9      	b.n	800853a <_printf_common+0x8e>
	...

08008588 <_printf_i>:
 8008588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	7e0f      	ldrb	r7, [r1, #24]
 800858e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008590:	2f78      	cmp	r7, #120	@ 0x78
 8008592:	4691      	mov	r9, r2
 8008594:	4680      	mov	r8, r0
 8008596:	460c      	mov	r4, r1
 8008598:	469a      	mov	sl, r3
 800859a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800859e:	d807      	bhi.n	80085b0 <_printf_i+0x28>
 80085a0:	2f62      	cmp	r7, #98	@ 0x62
 80085a2:	d80a      	bhi.n	80085ba <_printf_i+0x32>
 80085a4:	2f00      	cmp	r7, #0
 80085a6:	f000 80d2 	beq.w	800874e <_printf_i+0x1c6>
 80085aa:	2f58      	cmp	r7, #88	@ 0x58
 80085ac:	f000 80b9 	beq.w	8008722 <_printf_i+0x19a>
 80085b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80085b8:	e03a      	b.n	8008630 <_printf_i+0xa8>
 80085ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80085be:	2b15      	cmp	r3, #21
 80085c0:	d8f6      	bhi.n	80085b0 <_printf_i+0x28>
 80085c2:	a101      	add	r1, pc, #4	@ (adr r1, 80085c8 <_printf_i+0x40>)
 80085c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085c8:	08008621 	.word	0x08008621
 80085cc:	08008635 	.word	0x08008635
 80085d0:	080085b1 	.word	0x080085b1
 80085d4:	080085b1 	.word	0x080085b1
 80085d8:	080085b1 	.word	0x080085b1
 80085dc:	080085b1 	.word	0x080085b1
 80085e0:	08008635 	.word	0x08008635
 80085e4:	080085b1 	.word	0x080085b1
 80085e8:	080085b1 	.word	0x080085b1
 80085ec:	080085b1 	.word	0x080085b1
 80085f0:	080085b1 	.word	0x080085b1
 80085f4:	08008735 	.word	0x08008735
 80085f8:	0800865f 	.word	0x0800865f
 80085fc:	080086ef 	.word	0x080086ef
 8008600:	080085b1 	.word	0x080085b1
 8008604:	080085b1 	.word	0x080085b1
 8008608:	08008757 	.word	0x08008757
 800860c:	080085b1 	.word	0x080085b1
 8008610:	0800865f 	.word	0x0800865f
 8008614:	080085b1 	.word	0x080085b1
 8008618:	080085b1 	.word	0x080085b1
 800861c:	080086f7 	.word	0x080086f7
 8008620:	6833      	ldr	r3, [r6, #0]
 8008622:	1d1a      	adds	r2, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6032      	str	r2, [r6, #0]
 8008628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800862c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008630:	2301      	movs	r3, #1
 8008632:	e09d      	b.n	8008770 <_printf_i+0x1e8>
 8008634:	6833      	ldr	r3, [r6, #0]
 8008636:	6820      	ldr	r0, [r4, #0]
 8008638:	1d19      	adds	r1, r3, #4
 800863a:	6031      	str	r1, [r6, #0]
 800863c:	0606      	lsls	r6, r0, #24
 800863e:	d501      	bpl.n	8008644 <_printf_i+0xbc>
 8008640:	681d      	ldr	r5, [r3, #0]
 8008642:	e003      	b.n	800864c <_printf_i+0xc4>
 8008644:	0645      	lsls	r5, r0, #25
 8008646:	d5fb      	bpl.n	8008640 <_printf_i+0xb8>
 8008648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800864c:	2d00      	cmp	r5, #0
 800864e:	da03      	bge.n	8008658 <_printf_i+0xd0>
 8008650:	232d      	movs	r3, #45	@ 0x2d
 8008652:	426d      	negs	r5, r5
 8008654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008658:	4859      	ldr	r0, [pc, #356]	@ (80087c0 <_printf_i+0x238>)
 800865a:	230a      	movs	r3, #10
 800865c:	e011      	b.n	8008682 <_printf_i+0xfa>
 800865e:	6821      	ldr	r1, [r4, #0]
 8008660:	6833      	ldr	r3, [r6, #0]
 8008662:	0608      	lsls	r0, r1, #24
 8008664:	f853 5b04 	ldr.w	r5, [r3], #4
 8008668:	d402      	bmi.n	8008670 <_printf_i+0xe8>
 800866a:	0649      	lsls	r1, r1, #25
 800866c:	bf48      	it	mi
 800866e:	b2ad      	uxthmi	r5, r5
 8008670:	2f6f      	cmp	r7, #111	@ 0x6f
 8008672:	4853      	ldr	r0, [pc, #332]	@ (80087c0 <_printf_i+0x238>)
 8008674:	6033      	str	r3, [r6, #0]
 8008676:	bf14      	ite	ne
 8008678:	230a      	movne	r3, #10
 800867a:	2308      	moveq	r3, #8
 800867c:	2100      	movs	r1, #0
 800867e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008682:	6866      	ldr	r6, [r4, #4]
 8008684:	60a6      	str	r6, [r4, #8]
 8008686:	2e00      	cmp	r6, #0
 8008688:	bfa2      	ittt	ge
 800868a:	6821      	ldrge	r1, [r4, #0]
 800868c:	f021 0104 	bicge.w	r1, r1, #4
 8008690:	6021      	strge	r1, [r4, #0]
 8008692:	b90d      	cbnz	r5, 8008698 <_printf_i+0x110>
 8008694:	2e00      	cmp	r6, #0
 8008696:	d04b      	beq.n	8008730 <_printf_i+0x1a8>
 8008698:	4616      	mov	r6, r2
 800869a:	fbb5 f1f3 	udiv	r1, r5, r3
 800869e:	fb03 5711 	mls	r7, r3, r1, r5
 80086a2:	5dc7      	ldrb	r7, [r0, r7]
 80086a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086a8:	462f      	mov	r7, r5
 80086aa:	42bb      	cmp	r3, r7
 80086ac:	460d      	mov	r5, r1
 80086ae:	d9f4      	bls.n	800869a <_printf_i+0x112>
 80086b0:	2b08      	cmp	r3, #8
 80086b2:	d10b      	bne.n	80086cc <_printf_i+0x144>
 80086b4:	6823      	ldr	r3, [r4, #0]
 80086b6:	07df      	lsls	r7, r3, #31
 80086b8:	d508      	bpl.n	80086cc <_printf_i+0x144>
 80086ba:	6923      	ldr	r3, [r4, #16]
 80086bc:	6861      	ldr	r1, [r4, #4]
 80086be:	4299      	cmp	r1, r3
 80086c0:	bfde      	ittt	le
 80086c2:	2330      	movle	r3, #48	@ 0x30
 80086c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80086cc:	1b92      	subs	r2, r2, r6
 80086ce:	6122      	str	r2, [r4, #16]
 80086d0:	f8cd a000 	str.w	sl, [sp]
 80086d4:	464b      	mov	r3, r9
 80086d6:	aa03      	add	r2, sp, #12
 80086d8:	4621      	mov	r1, r4
 80086da:	4640      	mov	r0, r8
 80086dc:	f7ff fee6 	bl	80084ac <_printf_common>
 80086e0:	3001      	adds	r0, #1
 80086e2:	d14a      	bne.n	800877a <_printf_i+0x1f2>
 80086e4:	f04f 30ff 	mov.w	r0, #4294967295
 80086e8:	b004      	add	sp, #16
 80086ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	f043 0320 	orr.w	r3, r3, #32
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	4833      	ldr	r0, [pc, #204]	@ (80087c4 <_printf_i+0x23c>)
 80086f8:	2778      	movs	r7, #120	@ 0x78
 80086fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	6831      	ldr	r1, [r6, #0]
 8008702:	061f      	lsls	r7, r3, #24
 8008704:	f851 5b04 	ldr.w	r5, [r1], #4
 8008708:	d402      	bmi.n	8008710 <_printf_i+0x188>
 800870a:	065f      	lsls	r7, r3, #25
 800870c:	bf48      	it	mi
 800870e:	b2ad      	uxthmi	r5, r5
 8008710:	6031      	str	r1, [r6, #0]
 8008712:	07d9      	lsls	r1, r3, #31
 8008714:	bf44      	itt	mi
 8008716:	f043 0320 	orrmi.w	r3, r3, #32
 800871a:	6023      	strmi	r3, [r4, #0]
 800871c:	b11d      	cbz	r5, 8008726 <_printf_i+0x19e>
 800871e:	2310      	movs	r3, #16
 8008720:	e7ac      	b.n	800867c <_printf_i+0xf4>
 8008722:	4827      	ldr	r0, [pc, #156]	@ (80087c0 <_printf_i+0x238>)
 8008724:	e7e9      	b.n	80086fa <_printf_i+0x172>
 8008726:	6823      	ldr	r3, [r4, #0]
 8008728:	f023 0320 	bic.w	r3, r3, #32
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	e7f6      	b.n	800871e <_printf_i+0x196>
 8008730:	4616      	mov	r6, r2
 8008732:	e7bd      	b.n	80086b0 <_printf_i+0x128>
 8008734:	6833      	ldr	r3, [r6, #0]
 8008736:	6825      	ldr	r5, [r4, #0]
 8008738:	6961      	ldr	r1, [r4, #20]
 800873a:	1d18      	adds	r0, r3, #4
 800873c:	6030      	str	r0, [r6, #0]
 800873e:	062e      	lsls	r6, r5, #24
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	d501      	bpl.n	8008748 <_printf_i+0x1c0>
 8008744:	6019      	str	r1, [r3, #0]
 8008746:	e002      	b.n	800874e <_printf_i+0x1c6>
 8008748:	0668      	lsls	r0, r5, #25
 800874a:	d5fb      	bpl.n	8008744 <_printf_i+0x1bc>
 800874c:	8019      	strh	r1, [r3, #0]
 800874e:	2300      	movs	r3, #0
 8008750:	6123      	str	r3, [r4, #16]
 8008752:	4616      	mov	r6, r2
 8008754:	e7bc      	b.n	80086d0 <_printf_i+0x148>
 8008756:	6833      	ldr	r3, [r6, #0]
 8008758:	1d1a      	adds	r2, r3, #4
 800875a:	6032      	str	r2, [r6, #0]
 800875c:	681e      	ldr	r6, [r3, #0]
 800875e:	6862      	ldr	r2, [r4, #4]
 8008760:	2100      	movs	r1, #0
 8008762:	4630      	mov	r0, r6
 8008764:	f7f7 fd3c 	bl	80001e0 <memchr>
 8008768:	b108      	cbz	r0, 800876e <_printf_i+0x1e6>
 800876a:	1b80      	subs	r0, r0, r6
 800876c:	6060      	str	r0, [r4, #4]
 800876e:	6863      	ldr	r3, [r4, #4]
 8008770:	6123      	str	r3, [r4, #16]
 8008772:	2300      	movs	r3, #0
 8008774:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008778:	e7aa      	b.n	80086d0 <_printf_i+0x148>
 800877a:	6923      	ldr	r3, [r4, #16]
 800877c:	4632      	mov	r2, r6
 800877e:	4649      	mov	r1, r9
 8008780:	4640      	mov	r0, r8
 8008782:	47d0      	blx	sl
 8008784:	3001      	adds	r0, #1
 8008786:	d0ad      	beq.n	80086e4 <_printf_i+0x15c>
 8008788:	6823      	ldr	r3, [r4, #0]
 800878a:	079b      	lsls	r3, r3, #30
 800878c:	d413      	bmi.n	80087b6 <_printf_i+0x22e>
 800878e:	68e0      	ldr	r0, [r4, #12]
 8008790:	9b03      	ldr	r3, [sp, #12]
 8008792:	4298      	cmp	r0, r3
 8008794:	bfb8      	it	lt
 8008796:	4618      	movlt	r0, r3
 8008798:	e7a6      	b.n	80086e8 <_printf_i+0x160>
 800879a:	2301      	movs	r3, #1
 800879c:	4632      	mov	r2, r6
 800879e:	4649      	mov	r1, r9
 80087a0:	4640      	mov	r0, r8
 80087a2:	47d0      	blx	sl
 80087a4:	3001      	adds	r0, #1
 80087a6:	d09d      	beq.n	80086e4 <_printf_i+0x15c>
 80087a8:	3501      	adds	r5, #1
 80087aa:	68e3      	ldr	r3, [r4, #12]
 80087ac:	9903      	ldr	r1, [sp, #12]
 80087ae:	1a5b      	subs	r3, r3, r1
 80087b0:	42ab      	cmp	r3, r5
 80087b2:	dcf2      	bgt.n	800879a <_printf_i+0x212>
 80087b4:	e7eb      	b.n	800878e <_printf_i+0x206>
 80087b6:	2500      	movs	r5, #0
 80087b8:	f104 0619 	add.w	r6, r4, #25
 80087bc:	e7f5      	b.n	80087aa <_printf_i+0x222>
 80087be:	bf00      	nop
 80087c0:	0800b1c2 	.word	0x0800b1c2
 80087c4:	0800b1d3 	.word	0x0800b1d3

080087c8 <std>:
 80087c8:	2300      	movs	r3, #0
 80087ca:	b510      	push	{r4, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	e9c0 3300 	strd	r3, r3, [r0]
 80087d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087d6:	6083      	str	r3, [r0, #8]
 80087d8:	8181      	strh	r1, [r0, #12]
 80087da:	6643      	str	r3, [r0, #100]	@ 0x64
 80087dc:	81c2      	strh	r2, [r0, #14]
 80087de:	6183      	str	r3, [r0, #24]
 80087e0:	4619      	mov	r1, r3
 80087e2:	2208      	movs	r2, #8
 80087e4:	305c      	adds	r0, #92	@ 0x5c
 80087e6:	f000 f8f4 	bl	80089d2 <memset>
 80087ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008820 <std+0x58>)
 80087ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80087ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008824 <std+0x5c>)
 80087f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80087f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008828 <std+0x60>)
 80087f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80087f6:	4b0d      	ldr	r3, [pc, #52]	@ (800882c <std+0x64>)
 80087f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80087fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008830 <std+0x68>)
 80087fc:	6224      	str	r4, [r4, #32]
 80087fe:	429c      	cmp	r4, r3
 8008800:	d006      	beq.n	8008810 <std+0x48>
 8008802:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008806:	4294      	cmp	r4, r2
 8008808:	d002      	beq.n	8008810 <std+0x48>
 800880a:	33d0      	adds	r3, #208	@ 0xd0
 800880c:	429c      	cmp	r4, r3
 800880e:	d105      	bne.n	800881c <std+0x54>
 8008810:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008818:	f000 b96a 	b.w	8008af0 <__retarget_lock_init_recursive>
 800881c:	bd10      	pop	{r4, pc}
 800881e:	bf00      	nop
 8008820:	0800894d 	.word	0x0800894d
 8008824:	0800896f 	.word	0x0800896f
 8008828:	080089a7 	.word	0x080089a7
 800882c:	080089cb 	.word	0x080089cb
 8008830:	200007d8 	.word	0x200007d8

08008834 <stdio_exit_handler>:
 8008834:	4a02      	ldr	r2, [pc, #8]	@ (8008840 <stdio_exit_handler+0xc>)
 8008836:	4903      	ldr	r1, [pc, #12]	@ (8008844 <stdio_exit_handler+0x10>)
 8008838:	4803      	ldr	r0, [pc, #12]	@ (8008848 <stdio_exit_handler+0x14>)
 800883a:	f000 b869 	b.w	8008910 <_fwalk_sglue>
 800883e:	bf00      	nop
 8008840:	2000002c 	.word	0x2000002c
 8008844:	0800aae1 	.word	0x0800aae1
 8008848:	200001a8 	.word	0x200001a8

0800884c <cleanup_stdio>:
 800884c:	6841      	ldr	r1, [r0, #4]
 800884e:	4b0c      	ldr	r3, [pc, #48]	@ (8008880 <cleanup_stdio+0x34>)
 8008850:	4299      	cmp	r1, r3
 8008852:	b510      	push	{r4, lr}
 8008854:	4604      	mov	r4, r0
 8008856:	d001      	beq.n	800885c <cleanup_stdio+0x10>
 8008858:	f002 f942 	bl	800aae0 <_fflush_r>
 800885c:	68a1      	ldr	r1, [r4, #8]
 800885e:	4b09      	ldr	r3, [pc, #36]	@ (8008884 <cleanup_stdio+0x38>)
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <cleanup_stdio+0x1e>
 8008864:	4620      	mov	r0, r4
 8008866:	f002 f93b 	bl	800aae0 <_fflush_r>
 800886a:	68e1      	ldr	r1, [r4, #12]
 800886c:	4b06      	ldr	r3, [pc, #24]	@ (8008888 <cleanup_stdio+0x3c>)
 800886e:	4299      	cmp	r1, r3
 8008870:	d004      	beq.n	800887c <cleanup_stdio+0x30>
 8008872:	4620      	mov	r0, r4
 8008874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008878:	f002 b932 	b.w	800aae0 <_fflush_r>
 800887c:	bd10      	pop	{r4, pc}
 800887e:	bf00      	nop
 8008880:	200007d8 	.word	0x200007d8
 8008884:	20000840 	.word	0x20000840
 8008888:	200008a8 	.word	0x200008a8

0800888c <global_stdio_init.part.0>:
 800888c:	b510      	push	{r4, lr}
 800888e:	4b0b      	ldr	r3, [pc, #44]	@ (80088bc <global_stdio_init.part.0+0x30>)
 8008890:	4c0b      	ldr	r4, [pc, #44]	@ (80088c0 <global_stdio_init.part.0+0x34>)
 8008892:	4a0c      	ldr	r2, [pc, #48]	@ (80088c4 <global_stdio_init.part.0+0x38>)
 8008894:	601a      	str	r2, [r3, #0]
 8008896:	4620      	mov	r0, r4
 8008898:	2200      	movs	r2, #0
 800889a:	2104      	movs	r1, #4
 800889c:	f7ff ff94 	bl	80087c8 <std>
 80088a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088a4:	2201      	movs	r2, #1
 80088a6:	2109      	movs	r1, #9
 80088a8:	f7ff ff8e 	bl	80087c8 <std>
 80088ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088b0:	2202      	movs	r2, #2
 80088b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088b6:	2112      	movs	r1, #18
 80088b8:	f7ff bf86 	b.w	80087c8 <std>
 80088bc:	20000910 	.word	0x20000910
 80088c0:	200007d8 	.word	0x200007d8
 80088c4:	08008835 	.word	0x08008835

080088c8 <__sfp_lock_acquire>:
 80088c8:	4801      	ldr	r0, [pc, #4]	@ (80088d0 <__sfp_lock_acquire+0x8>)
 80088ca:	f000 b912 	b.w	8008af2 <__retarget_lock_acquire_recursive>
 80088ce:	bf00      	nop
 80088d0:	20000919 	.word	0x20000919

080088d4 <__sfp_lock_release>:
 80088d4:	4801      	ldr	r0, [pc, #4]	@ (80088dc <__sfp_lock_release+0x8>)
 80088d6:	f000 b90d 	b.w	8008af4 <__retarget_lock_release_recursive>
 80088da:	bf00      	nop
 80088dc:	20000919 	.word	0x20000919

080088e0 <__sinit>:
 80088e0:	b510      	push	{r4, lr}
 80088e2:	4604      	mov	r4, r0
 80088e4:	f7ff fff0 	bl	80088c8 <__sfp_lock_acquire>
 80088e8:	6a23      	ldr	r3, [r4, #32]
 80088ea:	b11b      	cbz	r3, 80088f4 <__sinit+0x14>
 80088ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f0:	f7ff bff0 	b.w	80088d4 <__sfp_lock_release>
 80088f4:	4b04      	ldr	r3, [pc, #16]	@ (8008908 <__sinit+0x28>)
 80088f6:	6223      	str	r3, [r4, #32]
 80088f8:	4b04      	ldr	r3, [pc, #16]	@ (800890c <__sinit+0x2c>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1f5      	bne.n	80088ec <__sinit+0xc>
 8008900:	f7ff ffc4 	bl	800888c <global_stdio_init.part.0>
 8008904:	e7f2      	b.n	80088ec <__sinit+0xc>
 8008906:	bf00      	nop
 8008908:	0800884d 	.word	0x0800884d
 800890c:	20000910 	.word	0x20000910

08008910 <_fwalk_sglue>:
 8008910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008914:	4607      	mov	r7, r0
 8008916:	4688      	mov	r8, r1
 8008918:	4614      	mov	r4, r2
 800891a:	2600      	movs	r6, #0
 800891c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008920:	f1b9 0901 	subs.w	r9, r9, #1
 8008924:	d505      	bpl.n	8008932 <_fwalk_sglue+0x22>
 8008926:	6824      	ldr	r4, [r4, #0]
 8008928:	2c00      	cmp	r4, #0
 800892a:	d1f7      	bne.n	800891c <_fwalk_sglue+0xc>
 800892c:	4630      	mov	r0, r6
 800892e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d907      	bls.n	8008948 <_fwalk_sglue+0x38>
 8008938:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800893c:	3301      	adds	r3, #1
 800893e:	d003      	beq.n	8008948 <_fwalk_sglue+0x38>
 8008940:	4629      	mov	r1, r5
 8008942:	4638      	mov	r0, r7
 8008944:	47c0      	blx	r8
 8008946:	4306      	orrs	r6, r0
 8008948:	3568      	adds	r5, #104	@ 0x68
 800894a:	e7e9      	b.n	8008920 <_fwalk_sglue+0x10>

0800894c <__sread>:
 800894c:	b510      	push	{r4, lr}
 800894e:	460c      	mov	r4, r1
 8008950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008954:	f000 f87e 	bl	8008a54 <_read_r>
 8008958:	2800      	cmp	r0, #0
 800895a:	bfab      	itete	ge
 800895c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800895e:	89a3      	ldrhlt	r3, [r4, #12]
 8008960:	181b      	addge	r3, r3, r0
 8008962:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008966:	bfac      	ite	ge
 8008968:	6563      	strge	r3, [r4, #84]	@ 0x54
 800896a:	81a3      	strhlt	r3, [r4, #12]
 800896c:	bd10      	pop	{r4, pc}

0800896e <__swrite>:
 800896e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008972:	461f      	mov	r7, r3
 8008974:	898b      	ldrh	r3, [r1, #12]
 8008976:	05db      	lsls	r3, r3, #23
 8008978:	4605      	mov	r5, r0
 800897a:	460c      	mov	r4, r1
 800897c:	4616      	mov	r6, r2
 800897e:	d505      	bpl.n	800898c <__swrite+0x1e>
 8008980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008984:	2302      	movs	r3, #2
 8008986:	2200      	movs	r2, #0
 8008988:	f000 f852 	bl	8008a30 <_lseek_r>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008992:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	4632      	mov	r2, r6
 800899a:	463b      	mov	r3, r7
 800899c:	4628      	mov	r0, r5
 800899e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089a2:	f000 b869 	b.w	8008a78 <_write_r>

080089a6 <__sseek>:
 80089a6:	b510      	push	{r4, lr}
 80089a8:	460c      	mov	r4, r1
 80089aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ae:	f000 f83f 	bl	8008a30 <_lseek_r>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	89a3      	ldrh	r3, [r4, #12]
 80089b6:	bf15      	itete	ne
 80089b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089c2:	81a3      	strheq	r3, [r4, #12]
 80089c4:	bf18      	it	ne
 80089c6:	81a3      	strhne	r3, [r4, #12]
 80089c8:	bd10      	pop	{r4, pc}

080089ca <__sclose>:
 80089ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ce:	f000 b81f 	b.w	8008a10 <_close_r>

080089d2 <memset>:
 80089d2:	4402      	add	r2, r0
 80089d4:	4603      	mov	r3, r0
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d100      	bne.n	80089dc <memset+0xa>
 80089da:	4770      	bx	lr
 80089dc:	f803 1b01 	strb.w	r1, [r3], #1
 80089e0:	e7f9      	b.n	80089d6 <memset+0x4>

080089e2 <strncmp>:
 80089e2:	b510      	push	{r4, lr}
 80089e4:	b16a      	cbz	r2, 8008a02 <strncmp+0x20>
 80089e6:	3901      	subs	r1, #1
 80089e8:	1884      	adds	r4, r0, r2
 80089ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089ee:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d103      	bne.n	80089fe <strncmp+0x1c>
 80089f6:	42a0      	cmp	r0, r4
 80089f8:	d001      	beq.n	80089fe <strncmp+0x1c>
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	d1f5      	bne.n	80089ea <strncmp+0x8>
 80089fe:	1ad0      	subs	r0, r2, r3
 8008a00:	bd10      	pop	{r4, pc}
 8008a02:	4610      	mov	r0, r2
 8008a04:	e7fc      	b.n	8008a00 <strncmp+0x1e>
	...

08008a08 <_localeconv_r>:
 8008a08:	4800      	ldr	r0, [pc, #0]	@ (8008a0c <_localeconv_r+0x4>)
 8008a0a:	4770      	bx	lr
 8008a0c:	20000128 	.word	0x20000128

08008a10 <_close_r>:
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4d06      	ldr	r5, [pc, #24]	@ (8008a2c <_close_r+0x1c>)
 8008a14:	2300      	movs	r3, #0
 8008a16:	4604      	mov	r4, r0
 8008a18:	4608      	mov	r0, r1
 8008a1a:	602b      	str	r3, [r5, #0]
 8008a1c:	f7fa fc86 	bl	800332c <_close>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	d102      	bne.n	8008a2a <_close_r+0x1a>
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	b103      	cbz	r3, 8008a2a <_close_r+0x1a>
 8008a28:	6023      	str	r3, [r4, #0]
 8008a2a:	bd38      	pop	{r3, r4, r5, pc}
 8008a2c:	20000914 	.word	0x20000914

08008a30 <_lseek_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4d07      	ldr	r5, [pc, #28]	@ (8008a50 <_lseek_r+0x20>)
 8008a34:	4604      	mov	r4, r0
 8008a36:	4608      	mov	r0, r1
 8008a38:	4611      	mov	r1, r2
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	602a      	str	r2, [r5, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f7fa fc9b 	bl	800337a <_lseek>
 8008a44:	1c43      	adds	r3, r0, #1
 8008a46:	d102      	bne.n	8008a4e <_lseek_r+0x1e>
 8008a48:	682b      	ldr	r3, [r5, #0]
 8008a4a:	b103      	cbz	r3, 8008a4e <_lseek_r+0x1e>
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	bd38      	pop	{r3, r4, r5, pc}
 8008a50:	20000914 	.word	0x20000914

08008a54 <_read_r>:
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	4d07      	ldr	r5, [pc, #28]	@ (8008a74 <_read_r+0x20>)
 8008a58:	4604      	mov	r4, r0
 8008a5a:	4608      	mov	r0, r1
 8008a5c:	4611      	mov	r1, r2
 8008a5e:	2200      	movs	r2, #0
 8008a60:	602a      	str	r2, [r5, #0]
 8008a62:	461a      	mov	r2, r3
 8008a64:	f7fa fc29 	bl	80032ba <_read>
 8008a68:	1c43      	adds	r3, r0, #1
 8008a6a:	d102      	bne.n	8008a72 <_read_r+0x1e>
 8008a6c:	682b      	ldr	r3, [r5, #0]
 8008a6e:	b103      	cbz	r3, 8008a72 <_read_r+0x1e>
 8008a70:	6023      	str	r3, [r4, #0]
 8008a72:	bd38      	pop	{r3, r4, r5, pc}
 8008a74:	20000914 	.word	0x20000914

08008a78 <_write_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d07      	ldr	r5, [pc, #28]	@ (8008a98 <_write_r+0x20>)
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	4608      	mov	r0, r1
 8008a80:	4611      	mov	r1, r2
 8008a82:	2200      	movs	r2, #0
 8008a84:	602a      	str	r2, [r5, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	f7fa fc34 	bl	80032f4 <_write>
 8008a8c:	1c43      	adds	r3, r0, #1
 8008a8e:	d102      	bne.n	8008a96 <_write_r+0x1e>
 8008a90:	682b      	ldr	r3, [r5, #0]
 8008a92:	b103      	cbz	r3, 8008a96 <_write_r+0x1e>
 8008a94:	6023      	str	r3, [r4, #0]
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	20000914 	.word	0x20000914

08008a9c <__errno>:
 8008a9c:	4b01      	ldr	r3, [pc, #4]	@ (8008aa4 <__errno+0x8>)
 8008a9e:	6818      	ldr	r0, [r3, #0]
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	200001a4 	.word	0x200001a4

08008aa8 <__libc_init_array>:
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8008ae0 <__libc_init_array+0x38>)
 8008aac:	4c0d      	ldr	r4, [pc, #52]	@ (8008ae4 <__libc_init_array+0x3c>)
 8008aae:	1b64      	subs	r4, r4, r5
 8008ab0:	10a4      	asrs	r4, r4, #2
 8008ab2:	2600      	movs	r6, #0
 8008ab4:	42a6      	cmp	r6, r4
 8008ab6:	d109      	bne.n	8008acc <__libc_init_array+0x24>
 8008ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8008ae8 <__libc_init_array+0x40>)
 8008aba:	4c0c      	ldr	r4, [pc, #48]	@ (8008aec <__libc_init_array+0x44>)
 8008abc:	f002 fb30 	bl	800b120 <_init>
 8008ac0:	1b64      	subs	r4, r4, r5
 8008ac2:	10a4      	asrs	r4, r4, #2
 8008ac4:	2600      	movs	r6, #0
 8008ac6:	42a6      	cmp	r6, r4
 8008ac8:	d105      	bne.n	8008ad6 <__libc_init_array+0x2e>
 8008aca:	bd70      	pop	{r4, r5, r6, pc}
 8008acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ad0:	4798      	blx	r3
 8008ad2:	3601      	adds	r6, #1
 8008ad4:	e7ee      	b.n	8008ab4 <__libc_init_array+0xc>
 8008ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ada:	4798      	blx	r3
 8008adc:	3601      	adds	r6, #1
 8008ade:	e7f2      	b.n	8008ac6 <__libc_init_array+0x1e>
 8008ae0:	0800b588 	.word	0x0800b588
 8008ae4:	0800b588 	.word	0x0800b588
 8008ae8:	0800b588 	.word	0x0800b588
 8008aec:	0800b58c 	.word	0x0800b58c

08008af0 <__retarget_lock_init_recursive>:
 8008af0:	4770      	bx	lr

08008af2 <__retarget_lock_acquire_recursive>:
 8008af2:	4770      	bx	lr

08008af4 <__retarget_lock_release_recursive>:
 8008af4:	4770      	bx	lr

08008af6 <memcpy>:
 8008af6:	440a      	add	r2, r1
 8008af8:	4291      	cmp	r1, r2
 8008afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8008afe:	d100      	bne.n	8008b02 <memcpy+0xc>
 8008b00:	4770      	bx	lr
 8008b02:	b510      	push	{r4, lr}
 8008b04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b0c:	4291      	cmp	r1, r2
 8008b0e:	d1f9      	bne.n	8008b04 <memcpy+0xe>
 8008b10:	bd10      	pop	{r4, pc}
 8008b12:	0000      	movs	r0, r0
 8008b14:	0000      	movs	r0, r0
	...

08008b18 <nan>:
 8008b18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008b20 <nan+0x8>
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	00000000 	.word	0x00000000
 8008b24:	7ff80000 	.word	0x7ff80000

08008b28 <quorem>:
 8008b28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	6903      	ldr	r3, [r0, #16]
 8008b2e:	690c      	ldr	r4, [r1, #16]
 8008b30:	42a3      	cmp	r3, r4
 8008b32:	4607      	mov	r7, r0
 8008b34:	db7e      	blt.n	8008c34 <quorem+0x10c>
 8008b36:	3c01      	subs	r4, #1
 8008b38:	f101 0814 	add.w	r8, r1, #20
 8008b3c:	00a3      	lsls	r3, r4, #2
 8008b3e:	f100 0514 	add.w	r5, r0, #20
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b48:	9301      	str	r3, [sp, #4]
 8008b4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b52:	3301      	adds	r3, #1
 8008b54:	429a      	cmp	r2, r3
 8008b56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b5e:	d32e      	bcc.n	8008bbe <quorem+0x96>
 8008b60:	f04f 0a00 	mov.w	sl, #0
 8008b64:	46c4      	mov	ip, r8
 8008b66:	46ae      	mov	lr, r5
 8008b68:	46d3      	mov	fp, sl
 8008b6a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b6e:	b298      	uxth	r0, r3
 8008b70:	fb06 a000 	mla	r0, r6, r0, sl
 8008b74:	0c02      	lsrs	r2, r0, #16
 8008b76:	0c1b      	lsrs	r3, r3, #16
 8008b78:	fb06 2303 	mla	r3, r6, r3, r2
 8008b7c:	f8de 2000 	ldr.w	r2, [lr]
 8008b80:	b280      	uxth	r0, r0
 8008b82:	b292      	uxth	r2, r2
 8008b84:	1a12      	subs	r2, r2, r0
 8008b86:	445a      	add	r2, fp
 8008b88:	f8de 0000 	ldr.w	r0, [lr]
 8008b8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008b96:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b9a:	b292      	uxth	r2, r2
 8008b9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008ba0:	45e1      	cmp	r9, ip
 8008ba2:	f84e 2b04 	str.w	r2, [lr], #4
 8008ba6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008baa:	d2de      	bcs.n	8008b6a <quorem+0x42>
 8008bac:	9b00      	ldr	r3, [sp, #0]
 8008bae:	58eb      	ldr	r3, [r5, r3]
 8008bb0:	b92b      	cbnz	r3, 8008bbe <quorem+0x96>
 8008bb2:	9b01      	ldr	r3, [sp, #4]
 8008bb4:	3b04      	subs	r3, #4
 8008bb6:	429d      	cmp	r5, r3
 8008bb8:	461a      	mov	r2, r3
 8008bba:	d32f      	bcc.n	8008c1c <quorem+0xf4>
 8008bbc:	613c      	str	r4, [r7, #16]
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	f001 fd0e 	bl	800a5e0 <__mcmp>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	db25      	blt.n	8008c14 <quorem+0xec>
 8008bc8:	4629      	mov	r1, r5
 8008bca:	2000      	movs	r0, #0
 8008bcc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008bd0:	f8d1 c000 	ldr.w	ip, [r1]
 8008bd4:	fa1f fe82 	uxth.w	lr, r2
 8008bd8:	fa1f f38c 	uxth.w	r3, ip
 8008bdc:	eba3 030e 	sub.w	r3, r3, lr
 8008be0:	4403      	add	r3, r0
 8008be2:	0c12      	lsrs	r2, r2, #16
 8008be4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008be8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bf2:	45c1      	cmp	r9, r8
 8008bf4:	f841 3b04 	str.w	r3, [r1], #4
 8008bf8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bfc:	d2e6      	bcs.n	8008bcc <quorem+0xa4>
 8008bfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c06:	b922      	cbnz	r2, 8008c12 <quorem+0xea>
 8008c08:	3b04      	subs	r3, #4
 8008c0a:	429d      	cmp	r5, r3
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	d30b      	bcc.n	8008c28 <quorem+0x100>
 8008c10:	613c      	str	r4, [r7, #16]
 8008c12:	3601      	adds	r6, #1
 8008c14:	4630      	mov	r0, r6
 8008c16:	b003      	add	sp, #12
 8008c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c1c:	6812      	ldr	r2, [r2, #0]
 8008c1e:	3b04      	subs	r3, #4
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	d1cb      	bne.n	8008bbc <quorem+0x94>
 8008c24:	3c01      	subs	r4, #1
 8008c26:	e7c6      	b.n	8008bb6 <quorem+0x8e>
 8008c28:	6812      	ldr	r2, [r2, #0]
 8008c2a:	3b04      	subs	r3, #4
 8008c2c:	2a00      	cmp	r2, #0
 8008c2e:	d1ef      	bne.n	8008c10 <quorem+0xe8>
 8008c30:	3c01      	subs	r4, #1
 8008c32:	e7ea      	b.n	8008c0a <quorem+0xe2>
 8008c34:	2000      	movs	r0, #0
 8008c36:	e7ee      	b.n	8008c16 <quorem+0xee>

08008c38 <_dtoa_r>:
 8008c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	69c7      	ldr	r7, [r0, #28]
 8008c3e:	b099      	sub	sp, #100	@ 0x64
 8008c40:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c44:	ec55 4b10 	vmov	r4, r5, d0
 8008c48:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008c4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c4c:	4683      	mov	fp, r0
 8008c4e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c52:	b97f      	cbnz	r7, 8008c74 <_dtoa_r+0x3c>
 8008c54:	2010      	movs	r0, #16
 8008c56:	f001 f937 	bl	8009ec8 <malloc>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008c60:	b920      	cbnz	r0, 8008c6c <_dtoa_r+0x34>
 8008c62:	4ba7      	ldr	r3, [pc, #668]	@ (8008f00 <_dtoa_r+0x2c8>)
 8008c64:	21ef      	movs	r1, #239	@ 0xef
 8008c66:	48a7      	ldr	r0, [pc, #668]	@ (8008f04 <_dtoa_r+0x2cc>)
 8008c68:	f001 ff72 	bl	800ab50 <__assert_func>
 8008c6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008c70:	6007      	str	r7, [r0, #0]
 8008c72:	60c7      	str	r7, [r0, #12]
 8008c74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c78:	6819      	ldr	r1, [r3, #0]
 8008c7a:	b159      	cbz	r1, 8008c94 <_dtoa_r+0x5c>
 8008c7c:	685a      	ldr	r2, [r3, #4]
 8008c7e:	604a      	str	r2, [r1, #4]
 8008c80:	2301      	movs	r3, #1
 8008c82:	4093      	lsls	r3, r2
 8008c84:	608b      	str	r3, [r1, #8]
 8008c86:	4658      	mov	r0, fp
 8008c88:	f001 fa26 	bl	800a0d8 <_Bfree>
 8008c8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c90:	2200      	movs	r2, #0
 8008c92:	601a      	str	r2, [r3, #0]
 8008c94:	1e2b      	subs	r3, r5, #0
 8008c96:	bfb9      	ittee	lt
 8008c98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c9c:	9303      	strlt	r3, [sp, #12]
 8008c9e:	2300      	movge	r3, #0
 8008ca0:	6033      	strge	r3, [r6, #0]
 8008ca2:	9f03      	ldr	r7, [sp, #12]
 8008ca4:	4b98      	ldr	r3, [pc, #608]	@ (8008f08 <_dtoa_r+0x2d0>)
 8008ca6:	bfbc      	itt	lt
 8008ca8:	2201      	movlt	r2, #1
 8008caa:	6032      	strlt	r2, [r6, #0]
 8008cac:	43bb      	bics	r3, r7
 8008cae:	d112      	bne.n	8008cd6 <_dtoa_r+0x9e>
 8008cb0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008cb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008cb6:	6013      	str	r3, [r2, #0]
 8008cb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008cbc:	4323      	orrs	r3, r4
 8008cbe:	f000 854d 	beq.w	800975c <_dtoa_r+0xb24>
 8008cc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008cc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008f1c <_dtoa_r+0x2e4>
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f000 854f 	beq.w	800976c <_dtoa_r+0xb34>
 8008cce:	f10a 0303 	add.w	r3, sl, #3
 8008cd2:	f000 bd49 	b.w	8009768 <_dtoa_r+0xb30>
 8008cd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	ec51 0b17 	vmov	r0, r1, d7
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008ce6:	f7f7 fef7 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cea:	4680      	mov	r8, r0
 8008cec:	b158      	cbz	r0, 8008d06 <_dtoa_r+0xce>
 8008cee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008cf6:	b113      	cbz	r3, 8008cfe <_dtoa_r+0xc6>
 8008cf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008cfa:	4b84      	ldr	r3, [pc, #528]	@ (8008f0c <_dtoa_r+0x2d4>)
 8008cfc:	6013      	str	r3, [r2, #0]
 8008cfe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008f20 <_dtoa_r+0x2e8>
 8008d02:	f000 bd33 	b.w	800976c <_dtoa_r+0xb34>
 8008d06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d0a:	aa16      	add	r2, sp, #88	@ 0x58
 8008d0c:	a917      	add	r1, sp, #92	@ 0x5c
 8008d0e:	4658      	mov	r0, fp
 8008d10:	f001 fd86 	bl	800a820 <__d2b>
 8008d14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008d18:	4681      	mov	r9, r0
 8008d1a:	2e00      	cmp	r6, #0
 8008d1c:	d077      	beq.n	8008e0e <_dtoa_r+0x1d6>
 8008d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008d24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008d30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008d34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008d38:	4619      	mov	r1, r3
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	4b74      	ldr	r3, [pc, #464]	@ (8008f10 <_dtoa_r+0x2d8>)
 8008d3e:	f7f7 faab 	bl	8000298 <__aeabi_dsub>
 8008d42:	a369      	add	r3, pc, #420	@ (adr r3, 8008ee8 <_dtoa_r+0x2b0>)
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	f7f7 fc5e 	bl	8000608 <__aeabi_dmul>
 8008d4c:	a368      	add	r3, pc, #416	@ (adr r3, 8008ef0 <_dtoa_r+0x2b8>)
 8008d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d52:	f7f7 faa3 	bl	800029c <__adddf3>
 8008d56:	4604      	mov	r4, r0
 8008d58:	4630      	mov	r0, r6
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	f7f7 fbea 	bl	8000534 <__aeabi_i2d>
 8008d60:	a365      	add	r3, pc, #404	@ (adr r3, 8008ef8 <_dtoa_r+0x2c0>)
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	f7f7 fc4f 	bl	8000608 <__aeabi_dmul>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4620      	mov	r0, r4
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 fa93 	bl	800029c <__adddf3>
 8008d76:	4604      	mov	r4, r0
 8008d78:	460d      	mov	r5, r1
 8008d7a:	f7f7 fef5 	bl	8000b68 <__aeabi_d2iz>
 8008d7e:	2200      	movs	r2, #0
 8008d80:	4607      	mov	r7, r0
 8008d82:	2300      	movs	r3, #0
 8008d84:	4620      	mov	r0, r4
 8008d86:	4629      	mov	r1, r5
 8008d88:	f7f7 feb0 	bl	8000aec <__aeabi_dcmplt>
 8008d8c:	b140      	cbz	r0, 8008da0 <_dtoa_r+0x168>
 8008d8e:	4638      	mov	r0, r7
 8008d90:	f7f7 fbd0 	bl	8000534 <__aeabi_i2d>
 8008d94:	4622      	mov	r2, r4
 8008d96:	462b      	mov	r3, r5
 8008d98:	f7f7 fe9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d9c:	b900      	cbnz	r0, 8008da0 <_dtoa_r+0x168>
 8008d9e:	3f01      	subs	r7, #1
 8008da0:	2f16      	cmp	r7, #22
 8008da2:	d851      	bhi.n	8008e48 <_dtoa_r+0x210>
 8008da4:	4b5b      	ldr	r3, [pc, #364]	@ (8008f14 <_dtoa_r+0x2dc>)
 8008da6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008db2:	f7f7 fe9b 	bl	8000aec <__aeabi_dcmplt>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	d048      	beq.n	8008e4c <_dtoa_r+0x214>
 8008dba:	3f01      	subs	r7, #1
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	9312      	str	r3, [sp, #72]	@ 0x48
 8008dc0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008dc2:	1b9b      	subs	r3, r3, r6
 8008dc4:	1e5a      	subs	r2, r3, #1
 8008dc6:	bf44      	itt	mi
 8008dc8:	f1c3 0801 	rsbmi	r8, r3, #1
 8008dcc:	2300      	movmi	r3, #0
 8008dce:	9208      	str	r2, [sp, #32]
 8008dd0:	bf54      	ite	pl
 8008dd2:	f04f 0800 	movpl.w	r8, #0
 8008dd6:	9308      	strmi	r3, [sp, #32]
 8008dd8:	2f00      	cmp	r7, #0
 8008dda:	db39      	blt.n	8008e50 <_dtoa_r+0x218>
 8008ddc:	9b08      	ldr	r3, [sp, #32]
 8008dde:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008de0:	443b      	add	r3, r7
 8008de2:	9308      	str	r3, [sp, #32]
 8008de4:	2300      	movs	r3, #0
 8008de6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dea:	2b09      	cmp	r3, #9
 8008dec:	d864      	bhi.n	8008eb8 <_dtoa_r+0x280>
 8008dee:	2b05      	cmp	r3, #5
 8008df0:	bfc4      	itt	gt
 8008df2:	3b04      	subgt	r3, #4
 8008df4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df8:	f1a3 0302 	sub.w	r3, r3, #2
 8008dfc:	bfcc      	ite	gt
 8008dfe:	2400      	movgt	r4, #0
 8008e00:	2401      	movle	r4, #1
 8008e02:	2b03      	cmp	r3, #3
 8008e04:	d863      	bhi.n	8008ece <_dtoa_r+0x296>
 8008e06:	e8df f003 	tbb	[pc, r3]
 8008e0a:	372a      	.short	0x372a
 8008e0c:	5535      	.short	0x5535
 8008e0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008e12:	441e      	add	r6, r3
 8008e14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008e18:	2b20      	cmp	r3, #32
 8008e1a:	bfc1      	itttt	gt
 8008e1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e20:	409f      	lslgt	r7, r3
 8008e22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e26:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e2a:	bfd6      	itet	le
 8008e2c:	f1c3 0320 	rsble	r3, r3, #32
 8008e30:	ea47 0003 	orrgt.w	r0, r7, r3
 8008e34:	fa04 f003 	lslle.w	r0, r4, r3
 8008e38:	f7f7 fb6c 	bl	8000514 <__aeabi_ui2d>
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e42:	3e01      	subs	r6, #1
 8008e44:	9214      	str	r2, [sp, #80]	@ 0x50
 8008e46:	e777      	b.n	8008d38 <_dtoa_r+0x100>
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e7b8      	b.n	8008dbe <_dtoa_r+0x186>
 8008e4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8008e4e:	e7b7      	b.n	8008dc0 <_dtoa_r+0x188>
 8008e50:	427b      	negs	r3, r7
 8008e52:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e54:	2300      	movs	r3, #0
 8008e56:	eba8 0807 	sub.w	r8, r8, r7
 8008e5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e5c:	e7c4      	b.n	8008de8 <_dtoa_r+0x1b0>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	dc35      	bgt.n	8008ed4 <_dtoa_r+0x29c>
 8008e68:	2301      	movs	r3, #1
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	9307      	str	r3, [sp, #28]
 8008e6e:	461a      	mov	r2, r3
 8008e70:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e72:	e00b      	b.n	8008e8c <_dtoa_r+0x254>
 8008e74:	2301      	movs	r3, #1
 8008e76:	e7f3      	b.n	8008e60 <_dtoa_r+0x228>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e7e:	18fb      	adds	r3, r7, r3
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	3301      	adds	r3, #1
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	9307      	str	r3, [sp, #28]
 8008e88:	bfb8      	it	lt
 8008e8a:	2301      	movlt	r3, #1
 8008e8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008e90:	2100      	movs	r1, #0
 8008e92:	2204      	movs	r2, #4
 8008e94:	f102 0514 	add.w	r5, r2, #20
 8008e98:	429d      	cmp	r5, r3
 8008e9a:	d91f      	bls.n	8008edc <_dtoa_r+0x2a4>
 8008e9c:	6041      	str	r1, [r0, #4]
 8008e9e:	4658      	mov	r0, fp
 8008ea0:	f001 f8da 	bl	800a058 <_Balloc>
 8008ea4:	4682      	mov	sl, r0
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d13c      	bne.n	8008f24 <_dtoa_r+0x2ec>
 8008eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8008f18 <_dtoa_r+0x2e0>)
 8008eac:	4602      	mov	r2, r0
 8008eae:	f240 11af 	movw	r1, #431	@ 0x1af
 8008eb2:	e6d8      	b.n	8008c66 <_dtoa_r+0x2e>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e7e0      	b.n	8008e7a <_dtoa_r+0x242>
 8008eb8:	2401      	movs	r4, #1
 8008eba:	2300      	movs	r3, #0
 8008ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ebe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec4:	9300      	str	r3, [sp, #0]
 8008ec6:	9307      	str	r3, [sp, #28]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	2312      	movs	r3, #18
 8008ecc:	e7d0      	b.n	8008e70 <_dtoa_r+0x238>
 8008ece:	2301      	movs	r3, #1
 8008ed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ed2:	e7f5      	b.n	8008ec0 <_dtoa_r+0x288>
 8008ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ed6:	9300      	str	r3, [sp, #0]
 8008ed8:	9307      	str	r3, [sp, #28]
 8008eda:	e7d7      	b.n	8008e8c <_dtoa_r+0x254>
 8008edc:	3101      	adds	r1, #1
 8008ede:	0052      	lsls	r2, r2, #1
 8008ee0:	e7d8      	b.n	8008e94 <_dtoa_r+0x25c>
 8008ee2:	bf00      	nop
 8008ee4:	f3af 8000 	nop.w
 8008ee8:	636f4361 	.word	0x636f4361
 8008eec:	3fd287a7 	.word	0x3fd287a7
 8008ef0:	8b60c8b3 	.word	0x8b60c8b3
 8008ef4:	3fc68a28 	.word	0x3fc68a28
 8008ef8:	509f79fb 	.word	0x509f79fb
 8008efc:	3fd34413 	.word	0x3fd34413
 8008f00:	0800b1f9 	.word	0x0800b1f9
 8008f04:	0800b210 	.word	0x0800b210
 8008f08:	7ff00000 	.word	0x7ff00000
 8008f0c:	0800b1c1 	.word	0x0800b1c1
 8008f10:	3ff80000 	.word	0x3ff80000
 8008f14:	0800b368 	.word	0x0800b368
 8008f18:	0800b268 	.word	0x0800b268
 8008f1c:	0800b1f5 	.word	0x0800b1f5
 8008f20:	0800b1c0 	.word	0x0800b1c0
 8008f24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008f28:	6018      	str	r0, [r3, #0]
 8008f2a:	9b07      	ldr	r3, [sp, #28]
 8008f2c:	2b0e      	cmp	r3, #14
 8008f2e:	f200 80a4 	bhi.w	800907a <_dtoa_r+0x442>
 8008f32:	2c00      	cmp	r4, #0
 8008f34:	f000 80a1 	beq.w	800907a <_dtoa_r+0x442>
 8008f38:	2f00      	cmp	r7, #0
 8008f3a:	dd33      	ble.n	8008fa4 <_dtoa_r+0x36c>
 8008f3c:	4bad      	ldr	r3, [pc, #692]	@ (80091f4 <_dtoa_r+0x5bc>)
 8008f3e:	f007 020f 	and.w	r2, r7, #15
 8008f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f46:	ed93 7b00 	vldr	d7, [r3]
 8008f4a:	05f8      	lsls	r0, r7, #23
 8008f4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008f54:	d516      	bpl.n	8008f84 <_dtoa_r+0x34c>
 8008f56:	4ba8      	ldr	r3, [pc, #672]	@ (80091f8 <_dtoa_r+0x5c0>)
 8008f58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f60:	f7f7 fc7c 	bl	800085c <__aeabi_ddiv>
 8008f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f68:	f004 040f 	and.w	r4, r4, #15
 8008f6c:	2603      	movs	r6, #3
 8008f6e:	4da2      	ldr	r5, [pc, #648]	@ (80091f8 <_dtoa_r+0x5c0>)
 8008f70:	b954      	cbnz	r4, 8008f88 <_dtoa_r+0x350>
 8008f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f7a:	f7f7 fc6f 	bl	800085c <__aeabi_ddiv>
 8008f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f82:	e028      	b.n	8008fd6 <_dtoa_r+0x39e>
 8008f84:	2602      	movs	r6, #2
 8008f86:	e7f2      	b.n	8008f6e <_dtoa_r+0x336>
 8008f88:	07e1      	lsls	r1, r4, #31
 8008f8a:	d508      	bpl.n	8008f9e <_dtoa_r+0x366>
 8008f8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f94:	f7f7 fb38 	bl	8000608 <__aeabi_dmul>
 8008f98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f9c:	3601      	adds	r6, #1
 8008f9e:	1064      	asrs	r4, r4, #1
 8008fa0:	3508      	adds	r5, #8
 8008fa2:	e7e5      	b.n	8008f70 <_dtoa_r+0x338>
 8008fa4:	f000 80d2 	beq.w	800914c <_dtoa_r+0x514>
 8008fa8:	427c      	negs	r4, r7
 8008faa:	4b92      	ldr	r3, [pc, #584]	@ (80091f4 <_dtoa_r+0x5bc>)
 8008fac:	4d92      	ldr	r5, [pc, #584]	@ (80091f8 <_dtoa_r+0x5c0>)
 8008fae:	f004 020f 	and.w	r2, r4, #15
 8008fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fbe:	f7f7 fb23 	bl	8000608 <__aeabi_dmul>
 8008fc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fc6:	1124      	asrs	r4, r4, #4
 8008fc8:	2300      	movs	r3, #0
 8008fca:	2602      	movs	r6, #2
 8008fcc:	2c00      	cmp	r4, #0
 8008fce:	f040 80b2 	bne.w	8009136 <_dtoa_r+0x4fe>
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1d3      	bne.n	8008f7e <_dtoa_r+0x346>
 8008fd6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008fd8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f000 80b7 	beq.w	8009150 <_dtoa_r+0x518>
 8008fe2:	4b86      	ldr	r3, [pc, #536]	@ (80091fc <_dtoa_r+0x5c4>)
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	4629      	mov	r1, r5
 8008fea:	f7f7 fd7f 	bl	8000aec <__aeabi_dcmplt>
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	f000 80ae 	beq.w	8009150 <_dtoa_r+0x518>
 8008ff4:	9b07      	ldr	r3, [sp, #28]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f000 80aa 	beq.w	8009150 <_dtoa_r+0x518>
 8008ffc:	9b00      	ldr	r3, [sp, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	dd37      	ble.n	8009072 <_dtoa_r+0x43a>
 8009002:	1e7b      	subs	r3, r7, #1
 8009004:	9304      	str	r3, [sp, #16]
 8009006:	4620      	mov	r0, r4
 8009008:	4b7d      	ldr	r3, [pc, #500]	@ (8009200 <_dtoa_r+0x5c8>)
 800900a:	2200      	movs	r2, #0
 800900c:	4629      	mov	r1, r5
 800900e:	f7f7 fafb 	bl	8000608 <__aeabi_dmul>
 8009012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009016:	9c00      	ldr	r4, [sp, #0]
 8009018:	3601      	adds	r6, #1
 800901a:	4630      	mov	r0, r6
 800901c:	f7f7 fa8a 	bl	8000534 <__aeabi_i2d>
 8009020:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009024:	f7f7 faf0 	bl	8000608 <__aeabi_dmul>
 8009028:	4b76      	ldr	r3, [pc, #472]	@ (8009204 <_dtoa_r+0x5cc>)
 800902a:	2200      	movs	r2, #0
 800902c:	f7f7 f936 	bl	800029c <__adddf3>
 8009030:	4605      	mov	r5, r0
 8009032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009036:	2c00      	cmp	r4, #0
 8009038:	f040 808d 	bne.w	8009156 <_dtoa_r+0x51e>
 800903c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009040:	4b71      	ldr	r3, [pc, #452]	@ (8009208 <_dtoa_r+0x5d0>)
 8009042:	2200      	movs	r2, #0
 8009044:	f7f7 f928 	bl	8000298 <__aeabi_dsub>
 8009048:	4602      	mov	r2, r0
 800904a:	460b      	mov	r3, r1
 800904c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009050:	462a      	mov	r2, r5
 8009052:	4633      	mov	r3, r6
 8009054:	f7f7 fd68 	bl	8000b28 <__aeabi_dcmpgt>
 8009058:	2800      	cmp	r0, #0
 800905a:	f040 828b 	bne.w	8009574 <_dtoa_r+0x93c>
 800905e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009062:	462a      	mov	r2, r5
 8009064:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009068:	f7f7 fd40 	bl	8000aec <__aeabi_dcmplt>
 800906c:	2800      	cmp	r0, #0
 800906e:	f040 8128 	bne.w	80092c2 <_dtoa_r+0x68a>
 8009072:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009076:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800907a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800907c:	2b00      	cmp	r3, #0
 800907e:	f2c0 815a 	blt.w	8009336 <_dtoa_r+0x6fe>
 8009082:	2f0e      	cmp	r7, #14
 8009084:	f300 8157 	bgt.w	8009336 <_dtoa_r+0x6fe>
 8009088:	4b5a      	ldr	r3, [pc, #360]	@ (80091f4 <_dtoa_r+0x5bc>)
 800908a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800908e:	ed93 7b00 	vldr	d7, [r3]
 8009092:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009094:	2b00      	cmp	r3, #0
 8009096:	ed8d 7b00 	vstr	d7, [sp]
 800909a:	da03      	bge.n	80090a4 <_dtoa_r+0x46c>
 800909c:	9b07      	ldr	r3, [sp, #28]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f340 8101 	ble.w	80092a6 <_dtoa_r+0x66e>
 80090a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80090a8:	4656      	mov	r6, sl
 80090aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090ae:	4620      	mov	r0, r4
 80090b0:	4629      	mov	r1, r5
 80090b2:	f7f7 fbd3 	bl	800085c <__aeabi_ddiv>
 80090b6:	f7f7 fd57 	bl	8000b68 <__aeabi_d2iz>
 80090ba:	4680      	mov	r8, r0
 80090bc:	f7f7 fa3a 	bl	8000534 <__aeabi_i2d>
 80090c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090c4:	f7f7 faa0 	bl	8000608 <__aeabi_dmul>
 80090c8:	4602      	mov	r2, r0
 80090ca:	460b      	mov	r3, r1
 80090cc:	4620      	mov	r0, r4
 80090ce:	4629      	mov	r1, r5
 80090d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80090d4:	f7f7 f8e0 	bl	8000298 <__aeabi_dsub>
 80090d8:	f806 4b01 	strb.w	r4, [r6], #1
 80090dc:	9d07      	ldr	r5, [sp, #28]
 80090de:	eba6 040a 	sub.w	r4, r6, sl
 80090e2:	42a5      	cmp	r5, r4
 80090e4:	4602      	mov	r2, r0
 80090e6:	460b      	mov	r3, r1
 80090e8:	f040 8117 	bne.w	800931a <_dtoa_r+0x6e2>
 80090ec:	f7f7 f8d6 	bl	800029c <__adddf3>
 80090f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	f7f7 fd16 	bl	8000b28 <__aeabi_dcmpgt>
 80090fc:	2800      	cmp	r0, #0
 80090fe:	f040 80f9 	bne.w	80092f4 <_dtoa_r+0x6bc>
 8009102:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009106:	4620      	mov	r0, r4
 8009108:	4629      	mov	r1, r5
 800910a:	f7f7 fce5 	bl	8000ad8 <__aeabi_dcmpeq>
 800910e:	b118      	cbz	r0, 8009118 <_dtoa_r+0x4e0>
 8009110:	f018 0f01 	tst.w	r8, #1
 8009114:	f040 80ee 	bne.w	80092f4 <_dtoa_r+0x6bc>
 8009118:	4649      	mov	r1, r9
 800911a:	4658      	mov	r0, fp
 800911c:	f000 ffdc 	bl	800a0d8 <_Bfree>
 8009120:	2300      	movs	r3, #0
 8009122:	7033      	strb	r3, [r6, #0]
 8009124:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009126:	3701      	adds	r7, #1
 8009128:	601f      	str	r7, [r3, #0]
 800912a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 831d 	beq.w	800976c <_dtoa_r+0xb34>
 8009132:	601e      	str	r6, [r3, #0]
 8009134:	e31a      	b.n	800976c <_dtoa_r+0xb34>
 8009136:	07e2      	lsls	r2, r4, #31
 8009138:	d505      	bpl.n	8009146 <_dtoa_r+0x50e>
 800913a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800913e:	f7f7 fa63 	bl	8000608 <__aeabi_dmul>
 8009142:	3601      	adds	r6, #1
 8009144:	2301      	movs	r3, #1
 8009146:	1064      	asrs	r4, r4, #1
 8009148:	3508      	adds	r5, #8
 800914a:	e73f      	b.n	8008fcc <_dtoa_r+0x394>
 800914c:	2602      	movs	r6, #2
 800914e:	e742      	b.n	8008fd6 <_dtoa_r+0x39e>
 8009150:	9c07      	ldr	r4, [sp, #28]
 8009152:	9704      	str	r7, [sp, #16]
 8009154:	e761      	b.n	800901a <_dtoa_r+0x3e2>
 8009156:	4b27      	ldr	r3, [pc, #156]	@ (80091f4 <_dtoa_r+0x5bc>)
 8009158:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800915a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800915e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009162:	4454      	add	r4, sl
 8009164:	2900      	cmp	r1, #0
 8009166:	d053      	beq.n	8009210 <_dtoa_r+0x5d8>
 8009168:	4928      	ldr	r1, [pc, #160]	@ (800920c <_dtoa_r+0x5d4>)
 800916a:	2000      	movs	r0, #0
 800916c:	f7f7 fb76 	bl	800085c <__aeabi_ddiv>
 8009170:	4633      	mov	r3, r6
 8009172:	462a      	mov	r2, r5
 8009174:	f7f7 f890 	bl	8000298 <__aeabi_dsub>
 8009178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800917c:	4656      	mov	r6, sl
 800917e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009182:	f7f7 fcf1 	bl	8000b68 <__aeabi_d2iz>
 8009186:	4605      	mov	r5, r0
 8009188:	f7f7 f9d4 	bl	8000534 <__aeabi_i2d>
 800918c:	4602      	mov	r2, r0
 800918e:	460b      	mov	r3, r1
 8009190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009194:	f7f7 f880 	bl	8000298 <__aeabi_dsub>
 8009198:	3530      	adds	r5, #48	@ 0x30
 800919a:	4602      	mov	r2, r0
 800919c:	460b      	mov	r3, r1
 800919e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091a2:	f806 5b01 	strb.w	r5, [r6], #1
 80091a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091aa:	f7f7 fc9f 	bl	8000aec <__aeabi_dcmplt>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	d171      	bne.n	8009296 <_dtoa_r+0x65e>
 80091b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091b6:	4911      	ldr	r1, [pc, #68]	@ (80091fc <_dtoa_r+0x5c4>)
 80091b8:	2000      	movs	r0, #0
 80091ba:	f7f7 f86d 	bl	8000298 <__aeabi_dsub>
 80091be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091c2:	f7f7 fc93 	bl	8000aec <__aeabi_dcmplt>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f040 8095 	bne.w	80092f6 <_dtoa_r+0x6be>
 80091cc:	42a6      	cmp	r6, r4
 80091ce:	f43f af50 	beq.w	8009072 <_dtoa_r+0x43a>
 80091d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80091d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009200 <_dtoa_r+0x5c8>)
 80091d8:	2200      	movs	r2, #0
 80091da:	f7f7 fa15 	bl	8000608 <__aeabi_dmul>
 80091de:	4b08      	ldr	r3, [pc, #32]	@ (8009200 <_dtoa_r+0x5c8>)
 80091e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091e4:	2200      	movs	r2, #0
 80091e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ea:	f7f7 fa0d 	bl	8000608 <__aeabi_dmul>
 80091ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091f2:	e7c4      	b.n	800917e <_dtoa_r+0x546>
 80091f4:	0800b368 	.word	0x0800b368
 80091f8:	0800b340 	.word	0x0800b340
 80091fc:	3ff00000 	.word	0x3ff00000
 8009200:	40240000 	.word	0x40240000
 8009204:	401c0000 	.word	0x401c0000
 8009208:	40140000 	.word	0x40140000
 800920c:	3fe00000 	.word	0x3fe00000
 8009210:	4631      	mov	r1, r6
 8009212:	4628      	mov	r0, r5
 8009214:	f7f7 f9f8 	bl	8000608 <__aeabi_dmul>
 8009218:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800921c:	9415      	str	r4, [sp, #84]	@ 0x54
 800921e:	4656      	mov	r6, sl
 8009220:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009224:	f7f7 fca0 	bl	8000b68 <__aeabi_d2iz>
 8009228:	4605      	mov	r5, r0
 800922a:	f7f7 f983 	bl	8000534 <__aeabi_i2d>
 800922e:	4602      	mov	r2, r0
 8009230:	460b      	mov	r3, r1
 8009232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009236:	f7f7 f82f 	bl	8000298 <__aeabi_dsub>
 800923a:	3530      	adds	r5, #48	@ 0x30
 800923c:	f806 5b01 	strb.w	r5, [r6], #1
 8009240:	4602      	mov	r2, r0
 8009242:	460b      	mov	r3, r1
 8009244:	42a6      	cmp	r6, r4
 8009246:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800924a:	f04f 0200 	mov.w	r2, #0
 800924e:	d124      	bne.n	800929a <_dtoa_r+0x662>
 8009250:	4bac      	ldr	r3, [pc, #688]	@ (8009504 <_dtoa_r+0x8cc>)
 8009252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009256:	f7f7 f821 	bl	800029c <__adddf3>
 800925a:	4602      	mov	r2, r0
 800925c:	460b      	mov	r3, r1
 800925e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009262:	f7f7 fc61 	bl	8000b28 <__aeabi_dcmpgt>
 8009266:	2800      	cmp	r0, #0
 8009268:	d145      	bne.n	80092f6 <_dtoa_r+0x6be>
 800926a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800926e:	49a5      	ldr	r1, [pc, #660]	@ (8009504 <_dtoa_r+0x8cc>)
 8009270:	2000      	movs	r0, #0
 8009272:	f7f7 f811 	bl	8000298 <__aeabi_dsub>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800927e:	f7f7 fc35 	bl	8000aec <__aeabi_dcmplt>
 8009282:	2800      	cmp	r0, #0
 8009284:	f43f aef5 	beq.w	8009072 <_dtoa_r+0x43a>
 8009288:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800928a:	1e73      	subs	r3, r6, #1
 800928c:	9315      	str	r3, [sp, #84]	@ 0x54
 800928e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009292:	2b30      	cmp	r3, #48	@ 0x30
 8009294:	d0f8      	beq.n	8009288 <_dtoa_r+0x650>
 8009296:	9f04      	ldr	r7, [sp, #16]
 8009298:	e73e      	b.n	8009118 <_dtoa_r+0x4e0>
 800929a:	4b9b      	ldr	r3, [pc, #620]	@ (8009508 <_dtoa_r+0x8d0>)
 800929c:	f7f7 f9b4 	bl	8000608 <__aeabi_dmul>
 80092a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092a4:	e7bc      	b.n	8009220 <_dtoa_r+0x5e8>
 80092a6:	d10c      	bne.n	80092c2 <_dtoa_r+0x68a>
 80092a8:	4b98      	ldr	r3, [pc, #608]	@ (800950c <_dtoa_r+0x8d4>)
 80092aa:	2200      	movs	r2, #0
 80092ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092b0:	f7f7 f9aa 	bl	8000608 <__aeabi_dmul>
 80092b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80092b8:	f7f7 fc2c 	bl	8000b14 <__aeabi_dcmpge>
 80092bc:	2800      	cmp	r0, #0
 80092be:	f000 8157 	beq.w	8009570 <_dtoa_r+0x938>
 80092c2:	2400      	movs	r4, #0
 80092c4:	4625      	mov	r5, r4
 80092c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092c8:	43db      	mvns	r3, r3
 80092ca:	9304      	str	r3, [sp, #16]
 80092cc:	4656      	mov	r6, sl
 80092ce:	2700      	movs	r7, #0
 80092d0:	4621      	mov	r1, r4
 80092d2:	4658      	mov	r0, fp
 80092d4:	f000 ff00 	bl	800a0d8 <_Bfree>
 80092d8:	2d00      	cmp	r5, #0
 80092da:	d0dc      	beq.n	8009296 <_dtoa_r+0x65e>
 80092dc:	b12f      	cbz	r7, 80092ea <_dtoa_r+0x6b2>
 80092de:	42af      	cmp	r7, r5
 80092e0:	d003      	beq.n	80092ea <_dtoa_r+0x6b2>
 80092e2:	4639      	mov	r1, r7
 80092e4:	4658      	mov	r0, fp
 80092e6:	f000 fef7 	bl	800a0d8 <_Bfree>
 80092ea:	4629      	mov	r1, r5
 80092ec:	4658      	mov	r0, fp
 80092ee:	f000 fef3 	bl	800a0d8 <_Bfree>
 80092f2:	e7d0      	b.n	8009296 <_dtoa_r+0x65e>
 80092f4:	9704      	str	r7, [sp, #16]
 80092f6:	4633      	mov	r3, r6
 80092f8:	461e      	mov	r6, r3
 80092fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092fe:	2a39      	cmp	r2, #57	@ 0x39
 8009300:	d107      	bne.n	8009312 <_dtoa_r+0x6da>
 8009302:	459a      	cmp	sl, r3
 8009304:	d1f8      	bne.n	80092f8 <_dtoa_r+0x6c0>
 8009306:	9a04      	ldr	r2, [sp, #16]
 8009308:	3201      	adds	r2, #1
 800930a:	9204      	str	r2, [sp, #16]
 800930c:	2230      	movs	r2, #48	@ 0x30
 800930e:	f88a 2000 	strb.w	r2, [sl]
 8009312:	781a      	ldrb	r2, [r3, #0]
 8009314:	3201      	adds	r2, #1
 8009316:	701a      	strb	r2, [r3, #0]
 8009318:	e7bd      	b.n	8009296 <_dtoa_r+0x65e>
 800931a:	4b7b      	ldr	r3, [pc, #492]	@ (8009508 <_dtoa_r+0x8d0>)
 800931c:	2200      	movs	r2, #0
 800931e:	f7f7 f973 	bl	8000608 <__aeabi_dmul>
 8009322:	2200      	movs	r2, #0
 8009324:	2300      	movs	r3, #0
 8009326:	4604      	mov	r4, r0
 8009328:	460d      	mov	r5, r1
 800932a:	f7f7 fbd5 	bl	8000ad8 <__aeabi_dcmpeq>
 800932e:	2800      	cmp	r0, #0
 8009330:	f43f aebb 	beq.w	80090aa <_dtoa_r+0x472>
 8009334:	e6f0      	b.n	8009118 <_dtoa_r+0x4e0>
 8009336:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009338:	2a00      	cmp	r2, #0
 800933a:	f000 80db 	beq.w	80094f4 <_dtoa_r+0x8bc>
 800933e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009340:	2a01      	cmp	r2, #1
 8009342:	f300 80bf 	bgt.w	80094c4 <_dtoa_r+0x88c>
 8009346:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009348:	2a00      	cmp	r2, #0
 800934a:	f000 80b7 	beq.w	80094bc <_dtoa_r+0x884>
 800934e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009352:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009354:	4646      	mov	r6, r8
 8009356:	9a08      	ldr	r2, [sp, #32]
 8009358:	2101      	movs	r1, #1
 800935a:	441a      	add	r2, r3
 800935c:	4658      	mov	r0, fp
 800935e:	4498      	add	r8, r3
 8009360:	9208      	str	r2, [sp, #32]
 8009362:	f000 ffb7 	bl	800a2d4 <__i2b>
 8009366:	4605      	mov	r5, r0
 8009368:	b15e      	cbz	r6, 8009382 <_dtoa_r+0x74a>
 800936a:	9b08      	ldr	r3, [sp, #32]
 800936c:	2b00      	cmp	r3, #0
 800936e:	dd08      	ble.n	8009382 <_dtoa_r+0x74a>
 8009370:	42b3      	cmp	r3, r6
 8009372:	9a08      	ldr	r2, [sp, #32]
 8009374:	bfa8      	it	ge
 8009376:	4633      	movge	r3, r6
 8009378:	eba8 0803 	sub.w	r8, r8, r3
 800937c:	1af6      	subs	r6, r6, r3
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	9308      	str	r3, [sp, #32]
 8009382:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009384:	b1f3      	cbz	r3, 80093c4 <_dtoa_r+0x78c>
 8009386:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009388:	2b00      	cmp	r3, #0
 800938a:	f000 80b7 	beq.w	80094fc <_dtoa_r+0x8c4>
 800938e:	b18c      	cbz	r4, 80093b4 <_dtoa_r+0x77c>
 8009390:	4629      	mov	r1, r5
 8009392:	4622      	mov	r2, r4
 8009394:	4658      	mov	r0, fp
 8009396:	f001 f85d 	bl	800a454 <__pow5mult>
 800939a:	464a      	mov	r2, r9
 800939c:	4601      	mov	r1, r0
 800939e:	4605      	mov	r5, r0
 80093a0:	4658      	mov	r0, fp
 80093a2:	f000 ffad 	bl	800a300 <__multiply>
 80093a6:	4649      	mov	r1, r9
 80093a8:	9004      	str	r0, [sp, #16]
 80093aa:	4658      	mov	r0, fp
 80093ac:	f000 fe94 	bl	800a0d8 <_Bfree>
 80093b0:	9b04      	ldr	r3, [sp, #16]
 80093b2:	4699      	mov	r9, r3
 80093b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093b6:	1b1a      	subs	r2, r3, r4
 80093b8:	d004      	beq.n	80093c4 <_dtoa_r+0x78c>
 80093ba:	4649      	mov	r1, r9
 80093bc:	4658      	mov	r0, fp
 80093be:	f001 f849 	bl	800a454 <__pow5mult>
 80093c2:	4681      	mov	r9, r0
 80093c4:	2101      	movs	r1, #1
 80093c6:	4658      	mov	r0, fp
 80093c8:	f000 ff84 	bl	800a2d4 <__i2b>
 80093cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093ce:	4604      	mov	r4, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 81cf 	beq.w	8009774 <_dtoa_r+0xb3c>
 80093d6:	461a      	mov	r2, r3
 80093d8:	4601      	mov	r1, r0
 80093da:	4658      	mov	r0, fp
 80093dc:	f001 f83a 	bl	800a454 <__pow5mult>
 80093e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	4604      	mov	r4, r0
 80093e6:	f300 8095 	bgt.w	8009514 <_dtoa_r+0x8dc>
 80093ea:	9b02      	ldr	r3, [sp, #8]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f040 8087 	bne.w	8009500 <_dtoa_r+0x8c8>
 80093f2:	9b03      	ldr	r3, [sp, #12]
 80093f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f040 8089 	bne.w	8009510 <_dtoa_r+0x8d8>
 80093fe:	9b03      	ldr	r3, [sp, #12]
 8009400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009404:	0d1b      	lsrs	r3, r3, #20
 8009406:	051b      	lsls	r3, r3, #20
 8009408:	b12b      	cbz	r3, 8009416 <_dtoa_r+0x7de>
 800940a:	9b08      	ldr	r3, [sp, #32]
 800940c:	3301      	adds	r3, #1
 800940e:	9308      	str	r3, [sp, #32]
 8009410:	f108 0801 	add.w	r8, r8, #1
 8009414:	2301      	movs	r3, #1
 8009416:	930a      	str	r3, [sp, #40]	@ 0x28
 8009418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941a:	2b00      	cmp	r3, #0
 800941c:	f000 81b0 	beq.w	8009780 <_dtoa_r+0xb48>
 8009420:	6923      	ldr	r3, [r4, #16]
 8009422:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009426:	6918      	ldr	r0, [r3, #16]
 8009428:	f000 ff08 	bl	800a23c <__hi0bits>
 800942c:	f1c0 0020 	rsb	r0, r0, #32
 8009430:	9b08      	ldr	r3, [sp, #32]
 8009432:	4418      	add	r0, r3
 8009434:	f010 001f 	ands.w	r0, r0, #31
 8009438:	d077      	beq.n	800952a <_dtoa_r+0x8f2>
 800943a:	f1c0 0320 	rsb	r3, r0, #32
 800943e:	2b04      	cmp	r3, #4
 8009440:	dd6b      	ble.n	800951a <_dtoa_r+0x8e2>
 8009442:	9b08      	ldr	r3, [sp, #32]
 8009444:	f1c0 001c 	rsb	r0, r0, #28
 8009448:	4403      	add	r3, r0
 800944a:	4480      	add	r8, r0
 800944c:	4406      	add	r6, r0
 800944e:	9308      	str	r3, [sp, #32]
 8009450:	f1b8 0f00 	cmp.w	r8, #0
 8009454:	dd05      	ble.n	8009462 <_dtoa_r+0x82a>
 8009456:	4649      	mov	r1, r9
 8009458:	4642      	mov	r2, r8
 800945a:	4658      	mov	r0, fp
 800945c:	f001 f854 	bl	800a508 <__lshift>
 8009460:	4681      	mov	r9, r0
 8009462:	9b08      	ldr	r3, [sp, #32]
 8009464:	2b00      	cmp	r3, #0
 8009466:	dd05      	ble.n	8009474 <_dtoa_r+0x83c>
 8009468:	4621      	mov	r1, r4
 800946a:	461a      	mov	r2, r3
 800946c:	4658      	mov	r0, fp
 800946e:	f001 f84b 	bl	800a508 <__lshift>
 8009472:	4604      	mov	r4, r0
 8009474:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009476:	2b00      	cmp	r3, #0
 8009478:	d059      	beq.n	800952e <_dtoa_r+0x8f6>
 800947a:	4621      	mov	r1, r4
 800947c:	4648      	mov	r0, r9
 800947e:	f001 f8af 	bl	800a5e0 <__mcmp>
 8009482:	2800      	cmp	r0, #0
 8009484:	da53      	bge.n	800952e <_dtoa_r+0x8f6>
 8009486:	1e7b      	subs	r3, r7, #1
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	4649      	mov	r1, r9
 800948c:	2300      	movs	r3, #0
 800948e:	220a      	movs	r2, #10
 8009490:	4658      	mov	r0, fp
 8009492:	f000 fe43 	bl	800a11c <__multadd>
 8009496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009498:	4681      	mov	r9, r0
 800949a:	2b00      	cmp	r3, #0
 800949c:	f000 8172 	beq.w	8009784 <_dtoa_r+0xb4c>
 80094a0:	2300      	movs	r3, #0
 80094a2:	4629      	mov	r1, r5
 80094a4:	220a      	movs	r2, #10
 80094a6:	4658      	mov	r0, fp
 80094a8:	f000 fe38 	bl	800a11c <__multadd>
 80094ac:	9b00      	ldr	r3, [sp, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	4605      	mov	r5, r0
 80094b2:	dc67      	bgt.n	8009584 <_dtoa_r+0x94c>
 80094b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	dc41      	bgt.n	800953e <_dtoa_r+0x906>
 80094ba:	e063      	b.n	8009584 <_dtoa_r+0x94c>
 80094bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80094be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80094c2:	e746      	b.n	8009352 <_dtoa_r+0x71a>
 80094c4:	9b07      	ldr	r3, [sp, #28]
 80094c6:	1e5c      	subs	r4, r3, #1
 80094c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ca:	42a3      	cmp	r3, r4
 80094cc:	bfbf      	itttt	lt
 80094ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80094d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80094d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80094d4:	1ae3      	sublt	r3, r4, r3
 80094d6:	bfb4      	ite	lt
 80094d8:	18d2      	addlt	r2, r2, r3
 80094da:	1b1c      	subge	r4, r3, r4
 80094dc:	9b07      	ldr	r3, [sp, #28]
 80094de:	bfbc      	itt	lt
 80094e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80094e2:	2400      	movlt	r4, #0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	bfb5      	itete	lt
 80094e8:	eba8 0603 	sublt.w	r6, r8, r3
 80094ec:	9b07      	ldrge	r3, [sp, #28]
 80094ee:	2300      	movlt	r3, #0
 80094f0:	4646      	movge	r6, r8
 80094f2:	e730      	b.n	8009356 <_dtoa_r+0x71e>
 80094f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80094f8:	4646      	mov	r6, r8
 80094fa:	e735      	b.n	8009368 <_dtoa_r+0x730>
 80094fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80094fe:	e75c      	b.n	80093ba <_dtoa_r+0x782>
 8009500:	2300      	movs	r3, #0
 8009502:	e788      	b.n	8009416 <_dtoa_r+0x7de>
 8009504:	3fe00000 	.word	0x3fe00000
 8009508:	40240000 	.word	0x40240000
 800950c:	40140000 	.word	0x40140000
 8009510:	9b02      	ldr	r3, [sp, #8]
 8009512:	e780      	b.n	8009416 <_dtoa_r+0x7de>
 8009514:	2300      	movs	r3, #0
 8009516:	930a      	str	r3, [sp, #40]	@ 0x28
 8009518:	e782      	b.n	8009420 <_dtoa_r+0x7e8>
 800951a:	d099      	beq.n	8009450 <_dtoa_r+0x818>
 800951c:	9a08      	ldr	r2, [sp, #32]
 800951e:	331c      	adds	r3, #28
 8009520:	441a      	add	r2, r3
 8009522:	4498      	add	r8, r3
 8009524:	441e      	add	r6, r3
 8009526:	9208      	str	r2, [sp, #32]
 8009528:	e792      	b.n	8009450 <_dtoa_r+0x818>
 800952a:	4603      	mov	r3, r0
 800952c:	e7f6      	b.n	800951c <_dtoa_r+0x8e4>
 800952e:	9b07      	ldr	r3, [sp, #28]
 8009530:	9704      	str	r7, [sp, #16]
 8009532:	2b00      	cmp	r3, #0
 8009534:	dc20      	bgt.n	8009578 <_dtoa_r+0x940>
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953a:	2b02      	cmp	r3, #2
 800953c:	dd1e      	ble.n	800957c <_dtoa_r+0x944>
 800953e:	9b00      	ldr	r3, [sp, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f47f aec0 	bne.w	80092c6 <_dtoa_r+0x68e>
 8009546:	4621      	mov	r1, r4
 8009548:	2205      	movs	r2, #5
 800954a:	4658      	mov	r0, fp
 800954c:	f000 fde6 	bl	800a11c <__multadd>
 8009550:	4601      	mov	r1, r0
 8009552:	4604      	mov	r4, r0
 8009554:	4648      	mov	r0, r9
 8009556:	f001 f843 	bl	800a5e0 <__mcmp>
 800955a:	2800      	cmp	r0, #0
 800955c:	f77f aeb3 	ble.w	80092c6 <_dtoa_r+0x68e>
 8009560:	4656      	mov	r6, sl
 8009562:	2331      	movs	r3, #49	@ 0x31
 8009564:	f806 3b01 	strb.w	r3, [r6], #1
 8009568:	9b04      	ldr	r3, [sp, #16]
 800956a:	3301      	adds	r3, #1
 800956c:	9304      	str	r3, [sp, #16]
 800956e:	e6ae      	b.n	80092ce <_dtoa_r+0x696>
 8009570:	9c07      	ldr	r4, [sp, #28]
 8009572:	9704      	str	r7, [sp, #16]
 8009574:	4625      	mov	r5, r4
 8009576:	e7f3      	b.n	8009560 <_dtoa_r+0x928>
 8009578:	9b07      	ldr	r3, [sp, #28]
 800957a:	9300      	str	r3, [sp, #0]
 800957c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800957e:	2b00      	cmp	r3, #0
 8009580:	f000 8104 	beq.w	800978c <_dtoa_r+0xb54>
 8009584:	2e00      	cmp	r6, #0
 8009586:	dd05      	ble.n	8009594 <_dtoa_r+0x95c>
 8009588:	4629      	mov	r1, r5
 800958a:	4632      	mov	r2, r6
 800958c:	4658      	mov	r0, fp
 800958e:	f000 ffbb 	bl	800a508 <__lshift>
 8009592:	4605      	mov	r5, r0
 8009594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009596:	2b00      	cmp	r3, #0
 8009598:	d05a      	beq.n	8009650 <_dtoa_r+0xa18>
 800959a:	6869      	ldr	r1, [r5, #4]
 800959c:	4658      	mov	r0, fp
 800959e:	f000 fd5b 	bl	800a058 <_Balloc>
 80095a2:	4606      	mov	r6, r0
 80095a4:	b928      	cbnz	r0, 80095b2 <_dtoa_r+0x97a>
 80095a6:	4b84      	ldr	r3, [pc, #528]	@ (80097b8 <_dtoa_r+0xb80>)
 80095a8:	4602      	mov	r2, r0
 80095aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095ae:	f7ff bb5a 	b.w	8008c66 <_dtoa_r+0x2e>
 80095b2:	692a      	ldr	r2, [r5, #16]
 80095b4:	3202      	adds	r2, #2
 80095b6:	0092      	lsls	r2, r2, #2
 80095b8:	f105 010c 	add.w	r1, r5, #12
 80095bc:	300c      	adds	r0, #12
 80095be:	f7ff fa9a 	bl	8008af6 <memcpy>
 80095c2:	2201      	movs	r2, #1
 80095c4:	4631      	mov	r1, r6
 80095c6:	4658      	mov	r0, fp
 80095c8:	f000 ff9e 	bl	800a508 <__lshift>
 80095cc:	f10a 0301 	add.w	r3, sl, #1
 80095d0:	9307      	str	r3, [sp, #28]
 80095d2:	9b00      	ldr	r3, [sp, #0]
 80095d4:	4453      	add	r3, sl
 80095d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095d8:	9b02      	ldr	r3, [sp, #8]
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	462f      	mov	r7, r5
 80095e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095e2:	4605      	mov	r5, r0
 80095e4:	9b07      	ldr	r3, [sp, #28]
 80095e6:	4621      	mov	r1, r4
 80095e8:	3b01      	subs	r3, #1
 80095ea:	4648      	mov	r0, r9
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	f7ff fa9b 	bl	8008b28 <quorem>
 80095f2:	4639      	mov	r1, r7
 80095f4:	9002      	str	r0, [sp, #8]
 80095f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80095fa:	4648      	mov	r0, r9
 80095fc:	f000 fff0 	bl	800a5e0 <__mcmp>
 8009600:	462a      	mov	r2, r5
 8009602:	9008      	str	r0, [sp, #32]
 8009604:	4621      	mov	r1, r4
 8009606:	4658      	mov	r0, fp
 8009608:	f001 f806 	bl	800a618 <__mdiff>
 800960c:	68c2      	ldr	r2, [r0, #12]
 800960e:	4606      	mov	r6, r0
 8009610:	bb02      	cbnz	r2, 8009654 <_dtoa_r+0xa1c>
 8009612:	4601      	mov	r1, r0
 8009614:	4648      	mov	r0, r9
 8009616:	f000 ffe3 	bl	800a5e0 <__mcmp>
 800961a:	4602      	mov	r2, r0
 800961c:	4631      	mov	r1, r6
 800961e:	4658      	mov	r0, fp
 8009620:	920e      	str	r2, [sp, #56]	@ 0x38
 8009622:	f000 fd59 	bl	800a0d8 <_Bfree>
 8009626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009628:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800962a:	9e07      	ldr	r6, [sp, #28]
 800962c:	ea43 0102 	orr.w	r1, r3, r2
 8009630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009632:	4319      	orrs	r1, r3
 8009634:	d110      	bne.n	8009658 <_dtoa_r+0xa20>
 8009636:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800963a:	d029      	beq.n	8009690 <_dtoa_r+0xa58>
 800963c:	9b08      	ldr	r3, [sp, #32]
 800963e:	2b00      	cmp	r3, #0
 8009640:	dd02      	ble.n	8009648 <_dtoa_r+0xa10>
 8009642:	9b02      	ldr	r3, [sp, #8]
 8009644:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009648:	9b00      	ldr	r3, [sp, #0]
 800964a:	f883 8000 	strb.w	r8, [r3]
 800964e:	e63f      	b.n	80092d0 <_dtoa_r+0x698>
 8009650:	4628      	mov	r0, r5
 8009652:	e7bb      	b.n	80095cc <_dtoa_r+0x994>
 8009654:	2201      	movs	r2, #1
 8009656:	e7e1      	b.n	800961c <_dtoa_r+0x9e4>
 8009658:	9b08      	ldr	r3, [sp, #32]
 800965a:	2b00      	cmp	r3, #0
 800965c:	db04      	blt.n	8009668 <_dtoa_r+0xa30>
 800965e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009660:	430b      	orrs	r3, r1
 8009662:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009664:	430b      	orrs	r3, r1
 8009666:	d120      	bne.n	80096aa <_dtoa_r+0xa72>
 8009668:	2a00      	cmp	r2, #0
 800966a:	dded      	ble.n	8009648 <_dtoa_r+0xa10>
 800966c:	4649      	mov	r1, r9
 800966e:	2201      	movs	r2, #1
 8009670:	4658      	mov	r0, fp
 8009672:	f000 ff49 	bl	800a508 <__lshift>
 8009676:	4621      	mov	r1, r4
 8009678:	4681      	mov	r9, r0
 800967a:	f000 ffb1 	bl	800a5e0 <__mcmp>
 800967e:	2800      	cmp	r0, #0
 8009680:	dc03      	bgt.n	800968a <_dtoa_r+0xa52>
 8009682:	d1e1      	bne.n	8009648 <_dtoa_r+0xa10>
 8009684:	f018 0f01 	tst.w	r8, #1
 8009688:	d0de      	beq.n	8009648 <_dtoa_r+0xa10>
 800968a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800968e:	d1d8      	bne.n	8009642 <_dtoa_r+0xa0a>
 8009690:	9a00      	ldr	r2, [sp, #0]
 8009692:	2339      	movs	r3, #57	@ 0x39
 8009694:	7013      	strb	r3, [r2, #0]
 8009696:	4633      	mov	r3, r6
 8009698:	461e      	mov	r6, r3
 800969a:	3b01      	subs	r3, #1
 800969c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096a0:	2a39      	cmp	r2, #57	@ 0x39
 80096a2:	d052      	beq.n	800974a <_dtoa_r+0xb12>
 80096a4:	3201      	adds	r2, #1
 80096a6:	701a      	strb	r2, [r3, #0]
 80096a8:	e612      	b.n	80092d0 <_dtoa_r+0x698>
 80096aa:	2a00      	cmp	r2, #0
 80096ac:	dd07      	ble.n	80096be <_dtoa_r+0xa86>
 80096ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80096b2:	d0ed      	beq.n	8009690 <_dtoa_r+0xa58>
 80096b4:	9a00      	ldr	r2, [sp, #0]
 80096b6:	f108 0301 	add.w	r3, r8, #1
 80096ba:	7013      	strb	r3, [r2, #0]
 80096bc:	e608      	b.n	80092d0 <_dtoa_r+0x698>
 80096be:	9b07      	ldr	r3, [sp, #28]
 80096c0:	9a07      	ldr	r2, [sp, #28]
 80096c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80096c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d028      	beq.n	800971e <_dtoa_r+0xae6>
 80096cc:	4649      	mov	r1, r9
 80096ce:	2300      	movs	r3, #0
 80096d0:	220a      	movs	r2, #10
 80096d2:	4658      	mov	r0, fp
 80096d4:	f000 fd22 	bl	800a11c <__multadd>
 80096d8:	42af      	cmp	r7, r5
 80096da:	4681      	mov	r9, r0
 80096dc:	f04f 0300 	mov.w	r3, #0
 80096e0:	f04f 020a 	mov.w	r2, #10
 80096e4:	4639      	mov	r1, r7
 80096e6:	4658      	mov	r0, fp
 80096e8:	d107      	bne.n	80096fa <_dtoa_r+0xac2>
 80096ea:	f000 fd17 	bl	800a11c <__multadd>
 80096ee:	4607      	mov	r7, r0
 80096f0:	4605      	mov	r5, r0
 80096f2:	9b07      	ldr	r3, [sp, #28]
 80096f4:	3301      	adds	r3, #1
 80096f6:	9307      	str	r3, [sp, #28]
 80096f8:	e774      	b.n	80095e4 <_dtoa_r+0x9ac>
 80096fa:	f000 fd0f 	bl	800a11c <__multadd>
 80096fe:	4629      	mov	r1, r5
 8009700:	4607      	mov	r7, r0
 8009702:	2300      	movs	r3, #0
 8009704:	220a      	movs	r2, #10
 8009706:	4658      	mov	r0, fp
 8009708:	f000 fd08 	bl	800a11c <__multadd>
 800970c:	4605      	mov	r5, r0
 800970e:	e7f0      	b.n	80096f2 <_dtoa_r+0xaba>
 8009710:	9b00      	ldr	r3, [sp, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	bfcc      	ite	gt
 8009716:	461e      	movgt	r6, r3
 8009718:	2601      	movle	r6, #1
 800971a:	4456      	add	r6, sl
 800971c:	2700      	movs	r7, #0
 800971e:	4649      	mov	r1, r9
 8009720:	2201      	movs	r2, #1
 8009722:	4658      	mov	r0, fp
 8009724:	f000 fef0 	bl	800a508 <__lshift>
 8009728:	4621      	mov	r1, r4
 800972a:	4681      	mov	r9, r0
 800972c:	f000 ff58 	bl	800a5e0 <__mcmp>
 8009730:	2800      	cmp	r0, #0
 8009732:	dcb0      	bgt.n	8009696 <_dtoa_r+0xa5e>
 8009734:	d102      	bne.n	800973c <_dtoa_r+0xb04>
 8009736:	f018 0f01 	tst.w	r8, #1
 800973a:	d1ac      	bne.n	8009696 <_dtoa_r+0xa5e>
 800973c:	4633      	mov	r3, r6
 800973e:	461e      	mov	r6, r3
 8009740:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009744:	2a30      	cmp	r2, #48	@ 0x30
 8009746:	d0fa      	beq.n	800973e <_dtoa_r+0xb06>
 8009748:	e5c2      	b.n	80092d0 <_dtoa_r+0x698>
 800974a:	459a      	cmp	sl, r3
 800974c:	d1a4      	bne.n	8009698 <_dtoa_r+0xa60>
 800974e:	9b04      	ldr	r3, [sp, #16]
 8009750:	3301      	adds	r3, #1
 8009752:	9304      	str	r3, [sp, #16]
 8009754:	2331      	movs	r3, #49	@ 0x31
 8009756:	f88a 3000 	strb.w	r3, [sl]
 800975a:	e5b9      	b.n	80092d0 <_dtoa_r+0x698>
 800975c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800975e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80097bc <_dtoa_r+0xb84>
 8009762:	b11b      	cbz	r3, 800976c <_dtoa_r+0xb34>
 8009764:	f10a 0308 	add.w	r3, sl, #8
 8009768:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800976a:	6013      	str	r3, [r2, #0]
 800976c:	4650      	mov	r0, sl
 800976e:	b019      	add	sp, #100	@ 0x64
 8009770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009776:	2b01      	cmp	r3, #1
 8009778:	f77f ae37 	ble.w	80093ea <_dtoa_r+0x7b2>
 800977c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800977e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009780:	2001      	movs	r0, #1
 8009782:	e655      	b.n	8009430 <_dtoa_r+0x7f8>
 8009784:	9b00      	ldr	r3, [sp, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	f77f aed6 	ble.w	8009538 <_dtoa_r+0x900>
 800978c:	4656      	mov	r6, sl
 800978e:	4621      	mov	r1, r4
 8009790:	4648      	mov	r0, r9
 8009792:	f7ff f9c9 	bl	8008b28 <quorem>
 8009796:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800979a:	f806 8b01 	strb.w	r8, [r6], #1
 800979e:	9b00      	ldr	r3, [sp, #0]
 80097a0:	eba6 020a 	sub.w	r2, r6, sl
 80097a4:	4293      	cmp	r3, r2
 80097a6:	ddb3      	ble.n	8009710 <_dtoa_r+0xad8>
 80097a8:	4649      	mov	r1, r9
 80097aa:	2300      	movs	r3, #0
 80097ac:	220a      	movs	r2, #10
 80097ae:	4658      	mov	r0, fp
 80097b0:	f000 fcb4 	bl	800a11c <__multadd>
 80097b4:	4681      	mov	r9, r0
 80097b6:	e7ea      	b.n	800978e <_dtoa_r+0xb56>
 80097b8:	0800b268 	.word	0x0800b268
 80097bc:	0800b1ec 	.word	0x0800b1ec

080097c0 <_free_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	4605      	mov	r5, r0
 80097c4:	2900      	cmp	r1, #0
 80097c6:	d041      	beq.n	800984c <_free_r+0x8c>
 80097c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097cc:	1f0c      	subs	r4, r1, #4
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	bfb8      	it	lt
 80097d2:	18e4      	addlt	r4, r4, r3
 80097d4:	f000 fc34 	bl	800a040 <__malloc_lock>
 80097d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009850 <_free_r+0x90>)
 80097da:	6813      	ldr	r3, [r2, #0]
 80097dc:	b933      	cbnz	r3, 80097ec <_free_r+0x2c>
 80097de:	6063      	str	r3, [r4, #4]
 80097e0:	6014      	str	r4, [r2, #0]
 80097e2:	4628      	mov	r0, r5
 80097e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097e8:	f000 bc30 	b.w	800a04c <__malloc_unlock>
 80097ec:	42a3      	cmp	r3, r4
 80097ee:	d908      	bls.n	8009802 <_free_r+0x42>
 80097f0:	6820      	ldr	r0, [r4, #0]
 80097f2:	1821      	adds	r1, r4, r0
 80097f4:	428b      	cmp	r3, r1
 80097f6:	bf01      	itttt	eq
 80097f8:	6819      	ldreq	r1, [r3, #0]
 80097fa:	685b      	ldreq	r3, [r3, #4]
 80097fc:	1809      	addeq	r1, r1, r0
 80097fe:	6021      	streq	r1, [r4, #0]
 8009800:	e7ed      	b.n	80097de <_free_r+0x1e>
 8009802:	461a      	mov	r2, r3
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	b10b      	cbz	r3, 800980c <_free_r+0x4c>
 8009808:	42a3      	cmp	r3, r4
 800980a:	d9fa      	bls.n	8009802 <_free_r+0x42>
 800980c:	6811      	ldr	r1, [r2, #0]
 800980e:	1850      	adds	r0, r2, r1
 8009810:	42a0      	cmp	r0, r4
 8009812:	d10b      	bne.n	800982c <_free_r+0x6c>
 8009814:	6820      	ldr	r0, [r4, #0]
 8009816:	4401      	add	r1, r0
 8009818:	1850      	adds	r0, r2, r1
 800981a:	4283      	cmp	r3, r0
 800981c:	6011      	str	r1, [r2, #0]
 800981e:	d1e0      	bne.n	80097e2 <_free_r+0x22>
 8009820:	6818      	ldr	r0, [r3, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	6053      	str	r3, [r2, #4]
 8009826:	4408      	add	r0, r1
 8009828:	6010      	str	r0, [r2, #0]
 800982a:	e7da      	b.n	80097e2 <_free_r+0x22>
 800982c:	d902      	bls.n	8009834 <_free_r+0x74>
 800982e:	230c      	movs	r3, #12
 8009830:	602b      	str	r3, [r5, #0]
 8009832:	e7d6      	b.n	80097e2 <_free_r+0x22>
 8009834:	6820      	ldr	r0, [r4, #0]
 8009836:	1821      	adds	r1, r4, r0
 8009838:	428b      	cmp	r3, r1
 800983a:	bf04      	itt	eq
 800983c:	6819      	ldreq	r1, [r3, #0]
 800983e:	685b      	ldreq	r3, [r3, #4]
 8009840:	6063      	str	r3, [r4, #4]
 8009842:	bf04      	itt	eq
 8009844:	1809      	addeq	r1, r1, r0
 8009846:	6021      	streq	r1, [r4, #0]
 8009848:	6054      	str	r4, [r2, #4]
 800984a:	e7ca      	b.n	80097e2 <_free_r+0x22>
 800984c:	bd38      	pop	{r3, r4, r5, pc}
 800984e:	bf00      	nop
 8009850:	20000920 	.word	0x20000920

08009854 <rshift>:
 8009854:	6903      	ldr	r3, [r0, #16]
 8009856:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800985a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800985e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009862:	f100 0414 	add.w	r4, r0, #20
 8009866:	dd45      	ble.n	80098f4 <rshift+0xa0>
 8009868:	f011 011f 	ands.w	r1, r1, #31
 800986c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009870:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009874:	d10c      	bne.n	8009890 <rshift+0x3c>
 8009876:	f100 0710 	add.w	r7, r0, #16
 800987a:	4629      	mov	r1, r5
 800987c:	42b1      	cmp	r1, r6
 800987e:	d334      	bcc.n	80098ea <rshift+0x96>
 8009880:	1a9b      	subs	r3, r3, r2
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	1eea      	subs	r2, r5, #3
 8009886:	4296      	cmp	r6, r2
 8009888:	bf38      	it	cc
 800988a:	2300      	movcc	r3, #0
 800988c:	4423      	add	r3, r4
 800988e:	e015      	b.n	80098bc <rshift+0x68>
 8009890:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009894:	f1c1 0820 	rsb	r8, r1, #32
 8009898:	40cf      	lsrs	r7, r1
 800989a:	f105 0e04 	add.w	lr, r5, #4
 800989e:	46a1      	mov	r9, r4
 80098a0:	4576      	cmp	r6, lr
 80098a2:	46f4      	mov	ip, lr
 80098a4:	d815      	bhi.n	80098d2 <rshift+0x7e>
 80098a6:	1a9a      	subs	r2, r3, r2
 80098a8:	0092      	lsls	r2, r2, #2
 80098aa:	3a04      	subs	r2, #4
 80098ac:	3501      	adds	r5, #1
 80098ae:	42ae      	cmp	r6, r5
 80098b0:	bf38      	it	cc
 80098b2:	2200      	movcc	r2, #0
 80098b4:	18a3      	adds	r3, r4, r2
 80098b6:	50a7      	str	r7, [r4, r2]
 80098b8:	b107      	cbz	r7, 80098bc <rshift+0x68>
 80098ba:	3304      	adds	r3, #4
 80098bc:	1b1a      	subs	r2, r3, r4
 80098be:	42a3      	cmp	r3, r4
 80098c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80098c4:	bf08      	it	eq
 80098c6:	2300      	moveq	r3, #0
 80098c8:	6102      	str	r2, [r0, #16]
 80098ca:	bf08      	it	eq
 80098cc:	6143      	streq	r3, [r0, #20]
 80098ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098d2:	f8dc c000 	ldr.w	ip, [ip]
 80098d6:	fa0c fc08 	lsl.w	ip, ip, r8
 80098da:	ea4c 0707 	orr.w	r7, ip, r7
 80098de:	f849 7b04 	str.w	r7, [r9], #4
 80098e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80098e6:	40cf      	lsrs	r7, r1
 80098e8:	e7da      	b.n	80098a0 <rshift+0x4c>
 80098ea:	f851 cb04 	ldr.w	ip, [r1], #4
 80098ee:	f847 cf04 	str.w	ip, [r7, #4]!
 80098f2:	e7c3      	b.n	800987c <rshift+0x28>
 80098f4:	4623      	mov	r3, r4
 80098f6:	e7e1      	b.n	80098bc <rshift+0x68>

080098f8 <__hexdig_fun>:
 80098f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80098fc:	2b09      	cmp	r3, #9
 80098fe:	d802      	bhi.n	8009906 <__hexdig_fun+0xe>
 8009900:	3820      	subs	r0, #32
 8009902:	b2c0      	uxtb	r0, r0
 8009904:	4770      	bx	lr
 8009906:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800990a:	2b05      	cmp	r3, #5
 800990c:	d801      	bhi.n	8009912 <__hexdig_fun+0x1a>
 800990e:	3847      	subs	r0, #71	@ 0x47
 8009910:	e7f7      	b.n	8009902 <__hexdig_fun+0xa>
 8009912:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009916:	2b05      	cmp	r3, #5
 8009918:	d801      	bhi.n	800991e <__hexdig_fun+0x26>
 800991a:	3827      	subs	r0, #39	@ 0x27
 800991c:	e7f1      	b.n	8009902 <__hexdig_fun+0xa>
 800991e:	2000      	movs	r0, #0
 8009920:	4770      	bx	lr
	...

08009924 <__gethex>:
 8009924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009928:	b085      	sub	sp, #20
 800992a:	468a      	mov	sl, r1
 800992c:	9302      	str	r3, [sp, #8]
 800992e:	680b      	ldr	r3, [r1, #0]
 8009930:	9001      	str	r0, [sp, #4]
 8009932:	4690      	mov	r8, r2
 8009934:	1c9c      	adds	r4, r3, #2
 8009936:	46a1      	mov	r9, r4
 8009938:	f814 0b01 	ldrb.w	r0, [r4], #1
 800993c:	2830      	cmp	r0, #48	@ 0x30
 800993e:	d0fa      	beq.n	8009936 <__gethex+0x12>
 8009940:	eba9 0303 	sub.w	r3, r9, r3
 8009944:	f1a3 0b02 	sub.w	fp, r3, #2
 8009948:	f7ff ffd6 	bl	80098f8 <__hexdig_fun>
 800994c:	4605      	mov	r5, r0
 800994e:	2800      	cmp	r0, #0
 8009950:	d168      	bne.n	8009a24 <__gethex+0x100>
 8009952:	49a0      	ldr	r1, [pc, #640]	@ (8009bd4 <__gethex+0x2b0>)
 8009954:	2201      	movs	r2, #1
 8009956:	4648      	mov	r0, r9
 8009958:	f7ff f843 	bl	80089e2 <strncmp>
 800995c:	4607      	mov	r7, r0
 800995e:	2800      	cmp	r0, #0
 8009960:	d167      	bne.n	8009a32 <__gethex+0x10e>
 8009962:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009966:	4626      	mov	r6, r4
 8009968:	f7ff ffc6 	bl	80098f8 <__hexdig_fun>
 800996c:	2800      	cmp	r0, #0
 800996e:	d062      	beq.n	8009a36 <__gethex+0x112>
 8009970:	4623      	mov	r3, r4
 8009972:	7818      	ldrb	r0, [r3, #0]
 8009974:	2830      	cmp	r0, #48	@ 0x30
 8009976:	4699      	mov	r9, r3
 8009978:	f103 0301 	add.w	r3, r3, #1
 800997c:	d0f9      	beq.n	8009972 <__gethex+0x4e>
 800997e:	f7ff ffbb 	bl	80098f8 <__hexdig_fun>
 8009982:	fab0 f580 	clz	r5, r0
 8009986:	096d      	lsrs	r5, r5, #5
 8009988:	f04f 0b01 	mov.w	fp, #1
 800998c:	464a      	mov	r2, r9
 800998e:	4616      	mov	r6, r2
 8009990:	3201      	adds	r2, #1
 8009992:	7830      	ldrb	r0, [r6, #0]
 8009994:	f7ff ffb0 	bl	80098f8 <__hexdig_fun>
 8009998:	2800      	cmp	r0, #0
 800999a:	d1f8      	bne.n	800998e <__gethex+0x6a>
 800999c:	498d      	ldr	r1, [pc, #564]	@ (8009bd4 <__gethex+0x2b0>)
 800999e:	2201      	movs	r2, #1
 80099a0:	4630      	mov	r0, r6
 80099a2:	f7ff f81e 	bl	80089e2 <strncmp>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d13f      	bne.n	8009a2a <__gethex+0x106>
 80099aa:	b944      	cbnz	r4, 80099be <__gethex+0x9a>
 80099ac:	1c74      	adds	r4, r6, #1
 80099ae:	4622      	mov	r2, r4
 80099b0:	4616      	mov	r6, r2
 80099b2:	3201      	adds	r2, #1
 80099b4:	7830      	ldrb	r0, [r6, #0]
 80099b6:	f7ff ff9f 	bl	80098f8 <__hexdig_fun>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d1f8      	bne.n	80099b0 <__gethex+0x8c>
 80099be:	1ba4      	subs	r4, r4, r6
 80099c0:	00a7      	lsls	r7, r4, #2
 80099c2:	7833      	ldrb	r3, [r6, #0]
 80099c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80099c8:	2b50      	cmp	r3, #80	@ 0x50
 80099ca:	d13e      	bne.n	8009a4a <__gethex+0x126>
 80099cc:	7873      	ldrb	r3, [r6, #1]
 80099ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80099d0:	d033      	beq.n	8009a3a <__gethex+0x116>
 80099d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80099d4:	d034      	beq.n	8009a40 <__gethex+0x11c>
 80099d6:	1c71      	adds	r1, r6, #1
 80099d8:	2400      	movs	r4, #0
 80099da:	7808      	ldrb	r0, [r1, #0]
 80099dc:	f7ff ff8c 	bl	80098f8 <__hexdig_fun>
 80099e0:	1e43      	subs	r3, r0, #1
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b18      	cmp	r3, #24
 80099e6:	d830      	bhi.n	8009a4a <__gethex+0x126>
 80099e8:	f1a0 0210 	sub.w	r2, r0, #16
 80099ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80099f0:	f7ff ff82 	bl	80098f8 <__hexdig_fun>
 80099f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80099f8:	fa5f fc8c 	uxtb.w	ip, ip
 80099fc:	f1bc 0f18 	cmp.w	ip, #24
 8009a00:	f04f 030a 	mov.w	r3, #10
 8009a04:	d91e      	bls.n	8009a44 <__gethex+0x120>
 8009a06:	b104      	cbz	r4, 8009a0a <__gethex+0xe6>
 8009a08:	4252      	negs	r2, r2
 8009a0a:	4417      	add	r7, r2
 8009a0c:	f8ca 1000 	str.w	r1, [sl]
 8009a10:	b1ed      	cbz	r5, 8009a4e <__gethex+0x12a>
 8009a12:	f1bb 0f00 	cmp.w	fp, #0
 8009a16:	bf0c      	ite	eq
 8009a18:	2506      	moveq	r5, #6
 8009a1a:	2500      	movne	r5, #0
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	b005      	add	sp, #20
 8009a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a24:	2500      	movs	r5, #0
 8009a26:	462c      	mov	r4, r5
 8009a28:	e7b0      	b.n	800998c <__gethex+0x68>
 8009a2a:	2c00      	cmp	r4, #0
 8009a2c:	d1c7      	bne.n	80099be <__gethex+0x9a>
 8009a2e:	4627      	mov	r7, r4
 8009a30:	e7c7      	b.n	80099c2 <__gethex+0x9e>
 8009a32:	464e      	mov	r6, r9
 8009a34:	462f      	mov	r7, r5
 8009a36:	2501      	movs	r5, #1
 8009a38:	e7c3      	b.n	80099c2 <__gethex+0x9e>
 8009a3a:	2400      	movs	r4, #0
 8009a3c:	1cb1      	adds	r1, r6, #2
 8009a3e:	e7cc      	b.n	80099da <__gethex+0xb6>
 8009a40:	2401      	movs	r4, #1
 8009a42:	e7fb      	b.n	8009a3c <__gethex+0x118>
 8009a44:	fb03 0002 	mla	r0, r3, r2, r0
 8009a48:	e7ce      	b.n	80099e8 <__gethex+0xc4>
 8009a4a:	4631      	mov	r1, r6
 8009a4c:	e7de      	b.n	8009a0c <__gethex+0xe8>
 8009a4e:	eba6 0309 	sub.w	r3, r6, r9
 8009a52:	3b01      	subs	r3, #1
 8009a54:	4629      	mov	r1, r5
 8009a56:	2b07      	cmp	r3, #7
 8009a58:	dc0a      	bgt.n	8009a70 <__gethex+0x14c>
 8009a5a:	9801      	ldr	r0, [sp, #4]
 8009a5c:	f000 fafc 	bl	800a058 <_Balloc>
 8009a60:	4604      	mov	r4, r0
 8009a62:	b940      	cbnz	r0, 8009a76 <__gethex+0x152>
 8009a64:	4b5c      	ldr	r3, [pc, #368]	@ (8009bd8 <__gethex+0x2b4>)
 8009a66:	4602      	mov	r2, r0
 8009a68:	21e4      	movs	r1, #228	@ 0xe4
 8009a6a:	485c      	ldr	r0, [pc, #368]	@ (8009bdc <__gethex+0x2b8>)
 8009a6c:	f001 f870 	bl	800ab50 <__assert_func>
 8009a70:	3101      	adds	r1, #1
 8009a72:	105b      	asrs	r3, r3, #1
 8009a74:	e7ef      	b.n	8009a56 <__gethex+0x132>
 8009a76:	f100 0a14 	add.w	sl, r0, #20
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	4655      	mov	r5, sl
 8009a7e:	469b      	mov	fp, r3
 8009a80:	45b1      	cmp	r9, r6
 8009a82:	d337      	bcc.n	8009af4 <__gethex+0x1d0>
 8009a84:	f845 bb04 	str.w	fp, [r5], #4
 8009a88:	eba5 050a 	sub.w	r5, r5, sl
 8009a8c:	10ad      	asrs	r5, r5, #2
 8009a8e:	6125      	str	r5, [r4, #16]
 8009a90:	4658      	mov	r0, fp
 8009a92:	f000 fbd3 	bl	800a23c <__hi0bits>
 8009a96:	016d      	lsls	r5, r5, #5
 8009a98:	f8d8 6000 	ldr.w	r6, [r8]
 8009a9c:	1a2d      	subs	r5, r5, r0
 8009a9e:	42b5      	cmp	r5, r6
 8009aa0:	dd54      	ble.n	8009b4c <__gethex+0x228>
 8009aa2:	1bad      	subs	r5, r5, r6
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f000 ff67 	bl	800a97a <__any_on>
 8009aac:	4681      	mov	r9, r0
 8009aae:	b178      	cbz	r0, 8009ad0 <__gethex+0x1ac>
 8009ab0:	1e6b      	subs	r3, r5, #1
 8009ab2:	1159      	asrs	r1, r3, #5
 8009ab4:	f003 021f 	and.w	r2, r3, #31
 8009ab8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009abc:	f04f 0901 	mov.w	r9, #1
 8009ac0:	fa09 f202 	lsl.w	r2, r9, r2
 8009ac4:	420a      	tst	r2, r1
 8009ac6:	d003      	beq.n	8009ad0 <__gethex+0x1ac>
 8009ac8:	454b      	cmp	r3, r9
 8009aca:	dc36      	bgt.n	8009b3a <__gethex+0x216>
 8009acc:	f04f 0902 	mov.w	r9, #2
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f7ff febe 	bl	8009854 <rshift>
 8009ad8:	442f      	add	r7, r5
 8009ada:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ade:	42bb      	cmp	r3, r7
 8009ae0:	da42      	bge.n	8009b68 <__gethex+0x244>
 8009ae2:	9801      	ldr	r0, [sp, #4]
 8009ae4:	4621      	mov	r1, r4
 8009ae6:	f000 faf7 	bl	800a0d8 <_Bfree>
 8009aea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009aec:	2300      	movs	r3, #0
 8009aee:	6013      	str	r3, [r2, #0]
 8009af0:	25a3      	movs	r5, #163	@ 0xa3
 8009af2:	e793      	b.n	8009a1c <__gethex+0xf8>
 8009af4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009af8:	2a2e      	cmp	r2, #46	@ 0x2e
 8009afa:	d012      	beq.n	8009b22 <__gethex+0x1fe>
 8009afc:	2b20      	cmp	r3, #32
 8009afe:	d104      	bne.n	8009b0a <__gethex+0x1e6>
 8009b00:	f845 bb04 	str.w	fp, [r5], #4
 8009b04:	f04f 0b00 	mov.w	fp, #0
 8009b08:	465b      	mov	r3, fp
 8009b0a:	7830      	ldrb	r0, [r6, #0]
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	f7ff fef3 	bl	80098f8 <__hexdig_fun>
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	f000 000f 	and.w	r0, r0, #15
 8009b18:	4098      	lsls	r0, r3
 8009b1a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b1e:	3304      	adds	r3, #4
 8009b20:	e7ae      	b.n	8009a80 <__gethex+0x15c>
 8009b22:	45b1      	cmp	r9, r6
 8009b24:	d8ea      	bhi.n	8009afc <__gethex+0x1d8>
 8009b26:	492b      	ldr	r1, [pc, #172]	@ (8009bd4 <__gethex+0x2b0>)
 8009b28:	9303      	str	r3, [sp, #12]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	4630      	mov	r0, r6
 8009b2e:	f7fe ff58 	bl	80089e2 <strncmp>
 8009b32:	9b03      	ldr	r3, [sp, #12]
 8009b34:	2800      	cmp	r0, #0
 8009b36:	d1e1      	bne.n	8009afc <__gethex+0x1d8>
 8009b38:	e7a2      	b.n	8009a80 <__gethex+0x15c>
 8009b3a:	1ea9      	subs	r1, r5, #2
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 ff1c 	bl	800a97a <__any_on>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	d0c2      	beq.n	8009acc <__gethex+0x1a8>
 8009b46:	f04f 0903 	mov.w	r9, #3
 8009b4a:	e7c1      	b.n	8009ad0 <__gethex+0x1ac>
 8009b4c:	da09      	bge.n	8009b62 <__gethex+0x23e>
 8009b4e:	1b75      	subs	r5, r6, r5
 8009b50:	4621      	mov	r1, r4
 8009b52:	9801      	ldr	r0, [sp, #4]
 8009b54:	462a      	mov	r2, r5
 8009b56:	f000 fcd7 	bl	800a508 <__lshift>
 8009b5a:	1b7f      	subs	r7, r7, r5
 8009b5c:	4604      	mov	r4, r0
 8009b5e:	f100 0a14 	add.w	sl, r0, #20
 8009b62:	f04f 0900 	mov.w	r9, #0
 8009b66:	e7b8      	b.n	8009ada <__gethex+0x1b6>
 8009b68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009b6c:	42bd      	cmp	r5, r7
 8009b6e:	dd6f      	ble.n	8009c50 <__gethex+0x32c>
 8009b70:	1bed      	subs	r5, r5, r7
 8009b72:	42ae      	cmp	r6, r5
 8009b74:	dc34      	bgt.n	8009be0 <__gethex+0x2bc>
 8009b76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d022      	beq.n	8009bc4 <__gethex+0x2a0>
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d024      	beq.n	8009bcc <__gethex+0x2a8>
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d115      	bne.n	8009bb2 <__gethex+0x28e>
 8009b86:	42ae      	cmp	r6, r5
 8009b88:	d113      	bne.n	8009bb2 <__gethex+0x28e>
 8009b8a:	2e01      	cmp	r6, #1
 8009b8c:	d10b      	bne.n	8009ba6 <__gethex+0x282>
 8009b8e:	9a02      	ldr	r2, [sp, #8]
 8009b90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009b94:	6013      	str	r3, [r2, #0]
 8009b96:	2301      	movs	r3, #1
 8009b98:	6123      	str	r3, [r4, #16]
 8009b9a:	f8ca 3000 	str.w	r3, [sl]
 8009b9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ba0:	2562      	movs	r5, #98	@ 0x62
 8009ba2:	601c      	str	r4, [r3, #0]
 8009ba4:	e73a      	b.n	8009a1c <__gethex+0xf8>
 8009ba6:	1e71      	subs	r1, r6, #1
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f000 fee6 	bl	800a97a <__any_on>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	d1ed      	bne.n	8009b8e <__gethex+0x26a>
 8009bb2:	9801      	ldr	r0, [sp, #4]
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	f000 fa8f 	bl	800a0d8 <_Bfree>
 8009bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	6013      	str	r3, [r2, #0]
 8009bc0:	2550      	movs	r5, #80	@ 0x50
 8009bc2:	e72b      	b.n	8009a1c <__gethex+0xf8>
 8009bc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1f3      	bne.n	8009bb2 <__gethex+0x28e>
 8009bca:	e7e0      	b.n	8009b8e <__gethex+0x26a>
 8009bcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1dd      	bne.n	8009b8e <__gethex+0x26a>
 8009bd2:	e7ee      	b.n	8009bb2 <__gethex+0x28e>
 8009bd4:	0800b158 	.word	0x0800b158
 8009bd8:	0800b268 	.word	0x0800b268
 8009bdc:	0800b279 	.word	0x0800b279
 8009be0:	1e6f      	subs	r7, r5, #1
 8009be2:	f1b9 0f00 	cmp.w	r9, #0
 8009be6:	d130      	bne.n	8009c4a <__gethex+0x326>
 8009be8:	b127      	cbz	r7, 8009bf4 <__gethex+0x2d0>
 8009bea:	4639      	mov	r1, r7
 8009bec:	4620      	mov	r0, r4
 8009bee:	f000 fec4 	bl	800a97a <__any_on>
 8009bf2:	4681      	mov	r9, r0
 8009bf4:	117a      	asrs	r2, r7, #5
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009bfc:	f007 071f 	and.w	r7, r7, #31
 8009c00:	40bb      	lsls	r3, r7
 8009c02:	4213      	tst	r3, r2
 8009c04:	4629      	mov	r1, r5
 8009c06:	4620      	mov	r0, r4
 8009c08:	bf18      	it	ne
 8009c0a:	f049 0902 	orrne.w	r9, r9, #2
 8009c0e:	f7ff fe21 	bl	8009854 <rshift>
 8009c12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009c16:	1b76      	subs	r6, r6, r5
 8009c18:	2502      	movs	r5, #2
 8009c1a:	f1b9 0f00 	cmp.w	r9, #0
 8009c1e:	d047      	beq.n	8009cb0 <__gethex+0x38c>
 8009c20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d015      	beq.n	8009c54 <__gethex+0x330>
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d017      	beq.n	8009c5c <__gethex+0x338>
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d109      	bne.n	8009c44 <__gethex+0x320>
 8009c30:	f019 0f02 	tst.w	r9, #2
 8009c34:	d006      	beq.n	8009c44 <__gethex+0x320>
 8009c36:	f8da 3000 	ldr.w	r3, [sl]
 8009c3a:	ea49 0903 	orr.w	r9, r9, r3
 8009c3e:	f019 0f01 	tst.w	r9, #1
 8009c42:	d10e      	bne.n	8009c62 <__gethex+0x33e>
 8009c44:	f045 0510 	orr.w	r5, r5, #16
 8009c48:	e032      	b.n	8009cb0 <__gethex+0x38c>
 8009c4a:	f04f 0901 	mov.w	r9, #1
 8009c4e:	e7d1      	b.n	8009bf4 <__gethex+0x2d0>
 8009c50:	2501      	movs	r5, #1
 8009c52:	e7e2      	b.n	8009c1a <__gethex+0x2f6>
 8009c54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c56:	f1c3 0301 	rsb	r3, r3, #1
 8009c5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d0f0      	beq.n	8009c44 <__gethex+0x320>
 8009c62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009c66:	f104 0314 	add.w	r3, r4, #20
 8009c6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009c6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009c72:	f04f 0c00 	mov.w	ip, #0
 8009c76:	4618      	mov	r0, r3
 8009c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009c80:	d01b      	beq.n	8009cba <__gethex+0x396>
 8009c82:	3201      	adds	r2, #1
 8009c84:	6002      	str	r2, [r0, #0]
 8009c86:	2d02      	cmp	r5, #2
 8009c88:	f104 0314 	add.w	r3, r4, #20
 8009c8c:	d13c      	bne.n	8009d08 <__gethex+0x3e4>
 8009c8e:	f8d8 2000 	ldr.w	r2, [r8]
 8009c92:	3a01      	subs	r2, #1
 8009c94:	42b2      	cmp	r2, r6
 8009c96:	d109      	bne.n	8009cac <__gethex+0x388>
 8009c98:	1171      	asrs	r1, r6, #5
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009ca0:	f006 061f 	and.w	r6, r6, #31
 8009ca4:	fa02 f606 	lsl.w	r6, r2, r6
 8009ca8:	421e      	tst	r6, r3
 8009caa:	d13a      	bne.n	8009d22 <__gethex+0x3fe>
 8009cac:	f045 0520 	orr.w	r5, r5, #32
 8009cb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cb2:	601c      	str	r4, [r3, #0]
 8009cb4:	9b02      	ldr	r3, [sp, #8]
 8009cb6:	601f      	str	r7, [r3, #0]
 8009cb8:	e6b0      	b.n	8009a1c <__gethex+0xf8>
 8009cba:	4299      	cmp	r1, r3
 8009cbc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009cc0:	d8d9      	bhi.n	8009c76 <__gethex+0x352>
 8009cc2:	68a3      	ldr	r3, [r4, #8]
 8009cc4:	459b      	cmp	fp, r3
 8009cc6:	db17      	blt.n	8009cf8 <__gethex+0x3d4>
 8009cc8:	6861      	ldr	r1, [r4, #4]
 8009cca:	9801      	ldr	r0, [sp, #4]
 8009ccc:	3101      	adds	r1, #1
 8009cce:	f000 f9c3 	bl	800a058 <_Balloc>
 8009cd2:	4681      	mov	r9, r0
 8009cd4:	b918      	cbnz	r0, 8009cde <__gethex+0x3ba>
 8009cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8009d40 <__gethex+0x41c>)
 8009cd8:	4602      	mov	r2, r0
 8009cda:	2184      	movs	r1, #132	@ 0x84
 8009cdc:	e6c5      	b.n	8009a6a <__gethex+0x146>
 8009cde:	6922      	ldr	r2, [r4, #16]
 8009ce0:	3202      	adds	r2, #2
 8009ce2:	f104 010c 	add.w	r1, r4, #12
 8009ce6:	0092      	lsls	r2, r2, #2
 8009ce8:	300c      	adds	r0, #12
 8009cea:	f7fe ff04 	bl	8008af6 <memcpy>
 8009cee:	4621      	mov	r1, r4
 8009cf0:	9801      	ldr	r0, [sp, #4]
 8009cf2:	f000 f9f1 	bl	800a0d8 <_Bfree>
 8009cf6:	464c      	mov	r4, r9
 8009cf8:	6923      	ldr	r3, [r4, #16]
 8009cfa:	1c5a      	adds	r2, r3, #1
 8009cfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d00:	6122      	str	r2, [r4, #16]
 8009d02:	2201      	movs	r2, #1
 8009d04:	615a      	str	r2, [r3, #20]
 8009d06:	e7be      	b.n	8009c86 <__gethex+0x362>
 8009d08:	6922      	ldr	r2, [r4, #16]
 8009d0a:	455a      	cmp	r2, fp
 8009d0c:	dd0b      	ble.n	8009d26 <__gethex+0x402>
 8009d0e:	2101      	movs	r1, #1
 8009d10:	4620      	mov	r0, r4
 8009d12:	f7ff fd9f 	bl	8009854 <rshift>
 8009d16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d1a:	3701      	adds	r7, #1
 8009d1c:	42bb      	cmp	r3, r7
 8009d1e:	f6ff aee0 	blt.w	8009ae2 <__gethex+0x1be>
 8009d22:	2501      	movs	r5, #1
 8009d24:	e7c2      	b.n	8009cac <__gethex+0x388>
 8009d26:	f016 061f 	ands.w	r6, r6, #31
 8009d2a:	d0fa      	beq.n	8009d22 <__gethex+0x3fe>
 8009d2c:	4453      	add	r3, sl
 8009d2e:	f1c6 0620 	rsb	r6, r6, #32
 8009d32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009d36:	f000 fa81 	bl	800a23c <__hi0bits>
 8009d3a:	42b0      	cmp	r0, r6
 8009d3c:	dbe7      	blt.n	8009d0e <__gethex+0x3ea>
 8009d3e:	e7f0      	b.n	8009d22 <__gethex+0x3fe>
 8009d40:	0800b268 	.word	0x0800b268

08009d44 <L_shift>:
 8009d44:	f1c2 0208 	rsb	r2, r2, #8
 8009d48:	0092      	lsls	r2, r2, #2
 8009d4a:	b570      	push	{r4, r5, r6, lr}
 8009d4c:	f1c2 0620 	rsb	r6, r2, #32
 8009d50:	6843      	ldr	r3, [r0, #4]
 8009d52:	6804      	ldr	r4, [r0, #0]
 8009d54:	fa03 f506 	lsl.w	r5, r3, r6
 8009d58:	432c      	orrs	r4, r5
 8009d5a:	40d3      	lsrs	r3, r2
 8009d5c:	6004      	str	r4, [r0, #0]
 8009d5e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009d62:	4288      	cmp	r0, r1
 8009d64:	d3f4      	bcc.n	8009d50 <L_shift+0xc>
 8009d66:	bd70      	pop	{r4, r5, r6, pc}

08009d68 <__match>:
 8009d68:	b530      	push	{r4, r5, lr}
 8009d6a:	6803      	ldr	r3, [r0, #0]
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d72:	b914      	cbnz	r4, 8009d7a <__match+0x12>
 8009d74:	6003      	str	r3, [r0, #0]
 8009d76:	2001      	movs	r0, #1
 8009d78:	bd30      	pop	{r4, r5, pc}
 8009d7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009d82:	2d19      	cmp	r5, #25
 8009d84:	bf98      	it	ls
 8009d86:	3220      	addls	r2, #32
 8009d88:	42a2      	cmp	r2, r4
 8009d8a:	d0f0      	beq.n	8009d6e <__match+0x6>
 8009d8c:	2000      	movs	r0, #0
 8009d8e:	e7f3      	b.n	8009d78 <__match+0x10>

08009d90 <__hexnan>:
 8009d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d94:	680b      	ldr	r3, [r1, #0]
 8009d96:	6801      	ldr	r1, [r0, #0]
 8009d98:	115e      	asrs	r6, r3, #5
 8009d9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009d9e:	f013 031f 	ands.w	r3, r3, #31
 8009da2:	b087      	sub	sp, #28
 8009da4:	bf18      	it	ne
 8009da6:	3604      	addne	r6, #4
 8009da8:	2500      	movs	r5, #0
 8009daa:	1f37      	subs	r7, r6, #4
 8009dac:	4682      	mov	sl, r0
 8009dae:	4690      	mov	r8, r2
 8009db0:	9301      	str	r3, [sp, #4]
 8009db2:	f846 5c04 	str.w	r5, [r6, #-4]
 8009db6:	46b9      	mov	r9, r7
 8009db8:	463c      	mov	r4, r7
 8009dba:	9502      	str	r5, [sp, #8]
 8009dbc:	46ab      	mov	fp, r5
 8009dbe:	784a      	ldrb	r2, [r1, #1]
 8009dc0:	1c4b      	adds	r3, r1, #1
 8009dc2:	9303      	str	r3, [sp, #12]
 8009dc4:	b342      	cbz	r2, 8009e18 <__hexnan+0x88>
 8009dc6:	4610      	mov	r0, r2
 8009dc8:	9105      	str	r1, [sp, #20]
 8009dca:	9204      	str	r2, [sp, #16]
 8009dcc:	f7ff fd94 	bl	80098f8 <__hexdig_fun>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d151      	bne.n	8009e78 <__hexnan+0xe8>
 8009dd4:	9a04      	ldr	r2, [sp, #16]
 8009dd6:	9905      	ldr	r1, [sp, #20]
 8009dd8:	2a20      	cmp	r2, #32
 8009dda:	d818      	bhi.n	8009e0e <__hexnan+0x7e>
 8009ddc:	9b02      	ldr	r3, [sp, #8]
 8009dde:	459b      	cmp	fp, r3
 8009de0:	dd13      	ble.n	8009e0a <__hexnan+0x7a>
 8009de2:	454c      	cmp	r4, r9
 8009de4:	d206      	bcs.n	8009df4 <__hexnan+0x64>
 8009de6:	2d07      	cmp	r5, #7
 8009de8:	dc04      	bgt.n	8009df4 <__hexnan+0x64>
 8009dea:	462a      	mov	r2, r5
 8009dec:	4649      	mov	r1, r9
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7ff ffa8 	bl	8009d44 <L_shift>
 8009df4:	4544      	cmp	r4, r8
 8009df6:	d952      	bls.n	8009e9e <__hexnan+0x10e>
 8009df8:	2300      	movs	r3, #0
 8009dfa:	f1a4 0904 	sub.w	r9, r4, #4
 8009dfe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e02:	f8cd b008 	str.w	fp, [sp, #8]
 8009e06:	464c      	mov	r4, r9
 8009e08:	461d      	mov	r5, r3
 8009e0a:	9903      	ldr	r1, [sp, #12]
 8009e0c:	e7d7      	b.n	8009dbe <__hexnan+0x2e>
 8009e0e:	2a29      	cmp	r2, #41	@ 0x29
 8009e10:	d157      	bne.n	8009ec2 <__hexnan+0x132>
 8009e12:	3102      	adds	r1, #2
 8009e14:	f8ca 1000 	str.w	r1, [sl]
 8009e18:	f1bb 0f00 	cmp.w	fp, #0
 8009e1c:	d051      	beq.n	8009ec2 <__hexnan+0x132>
 8009e1e:	454c      	cmp	r4, r9
 8009e20:	d206      	bcs.n	8009e30 <__hexnan+0xa0>
 8009e22:	2d07      	cmp	r5, #7
 8009e24:	dc04      	bgt.n	8009e30 <__hexnan+0xa0>
 8009e26:	462a      	mov	r2, r5
 8009e28:	4649      	mov	r1, r9
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f7ff ff8a 	bl	8009d44 <L_shift>
 8009e30:	4544      	cmp	r4, r8
 8009e32:	d936      	bls.n	8009ea2 <__hexnan+0x112>
 8009e34:	f1a8 0204 	sub.w	r2, r8, #4
 8009e38:	4623      	mov	r3, r4
 8009e3a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e3e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e42:	429f      	cmp	r7, r3
 8009e44:	d2f9      	bcs.n	8009e3a <__hexnan+0xaa>
 8009e46:	1b3b      	subs	r3, r7, r4
 8009e48:	f023 0303 	bic.w	r3, r3, #3
 8009e4c:	3304      	adds	r3, #4
 8009e4e:	3401      	adds	r4, #1
 8009e50:	3e03      	subs	r6, #3
 8009e52:	42b4      	cmp	r4, r6
 8009e54:	bf88      	it	hi
 8009e56:	2304      	movhi	r3, #4
 8009e58:	4443      	add	r3, r8
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f843 2b04 	str.w	r2, [r3], #4
 8009e60:	429f      	cmp	r7, r3
 8009e62:	d2fb      	bcs.n	8009e5c <__hexnan+0xcc>
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	b91b      	cbnz	r3, 8009e70 <__hexnan+0xe0>
 8009e68:	4547      	cmp	r7, r8
 8009e6a:	d128      	bne.n	8009ebe <__hexnan+0x12e>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	603b      	str	r3, [r7, #0]
 8009e70:	2005      	movs	r0, #5
 8009e72:	b007      	add	sp, #28
 8009e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e78:	3501      	adds	r5, #1
 8009e7a:	2d08      	cmp	r5, #8
 8009e7c:	f10b 0b01 	add.w	fp, fp, #1
 8009e80:	dd06      	ble.n	8009e90 <__hexnan+0x100>
 8009e82:	4544      	cmp	r4, r8
 8009e84:	d9c1      	bls.n	8009e0a <__hexnan+0x7a>
 8009e86:	2300      	movs	r3, #0
 8009e88:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e8c:	2501      	movs	r5, #1
 8009e8e:	3c04      	subs	r4, #4
 8009e90:	6822      	ldr	r2, [r4, #0]
 8009e92:	f000 000f 	and.w	r0, r0, #15
 8009e96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009e9a:	6020      	str	r0, [r4, #0]
 8009e9c:	e7b5      	b.n	8009e0a <__hexnan+0x7a>
 8009e9e:	2508      	movs	r5, #8
 8009ea0:	e7b3      	b.n	8009e0a <__hexnan+0x7a>
 8009ea2:	9b01      	ldr	r3, [sp, #4]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d0dd      	beq.n	8009e64 <__hexnan+0xd4>
 8009ea8:	f1c3 0320 	rsb	r3, r3, #32
 8009eac:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb0:	40da      	lsrs	r2, r3
 8009eb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009eb6:	4013      	ands	r3, r2
 8009eb8:	f846 3c04 	str.w	r3, [r6, #-4]
 8009ebc:	e7d2      	b.n	8009e64 <__hexnan+0xd4>
 8009ebe:	3f04      	subs	r7, #4
 8009ec0:	e7d0      	b.n	8009e64 <__hexnan+0xd4>
 8009ec2:	2004      	movs	r0, #4
 8009ec4:	e7d5      	b.n	8009e72 <__hexnan+0xe2>
	...

08009ec8 <malloc>:
 8009ec8:	4b02      	ldr	r3, [pc, #8]	@ (8009ed4 <malloc+0xc>)
 8009eca:	4601      	mov	r1, r0
 8009ecc:	6818      	ldr	r0, [r3, #0]
 8009ece:	f000 b825 	b.w	8009f1c <_malloc_r>
 8009ed2:	bf00      	nop
 8009ed4:	200001a4 	.word	0x200001a4

08009ed8 <sbrk_aligned>:
 8009ed8:	b570      	push	{r4, r5, r6, lr}
 8009eda:	4e0f      	ldr	r6, [pc, #60]	@ (8009f18 <sbrk_aligned+0x40>)
 8009edc:	460c      	mov	r4, r1
 8009ede:	6831      	ldr	r1, [r6, #0]
 8009ee0:	4605      	mov	r5, r0
 8009ee2:	b911      	cbnz	r1, 8009eea <sbrk_aligned+0x12>
 8009ee4:	f000 fe24 	bl	800ab30 <_sbrk_r>
 8009ee8:	6030      	str	r0, [r6, #0]
 8009eea:	4621      	mov	r1, r4
 8009eec:	4628      	mov	r0, r5
 8009eee:	f000 fe1f 	bl	800ab30 <_sbrk_r>
 8009ef2:	1c43      	adds	r3, r0, #1
 8009ef4:	d103      	bne.n	8009efe <sbrk_aligned+0x26>
 8009ef6:	f04f 34ff 	mov.w	r4, #4294967295
 8009efa:	4620      	mov	r0, r4
 8009efc:	bd70      	pop	{r4, r5, r6, pc}
 8009efe:	1cc4      	adds	r4, r0, #3
 8009f00:	f024 0403 	bic.w	r4, r4, #3
 8009f04:	42a0      	cmp	r0, r4
 8009f06:	d0f8      	beq.n	8009efa <sbrk_aligned+0x22>
 8009f08:	1a21      	subs	r1, r4, r0
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f000 fe10 	bl	800ab30 <_sbrk_r>
 8009f10:	3001      	adds	r0, #1
 8009f12:	d1f2      	bne.n	8009efa <sbrk_aligned+0x22>
 8009f14:	e7ef      	b.n	8009ef6 <sbrk_aligned+0x1e>
 8009f16:	bf00      	nop
 8009f18:	2000091c 	.word	0x2000091c

08009f1c <_malloc_r>:
 8009f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f20:	1ccd      	adds	r5, r1, #3
 8009f22:	f025 0503 	bic.w	r5, r5, #3
 8009f26:	3508      	adds	r5, #8
 8009f28:	2d0c      	cmp	r5, #12
 8009f2a:	bf38      	it	cc
 8009f2c:	250c      	movcc	r5, #12
 8009f2e:	2d00      	cmp	r5, #0
 8009f30:	4606      	mov	r6, r0
 8009f32:	db01      	blt.n	8009f38 <_malloc_r+0x1c>
 8009f34:	42a9      	cmp	r1, r5
 8009f36:	d904      	bls.n	8009f42 <_malloc_r+0x26>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	6033      	str	r3, [r6, #0]
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a018 <_malloc_r+0xfc>
 8009f46:	f000 f87b 	bl	800a040 <__malloc_lock>
 8009f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8009f4e:	461c      	mov	r4, r3
 8009f50:	bb44      	cbnz	r4, 8009fa4 <_malloc_r+0x88>
 8009f52:	4629      	mov	r1, r5
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7ff ffbf 	bl	8009ed8 <sbrk_aligned>
 8009f5a:	1c43      	adds	r3, r0, #1
 8009f5c:	4604      	mov	r4, r0
 8009f5e:	d158      	bne.n	800a012 <_malloc_r+0xf6>
 8009f60:	f8d8 4000 	ldr.w	r4, [r8]
 8009f64:	4627      	mov	r7, r4
 8009f66:	2f00      	cmp	r7, #0
 8009f68:	d143      	bne.n	8009ff2 <_malloc_r+0xd6>
 8009f6a:	2c00      	cmp	r4, #0
 8009f6c:	d04b      	beq.n	800a006 <_malloc_r+0xea>
 8009f6e:	6823      	ldr	r3, [r4, #0]
 8009f70:	4639      	mov	r1, r7
 8009f72:	4630      	mov	r0, r6
 8009f74:	eb04 0903 	add.w	r9, r4, r3
 8009f78:	f000 fdda 	bl	800ab30 <_sbrk_r>
 8009f7c:	4581      	cmp	r9, r0
 8009f7e:	d142      	bne.n	800a006 <_malloc_r+0xea>
 8009f80:	6821      	ldr	r1, [r4, #0]
 8009f82:	1a6d      	subs	r5, r5, r1
 8009f84:	4629      	mov	r1, r5
 8009f86:	4630      	mov	r0, r6
 8009f88:	f7ff ffa6 	bl	8009ed8 <sbrk_aligned>
 8009f8c:	3001      	adds	r0, #1
 8009f8e:	d03a      	beq.n	800a006 <_malloc_r+0xea>
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	442b      	add	r3, r5
 8009f94:	6023      	str	r3, [r4, #0]
 8009f96:	f8d8 3000 	ldr.w	r3, [r8]
 8009f9a:	685a      	ldr	r2, [r3, #4]
 8009f9c:	bb62      	cbnz	r2, 8009ff8 <_malloc_r+0xdc>
 8009f9e:	f8c8 7000 	str.w	r7, [r8]
 8009fa2:	e00f      	b.n	8009fc4 <_malloc_r+0xa8>
 8009fa4:	6822      	ldr	r2, [r4, #0]
 8009fa6:	1b52      	subs	r2, r2, r5
 8009fa8:	d420      	bmi.n	8009fec <_malloc_r+0xd0>
 8009faa:	2a0b      	cmp	r2, #11
 8009fac:	d917      	bls.n	8009fde <_malloc_r+0xc2>
 8009fae:	1961      	adds	r1, r4, r5
 8009fb0:	42a3      	cmp	r3, r4
 8009fb2:	6025      	str	r5, [r4, #0]
 8009fb4:	bf18      	it	ne
 8009fb6:	6059      	strne	r1, [r3, #4]
 8009fb8:	6863      	ldr	r3, [r4, #4]
 8009fba:	bf08      	it	eq
 8009fbc:	f8c8 1000 	streq.w	r1, [r8]
 8009fc0:	5162      	str	r2, [r4, r5]
 8009fc2:	604b      	str	r3, [r1, #4]
 8009fc4:	4630      	mov	r0, r6
 8009fc6:	f000 f841 	bl	800a04c <__malloc_unlock>
 8009fca:	f104 000b 	add.w	r0, r4, #11
 8009fce:	1d23      	adds	r3, r4, #4
 8009fd0:	f020 0007 	bic.w	r0, r0, #7
 8009fd4:	1ac2      	subs	r2, r0, r3
 8009fd6:	bf1c      	itt	ne
 8009fd8:	1a1b      	subne	r3, r3, r0
 8009fda:	50a3      	strne	r3, [r4, r2]
 8009fdc:	e7af      	b.n	8009f3e <_malloc_r+0x22>
 8009fde:	6862      	ldr	r2, [r4, #4]
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	bf0c      	ite	eq
 8009fe4:	f8c8 2000 	streq.w	r2, [r8]
 8009fe8:	605a      	strne	r2, [r3, #4]
 8009fea:	e7eb      	b.n	8009fc4 <_malloc_r+0xa8>
 8009fec:	4623      	mov	r3, r4
 8009fee:	6864      	ldr	r4, [r4, #4]
 8009ff0:	e7ae      	b.n	8009f50 <_malloc_r+0x34>
 8009ff2:	463c      	mov	r4, r7
 8009ff4:	687f      	ldr	r7, [r7, #4]
 8009ff6:	e7b6      	b.n	8009f66 <_malloc_r+0x4a>
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	42a3      	cmp	r3, r4
 8009ffe:	d1fb      	bne.n	8009ff8 <_malloc_r+0xdc>
 800a000:	2300      	movs	r3, #0
 800a002:	6053      	str	r3, [r2, #4]
 800a004:	e7de      	b.n	8009fc4 <_malloc_r+0xa8>
 800a006:	230c      	movs	r3, #12
 800a008:	6033      	str	r3, [r6, #0]
 800a00a:	4630      	mov	r0, r6
 800a00c:	f000 f81e 	bl	800a04c <__malloc_unlock>
 800a010:	e794      	b.n	8009f3c <_malloc_r+0x20>
 800a012:	6005      	str	r5, [r0, #0]
 800a014:	e7d6      	b.n	8009fc4 <_malloc_r+0xa8>
 800a016:	bf00      	nop
 800a018:	20000920 	.word	0x20000920

0800a01c <__ascii_mbtowc>:
 800a01c:	b082      	sub	sp, #8
 800a01e:	b901      	cbnz	r1, 800a022 <__ascii_mbtowc+0x6>
 800a020:	a901      	add	r1, sp, #4
 800a022:	b142      	cbz	r2, 800a036 <__ascii_mbtowc+0x1a>
 800a024:	b14b      	cbz	r3, 800a03a <__ascii_mbtowc+0x1e>
 800a026:	7813      	ldrb	r3, [r2, #0]
 800a028:	600b      	str	r3, [r1, #0]
 800a02a:	7812      	ldrb	r2, [r2, #0]
 800a02c:	1e10      	subs	r0, r2, #0
 800a02e:	bf18      	it	ne
 800a030:	2001      	movne	r0, #1
 800a032:	b002      	add	sp, #8
 800a034:	4770      	bx	lr
 800a036:	4610      	mov	r0, r2
 800a038:	e7fb      	b.n	800a032 <__ascii_mbtowc+0x16>
 800a03a:	f06f 0001 	mvn.w	r0, #1
 800a03e:	e7f8      	b.n	800a032 <__ascii_mbtowc+0x16>

0800a040 <__malloc_lock>:
 800a040:	4801      	ldr	r0, [pc, #4]	@ (800a048 <__malloc_lock+0x8>)
 800a042:	f7fe bd56 	b.w	8008af2 <__retarget_lock_acquire_recursive>
 800a046:	bf00      	nop
 800a048:	20000918 	.word	0x20000918

0800a04c <__malloc_unlock>:
 800a04c:	4801      	ldr	r0, [pc, #4]	@ (800a054 <__malloc_unlock+0x8>)
 800a04e:	f7fe bd51 	b.w	8008af4 <__retarget_lock_release_recursive>
 800a052:	bf00      	nop
 800a054:	20000918 	.word	0x20000918

0800a058 <_Balloc>:
 800a058:	b570      	push	{r4, r5, r6, lr}
 800a05a:	69c6      	ldr	r6, [r0, #28]
 800a05c:	4604      	mov	r4, r0
 800a05e:	460d      	mov	r5, r1
 800a060:	b976      	cbnz	r6, 800a080 <_Balloc+0x28>
 800a062:	2010      	movs	r0, #16
 800a064:	f7ff ff30 	bl	8009ec8 <malloc>
 800a068:	4602      	mov	r2, r0
 800a06a:	61e0      	str	r0, [r4, #28]
 800a06c:	b920      	cbnz	r0, 800a078 <_Balloc+0x20>
 800a06e:	4b18      	ldr	r3, [pc, #96]	@ (800a0d0 <_Balloc+0x78>)
 800a070:	4818      	ldr	r0, [pc, #96]	@ (800a0d4 <_Balloc+0x7c>)
 800a072:	216b      	movs	r1, #107	@ 0x6b
 800a074:	f000 fd6c 	bl	800ab50 <__assert_func>
 800a078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a07c:	6006      	str	r6, [r0, #0]
 800a07e:	60c6      	str	r6, [r0, #12]
 800a080:	69e6      	ldr	r6, [r4, #28]
 800a082:	68f3      	ldr	r3, [r6, #12]
 800a084:	b183      	cbz	r3, 800a0a8 <_Balloc+0x50>
 800a086:	69e3      	ldr	r3, [r4, #28]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a08e:	b9b8      	cbnz	r0, 800a0c0 <_Balloc+0x68>
 800a090:	2101      	movs	r1, #1
 800a092:	fa01 f605 	lsl.w	r6, r1, r5
 800a096:	1d72      	adds	r2, r6, #5
 800a098:	0092      	lsls	r2, r2, #2
 800a09a:	4620      	mov	r0, r4
 800a09c:	f000 fd76 	bl	800ab8c <_calloc_r>
 800a0a0:	b160      	cbz	r0, 800a0bc <_Balloc+0x64>
 800a0a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a0a6:	e00e      	b.n	800a0c6 <_Balloc+0x6e>
 800a0a8:	2221      	movs	r2, #33	@ 0x21
 800a0aa:	2104      	movs	r1, #4
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	f000 fd6d 	bl	800ab8c <_calloc_r>
 800a0b2:	69e3      	ldr	r3, [r4, #28]
 800a0b4:	60f0      	str	r0, [r6, #12]
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1e4      	bne.n	800a086 <_Balloc+0x2e>
 800a0bc:	2000      	movs	r0, #0
 800a0be:	bd70      	pop	{r4, r5, r6, pc}
 800a0c0:	6802      	ldr	r2, [r0, #0]
 800a0c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0cc:	e7f7      	b.n	800a0be <_Balloc+0x66>
 800a0ce:	bf00      	nop
 800a0d0:	0800b1f9 	.word	0x0800b1f9
 800a0d4:	0800b2d9 	.word	0x0800b2d9

0800a0d8 <_Bfree>:
 800a0d8:	b570      	push	{r4, r5, r6, lr}
 800a0da:	69c6      	ldr	r6, [r0, #28]
 800a0dc:	4605      	mov	r5, r0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	b976      	cbnz	r6, 800a100 <_Bfree+0x28>
 800a0e2:	2010      	movs	r0, #16
 800a0e4:	f7ff fef0 	bl	8009ec8 <malloc>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	61e8      	str	r0, [r5, #28]
 800a0ec:	b920      	cbnz	r0, 800a0f8 <_Bfree+0x20>
 800a0ee:	4b09      	ldr	r3, [pc, #36]	@ (800a114 <_Bfree+0x3c>)
 800a0f0:	4809      	ldr	r0, [pc, #36]	@ (800a118 <_Bfree+0x40>)
 800a0f2:	218f      	movs	r1, #143	@ 0x8f
 800a0f4:	f000 fd2c 	bl	800ab50 <__assert_func>
 800a0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0fc:	6006      	str	r6, [r0, #0]
 800a0fe:	60c6      	str	r6, [r0, #12]
 800a100:	b13c      	cbz	r4, 800a112 <_Bfree+0x3a>
 800a102:	69eb      	ldr	r3, [r5, #28]
 800a104:	6862      	ldr	r2, [r4, #4]
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a10c:	6021      	str	r1, [r4, #0]
 800a10e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a112:	bd70      	pop	{r4, r5, r6, pc}
 800a114:	0800b1f9 	.word	0x0800b1f9
 800a118:	0800b2d9 	.word	0x0800b2d9

0800a11c <__multadd>:
 800a11c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a120:	690d      	ldr	r5, [r1, #16]
 800a122:	4607      	mov	r7, r0
 800a124:	460c      	mov	r4, r1
 800a126:	461e      	mov	r6, r3
 800a128:	f101 0c14 	add.w	ip, r1, #20
 800a12c:	2000      	movs	r0, #0
 800a12e:	f8dc 3000 	ldr.w	r3, [ip]
 800a132:	b299      	uxth	r1, r3
 800a134:	fb02 6101 	mla	r1, r2, r1, r6
 800a138:	0c1e      	lsrs	r6, r3, #16
 800a13a:	0c0b      	lsrs	r3, r1, #16
 800a13c:	fb02 3306 	mla	r3, r2, r6, r3
 800a140:	b289      	uxth	r1, r1
 800a142:	3001      	adds	r0, #1
 800a144:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a148:	4285      	cmp	r5, r0
 800a14a:	f84c 1b04 	str.w	r1, [ip], #4
 800a14e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a152:	dcec      	bgt.n	800a12e <__multadd+0x12>
 800a154:	b30e      	cbz	r6, 800a19a <__multadd+0x7e>
 800a156:	68a3      	ldr	r3, [r4, #8]
 800a158:	42ab      	cmp	r3, r5
 800a15a:	dc19      	bgt.n	800a190 <__multadd+0x74>
 800a15c:	6861      	ldr	r1, [r4, #4]
 800a15e:	4638      	mov	r0, r7
 800a160:	3101      	adds	r1, #1
 800a162:	f7ff ff79 	bl	800a058 <_Balloc>
 800a166:	4680      	mov	r8, r0
 800a168:	b928      	cbnz	r0, 800a176 <__multadd+0x5a>
 800a16a:	4602      	mov	r2, r0
 800a16c:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a0 <__multadd+0x84>)
 800a16e:	480d      	ldr	r0, [pc, #52]	@ (800a1a4 <__multadd+0x88>)
 800a170:	21ba      	movs	r1, #186	@ 0xba
 800a172:	f000 fced 	bl	800ab50 <__assert_func>
 800a176:	6922      	ldr	r2, [r4, #16]
 800a178:	3202      	adds	r2, #2
 800a17a:	f104 010c 	add.w	r1, r4, #12
 800a17e:	0092      	lsls	r2, r2, #2
 800a180:	300c      	adds	r0, #12
 800a182:	f7fe fcb8 	bl	8008af6 <memcpy>
 800a186:	4621      	mov	r1, r4
 800a188:	4638      	mov	r0, r7
 800a18a:	f7ff ffa5 	bl	800a0d8 <_Bfree>
 800a18e:	4644      	mov	r4, r8
 800a190:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a194:	3501      	adds	r5, #1
 800a196:	615e      	str	r6, [r3, #20]
 800a198:	6125      	str	r5, [r4, #16]
 800a19a:	4620      	mov	r0, r4
 800a19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1a0:	0800b268 	.word	0x0800b268
 800a1a4:	0800b2d9 	.word	0x0800b2d9

0800a1a8 <__s2b>:
 800a1a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1ac:	460c      	mov	r4, r1
 800a1ae:	4615      	mov	r5, r2
 800a1b0:	461f      	mov	r7, r3
 800a1b2:	2209      	movs	r2, #9
 800a1b4:	3308      	adds	r3, #8
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1bc:	2100      	movs	r1, #0
 800a1be:	2201      	movs	r2, #1
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	db09      	blt.n	800a1d8 <__s2b+0x30>
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f7ff ff47 	bl	800a058 <_Balloc>
 800a1ca:	b940      	cbnz	r0, 800a1de <__s2b+0x36>
 800a1cc:	4602      	mov	r2, r0
 800a1ce:	4b19      	ldr	r3, [pc, #100]	@ (800a234 <__s2b+0x8c>)
 800a1d0:	4819      	ldr	r0, [pc, #100]	@ (800a238 <__s2b+0x90>)
 800a1d2:	21d3      	movs	r1, #211	@ 0xd3
 800a1d4:	f000 fcbc 	bl	800ab50 <__assert_func>
 800a1d8:	0052      	lsls	r2, r2, #1
 800a1da:	3101      	adds	r1, #1
 800a1dc:	e7f0      	b.n	800a1c0 <__s2b+0x18>
 800a1de:	9b08      	ldr	r3, [sp, #32]
 800a1e0:	6143      	str	r3, [r0, #20]
 800a1e2:	2d09      	cmp	r5, #9
 800a1e4:	f04f 0301 	mov.w	r3, #1
 800a1e8:	6103      	str	r3, [r0, #16]
 800a1ea:	dd16      	ble.n	800a21a <__s2b+0x72>
 800a1ec:	f104 0909 	add.w	r9, r4, #9
 800a1f0:	46c8      	mov	r8, r9
 800a1f2:	442c      	add	r4, r5
 800a1f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a1f8:	4601      	mov	r1, r0
 800a1fa:	3b30      	subs	r3, #48	@ 0x30
 800a1fc:	220a      	movs	r2, #10
 800a1fe:	4630      	mov	r0, r6
 800a200:	f7ff ff8c 	bl	800a11c <__multadd>
 800a204:	45a0      	cmp	r8, r4
 800a206:	d1f5      	bne.n	800a1f4 <__s2b+0x4c>
 800a208:	f1a5 0408 	sub.w	r4, r5, #8
 800a20c:	444c      	add	r4, r9
 800a20e:	1b2d      	subs	r5, r5, r4
 800a210:	1963      	adds	r3, r4, r5
 800a212:	42bb      	cmp	r3, r7
 800a214:	db04      	blt.n	800a220 <__s2b+0x78>
 800a216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a21a:	340a      	adds	r4, #10
 800a21c:	2509      	movs	r5, #9
 800a21e:	e7f6      	b.n	800a20e <__s2b+0x66>
 800a220:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a224:	4601      	mov	r1, r0
 800a226:	3b30      	subs	r3, #48	@ 0x30
 800a228:	220a      	movs	r2, #10
 800a22a:	4630      	mov	r0, r6
 800a22c:	f7ff ff76 	bl	800a11c <__multadd>
 800a230:	e7ee      	b.n	800a210 <__s2b+0x68>
 800a232:	bf00      	nop
 800a234:	0800b268 	.word	0x0800b268
 800a238:	0800b2d9 	.word	0x0800b2d9

0800a23c <__hi0bits>:
 800a23c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a240:	4603      	mov	r3, r0
 800a242:	bf36      	itet	cc
 800a244:	0403      	lslcc	r3, r0, #16
 800a246:	2000      	movcs	r0, #0
 800a248:	2010      	movcc	r0, #16
 800a24a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a24e:	bf3c      	itt	cc
 800a250:	021b      	lslcc	r3, r3, #8
 800a252:	3008      	addcc	r0, #8
 800a254:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a258:	bf3c      	itt	cc
 800a25a:	011b      	lslcc	r3, r3, #4
 800a25c:	3004      	addcc	r0, #4
 800a25e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a262:	bf3c      	itt	cc
 800a264:	009b      	lslcc	r3, r3, #2
 800a266:	3002      	addcc	r0, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	db05      	blt.n	800a278 <__hi0bits+0x3c>
 800a26c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a270:	f100 0001 	add.w	r0, r0, #1
 800a274:	bf08      	it	eq
 800a276:	2020      	moveq	r0, #32
 800a278:	4770      	bx	lr

0800a27a <__lo0bits>:
 800a27a:	6803      	ldr	r3, [r0, #0]
 800a27c:	4602      	mov	r2, r0
 800a27e:	f013 0007 	ands.w	r0, r3, #7
 800a282:	d00b      	beq.n	800a29c <__lo0bits+0x22>
 800a284:	07d9      	lsls	r1, r3, #31
 800a286:	d421      	bmi.n	800a2cc <__lo0bits+0x52>
 800a288:	0798      	lsls	r0, r3, #30
 800a28a:	bf49      	itett	mi
 800a28c:	085b      	lsrmi	r3, r3, #1
 800a28e:	089b      	lsrpl	r3, r3, #2
 800a290:	2001      	movmi	r0, #1
 800a292:	6013      	strmi	r3, [r2, #0]
 800a294:	bf5c      	itt	pl
 800a296:	6013      	strpl	r3, [r2, #0]
 800a298:	2002      	movpl	r0, #2
 800a29a:	4770      	bx	lr
 800a29c:	b299      	uxth	r1, r3
 800a29e:	b909      	cbnz	r1, 800a2a4 <__lo0bits+0x2a>
 800a2a0:	0c1b      	lsrs	r3, r3, #16
 800a2a2:	2010      	movs	r0, #16
 800a2a4:	b2d9      	uxtb	r1, r3
 800a2a6:	b909      	cbnz	r1, 800a2ac <__lo0bits+0x32>
 800a2a8:	3008      	adds	r0, #8
 800a2aa:	0a1b      	lsrs	r3, r3, #8
 800a2ac:	0719      	lsls	r1, r3, #28
 800a2ae:	bf04      	itt	eq
 800a2b0:	091b      	lsreq	r3, r3, #4
 800a2b2:	3004      	addeq	r0, #4
 800a2b4:	0799      	lsls	r1, r3, #30
 800a2b6:	bf04      	itt	eq
 800a2b8:	089b      	lsreq	r3, r3, #2
 800a2ba:	3002      	addeq	r0, #2
 800a2bc:	07d9      	lsls	r1, r3, #31
 800a2be:	d403      	bmi.n	800a2c8 <__lo0bits+0x4e>
 800a2c0:	085b      	lsrs	r3, r3, #1
 800a2c2:	f100 0001 	add.w	r0, r0, #1
 800a2c6:	d003      	beq.n	800a2d0 <__lo0bits+0x56>
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	4770      	bx	lr
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	4770      	bx	lr
 800a2d0:	2020      	movs	r0, #32
 800a2d2:	4770      	bx	lr

0800a2d4 <__i2b>:
 800a2d4:	b510      	push	{r4, lr}
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	2101      	movs	r1, #1
 800a2da:	f7ff febd 	bl	800a058 <_Balloc>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	b928      	cbnz	r0, 800a2ee <__i2b+0x1a>
 800a2e2:	4b05      	ldr	r3, [pc, #20]	@ (800a2f8 <__i2b+0x24>)
 800a2e4:	4805      	ldr	r0, [pc, #20]	@ (800a2fc <__i2b+0x28>)
 800a2e6:	f240 1145 	movw	r1, #325	@ 0x145
 800a2ea:	f000 fc31 	bl	800ab50 <__assert_func>
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	6144      	str	r4, [r0, #20]
 800a2f2:	6103      	str	r3, [r0, #16]
 800a2f4:	bd10      	pop	{r4, pc}
 800a2f6:	bf00      	nop
 800a2f8:	0800b268 	.word	0x0800b268
 800a2fc:	0800b2d9 	.word	0x0800b2d9

0800a300 <__multiply>:
 800a300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a304:	4614      	mov	r4, r2
 800a306:	690a      	ldr	r2, [r1, #16]
 800a308:	6923      	ldr	r3, [r4, #16]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	bfa8      	it	ge
 800a30e:	4623      	movge	r3, r4
 800a310:	460f      	mov	r7, r1
 800a312:	bfa4      	itt	ge
 800a314:	460c      	movge	r4, r1
 800a316:	461f      	movge	r7, r3
 800a318:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a31c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a320:	68a3      	ldr	r3, [r4, #8]
 800a322:	6861      	ldr	r1, [r4, #4]
 800a324:	eb0a 0609 	add.w	r6, sl, r9
 800a328:	42b3      	cmp	r3, r6
 800a32a:	b085      	sub	sp, #20
 800a32c:	bfb8      	it	lt
 800a32e:	3101      	addlt	r1, #1
 800a330:	f7ff fe92 	bl	800a058 <_Balloc>
 800a334:	b930      	cbnz	r0, 800a344 <__multiply+0x44>
 800a336:	4602      	mov	r2, r0
 800a338:	4b44      	ldr	r3, [pc, #272]	@ (800a44c <__multiply+0x14c>)
 800a33a:	4845      	ldr	r0, [pc, #276]	@ (800a450 <__multiply+0x150>)
 800a33c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a340:	f000 fc06 	bl	800ab50 <__assert_func>
 800a344:	f100 0514 	add.w	r5, r0, #20
 800a348:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a34c:	462b      	mov	r3, r5
 800a34e:	2200      	movs	r2, #0
 800a350:	4543      	cmp	r3, r8
 800a352:	d321      	bcc.n	800a398 <__multiply+0x98>
 800a354:	f107 0114 	add.w	r1, r7, #20
 800a358:	f104 0214 	add.w	r2, r4, #20
 800a35c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a360:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a364:	9302      	str	r3, [sp, #8]
 800a366:	1b13      	subs	r3, r2, r4
 800a368:	3b15      	subs	r3, #21
 800a36a:	f023 0303 	bic.w	r3, r3, #3
 800a36e:	3304      	adds	r3, #4
 800a370:	f104 0715 	add.w	r7, r4, #21
 800a374:	42ba      	cmp	r2, r7
 800a376:	bf38      	it	cc
 800a378:	2304      	movcc	r3, #4
 800a37a:	9301      	str	r3, [sp, #4]
 800a37c:	9b02      	ldr	r3, [sp, #8]
 800a37e:	9103      	str	r1, [sp, #12]
 800a380:	428b      	cmp	r3, r1
 800a382:	d80c      	bhi.n	800a39e <__multiply+0x9e>
 800a384:	2e00      	cmp	r6, #0
 800a386:	dd03      	ble.n	800a390 <__multiply+0x90>
 800a388:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d05b      	beq.n	800a448 <__multiply+0x148>
 800a390:	6106      	str	r6, [r0, #16]
 800a392:	b005      	add	sp, #20
 800a394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a398:	f843 2b04 	str.w	r2, [r3], #4
 800a39c:	e7d8      	b.n	800a350 <__multiply+0x50>
 800a39e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3a2:	f1ba 0f00 	cmp.w	sl, #0
 800a3a6:	d024      	beq.n	800a3f2 <__multiply+0xf2>
 800a3a8:	f104 0e14 	add.w	lr, r4, #20
 800a3ac:	46a9      	mov	r9, r5
 800a3ae:	f04f 0c00 	mov.w	ip, #0
 800a3b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a3b6:	f8d9 3000 	ldr.w	r3, [r9]
 800a3ba:	fa1f fb87 	uxth.w	fp, r7
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a3c4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a3c8:	f8d9 7000 	ldr.w	r7, [r9]
 800a3cc:	4463      	add	r3, ip
 800a3ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a3d2:	fb0a c70b 	mla	r7, sl, fp, ip
 800a3d6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a3e0:	4572      	cmp	r2, lr
 800a3e2:	f849 3b04 	str.w	r3, [r9], #4
 800a3e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a3ea:	d8e2      	bhi.n	800a3b2 <__multiply+0xb2>
 800a3ec:	9b01      	ldr	r3, [sp, #4]
 800a3ee:	f845 c003 	str.w	ip, [r5, r3]
 800a3f2:	9b03      	ldr	r3, [sp, #12]
 800a3f4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a3f8:	3104      	adds	r1, #4
 800a3fa:	f1b9 0f00 	cmp.w	r9, #0
 800a3fe:	d021      	beq.n	800a444 <__multiply+0x144>
 800a400:	682b      	ldr	r3, [r5, #0]
 800a402:	f104 0c14 	add.w	ip, r4, #20
 800a406:	46ae      	mov	lr, r5
 800a408:	f04f 0a00 	mov.w	sl, #0
 800a40c:	f8bc b000 	ldrh.w	fp, [ip]
 800a410:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a414:	fb09 770b 	mla	r7, r9, fp, r7
 800a418:	4457      	add	r7, sl
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a420:	f84e 3b04 	str.w	r3, [lr], #4
 800a424:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a428:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a42c:	f8be 3000 	ldrh.w	r3, [lr]
 800a430:	fb09 330a 	mla	r3, r9, sl, r3
 800a434:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a438:	4562      	cmp	r2, ip
 800a43a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a43e:	d8e5      	bhi.n	800a40c <__multiply+0x10c>
 800a440:	9f01      	ldr	r7, [sp, #4]
 800a442:	51eb      	str	r3, [r5, r7]
 800a444:	3504      	adds	r5, #4
 800a446:	e799      	b.n	800a37c <__multiply+0x7c>
 800a448:	3e01      	subs	r6, #1
 800a44a:	e79b      	b.n	800a384 <__multiply+0x84>
 800a44c:	0800b268 	.word	0x0800b268
 800a450:	0800b2d9 	.word	0x0800b2d9

0800a454 <__pow5mult>:
 800a454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a458:	4615      	mov	r5, r2
 800a45a:	f012 0203 	ands.w	r2, r2, #3
 800a45e:	4607      	mov	r7, r0
 800a460:	460e      	mov	r6, r1
 800a462:	d007      	beq.n	800a474 <__pow5mult+0x20>
 800a464:	4c25      	ldr	r4, [pc, #148]	@ (800a4fc <__pow5mult+0xa8>)
 800a466:	3a01      	subs	r2, #1
 800a468:	2300      	movs	r3, #0
 800a46a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a46e:	f7ff fe55 	bl	800a11c <__multadd>
 800a472:	4606      	mov	r6, r0
 800a474:	10ad      	asrs	r5, r5, #2
 800a476:	d03d      	beq.n	800a4f4 <__pow5mult+0xa0>
 800a478:	69fc      	ldr	r4, [r7, #28]
 800a47a:	b97c      	cbnz	r4, 800a49c <__pow5mult+0x48>
 800a47c:	2010      	movs	r0, #16
 800a47e:	f7ff fd23 	bl	8009ec8 <malloc>
 800a482:	4602      	mov	r2, r0
 800a484:	61f8      	str	r0, [r7, #28]
 800a486:	b928      	cbnz	r0, 800a494 <__pow5mult+0x40>
 800a488:	4b1d      	ldr	r3, [pc, #116]	@ (800a500 <__pow5mult+0xac>)
 800a48a:	481e      	ldr	r0, [pc, #120]	@ (800a504 <__pow5mult+0xb0>)
 800a48c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a490:	f000 fb5e 	bl	800ab50 <__assert_func>
 800a494:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a498:	6004      	str	r4, [r0, #0]
 800a49a:	60c4      	str	r4, [r0, #12]
 800a49c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a4a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4a4:	b94c      	cbnz	r4, 800a4ba <__pow5mult+0x66>
 800a4a6:	f240 2171 	movw	r1, #625	@ 0x271
 800a4aa:	4638      	mov	r0, r7
 800a4ac:	f7ff ff12 	bl	800a2d4 <__i2b>
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	6003      	str	r3, [r0, #0]
 800a4ba:	f04f 0900 	mov.w	r9, #0
 800a4be:	07eb      	lsls	r3, r5, #31
 800a4c0:	d50a      	bpl.n	800a4d8 <__pow5mult+0x84>
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4622      	mov	r2, r4
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	f7ff ff1a 	bl	800a300 <__multiply>
 800a4cc:	4631      	mov	r1, r6
 800a4ce:	4680      	mov	r8, r0
 800a4d0:	4638      	mov	r0, r7
 800a4d2:	f7ff fe01 	bl	800a0d8 <_Bfree>
 800a4d6:	4646      	mov	r6, r8
 800a4d8:	106d      	asrs	r5, r5, #1
 800a4da:	d00b      	beq.n	800a4f4 <__pow5mult+0xa0>
 800a4dc:	6820      	ldr	r0, [r4, #0]
 800a4de:	b938      	cbnz	r0, 800a4f0 <__pow5mult+0x9c>
 800a4e0:	4622      	mov	r2, r4
 800a4e2:	4621      	mov	r1, r4
 800a4e4:	4638      	mov	r0, r7
 800a4e6:	f7ff ff0b 	bl	800a300 <__multiply>
 800a4ea:	6020      	str	r0, [r4, #0]
 800a4ec:	f8c0 9000 	str.w	r9, [r0]
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	e7e4      	b.n	800a4be <__pow5mult+0x6a>
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4fa:	bf00      	nop
 800a4fc:	0800b334 	.word	0x0800b334
 800a500:	0800b1f9 	.word	0x0800b1f9
 800a504:	0800b2d9 	.word	0x0800b2d9

0800a508 <__lshift>:
 800a508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a50c:	460c      	mov	r4, r1
 800a50e:	6849      	ldr	r1, [r1, #4]
 800a510:	6923      	ldr	r3, [r4, #16]
 800a512:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a516:	68a3      	ldr	r3, [r4, #8]
 800a518:	4607      	mov	r7, r0
 800a51a:	4691      	mov	r9, r2
 800a51c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a520:	f108 0601 	add.w	r6, r8, #1
 800a524:	42b3      	cmp	r3, r6
 800a526:	db0b      	blt.n	800a540 <__lshift+0x38>
 800a528:	4638      	mov	r0, r7
 800a52a:	f7ff fd95 	bl	800a058 <_Balloc>
 800a52e:	4605      	mov	r5, r0
 800a530:	b948      	cbnz	r0, 800a546 <__lshift+0x3e>
 800a532:	4602      	mov	r2, r0
 800a534:	4b28      	ldr	r3, [pc, #160]	@ (800a5d8 <__lshift+0xd0>)
 800a536:	4829      	ldr	r0, [pc, #164]	@ (800a5dc <__lshift+0xd4>)
 800a538:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a53c:	f000 fb08 	bl	800ab50 <__assert_func>
 800a540:	3101      	adds	r1, #1
 800a542:	005b      	lsls	r3, r3, #1
 800a544:	e7ee      	b.n	800a524 <__lshift+0x1c>
 800a546:	2300      	movs	r3, #0
 800a548:	f100 0114 	add.w	r1, r0, #20
 800a54c:	f100 0210 	add.w	r2, r0, #16
 800a550:	4618      	mov	r0, r3
 800a552:	4553      	cmp	r3, sl
 800a554:	db33      	blt.n	800a5be <__lshift+0xb6>
 800a556:	6920      	ldr	r0, [r4, #16]
 800a558:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a55c:	f104 0314 	add.w	r3, r4, #20
 800a560:	f019 091f 	ands.w	r9, r9, #31
 800a564:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a568:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a56c:	d02b      	beq.n	800a5c6 <__lshift+0xbe>
 800a56e:	f1c9 0e20 	rsb	lr, r9, #32
 800a572:	468a      	mov	sl, r1
 800a574:	2200      	movs	r2, #0
 800a576:	6818      	ldr	r0, [r3, #0]
 800a578:	fa00 f009 	lsl.w	r0, r0, r9
 800a57c:	4310      	orrs	r0, r2
 800a57e:	f84a 0b04 	str.w	r0, [sl], #4
 800a582:	f853 2b04 	ldr.w	r2, [r3], #4
 800a586:	459c      	cmp	ip, r3
 800a588:	fa22 f20e 	lsr.w	r2, r2, lr
 800a58c:	d8f3      	bhi.n	800a576 <__lshift+0x6e>
 800a58e:	ebac 0304 	sub.w	r3, ip, r4
 800a592:	3b15      	subs	r3, #21
 800a594:	f023 0303 	bic.w	r3, r3, #3
 800a598:	3304      	adds	r3, #4
 800a59a:	f104 0015 	add.w	r0, r4, #21
 800a59e:	4584      	cmp	ip, r0
 800a5a0:	bf38      	it	cc
 800a5a2:	2304      	movcc	r3, #4
 800a5a4:	50ca      	str	r2, [r1, r3]
 800a5a6:	b10a      	cbz	r2, 800a5ac <__lshift+0xa4>
 800a5a8:	f108 0602 	add.w	r6, r8, #2
 800a5ac:	3e01      	subs	r6, #1
 800a5ae:	4638      	mov	r0, r7
 800a5b0:	612e      	str	r6, [r5, #16]
 800a5b2:	4621      	mov	r1, r4
 800a5b4:	f7ff fd90 	bl	800a0d8 <_Bfree>
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5be:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	e7c5      	b.n	800a552 <__lshift+0x4a>
 800a5c6:	3904      	subs	r1, #4
 800a5c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5d0:	459c      	cmp	ip, r3
 800a5d2:	d8f9      	bhi.n	800a5c8 <__lshift+0xc0>
 800a5d4:	e7ea      	b.n	800a5ac <__lshift+0xa4>
 800a5d6:	bf00      	nop
 800a5d8:	0800b268 	.word	0x0800b268
 800a5dc:	0800b2d9 	.word	0x0800b2d9

0800a5e0 <__mcmp>:
 800a5e0:	690a      	ldr	r2, [r1, #16]
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	6900      	ldr	r0, [r0, #16]
 800a5e6:	1a80      	subs	r0, r0, r2
 800a5e8:	b530      	push	{r4, r5, lr}
 800a5ea:	d10e      	bne.n	800a60a <__mcmp+0x2a>
 800a5ec:	3314      	adds	r3, #20
 800a5ee:	3114      	adds	r1, #20
 800a5f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a5f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a5f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a600:	4295      	cmp	r5, r2
 800a602:	d003      	beq.n	800a60c <__mcmp+0x2c>
 800a604:	d205      	bcs.n	800a612 <__mcmp+0x32>
 800a606:	f04f 30ff 	mov.w	r0, #4294967295
 800a60a:	bd30      	pop	{r4, r5, pc}
 800a60c:	42a3      	cmp	r3, r4
 800a60e:	d3f3      	bcc.n	800a5f8 <__mcmp+0x18>
 800a610:	e7fb      	b.n	800a60a <__mcmp+0x2a>
 800a612:	2001      	movs	r0, #1
 800a614:	e7f9      	b.n	800a60a <__mcmp+0x2a>
	...

0800a618 <__mdiff>:
 800a618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61c:	4689      	mov	r9, r1
 800a61e:	4606      	mov	r6, r0
 800a620:	4611      	mov	r1, r2
 800a622:	4648      	mov	r0, r9
 800a624:	4614      	mov	r4, r2
 800a626:	f7ff ffdb 	bl	800a5e0 <__mcmp>
 800a62a:	1e05      	subs	r5, r0, #0
 800a62c:	d112      	bne.n	800a654 <__mdiff+0x3c>
 800a62e:	4629      	mov	r1, r5
 800a630:	4630      	mov	r0, r6
 800a632:	f7ff fd11 	bl	800a058 <_Balloc>
 800a636:	4602      	mov	r2, r0
 800a638:	b928      	cbnz	r0, 800a646 <__mdiff+0x2e>
 800a63a:	4b3f      	ldr	r3, [pc, #252]	@ (800a738 <__mdiff+0x120>)
 800a63c:	f240 2137 	movw	r1, #567	@ 0x237
 800a640:	483e      	ldr	r0, [pc, #248]	@ (800a73c <__mdiff+0x124>)
 800a642:	f000 fa85 	bl	800ab50 <__assert_func>
 800a646:	2301      	movs	r3, #1
 800a648:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a64c:	4610      	mov	r0, r2
 800a64e:	b003      	add	sp, #12
 800a650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a654:	bfbc      	itt	lt
 800a656:	464b      	movlt	r3, r9
 800a658:	46a1      	movlt	r9, r4
 800a65a:	4630      	mov	r0, r6
 800a65c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a660:	bfba      	itte	lt
 800a662:	461c      	movlt	r4, r3
 800a664:	2501      	movlt	r5, #1
 800a666:	2500      	movge	r5, #0
 800a668:	f7ff fcf6 	bl	800a058 <_Balloc>
 800a66c:	4602      	mov	r2, r0
 800a66e:	b918      	cbnz	r0, 800a678 <__mdiff+0x60>
 800a670:	4b31      	ldr	r3, [pc, #196]	@ (800a738 <__mdiff+0x120>)
 800a672:	f240 2145 	movw	r1, #581	@ 0x245
 800a676:	e7e3      	b.n	800a640 <__mdiff+0x28>
 800a678:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a67c:	6926      	ldr	r6, [r4, #16]
 800a67e:	60c5      	str	r5, [r0, #12]
 800a680:	f109 0310 	add.w	r3, r9, #16
 800a684:	f109 0514 	add.w	r5, r9, #20
 800a688:	f104 0e14 	add.w	lr, r4, #20
 800a68c:	f100 0b14 	add.w	fp, r0, #20
 800a690:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a694:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a698:	9301      	str	r3, [sp, #4]
 800a69a:	46d9      	mov	r9, fp
 800a69c:	f04f 0c00 	mov.w	ip, #0
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a6a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a6aa:	9301      	str	r3, [sp, #4]
 800a6ac:	fa1f f38a 	uxth.w	r3, sl
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	b283      	uxth	r3, r0
 800a6b4:	1acb      	subs	r3, r1, r3
 800a6b6:	0c00      	lsrs	r0, r0, #16
 800a6b8:	4463      	add	r3, ip
 800a6ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6c2:	b29b      	uxth	r3, r3
 800a6c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a6c8:	4576      	cmp	r6, lr
 800a6ca:	f849 3b04 	str.w	r3, [r9], #4
 800a6ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6d2:	d8e5      	bhi.n	800a6a0 <__mdiff+0x88>
 800a6d4:	1b33      	subs	r3, r6, r4
 800a6d6:	3b15      	subs	r3, #21
 800a6d8:	f023 0303 	bic.w	r3, r3, #3
 800a6dc:	3415      	adds	r4, #21
 800a6de:	3304      	adds	r3, #4
 800a6e0:	42a6      	cmp	r6, r4
 800a6e2:	bf38      	it	cc
 800a6e4:	2304      	movcc	r3, #4
 800a6e6:	441d      	add	r5, r3
 800a6e8:	445b      	add	r3, fp
 800a6ea:	461e      	mov	r6, r3
 800a6ec:	462c      	mov	r4, r5
 800a6ee:	4544      	cmp	r4, r8
 800a6f0:	d30e      	bcc.n	800a710 <__mdiff+0xf8>
 800a6f2:	f108 0103 	add.w	r1, r8, #3
 800a6f6:	1b49      	subs	r1, r1, r5
 800a6f8:	f021 0103 	bic.w	r1, r1, #3
 800a6fc:	3d03      	subs	r5, #3
 800a6fe:	45a8      	cmp	r8, r5
 800a700:	bf38      	it	cc
 800a702:	2100      	movcc	r1, #0
 800a704:	440b      	add	r3, r1
 800a706:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a70a:	b191      	cbz	r1, 800a732 <__mdiff+0x11a>
 800a70c:	6117      	str	r7, [r2, #16]
 800a70e:	e79d      	b.n	800a64c <__mdiff+0x34>
 800a710:	f854 1b04 	ldr.w	r1, [r4], #4
 800a714:	46e6      	mov	lr, ip
 800a716:	0c08      	lsrs	r0, r1, #16
 800a718:	fa1c fc81 	uxtah	ip, ip, r1
 800a71c:	4471      	add	r1, lr
 800a71e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a722:	b289      	uxth	r1, r1
 800a724:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a728:	f846 1b04 	str.w	r1, [r6], #4
 800a72c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a730:	e7dd      	b.n	800a6ee <__mdiff+0xd6>
 800a732:	3f01      	subs	r7, #1
 800a734:	e7e7      	b.n	800a706 <__mdiff+0xee>
 800a736:	bf00      	nop
 800a738:	0800b268 	.word	0x0800b268
 800a73c:	0800b2d9 	.word	0x0800b2d9

0800a740 <__ulp>:
 800a740:	b082      	sub	sp, #8
 800a742:	ed8d 0b00 	vstr	d0, [sp]
 800a746:	9a01      	ldr	r2, [sp, #4]
 800a748:	4b0f      	ldr	r3, [pc, #60]	@ (800a788 <__ulp+0x48>)
 800a74a:	4013      	ands	r3, r2
 800a74c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a750:	2b00      	cmp	r3, #0
 800a752:	dc08      	bgt.n	800a766 <__ulp+0x26>
 800a754:	425b      	negs	r3, r3
 800a756:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a75a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a75e:	da04      	bge.n	800a76a <__ulp+0x2a>
 800a760:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a764:	4113      	asrs	r3, r2
 800a766:	2200      	movs	r2, #0
 800a768:	e008      	b.n	800a77c <__ulp+0x3c>
 800a76a:	f1a2 0314 	sub.w	r3, r2, #20
 800a76e:	2b1e      	cmp	r3, #30
 800a770:	bfda      	itte	le
 800a772:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a776:	40da      	lsrle	r2, r3
 800a778:	2201      	movgt	r2, #1
 800a77a:	2300      	movs	r3, #0
 800a77c:	4619      	mov	r1, r3
 800a77e:	4610      	mov	r0, r2
 800a780:	ec41 0b10 	vmov	d0, r0, r1
 800a784:	b002      	add	sp, #8
 800a786:	4770      	bx	lr
 800a788:	7ff00000 	.word	0x7ff00000

0800a78c <__b2d>:
 800a78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a790:	6906      	ldr	r6, [r0, #16]
 800a792:	f100 0814 	add.w	r8, r0, #20
 800a796:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a79a:	1f37      	subs	r7, r6, #4
 800a79c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a7a0:	4610      	mov	r0, r2
 800a7a2:	f7ff fd4b 	bl	800a23c <__hi0bits>
 800a7a6:	f1c0 0320 	rsb	r3, r0, #32
 800a7aa:	280a      	cmp	r0, #10
 800a7ac:	600b      	str	r3, [r1, #0]
 800a7ae:	491b      	ldr	r1, [pc, #108]	@ (800a81c <__b2d+0x90>)
 800a7b0:	dc15      	bgt.n	800a7de <__b2d+0x52>
 800a7b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a7b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800a7ba:	45b8      	cmp	r8, r7
 800a7bc:	ea43 0501 	orr.w	r5, r3, r1
 800a7c0:	bf34      	ite	cc
 800a7c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a7c6:	2300      	movcs	r3, #0
 800a7c8:	3015      	adds	r0, #21
 800a7ca:	fa02 f000 	lsl.w	r0, r2, r0
 800a7ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800a7d2:	4303      	orrs	r3, r0
 800a7d4:	461c      	mov	r4, r3
 800a7d6:	ec45 4b10 	vmov	d0, r4, r5
 800a7da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7de:	45b8      	cmp	r8, r7
 800a7e0:	bf3a      	itte	cc
 800a7e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a7e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a7ea:	2300      	movcs	r3, #0
 800a7ec:	380b      	subs	r0, #11
 800a7ee:	d012      	beq.n	800a816 <__b2d+0x8a>
 800a7f0:	f1c0 0120 	rsb	r1, r0, #32
 800a7f4:	fa23 f401 	lsr.w	r4, r3, r1
 800a7f8:	4082      	lsls	r2, r0
 800a7fa:	4322      	orrs	r2, r4
 800a7fc:	4547      	cmp	r7, r8
 800a7fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a802:	bf8c      	ite	hi
 800a804:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a808:	2200      	movls	r2, #0
 800a80a:	4083      	lsls	r3, r0
 800a80c:	40ca      	lsrs	r2, r1
 800a80e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a812:	4313      	orrs	r3, r2
 800a814:	e7de      	b.n	800a7d4 <__b2d+0x48>
 800a816:	ea42 0501 	orr.w	r5, r2, r1
 800a81a:	e7db      	b.n	800a7d4 <__b2d+0x48>
 800a81c:	3ff00000 	.word	0x3ff00000

0800a820 <__d2b>:
 800a820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a824:	460f      	mov	r7, r1
 800a826:	2101      	movs	r1, #1
 800a828:	ec59 8b10 	vmov	r8, r9, d0
 800a82c:	4616      	mov	r6, r2
 800a82e:	f7ff fc13 	bl	800a058 <_Balloc>
 800a832:	4604      	mov	r4, r0
 800a834:	b930      	cbnz	r0, 800a844 <__d2b+0x24>
 800a836:	4602      	mov	r2, r0
 800a838:	4b23      	ldr	r3, [pc, #140]	@ (800a8c8 <__d2b+0xa8>)
 800a83a:	4824      	ldr	r0, [pc, #144]	@ (800a8cc <__d2b+0xac>)
 800a83c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a840:	f000 f986 	bl	800ab50 <__assert_func>
 800a844:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a848:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a84c:	b10d      	cbz	r5, 800a852 <__d2b+0x32>
 800a84e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	f1b8 0300 	subs.w	r3, r8, #0
 800a858:	d023      	beq.n	800a8a2 <__d2b+0x82>
 800a85a:	4668      	mov	r0, sp
 800a85c:	9300      	str	r3, [sp, #0]
 800a85e:	f7ff fd0c 	bl	800a27a <__lo0bits>
 800a862:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a866:	b1d0      	cbz	r0, 800a89e <__d2b+0x7e>
 800a868:	f1c0 0320 	rsb	r3, r0, #32
 800a86c:	fa02 f303 	lsl.w	r3, r2, r3
 800a870:	430b      	orrs	r3, r1
 800a872:	40c2      	lsrs	r2, r0
 800a874:	6163      	str	r3, [r4, #20]
 800a876:	9201      	str	r2, [sp, #4]
 800a878:	9b01      	ldr	r3, [sp, #4]
 800a87a:	61a3      	str	r3, [r4, #24]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	bf0c      	ite	eq
 800a880:	2201      	moveq	r2, #1
 800a882:	2202      	movne	r2, #2
 800a884:	6122      	str	r2, [r4, #16]
 800a886:	b1a5      	cbz	r5, 800a8b2 <__d2b+0x92>
 800a888:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a88c:	4405      	add	r5, r0
 800a88e:	603d      	str	r5, [r7, #0]
 800a890:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a894:	6030      	str	r0, [r6, #0]
 800a896:	4620      	mov	r0, r4
 800a898:	b003      	add	sp, #12
 800a89a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a89e:	6161      	str	r1, [r4, #20]
 800a8a0:	e7ea      	b.n	800a878 <__d2b+0x58>
 800a8a2:	a801      	add	r0, sp, #4
 800a8a4:	f7ff fce9 	bl	800a27a <__lo0bits>
 800a8a8:	9b01      	ldr	r3, [sp, #4]
 800a8aa:	6163      	str	r3, [r4, #20]
 800a8ac:	3020      	adds	r0, #32
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	e7e8      	b.n	800a884 <__d2b+0x64>
 800a8b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a8ba:	6038      	str	r0, [r7, #0]
 800a8bc:	6918      	ldr	r0, [r3, #16]
 800a8be:	f7ff fcbd 	bl	800a23c <__hi0bits>
 800a8c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8c6:	e7e5      	b.n	800a894 <__d2b+0x74>
 800a8c8:	0800b268 	.word	0x0800b268
 800a8cc:	0800b2d9 	.word	0x0800b2d9

0800a8d0 <__ratio>:
 800a8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	e9cd 1000 	strd	r1, r0, [sp]
 800a8da:	a902      	add	r1, sp, #8
 800a8dc:	f7ff ff56 	bl	800a78c <__b2d>
 800a8e0:	9800      	ldr	r0, [sp, #0]
 800a8e2:	a903      	add	r1, sp, #12
 800a8e4:	ec55 4b10 	vmov	r4, r5, d0
 800a8e8:	f7ff ff50 	bl	800a78c <__b2d>
 800a8ec:	9b01      	ldr	r3, [sp, #4]
 800a8ee:	6919      	ldr	r1, [r3, #16]
 800a8f0:	9b00      	ldr	r3, [sp, #0]
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	1ac9      	subs	r1, r1, r3
 800a8f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a8fa:	1a9b      	subs	r3, r3, r2
 800a8fc:	ec5b ab10 	vmov	sl, fp, d0
 800a900:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a904:	2b00      	cmp	r3, #0
 800a906:	bfce      	itee	gt
 800a908:	462a      	movgt	r2, r5
 800a90a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a90e:	465a      	movle	r2, fp
 800a910:	462f      	mov	r7, r5
 800a912:	46d9      	mov	r9, fp
 800a914:	bfcc      	ite	gt
 800a916:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a91a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a91e:	464b      	mov	r3, r9
 800a920:	4652      	mov	r2, sl
 800a922:	4620      	mov	r0, r4
 800a924:	4639      	mov	r1, r7
 800a926:	f7f5 ff99 	bl	800085c <__aeabi_ddiv>
 800a92a:	ec41 0b10 	vmov	d0, r0, r1
 800a92e:	b005      	add	sp, #20
 800a930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a934 <__copybits>:
 800a934:	3901      	subs	r1, #1
 800a936:	b570      	push	{r4, r5, r6, lr}
 800a938:	1149      	asrs	r1, r1, #5
 800a93a:	6914      	ldr	r4, [r2, #16]
 800a93c:	3101      	adds	r1, #1
 800a93e:	f102 0314 	add.w	r3, r2, #20
 800a942:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a946:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a94a:	1f05      	subs	r5, r0, #4
 800a94c:	42a3      	cmp	r3, r4
 800a94e:	d30c      	bcc.n	800a96a <__copybits+0x36>
 800a950:	1aa3      	subs	r3, r4, r2
 800a952:	3b11      	subs	r3, #17
 800a954:	f023 0303 	bic.w	r3, r3, #3
 800a958:	3211      	adds	r2, #17
 800a95a:	42a2      	cmp	r2, r4
 800a95c:	bf88      	it	hi
 800a95e:	2300      	movhi	r3, #0
 800a960:	4418      	add	r0, r3
 800a962:	2300      	movs	r3, #0
 800a964:	4288      	cmp	r0, r1
 800a966:	d305      	bcc.n	800a974 <__copybits+0x40>
 800a968:	bd70      	pop	{r4, r5, r6, pc}
 800a96a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a96e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a972:	e7eb      	b.n	800a94c <__copybits+0x18>
 800a974:	f840 3b04 	str.w	r3, [r0], #4
 800a978:	e7f4      	b.n	800a964 <__copybits+0x30>

0800a97a <__any_on>:
 800a97a:	f100 0214 	add.w	r2, r0, #20
 800a97e:	6900      	ldr	r0, [r0, #16]
 800a980:	114b      	asrs	r3, r1, #5
 800a982:	4298      	cmp	r0, r3
 800a984:	b510      	push	{r4, lr}
 800a986:	db11      	blt.n	800a9ac <__any_on+0x32>
 800a988:	dd0a      	ble.n	800a9a0 <__any_on+0x26>
 800a98a:	f011 011f 	ands.w	r1, r1, #31
 800a98e:	d007      	beq.n	800a9a0 <__any_on+0x26>
 800a990:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a994:	fa24 f001 	lsr.w	r0, r4, r1
 800a998:	fa00 f101 	lsl.w	r1, r0, r1
 800a99c:	428c      	cmp	r4, r1
 800a99e:	d10b      	bne.n	800a9b8 <__any_on+0x3e>
 800a9a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d803      	bhi.n	800a9b0 <__any_on+0x36>
 800a9a8:	2000      	movs	r0, #0
 800a9aa:	bd10      	pop	{r4, pc}
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	e7f7      	b.n	800a9a0 <__any_on+0x26>
 800a9b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9b4:	2900      	cmp	r1, #0
 800a9b6:	d0f5      	beq.n	800a9a4 <__any_on+0x2a>
 800a9b8:	2001      	movs	r0, #1
 800a9ba:	e7f6      	b.n	800a9aa <__any_on+0x30>

0800a9bc <__ascii_wctomb>:
 800a9bc:	4603      	mov	r3, r0
 800a9be:	4608      	mov	r0, r1
 800a9c0:	b141      	cbz	r1, 800a9d4 <__ascii_wctomb+0x18>
 800a9c2:	2aff      	cmp	r2, #255	@ 0xff
 800a9c4:	d904      	bls.n	800a9d0 <__ascii_wctomb+0x14>
 800a9c6:	228a      	movs	r2, #138	@ 0x8a
 800a9c8:	601a      	str	r2, [r3, #0]
 800a9ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ce:	4770      	bx	lr
 800a9d0:	700a      	strb	r2, [r1, #0]
 800a9d2:	2001      	movs	r0, #1
 800a9d4:	4770      	bx	lr
	...

0800a9d8 <__sflush_r>:
 800a9d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e0:	0716      	lsls	r6, r2, #28
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	d454      	bmi.n	800aa92 <__sflush_r+0xba>
 800a9e8:	684b      	ldr	r3, [r1, #4]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	dc02      	bgt.n	800a9f4 <__sflush_r+0x1c>
 800a9ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dd48      	ble.n	800aa86 <__sflush_r+0xae>
 800a9f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	d045      	beq.n	800aa86 <__sflush_r+0xae>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa00:	682f      	ldr	r7, [r5, #0]
 800aa02:	6a21      	ldr	r1, [r4, #32]
 800aa04:	602b      	str	r3, [r5, #0]
 800aa06:	d030      	beq.n	800aa6a <__sflush_r+0x92>
 800aa08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa0a:	89a3      	ldrh	r3, [r4, #12]
 800aa0c:	0759      	lsls	r1, r3, #29
 800aa0e:	d505      	bpl.n	800aa1c <__sflush_r+0x44>
 800aa10:	6863      	ldr	r3, [r4, #4]
 800aa12:	1ad2      	subs	r2, r2, r3
 800aa14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa16:	b10b      	cbz	r3, 800aa1c <__sflush_r+0x44>
 800aa18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa1a:	1ad2      	subs	r2, r2, r3
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa20:	6a21      	ldr	r1, [r4, #32]
 800aa22:	4628      	mov	r0, r5
 800aa24:	47b0      	blx	r6
 800aa26:	1c43      	adds	r3, r0, #1
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	d106      	bne.n	800aa3a <__sflush_r+0x62>
 800aa2c:	6829      	ldr	r1, [r5, #0]
 800aa2e:	291d      	cmp	r1, #29
 800aa30:	d82b      	bhi.n	800aa8a <__sflush_r+0xb2>
 800aa32:	4a2a      	ldr	r2, [pc, #168]	@ (800aadc <__sflush_r+0x104>)
 800aa34:	410a      	asrs	r2, r1
 800aa36:	07d6      	lsls	r6, r2, #31
 800aa38:	d427      	bmi.n	800aa8a <__sflush_r+0xb2>
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	6062      	str	r2, [r4, #4]
 800aa3e:	04d9      	lsls	r1, r3, #19
 800aa40:	6922      	ldr	r2, [r4, #16]
 800aa42:	6022      	str	r2, [r4, #0]
 800aa44:	d504      	bpl.n	800aa50 <__sflush_r+0x78>
 800aa46:	1c42      	adds	r2, r0, #1
 800aa48:	d101      	bne.n	800aa4e <__sflush_r+0x76>
 800aa4a:	682b      	ldr	r3, [r5, #0]
 800aa4c:	b903      	cbnz	r3, 800aa50 <__sflush_r+0x78>
 800aa4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa52:	602f      	str	r7, [r5, #0]
 800aa54:	b1b9      	cbz	r1, 800aa86 <__sflush_r+0xae>
 800aa56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa5a:	4299      	cmp	r1, r3
 800aa5c:	d002      	beq.n	800aa64 <__sflush_r+0x8c>
 800aa5e:	4628      	mov	r0, r5
 800aa60:	f7fe feae 	bl	80097c0 <_free_r>
 800aa64:	2300      	movs	r3, #0
 800aa66:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa68:	e00d      	b.n	800aa86 <__sflush_r+0xae>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	47b0      	blx	r6
 800aa70:	4602      	mov	r2, r0
 800aa72:	1c50      	adds	r0, r2, #1
 800aa74:	d1c9      	bne.n	800aa0a <__sflush_r+0x32>
 800aa76:	682b      	ldr	r3, [r5, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d0c6      	beq.n	800aa0a <__sflush_r+0x32>
 800aa7c:	2b1d      	cmp	r3, #29
 800aa7e:	d001      	beq.n	800aa84 <__sflush_r+0xac>
 800aa80:	2b16      	cmp	r3, #22
 800aa82:	d11e      	bne.n	800aac2 <__sflush_r+0xea>
 800aa84:	602f      	str	r7, [r5, #0]
 800aa86:	2000      	movs	r0, #0
 800aa88:	e022      	b.n	800aad0 <__sflush_r+0xf8>
 800aa8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa8e:	b21b      	sxth	r3, r3
 800aa90:	e01b      	b.n	800aaca <__sflush_r+0xf2>
 800aa92:	690f      	ldr	r7, [r1, #16]
 800aa94:	2f00      	cmp	r7, #0
 800aa96:	d0f6      	beq.n	800aa86 <__sflush_r+0xae>
 800aa98:	0793      	lsls	r3, r2, #30
 800aa9a:	680e      	ldr	r6, [r1, #0]
 800aa9c:	bf08      	it	eq
 800aa9e:	694b      	ldreq	r3, [r1, #20]
 800aaa0:	600f      	str	r7, [r1, #0]
 800aaa2:	bf18      	it	ne
 800aaa4:	2300      	movne	r3, #0
 800aaa6:	eba6 0807 	sub.w	r8, r6, r7
 800aaaa:	608b      	str	r3, [r1, #8]
 800aaac:	f1b8 0f00 	cmp.w	r8, #0
 800aab0:	dde9      	ble.n	800aa86 <__sflush_r+0xae>
 800aab2:	6a21      	ldr	r1, [r4, #32]
 800aab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aab6:	4643      	mov	r3, r8
 800aab8:	463a      	mov	r2, r7
 800aaba:	4628      	mov	r0, r5
 800aabc:	47b0      	blx	r6
 800aabe:	2800      	cmp	r0, #0
 800aac0:	dc08      	bgt.n	800aad4 <__sflush_r+0xfc>
 800aac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad4:	4407      	add	r7, r0
 800aad6:	eba8 0800 	sub.w	r8, r8, r0
 800aada:	e7e7      	b.n	800aaac <__sflush_r+0xd4>
 800aadc:	dfbffffe 	.word	0xdfbffffe

0800aae0 <_fflush_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	690b      	ldr	r3, [r1, #16]
 800aae4:	4605      	mov	r5, r0
 800aae6:	460c      	mov	r4, r1
 800aae8:	b913      	cbnz	r3, 800aaf0 <_fflush_r+0x10>
 800aaea:	2500      	movs	r5, #0
 800aaec:	4628      	mov	r0, r5
 800aaee:	bd38      	pop	{r3, r4, r5, pc}
 800aaf0:	b118      	cbz	r0, 800aafa <_fflush_r+0x1a>
 800aaf2:	6a03      	ldr	r3, [r0, #32]
 800aaf4:	b90b      	cbnz	r3, 800aafa <_fflush_r+0x1a>
 800aaf6:	f7fd fef3 	bl	80088e0 <__sinit>
 800aafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d0f3      	beq.n	800aaea <_fflush_r+0xa>
 800ab02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab04:	07d0      	lsls	r0, r2, #31
 800ab06:	d404      	bmi.n	800ab12 <_fflush_r+0x32>
 800ab08:	0599      	lsls	r1, r3, #22
 800ab0a:	d402      	bmi.n	800ab12 <_fflush_r+0x32>
 800ab0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab0e:	f7fd fff0 	bl	8008af2 <__retarget_lock_acquire_recursive>
 800ab12:	4628      	mov	r0, r5
 800ab14:	4621      	mov	r1, r4
 800ab16:	f7ff ff5f 	bl	800a9d8 <__sflush_r>
 800ab1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab1c:	07da      	lsls	r2, r3, #31
 800ab1e:	4605      	mov	r5, r0
 800ab20:	d4e4      	bmi.n	800aaec <_fflush_r+0xc>
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	059b      	lsls	r3, r3, #22
 800ab26:	d4e1      	bmi.n	800aaec <_fflush_r+0xc>
 800ab28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab2a:	f7fd ffe3 	bl	8008af4 <__retarget_lock_release_recursive>
 800ab2e:	e7dd      	b.n	800aaec <_fflush_r+0xc>

0800ab30 <_sbrk_r>:
 800ab30:	b538      	push	{r3, r4, r5, lr}
 800ab32:	4d06      	ldr	r5, [pc, #24]	@ (800ab4c <_sbrk_r+0x1c>)
 800ab34:	2300      	movs	r3, #0
 800ab36:	4604      	mov	r4, r0
 800ab38:	4608      	mov	r0, r1
 800ab3a:	602b      	str	r3, [r5, #0]
 800ab3c:	f7f8 fc2a 	bl	8003394 <_sbrk>
 800ab40:	1c43      	adds	r3, r0, #1
 800ab42:	d102      	bne.n	800ab4a <_sbrk_r+0x1a>
 800ab44:	682b      	ldr	r3, [r5, #0]
 800ab46:	b103      	cbz	r3, 800ab4a <_sbrk_r+0x1a>
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	bd38      	pop	{r3, r4, r5, pc}
 800ab4c:	20000914 	.word	0x20000914

0800ab50 <__assert_func>:
 800ab50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab52:	4614      	mov	r4, r2
 800ab54:	461a      	mov	r2, r3
 800ab56:	4b09      	ldr	r3, [pc, #36]	@ (800ab7c <__assert_func+0x2c>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4605      	mov	r5, r0
 800ab5c:	68d8      	ldr	r0, [r3, #12]
 800ab5e:	b954      	cbnz	r4, 800ab76 <__assert_func+0x26>
 800ab60:	4b07      	ldr	r3, [pc, #28]	@ (800ab80 <__assert_func+0x30>)
 800ab62:	461c      	mov	r4, r3
 800ab64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab68:	9100      	str	r1, [sp, #0]
 800ab6a:	462b      	mov	r3, r5
 800ab6c:	4905      	ldr	r1, [pc, #20]	@ (800ab84 <__assert_func+0x34>)
 800ab6e:	f000 f821 	bl	800abb4 <fiprintf>
 800ab72:	f000 f831 	bl	800abd8 <abort>
 800ab76:	4b04      	ldr	r3, [pc, #16]	@ (800ab88 <__assert_func+0x38>)
 800ab78:	e7f4      	b.n	800ab64 <__assert_func+0x14>
 800ab7a:	bf00      	nop
 800ab7c:	200001a4 	.word	0x200001a4
 800ab80:	0800b56c 	.word	0x0800b56c
 800ab84:	0800b53e 	.word	0x0800b53e
 800ab88:	0800b531 	.word	0x0800b531

0800ab8c <_calloc_r>:
 800ab8c:	b570      	push	{r4, r5, r6, lr}
 800ab8e:	fba1 5402 	umull	r5, r4, r1, r2
 800ab92:	b93c      	cbnz	r4, 800aba4 <_calloc_r+0x18>
 800ab94:	4629      	mov	r1, r5
 800ab96:	f7ff f9c1 	bl	8009f1c <_malloc_r>
 800ab9a:	4606      	mov	r6, r0
 800ab9c:	b928      	cbnz	r0, 800abaa <_calloc_r+0x1e>
 800ab9e:	2600      	movs	r6, #0
 800aba0:	4630      	mov	r0, r6
 800aba2:	bd70      	pop	{r4, r5, r6, pc}
 800aba4:	220c      	movs	r2, #12
 800aba6:	6002      	str	r2, [r0, #0]
 800aba8:	e7f9      	b.n	800ab9e <_calloc_r+0x12>
 800abaa:	462a      	mov	r2, r5
 800abac:	4621      	mov	r1, r4
 800abae:	f7fd ff10 	bl	80089d2 <memset>
 800abb2:	e7f5      	b.n	800aba0 <_calloc_r+0x14>

0800abb4 <fiprintf>:
 800abb4:	b40e      	push	{r1, r2, r3}
 800abb6:	b503      	push	{r0, r1, lr}
 800abb8:	4601      	mov	r1, r0
 800abba:	ab03      	add	r3, sp, #12
 800abbc:	4805      	ldr	r0, [pc, #20]	@ (800abd4 <fiprintf+0x20>)
 800abbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800abc2:	6800      	ldr	r0, [r0, #0]
 800abc4:	9301      	str	r3, [sp, #4]
 800abc6:	f000 f837 	bl	800ac38 <_vfiprintf_r>
 800abca:	b002      	add	sp, #8
 800abcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800abd0:	b003      	add	sp, #12
 800abd2:	4770      	bx	lr
 800abd4:	200001a4 	.word	0x200001a4

0800abd8 <abort>:
 800abd8:	b508      	push	{r3, lr}
 800abda:	2006      	movs	r0, #6
 800abdc:	f000 fa00 	bl	800afe0 <raise>
 800abe0:	2001      	movs	r0, #1
 800abe2:	f7f8 fb5f 	bl	80032a4 <_exit>

0800abe6 <__sfputc_r>:
 800abe6:	6893      	ldr	r3, [r2, #8]
 800abe8:	3b01      	subs	r3, #1
 800abea:	2b00      	cmp	r3, #0
 800abec:	b410      	push	{r4}
 800abee:	6093      	str	r3, [r2, #8]
 800abf0:	da08      	bge.n	800ac04 <__sfputc_r+0x1e>
 800abf2:	6994      	ldr	r4, [r2, #24]
 800abf4:	42a3      	cmp	r3, r4
 800abf6:	db01      	blt.n	800abfc <__sfputc_r+0x16>
 800abf8:	290a      	cmp	r1, #10
 800abfa:	d103      	bne.n	800ac04 <__sfputc_r+0x1e>
 800abfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac00:	f000 b932 	b.w	800ae68 <__swbuf_r>
 800ac04:	6813      	ldr	r3, [r2, #0]
 800ac06:	1c58      	adds	r0, r3, #1
 800ac08:	6010      	str	r0, [r2, #0]
 800ac0a:	7019      	strb	r1, [r3, #0]
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <__sfputs_r>:
 800ac14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac16:	4606      	mov	r6, r0
 800ac18:	460f      	mov	r7, r1
 800ac1a:	4614      	mov	r4, r2
 800ac1c:	18d5      	adds	r5, r2, r3
 800ac1e:	42ac      	cmp	r4, r5
 800ac20:	d101      	bne.n	800ac26 <__sfputs_r+0x12>
 800ac22:	2000      	movs	r0, #0
 800ac24:	e007      	b.n	800ac36 <__sfputs_r+0x22>
 800ac26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac2a:	463a      	mov	r2, r7
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7ff ffda 	bl	800abe6 <__sfputc_r>
 800ac32:	1c43      	adds	r3, r0, #1
 800ac34:	d1f3      	bne.n	800ac1e <__sfputs_r+0xa>
 800ac36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac38 <_vfiprintf_r>:
 800ac38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3c:	460d      	mov	r5, r1
 800ac3e:	b09d      	sub	sp, #116	@ 0x74
 800ac40:	4614      	mov	r4, r2
 800ac42:	4698      	mov	r8, r3
 800ac44:	4606      	mov	r6, r0
 800ac46:	b118      	cbz	r0, 800ac50 <_vfiprintf_r+0x18>
 800ac48:	6a03      	ldr	r3, [r0, #32]
 800ac4a:	b90b      	cbnz	r3, 800ac50 <_vfiprintf_r+0x18>
 800ac4c:	f7fd fe48 	bl	80088e0 <__sinit>
 800ac50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac52:	07d9      	lsls	r1, r3, #31
 800ac54:	d405      	bmi.n	800ac62 <_vfiprintf_r+0x2a>
 800ac56:	89ab      	ldrh	r3, [r5, #12]
 800ac58:	059a      	lsls	r2, r3, #22
 800ac5a:	d402      	bmi.n	800ac62 <_vfiprintf_r+0x2a>
 800ac5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac5e:	f7fd ff48 	bl	8008af2 <__retarget_lock_acquire_recursive>
 800ac62:	89ab      	ldrh	r3, [r5, #12]
 800ac64:	071b      	lsls	r3, r3, #28
 800ac66:	d501      	bpl.n	800ac6c <_vfiprintf_r+0x34>
 800ac68:	692b      	ldr	r3, [r5, #16]
 800ac6a:	b99b      	cbnz	r3, 800ac94 <_vfiprintf_r+0x5c>
 800ac6c:	4629      	mov	r1, r5
 800ac6e:	4630      	mov	r0, r6
 800ac70:	f000 f938 	bl	800aee4 <__swsetup_r>
 800ac74:	b170      	cbz	r0, 800ac94 <_vfiprintf_r+0x5c>
 800ac76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac78:	07dc      	lsls	r4, r3, #31
 800ac7a:	d504      	bpl.n	800ac86 <_vfiprintf_r+0x4e>
 800ac7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac80:	b01d      	add	sp, #116	@ 0x74
 800ac82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac86:	89ab      	ldrh	r3, [r5, #12]
 800ac88:	0598      	lsls	r0, r3, #22
 800ac8a:	d4f7      	bmi.n	800ac7c <_vfiprintf_r+0x44>
 800ac8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac8e:	f7fd ff31 	bl	8008af4 <__retarget_lock_release_recursive>
 800ac92:	e7f3      	b.n	800ac7c <_vfiprintf_r+0x44>
 800ac94:	2300      	movs	r3, #0
 800ac96:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac98:	2320      	movs	r3, #32
 800ac9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800aca2:	2330      	movs	r3, #48	@ 0x30
 800aca4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae54 <_vfiprintf_r+0x21c>
 800aca8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800acac:	f04f 0901 	mov.w	r9, #1
 800acb0:	4623      	mov	r3, r4
 800acb2:	469a      	mov	sl, r3
 800acb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acb8:	b10a      	cbz	r2, 800acbe <_vfiprintf_r+0x86>
 800acba:	2a25      	cmp	r2, #37	@ 0x25
 800acbc:	d1f9      	bne.n	800acb2 <_vfiprintf_r+0x7a>
 800acbe:	ebba 0b04 	subs.w	fp, sl, r4
 800acc2:	d00b      	beq.n	800acdc <_vfiprintf_r+0xa4>
 800acc4:	465b      	mov	r3, fp
 800acc6:	4622      	mov	r2, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	4630      	mov	r0, r6
 800accc:	f7ff ffa2 	bl	800ac14 <__sfputs_r>
 800acd0:	3001      	adds	r0, #1
 800acd2:	f000 80a7 	beq.w	800ae24 <_vfiprintf_r+0x1ec>
 800acd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acd8:	445a      	add	r2, fp
 800acda:	9209      	str	r2, [sp, #36]	@ 0x24
 800acdc:	f89a 3000 	ldrb.w	r3, [sl]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 809f 	beq.w	800ae24 <_vfiprintf_r+0x1ec>
 800ace6:	2300      	movs	r3, #0
 800ace8:	f04f 32ff 	mov.w	r2, #4294967295
 800acec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acf0:	f10a 0a01 	add.w	sl, sl, #1
 800acf4:	9304      	str	r3, [sp, #16]
 800acf6:	9307      	str	r3, [sp, #28]
 800acf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800acfe:	4654      	mov	r4, sl
 800ad00:	2205      	movs	r2, #5
 800ad02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad06:	4853      	ldr	r0, [pc, #332]	@ (800ae54 <_vfiprintf_r+0x21c>)
 800ad08:	f7f5 fa6a 	bl	80001e0 <memchr>
 800ad0c:	9a04      	ldr	r2, [sp, #16]
 800ad0e:	b9d8      	cbnz	r0, 800ad48 <_vfiprintf_r+0x110>
 800ad10:	06d1      	lsls	r1, r2, #27
 800ad12:	bf44      	itt	mi
 800ad14:	2320      	movmi	r3, #32
 800ad16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad1a:	0713      	lsls	r3, r2, #28
 800ad1c:	bf44      	itt	mi
 800ad1e:	232b      	movmi	r3, #43	@ 0x2b
 800ad20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad24:	f89a 3000 	ldrb.w	r3, [sl]
 800ad28:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad2a:	d015      	beq.n	800ad58 <_vfiprintf_r+0x120>
 800ad2c:	9a07      	ldr	r2, [sp, #28]
 800ad2e:	4654      	mov	r4, sl
 800ad30:	2000      	movs	r0, #0
 800ad32:	f04f 0c0a 	mov.w	ip, #10
 800ad36:	4621      	mov	r1, r4
 800ad38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad3c:	3b30      	subs	r3, #48	@ 0x30
 800ad3e:	2b09      	cmp	r3, #9
 800ad40:	d94b      	bls.n	800adda <_vfiprintf_r+0x1a2>
 800ad42:	b1b0      	cbz	r0, 800ad72 <_vfiprintf_r+0x13a>
 800ad44:	9207      	str	r2, [sp, #28]
 800ad46:	e014      	b.n	800ad72 <_vfiprintf_r+0x13a>
 800ad48:	eba0 0308 	sub.w	r3, r0, r8
 800ad4c:	fa09 f303 	lsl.w	r3, r9, r3
 800ad50:	4313      	orrs	r3, r2
 800ad52:	9304      	str	r3, [sp, #16]
 800ad54:	46a2      	mov	sl, r4
 800ad56:	e7d2      	b.n	800acfe <_vfiprintf_r+0xc6>
 800ad58:	9b03      	ldr	r3, [sp, #12]
 800ad5a:	1d19      	adds	r1, r3, #4
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	9103      	str	r1, [sp, #12]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	bfbb      	ittet	lt
 800ad64:	425b      	neglt	r3, r3
 800ad66:	f042 0202 	orrlt.w	r2, r2, #2
 800ad6a:	9307      	strge	r3, [sp, #28]
 800ad6c:	9307      	strlt	r3, [sp, #28]
 800ad6e:	bfb8      	it	lt
 800ad70:	9204      	strlt	r2, [sp, #16]
 800ad72:	7823      	ldrb	r3, [r4, #0]
 800ad74:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad76:	d10a      	bne.n	800ad8e <_vfiprintf_r+0x156>
 800ad78:	7863      	ldrb	r3, [r4, #1]
 800ad7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad7c:	d132      	bne.n	800ade4 <_vfiprintf_r+0x1ac>
 800ad7e:	9b03      	ldr	r3, [sp, #12]
 800ad80:	1d1a      	adds	r2, r3, #4
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	9203      	str	r2, [sp, #12]
 800ad86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad8a:	3402      	adds	r4, #2
 800ad8c:	9305      	str	r3, [sp, #20]
 800ad8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae64 <_vfiprintf_r+0x22c>
 800ad92:	7821      	ldrb	r1, [r4, #0]
 800ad94:	2203      	movs	r2, #3
 800ad96:	4650      	mov	r0, sl
 800ad98:	f7f5 fa22 	bl	80001e0 <memchr>
 800ad9c:	b138      	cbz	r0, 800adae <_vfiprintf_r+0x176>
 800ad9e:	9b04      	ldr	r3, [sp, #16]
 800ada0:	eba0 000a 	sub.w	r0, r0, sl
 800ada4:	2240      	movs	r2, #64	@ 0x40
 800ada6:	4082      	lsls	r2, r0
 800ada8:	4313      	orrs	r3, r2
 800adaa:	3401      	adds	r4, #1
 800adac:	9304      	str	r3, [sp, #16]
 800adae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adb2:	4829      	ldr	r0, [pc, #164]	@ (800ae58 <_vfiprintf_r+0x220>)
 800adb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800adb8:	2206      	movs	r2, #6
 800adba:	f7f5 fa11 	bl	80001e0 <memchr>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d03f      	beq.n	800ae42 <_vfiprintf_r+0x20a>
 800adc2:	4b26      	ldr	r3, [pc, #152]	@ (800ae5c <_vfiprintf_r+0x224>)
 800adc4:	bb1b      	cbnz	r3, 800ae0e <_vfiprintf_r+0x1d6>
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	3307      	adds	r3, #7
 800adca:	f023 0307 	bic.w	r3, r3, #7
 800adce:	3308      	adds	r3, #8
 800add0:	9303      	str	r3, [sp, #12]
 800add2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800add4:	443b      	add	r3, r7
 800add6:	9309      	str	r3, [sp, #36]	@ 0x24
 800add8:	e76a      	b.n	800acb0 <_vfiprintf_r+0x78>
 800adda:	fb0c 3202 	mla	r2, ip, r2, r3
 800adde:	460c      	mov	r4, r1
 800ade0:	2001      	movs	r0, #1
 800ade2:	e7a8      	b.n	800ad36 <_vfiprintf_r+0xfe>
 800ade4:	2300      	movs	r3, #0
 800ade6:	3401      	adds	r4, #1
 800ade8:	9305      	str	r3, [sp, #20]
 800adea:	4619      	mov	r1, r3
 800adec:	f04f 0c0a 	mov.w	ip, #10
 800adf0:	4620      	mov	r0, r4
 800adf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adf6:	3a30      	subs	r2, #48	@ 0x30
 800adf8:	2a09      	cmp	r2, #9
 800adfa:	d903      	bls.n	800ae04 <_vfiprintf_r+0x1cc>
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d0c6      	beq.n	800ad8e <_vfiprintf_r+0x156>
 800ae00:	9105      	str	r1, [sp, #20]
 800ae02:	e7c4      	b.n	800ad8e <_vfiprintf_r+0x156>
 800ae04:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae08:	4604      	mov	r4, r0
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e7f0      	b.n	800adf0 <_vfiprintf_r+0x1b8>
 800ae0e:	ab03      	add	r3, sp, #12
 800ae10:	9300      	str	r3, [sp, #0]
 800ae12:	462a      	mov	r2, r5
 800ae14:	4b12      	ldr	r3, [pc, #72]	@ (800ae60 <_vfiprintf_r+0x228>)
 800ae16:	a904      	add	r1, sp, #16
 800ae18:	4630      	mov	r0, r6
 800ae1a:	f7fd f91d 	bl	8008058 <_printf_float>
 800ae1e:	4607      	mov	r7, r0
 800ae20:	1c78      	adds	r0, r7, #1
 800ae22:	d1d6      	bne.n	800add2 <_vfiprintf_r+0x19a>
 800ae24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae26:	07d9      	lsls	r1, r3, #31
 800ae28:	d405      	bmi.n	800ae36 <_vfiprintf_r+0x1fe>
 800ae2a:	89ab      	ldrh	r3, [r5, #12]
 800ae2c:	059a      	lsls	r2, r3, #22
 800ae2e:	d402      	bmi.n	800ae36 <_vfiprintf_r+0x1fe>
 800ae30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae32:	f7fd fe5f 	bl	8008af4 <__retarget_lock_release_recursive>
 800ae36:	89ab      	ldrh	r3, [r5, #12]
 800ae38:	065b      	lsls	r3, r3, #25
 800ae3a:	f53f af1f 	bmi.w	800ac7c <_vfiprintf_r+0x44>
 800ae3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae40:	e71e      	b.n	800ac80 <_vfiprintf_r+0x48>
 800ae42:	ab03      	add	r3, sp, #12
 800ae44:	9300      	str	r3, [sp, #0]
 800ae46:	462a      	mov	r2, r5
 800ae48:	4b05      	ldr	r3, [pc, #20]	@ (800ae60 <_vfiprintf_r+0x228>)
 800ae4a:	a904      	add	r1, sp, #16
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f7fd fb9b 	bl	8008588 <_printf_i>
 800ae52:	e7e4      	b.n	800ae1e <_vfiprintf_r+0x1e6>
 800ae54:	0800b56d 	.word	0x0800b56d
 800ae58:	0800b577 	.word	0x0800b577
 800ae5c:	08008059 	.word	0x08008059
 800ae60:	0800ac15 	.word	0x0800ac15
 800ae64:	0800b573 	.word	0x0800b573

0800ae68 <__swbuf_r>:
 800ae68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae6a:	460e      	mov	r6, r1
 800ae6c:	4614      	mov	r4, r2
 800ae6e:	4605      	mov	r5, r0
 800ae70:	b118      	cbz	r0, 800ae7a <__swbuf_r+0x12>
 800ae72:	6a03      	ldr	r3, [r0, #32]
 800ae74:	b90b      	cbnz	r3, 800ae7a <__swbuf_r+0x12>
 800ae76:	f7fd fd33 	bl	80088e0 <__sinit>
 800ae7a:	69a3      	ldr	r3, [r4, #24]
 800ae7c:	60a3      	str	r3, [r4, #8]
 800ae7e:	89a3      	ldrh	r3, [r4, #12]
 800ae80:	071a      	lsls	r2, r3, #28
 800ae82:	d501      	bpl.n	800ae88 <__swbuf_r+0x20>
 800ae84:	6923      	ldr	r3, [r4, #16]
 800ae86:	b943      	cbnz	r3, 800ae9a <__swbuf_r+0x32>
 800ae88:	4621      	mov	r1, r4
 800ae8a:	4628      	mov	r0, r5
 800ae8c:	f000 f82a 	bl	800aee4 <__swsetup_r>
 800ae90:	b118      	cbz	r0, 800ae9a <__swbuf_r+0x32>
 800ae92:	f04f 37ff 	mov.w	r7, #4294967295
 800ae96:	4638      	mov	r0, r7
 800ae98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae9a:	6823      	ldr	r3, [r4, #0]
 800ae9c:	6922      	ldr	r2, [r4, #16]
 800ae9e:	1a98      	subs	r0, r3, r2
 800aea0:	6963      	ldr	r3, [r4, #20]
 800aea2:	b2f6      	uxtb	r6, r6
 800aea4:	4283      	cmp	r3, r0
 800aea6:	4637      	mov	r7, r6
 800aea8:	dc05      	bgt.n	800aeb6 <__swbuf_r+0x4e>
 800aeaa:	4621      	mov	r1, r4
 800aeac:	4628      	mov	r0, r5
 800aeae:	f7ff fe17 	bl	800aae0 <_fflush_r>
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d1ed      	bne.n	800ae92 <__swbuf_r+0x2a>
 800aeb6:	68a3      	ldr	r3, [r4, #8]
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	60a3      	str	r3, [r4, #8]
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	1c5a      	adds	r2, r3, #1
 800aec0:	6022      	str	r2, [r4, #0]
 800aec2:	701e      	strb	r6, [r3, #0]
 800aec4:	6962      	ldr	r2, [r4, #20]
 800aec6:	1c43      	adds	r3, r0, #1
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d004      	beq.n	800aed6 <__swbuf_r+0x6e>
 800aecc:	89a3      	ldrh	r3, [r4, #12]
 800aece:	07db      	lsls	r3, r3, #31
 800aed0:	d5e1      	bpl.n	800ae96 <__swbuf_r+0x2e>
 800aed2:	2e0a      	cmp	r6, #10
 800aed4:	d1df      	bne.n	800ae96 <__swbuf_r+0x2e>
 800aed6:	4621      	mov	r1, r4
 800aed8:	4628      	mov	r0, r5
 800aeda:	f7ff fe01 	bl	800aae0 <_fflush_r>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0d9      	beq.n	800ae96 <__swbuf_r+0x2e>
 800aee2:	e7d6      	b.n	800ae92 <__swbuf_r+0x2a>

0800aee4 <__swsetup_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	4b29      	ldr	r3, [pc, #164]	@ (800af8c <__swsetup_r+0xa8>)
 800aee8:	4605      	mov	r5, r0
 800aeea:	6818      	ldr	r0, [r3, #0]
 800aeec:	460c      	mov	r4, r1
 800aeee:	b118      	cbz	r0, 800aef8 <__swsetup_r+0x14>
 800aef0:	6a03      	ldr	r3, [r0, #32]
 800aef2:	b90b      	cbnz	r3, 800aef8 <__swsetup_r+0x14>
 800aef4:	f7fd fcf4 	bl	80088e0 <__sinit>
 800aef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aefc:	0719      	lsls	r1, r3, #28
 800aefe:	d422      	bmi.n	800af46 <__swsetup_r+0x62>
 800af00:	06da      	lsls	r2, r3, #27
 800af02:	d407      	bmi.n	800af14 <__swsetup_r+0x30>
 800af04:	2209      	movs	r2, #9
 800af06:	602a      	str	r2, [r5, #0]
 800af08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af0c:	81a3      	strh	r3, [r4, #12]
 800af0e:	f04f 30ff 	mov.w	r0, #4294967295
 800af12:	e033      	b.n	800af7c <__swsetup_r+0x98>
 800af14:	0758      	lsls	r0, r3, #29
 800af16:	d512      	bpl.n	800af3e <__swsetup_r+0x5a>
 800af18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af1a:	b141      	cbz	r1, 800af2e <__swsetup_r+0x4a>
 800af1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af20:	4299      	cmp	r1, r3
 800af22:	d002      	beq.n	800af2a <__swsetup_r+0x46>
 800af24:	4628      	mov	r0, r5
 800af26:	f7fe fc4b 	bl	80097c0 <_free_r>
 800af2a:	2300      	movs	r3, #0
 800af2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af34:	81a3      	strh	r3, [r4, #12]
 800af36:	2300      	movs	r3, #0
 800af38:	6063      	str	r3, [r4, #4]
 800af3a:	6923      	ldr	r3, [r4, #16]
 800af3c:	6023      	str	r3, [r4, #0]
 800af3e:	89a3      	ldrh	r3, [r4, #12]
 800af40:	f043 0308 	orr.w	r3, r3, #8
 800af44:	81a3      	strh	r3, [r4, #12]
 800af46:	6923      	ldr	r3, [r4, #16]
 800af48:	b94b      	cbnz	r3, 800af5e <__swsetup_r+0x7a>
 800af4a:	89a3      	ldrh	r3, [r4, #12]
 800af4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af54:	d003      	beq.n	800af5e <__swsetup_r+0x7a>
 800af56:	4621      	mov	r1, r4
 800af58:	4628      	mov	r0, r5
 800af5a:	f000 f883 	bl	800b064 <__smakebuf_r>
 800af5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af62:	f013 0201 	ands.w	r2, r3, #1
 800af66:	d00a      	beq.n	800af7e <__swsetup_r+0x9a>
 800af68:	2200      	movs	r2, #0
 800af6a:	60a2      	str	r2, [r4, #8]
 800af6c:	6962      	ldr	r2, [r4, #20]
 800af6e:	4252      	negs	r2, r2
 800af70:	61a2      	str	r2, [r4, #24]
 800af72:	6922      	ldr	r2, [r4, #16]
 800af74:	b942      	cbnz	r2, 800af88 <__swsetup_r+0xa4>
 800af76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af7a:	d1c5      	bne.n	800af08 <__swsetup_r+0x24>
 800af7c:	bd38      	pop	{r3, r4, r5, pc}
 800af7e:	0799      	lsls	r1, r3, #30
 800af80:	bf58      	it	pl
 800af82:	6962      	ldrpl	r2, [r4, #20]
 800af84:	60a2      	str	r2, [r4, #8]
 800af86:	e7f4      	b.n	800af72 <__swsetup_r+0x8e>
 800af88:	2000      	movs	r0, #0
 800af8a:	e7f7      	b.n	800af7c <__swsetup_r+0x98>
 800af8c:	200001a4 	.word	0x200001a4

0800af90 <_raise_r>:
 800af90:	291f      	cmp	r1, #31
 800af92:	b538      	push	{r3, r4, r5, lr}
 800af94:	4605      	mov	r5, r0
 800af96:	460c      	mov	r4, r1
 800af98:	d904      	bls.n	800afa4 <_raise_r+0x14>
 800af9a:	2316      	movs	r3, #22
 800af9c:	6003      	str	r3, [r0, #0]
 800af9e:	f04f 30ff 	mov.w	r0, #4294967295
 800afa2:	bd38      	pop	{r3, r4, r5, pc}
 800afa4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800afa6:	b112      	cbz	r2, 800afae <_raise_r+0x1e>
 800afa8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800afac:	b94b      	cbnz	r3, 800afc2 <_raise_r+0x32>
 800afae:	4628      	mov	r0, r5
 800afb0:	f000 f830 	bl	800b014 <_getpid_r>
 800afb4:	4622      	mov	r2, r4
 800afb6:	4601      	mov	r1, r0
 800afb8:	4628      	mov	r0, r5
 800afba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afbe:	f000 b817 	b.w	800aff0 <_kill_r>
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d00a      	beq.n	800afdc <_raise_r+0x4c>
 800afc6:	1c59      	adds	r1, r3, #1
 800afc8:	d103      	bne.n	800afd2 <_raise_r+0x42>
 800afca:	2316      	movs	r3, #22
 800afcc:	6003      	str	r3, [r0, #0]
 800afce:	2001      	movs	r0, #1
 800afd0:	e7e7      	b.n	800afa2 <_raise_r+0x12>
 800afd2:	2100      	movs	r1, #0
 800afd4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800afd8:	4620      	mov	r0, r4
 800afda:	4798      	blx	r3
 800afdc:	2000      	movs	r0, #0
 800afde:	e7e0      	b.n	800afa2 <_raise_r+0x12>

0800afe0 <raise>:
 800afe0:	4b02      	ldr	r3, [pc, #8]	@ (800afec <raise+0xc>)
 800afe2:	4601      	mov	r1, r0
 800afe4:	6818      	ldr	r0, [r3, #0]
 800afe6:	f7ff bfd3 	b.w	800af90 <_raise_r>
 800afea:	bf00      	nop
 800afec:	200001a4 	.word	0x200001a4

0800aff0 <_kill_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	4d07      	ldr	r5, [pc, #28]	@ (800b010 <_kill_r+0x20>)
 800aff4:	2300      	movs	r3, #0
 800aff6:	4604      	mov	r4, r0
 800aff8:	4608      	mov	r0, r1
 800affa:	4611      	mov	r1, r2
 800affc:	602b      	str	r3, [r5, #0]
 800affe:	f7f8 f941 	bl	8003284 <_kill>
 800b002:	1c43      	adds	r3, r0, #1
 800b004:	d102      	bne.n	800b00c <_kill_r+0x1c>
 800b006:	682b      	ldr	r3, [r5, #0]
 800b008:	b103      	cbz	r3, 800b00c <_kill_r+0x1c>
 800b00a:	6023      	str	r3, [r4, #0]
 800b00c:	bd38      	pop	{r3, r4, r5, pc}
 800b00e:	bf00      	nop
 800b010:	20000914 	.word	0x20000914

0800b014 <_getpid_r>:
 800b014:	f7f8 b92e 	b.w	8003274 <_getpid>

0800b018 <__swhatbuf_r>:
 800b018:	b570      	push	{r4, r5, r6, lr}
 800b01a:	460c      	mov	r4, r1
 800b01c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b020:	2900      	cmp	r1, #0
 800b022:	b096      	sub	sp, #88	@ 0x58
 800b024:	4615      	mov	r5, r2
 800b026:	461e      	mov	r6, r3
 800b028:	da0d      	bge.n	800b046 <__swhatbuf_r+0x2e>
 800b02a:	89a3      	ldrh	r3, [r4, #12]
 800b02c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b030:	f04f 0100 	mov.w	r1, #0
 800b034:	bf14      	ite	ne
 800b036:	2340      	movne	r3, #64	@ 0x40
 800b038:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b03c:	2000      	movs	r0, #0
 800b03e:	6031      	str	r1, [r6, #0]
 800b040:	602b      	str	r3, [r5, #0]
 800b042:	b016      	add	sp, #88	@ 0x58
 800b044:	bd70      	pop	{r4, r5, r6, pc}
 800b046:	466a      	mov	r2, sp
 800b048:	f000 f848 	bl	800b0dc <_fstat_r>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	dbec      	blt.n	800b02a <__swhatbuf_r+0x12>
 800b050:	9901      	ldr	r1, [sp, #4]
 800b052:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b056:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b05a:	4259      	negs	r1, r3
 800b05c:	4159      	adcs	r1, r3
 800b05e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b062:	e7eb      	b.n	800b03c <__swhatbuf_r+0x24>

0800b064 <__smakebuf_r>:
 800b064:	898b      	ldrh	r3, [r1, #12]
 800b066:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b068:	079d      	lsls	r5, r3, #30
 800b06a:	4606      	mov	r6, r0
 800b06c:	460c      	mov	r4, r1
 800b06e:	d507      	bpl.n	800b080 <__smakebuf_r+0x1c>
 800b070:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b074:	6023      	str	r3, [r4, #0]
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	2301      	movs	r3, #1
 800b07a:	6163      	str	r3, [r4, #20]
 800b07c:	b003      	add	sp, #12
 800b07e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b080:	ab01      	add	r3, sp, #4
 800b082:	466a      	mov	r2, sp
 800b084:	f7ff ffc8 	bl	800b018 <__swhatbuf_r>
 800b088:	9f00      	ldr	r7, [sp, #0]
 800b08a:	4605      	mov	r5, r0
 800b08c:	4639      	mov	r1, r7
 800b08e:	4630      	mov	r0, r6
 800b090:	f7fe ff44 	bl	8009f1c <_malloc_r>
 800b094:	b948      	cbnz	r0, 800b0aa <__smakebuf_r+0x46>
 800b096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b09a:	059a      	lsls	r2, r3, #22
 800b09c:	d4ee      	bmi.n	800b07c <__smakebuf_r+0x18>
 800b09e:	f023 0303 	bic.w	r3, r3, #3
 800b0a2:	f043 0302 	orr.w	r3, r3, #2
 800b0a6:	81a3      	strh	r3, [r4, #12]
 800b0a8:	e7e2      	b.n	800b070 <__smakebuf_r+0xc>
 800b0aa:	89a3      	ldrh	r3, [r4, #12]
 800b0ac:	6020      	str	r0, [r4, #0]
 800b0ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b2:	81a3      	strh	r3, [r4, #12]
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b0ba:	b15b      	cbz	r3, 800b0d4 <__smakebuf_r+0x70>
 800b0bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0c0:	4630      	mov	r0, r6
 800b0c2:	f000 f81d 	bl	800b100 <_isatty_r>
 800b0c6:	b128      	cbz	r0, 800b0d4 <__smakebuf_r+0x70>
 800b0c8:	89a3      	ldrh	r3, [r4, #12]
 800b0ca:	f023 0303 	bic.w	r3, r3, #3
 800b0ce:	f043 0301 	orr.w	r3, r3, #1
 800b0d2:	81a3      	strh	r3, [r4, #12]
 800b0d4:	89a3      	ldrh	r3, [r4, #12]
 800b0d6:	431d      	orrs	r5, r3
 800b0d8:	81a5      	strh	r5, [r4, #12]
 800b0da:	e7cf      	b.n	800b07c <__smakebuf_r+0x18>

0800b0dc <_fstat_r>:
 800b0dc:	b538      	push	{r3, r4, r5, lr}
 800b0de:	4d07      	ldr	r5, [pc, #28]	@ (800b0fc <_fstat_r+0x20>)
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	4604      	mov	r4, r0
 800b0e4:	4608      	mov	r0, r1
 800b0e6:	4611      	mov	r1, r2
 800b0e8:	602b      	str	r3, [r5, #0]
 800b0ea:	f7f8 f92b 	bl	8003344 <_fstat>
 800b0ee:	1c43      	adds	r3, r0, #1
 800b0f0:	d102      	bne.n	800b0f8 <_fstat_r+0x1c>
 800b0f2:	682b      	ldr	r3, [r5, #0]
 800b0f4:	b103      	cbz	r3, 800b0f8 <_fstat_r+0x1c>
 800b0f6:	6023      	str	r3, [r4, #0]
 800b0f8:	bd38      	pop	{r3, r4, r5, pc}
 800b0fa:	bf00      	nop
 800b0fc:	20000914 	.word	0x20000914

0800b100 <_isatty_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d06      	ldr	r5, [pc, #24]	@ (800b11c <_isatty_r+0x1c>)
 800b104:	2300      	movs	r3, #0
 800b106:	4604      	mov	r4, r0
 800b108:	4608      	mov	r0, r1
 800b10a:	602b      	str	r3, [r5, #0]
 800b10c:	f7f8 f92a 	bl	8003364 <_isatty>
 800b110:	1c43      	adds	r3, r0, #1
 800b112:	d102      	bne.n	800b11a <_isatty_r+0x1a>
 800b114:	682b      	ldr	r3, [r5, #0]
 800b116:	b103      	cbz	r3, 800b11a <_isatty_r+0x1a>
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	bd38      	pop	{r3, r4, r5, pc}
 800b11c:	20000914 	.word	0x20000914

0800b120 <_init>:
 800b120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b122:	bf00      	nop
 800b124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b126:	bc08      	pop	{r3}
 800b128:	469e      	mov	lr, r3
 800b12a:	4770      	bx	lr

0800b12c <_fini>:
 800b12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b12e:	bf00      	nop
 800b130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b132:	bc08      	pop	{r3}
 800b134:	469e      	mov	lr, r3
 800b136:	4770      	bx	lr
