{
  "author" : "Premysl Houdek",
  "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
  "name" : "tms570",
  "peripherals" :
  [
    {
      "name" : "DMA",
      "full name" : "Direct Memory Access Controller",
      "offset" : ["0xFFFFF000"],
      "registers" :
      [
{
          "name" : "GCTRL",
          "info" : "Global Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "16",
               "bit_Field_Name" : "DMA_EN",
               "info" : "DMA enable bit. The configuration registers and channel control packets should be setup",
               "values" : [
                 {"value" : "0", "desc" : "The DMA is disabled."},
                 {"value" : "1", "desc" : "The DMA is enabled."}
                ]
             },
             {
               "bit_number" : "14",
               "bit_Field_Name" : "BUS BUSY",
               "info" : "This bit indicates status of DMA external AHB bus status.",
               "values" : [
                 {"value" : "0", "desc" : "0"},
                 {"value" : "1", "desc" : "DMA's external bus is busy in data transfers."}
                ]
             },
             {
               "bit_number" : "9-8",
               "bit_Field_Name" : "DEBUG MODE",
               "info" : "Debug Mode.",
               "values" : [
                 {"value" : "0", "desc" : "Ignore suspend."},
                 {"value" : "1h", "desc" : "Finish current block transfer."},
                 {"value" : "2h", "desc" : "Finish current frame transfer."},
                 {"value" : "3h", "desc" : "Immediately stop at an DMA arbitration boundary and continue after suspend."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "DMA RES",
               "info" : "DMA software reset",
               "values" : [
                 {"value" : "0", "desc" : "Software reset is disabled."},
                 {"value" : "1", "desc" : "The DMA state machine and all control registers are in software reset. Control packets are"}
                ]
             }
          ]
        },
{
          "name" : "PEND",
          "info" : "Channel Pending Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "04",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "PEND",
               "info" : "Channel pending register. Reading from PEND gives the channel pending information no matter if"
             }
          ]
        },
{
          "name" : "DMASTAT",
          "info" : "DMA Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "STCH",
               "info" : "Status of DMA channels.",
               "values" : [
                 {"value" : "0", "desc" : "The channel is inactive."},
                 {"value" : "1", "desc" : "The channel is active; that is, the channel is currently in the DMA's execution queue."}
                ]
             }
          ]
        },
{
          "name" : "HWCHENAS",
          "info" : "HW Channel Enable Set and Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "14",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HWCHENA",
               "info" : "Hardware channel enable bit. An active hardware DMA request cannot initiate a DMA transfer",
               "values" : [
                 {"value" : "0", "desc" : "The corresponding channel is disabled for hardware triggering."},
                 {"value" : "1", "desc" : "The corresponding channel is enabled for hardware triggering."}
                ]
             }
          ]
        },
{
          "name" : "HWCHENAR",
          "info" : "HW Channel Enable Reset and Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HWCHDIS",
               "info" : "HW channel disable bit.",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel is disabled for HW triggering."},
                 {"value" : "1", "desc" : "Read: The corresponding channel is enabled for HW triggering."}
                ]
             }
          ]
        },
{
          "name" : "SWCHENAS",
          "info" : "SW Channel Enable Set and Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "24",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "SWCHENA",
               "info" : "SW channel enable bit. Writing a one to a bit triggers a SW request on the corresponding",
               "values" : [
                 {"value" : "0", "desc" : "The corresponding channel is not triggered by SW request."},
                 {"value" : "1", "desc" : "The corresponding channel is triggered by SW request."}
                ]
             }
          ]
        },
{
          "name" : "SWCHENAR",
          "info" : "SW Channel Enable Reset and Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "2C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "SWCHDIS",
               "info" : "SW channel disable bit.",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel was not triggered by SW."},
                 {"value" : "1", "desc" : "Read: The corresponding channel was triggered by SW."}
                ]
             }
          ]
        },
{
          "name" : "CHPRIOS",
          "info" : "Channel Priority Set Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "34",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "CPS",
               "info" : "Channel priority set bit. Writing a one to a bit assigns the corresponding channel to the high",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel is assigned to the low priority queue."},
                 {"value" : "1", "desc" : "Read and write: The corresponding channel is assigned to high priority queue."}
                ]
             }
          ]
        },
{
          "name" : "CHPRIOR",
          "info" : "Channel Priority Reset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "3C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "CPR",
               "info" : "Channel priority reset bit. Writing a one to a bit assigns the according channel to the low priority",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel is assigned to the low priority queue."},
                 {"value" : "1", "desc" : "Read: The corresponding channel is assigned to the high priority queue."}
                ]
             }
          ]
        },
{
          "name" : "GCHIENAS",
          "info" : "Global Channel Interrupt Enable Set Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "44",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "GCHIE",
               "info" : "Global channel interrupt enable bit.",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel is disabled for interrupt."},
                 {"value" : "1", "desc" : "Read and write: The corresponding channel is enabled for interrupt."}
                ]
             }
          ]
        },
{
          "name" : "GCHIENAR",
          "info" : "Global Channel Interrupt Enable Reset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "4C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "GCHID",
               "info" : "Global channel interrupt disable bit.",
               "values" : [
                 {"value" : "0", "desc" : "Read: The corresponding channel is disabled for interrupt."},
                 {"value" : "1", "desc" : "Read: The corresponding channel is enabled for interrupt."}
                ]
             }
          ]
        },
{
          "name" : "DREQASI",
          "info" : "DMA Request Assignment Register 0",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "54",
          "array" : "4",
          "fields" : [
             {
               "bit_number" : "29-24",
               "bit_Field_Name" : "CH0ASI",
               "info" : "Channel 0 assignment. This bit field chooses the DMA request assignment for channel 0."
             },
             {
               "bit_number" : "21-16",
               "bit_Field_Name" : "CH1ASI",
               "info" : "Channel 1 assignment. This bit field chooses the DMA request assignment for channel 1."
             },
             {
               "bit_number" : "13-8",
               "bit_Field_Name" : "CH2ASI",
               "info" : "Channel 2 assignment. This bit field chooses the DMA request assignment for channel 2."
             },
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "CH3ASI",
               "info" : "Channel 3 assignment. This bit field chooses the DMA request assignment for channel 3."
             }
          ]
        },
{
          "name" : "PAR0",
          "info" : "Port Assignment Register 0",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "94",
          "fields" : [
             {
               "bit_number" : "30-28",
               "bit_Field_Name" : "CH0PA",
               "info" : "These bit fields determine to which port channel 0 is assigned."
             },
             {
               "bit_number" : "26-24",
               "bit_Field_Name" : "CH1PA",
               "info" : "These bit fields determine to which port channel 1 is assigned."
             },
             {
               "bit_number" : "22-20",
               "bit_Field_Name" : "CH2PA",
               "info" : "These bit fields determine to which port channel 2 is assigned."
             },
             {
               "bit_number" : "18-16",
               "bit_Field_Name" : "CH3PA",
               "info" : "These bit fields determine to which port channel 3 is assigned."
             },
             {
               "bit_number" : "14-12",
               "bit_Field_Name" : "CH4PA",
               "info" : "These bit fields determine to which port channel 4 is assigned."
             },
             {
               "bit_number" : "10-8",
               "bit_Field_Name" : "CH5PA",
               "info" : "These bit fields determine to which port channel 5 is assigned."
             },
             {
               "bit_number" : "6-4",
               "bit_Field_Name" : "CH6PA",
               "info" : "These bit fields determine to which port channel 6 is assigned."
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "CH7PA",
               "info" : "These bit fields determine to which port channel 7 is assigned."
             }
          ]
        },
{
          "name" : "PAR1",
          "info" : "Port Assignment Register 1",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "98",
          "fields" : [
             {
               "bit_number" : "30-28",
               "bit_Field_Name" : "CH8PA",
               "info" : "These bit fields determine to which port channel 8 is assigned."
             },
             {
               "bit_number" : "26-24",
               "bit_Field_Name" : "CH9PA",
               "info" : "These bit fields determine to which port channel 9 is assigned."
             },
             {
               "bit_number" : "22-20",
               "bit_Field_Name" : "CH10PA",
               "info" : "These bit fields determine to which port channel 10 is assigned."
             },
             {
               "bit_number" : "18-16",
               "bit_Field_Name" : "CH11PA",
               "info" : "These bit fields determine to which port channel 11 is assigned."
             },
             {
               "bit_number" : "14-12",
               "bit_Field_Name" : "CH12PA",
               "info" : "These bit fields determine to which port channel 12 is assigned."
             },
             {
               "bit_number" : "10-8",
               "bit_Field_Name" : "CH13PA",
               "info" : "These bit fields determine to which port channel 13 is assigned."
             },
             {
               "bit_number" : "6-4",
               "bit_Field_Name" : "CH14PA",
               "info" : "These bit fields determine to which port channel 14 is assigned."
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "CH15PA",
               "info" : "These bit fields determine to which port channel 15 is assigned."
             }
          ]
        },
{
          "name" : "FTCMAP",
          "info" : "FTC Interrupt Mapping Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "B4",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "FTCAB",
               "info" : "Frame transfer complete (FTC) interrupt to Group A or Group B."
             }
          ]
        },
{
          "name" : "LFSMAP",
          "info" : "LFS Interrupt Mapping Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "BC",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "LFSAB",
               "info" : "Last frame started (LFS) interrupt to Group A or Group B."
             }
          ]
        },
{
          "name" : "HBCMAP",
          "info" : "HBC Interrupt Mapping Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "C4",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HBCAB",
               "info" : "Half block complete (HBC) interrupt to Group A or Group B."
             }
          ]
        },
{
          "name" : "BTCMAP",
          "info" : "BTC Interrupt Mapping Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "CC",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BTCAB",
               "info" : "Block transfer complete (BTC) interrupt to Group A or Group B"
             }
          ]
        },
{
          "name" : "BERMAP",
          "info" : "BER Interrupt Mapping Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "D4",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BERAB",
               "info" : "Bus error (BER) interrupt to Group A or Group B."
             }
          ]
        },
{
          "name" : "FTCINTENAS",
          "info" : "FTC Interrupt Enable Set",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "DC",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "FTCINTENA",
               "info" : "Frame transfer complete (FTC) interrupt enable."
             }
          ]
        },
{
          "name" : "FTCINTENAR",
          "info" : "FTC Interrupt Enable Reset",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "E4",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "FTCINTDIS",
               "info" : "Frame transfer complete (FTC) interrupt disable."
             }
          ]
        },
{
          "name" : "LFSINTENAS",
          "info" : "LFS Interrupt Enable Set",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "EC",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "LFSINTENA",
               "info" : "Last frame started (LFS) interrupt enable."
             }
          ]
        },
{
          "name" : "LFSINTENAR",
          "info" : "LFS Interrupt Enable Reset",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "F4",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "LFSINTDIS",
               "info" : "Last frame started (LFS) interrupt disable."
             }
          ]
        },
{
          "name" : "HBCINTENAS",
          "info" : "HBC Interrupt Enable Set",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "FC",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HBCINTENA",
               "info" : "Half block complete (HBC) interrupt enable."
             }
          ]
        },
{
          "name" : "HBCINTENAR",
          "info" : "HBC Interrupt Enable Reset",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "104",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HBCINTDIS",
               "info" : "Half block complete (HBC) interrupt disable."
             }
          ]
        },
{
          "name" : "BTCINTENAS",
          "info" : "BTC Interrupt Enable Set",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "10C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BTCINTENA",
               "info" : "Block transfer complete (BTC) interrupt enable."
             }
          ]
        },
{
          "name" : "BTCINTENAR",
          "info" : "BTC Interrupt Enable Reset",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "114",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BTCINTDIS",
               "info" : "Block transfer complete (BTC) interurpt disable."
             }
          ]
        },
{
          "name" : "GINTFLAG",
          "info" : "Global Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "11C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "GINT",
               "info" : "Global interrupt flags. A global interrupt flag bit is an OR function of FTC, LFS, HBC, BTC and"
             }
          ]
        },
{
          "name" : "FTCFLAG",
          "info" : "FTC Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "124",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "FTCI",
               "info" : "Frame transfer complete (FTC) flags."
             }
          ]
        },
{
          "name" : "LFSFLAG",
          "info" : "LFS Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "12C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "LFSI",
               "info" : "Last frame started (LFS) flags."
             }
          ]
        },
{
          "name" : "HBCFLAG",
          "info" : "HBC Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "134",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "HBCI",
               "info" : "Half block transfer (HBC) complete flags."
             }
          ]
        },
{
          "name" : "BTCFLAG",
          "info" : "BTC Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "13C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BTCI",
               "info" : "Block transfer complete (BTC) flags."
             }
          ]
        },
{
          "name" : "BERFLAG",
          "info" : "BER Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "144",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "BERI",
               "info" : "Bus error (BER) flags."
             }
          ]
        },
{
          "name" : "FTCAOFFSET",
          "info" : "FTCA Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "14C",
          "fields" : [
             {
               "bit_number" : "7-6",
               "bit_Field_Name" : "sbz",
               "info" : "These bits should always be programmed as zero."
             },
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "FTCA",
               "info" : "Channel causing FTC interrupt Group A. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "LFSAOFFSET",
          "info" : "LFSA Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "150",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "LFSA",
               "info" : "Channel causing LFS interrupt Group A. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "HBCAOFFSET",
          "info" : "HBCA Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "154",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "HBCA",
               "info" : "Channel causing HBC interrupt Group A. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "BTCAOFFSET",
          "info" : "BTCA Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "158",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "BTCA",
               "info" : "Channel causing BTC interrupt Group A. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "BERAOFFSET",
          "info" : "BERA Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "15C",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "BERA",
               "info" : "Channel causing BER interrupt Group A. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "FTCBOFFSET",
          "info" : "FTCB Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "160",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "FTCB",
               "info" : "Channel causing FTC interrupt Group B. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "LFSBOFFSET",
          "info" : "LFSB Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "164",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "LFSB",
               "info" : "Channel causing LFS interrupt Group B. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "HBCBOFFSET",
          "info" : "HBCB Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "168",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "HBCB",
               "info" : "Channel causing HBC interrupt Group B. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "BTCBOFFSET",
          "info" : "BTCB Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "16C",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "BTCB",
               "info" : "interrupt for Group B if the corresponding interrupt enable is set."
             }
          ]
        },
{
          "name" : "BERBOFFSET",
          "info" : "BERB Interrupt Channel Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "170",
          "fields" : [
             {
               "bit_number" : "5-0",
               "bit_Field_Name" : "BERB",
               "info" : "Channel causing BER interrupt Group B. These bits contain the channel number of the pending"
             }
          ]
        },
{
          "name" : "PTCRL",
          "info" : "Port Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "178",
          "fields" : [
             {
               "bit_number" : "24",
               "bit_Field_Name" : "PENDB",
               "info" : "Transfers pending for Port B. This flag determines if transfers are ongoing on port B. The flag"
             },
             {
               "bit_number" : "18",
               "bit_Field_Name" : "BYB",
               "info" : "Bypass FIFO B."
             },
             {
               "bit_number" : "17",
               "bit_Field_Name" : "PSFRHQPB",
               "info" : "Priority scheme fix or rotate for high priority queue of Port B."
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "PSFRLQPB",
               "info" : "Priority scheme fix or rotate for low priority queue of Port B."
             }
          ]
        },
{
          "name" : "RTCTRL",
          "info" : "RAM Test Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "17C",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "RTC",
               "info" : "RAM Test Control. Writing a one to this bit opens the write access to the reserved locations of"
             }
          ]
        },
{
          "name" : "DCTRL",
          "info" : "Debug Control",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "180",
          "fields" : [
             {
               "bit_number" : "28-24",
               "bit_Field_Name" : "CHNUM",
               "info" : "Channel Number. This bit field indicates the channel number that causes the watchpoint to"
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "DMADBGS",
               "info" : "DMA debug status. When a watchpoint is set up to watch for a unique bus address or a range"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "DBGEN",
               "info" : "Debug Enable."
             }
          ]
        },
{
          "name" : "WPR",
          "info" : "Watch Point Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "184",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "WP",
               "info" : "Watch point."
             }
          ]
        },
{
          "name" : "WMR",
          "info" : "Watch Mask Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "188",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "WM",
               "info" : "Watch mask."
             }
          ]
        },
{
          "name" : "PBACSADDR",
          "info" : "Port B Active Channel Source Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "198",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "PBACSA",
               "info" : "Port B Active Channel Source Address. This register contains the current source address of the"
             }
          ]
        },
{
          "name" : "PBACDADDR",
          "info" : "Port B Active Channel Destination Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "19C",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "PBACDA",
               "info" : "address of the active channel as broadcasted in Section 16.3.1.3 for Port B."
             }
          ]
        },
{
          "name" : "PBACTC",
          "info" : "Port B Active Channel Transfer Count Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1A0",
          "fields" : [
             {
               "bit_number" : "28-16",
               "bit_Field_Name" : "PBFTCOUNT",
               "info" : "Port B active channel frame count. These bits contain the current frame count value of the"
             },
             {
               "bit_number" : "12-0",
               "bit_Field_Name" : "PBETCOUNT",
               "info" : "Port B active channel element count. These bits contain the current element count value of"
             }
          ]
        },
{
          "name" : "DMAPCR",
          "info" : "Parity Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1A8",
          "fields" : [
             {
               "bit_number" : "16",
               "bit_Field_Name" : "ERRA",
               "info" : "Error action."
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "TEST",
               "info" : "When this bit is set, the parity bits are memory mapped to make them accessible by the CPU."
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "PARITY_ENA",
               "info" : "Parity error detection enable. This bit field enables or disables the parity check on read"
             }
          ]
        },
{
          "name" : "DMAPAR",
          "info" : "DMA Parity Error Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1AC",
          "fields" : [
             {
               "bit_number" : "24",
               "bit_Field_Name" : "EDFLAG",
               "info" : "Parity Error Detection Flag. This flag indicates if a parity error occured on reading DMA"
             },
             {
               "bit_number" : "11-0",
               "bit_Field_Name" : "ERRORADDRESS",
               "info" : "Error address. These bits hold the address of the first parity error generated in the RAM."
             }
          ]
        },
{
          "name" : "DMAMPCTRL",
          "info" : "DMA Memory Protection Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1B0",
          "fields" : [
             {
               "bit_number" : "28",
               "bit_Field_Name" : "INT3AB",
               "info" : "Interrupt assignment of region 3 to Group A or Group B."
             },
             {
               "bit_number" : "27",
               "bit_Field_Name" : "INT3ENA",
               "info" : "Interrupt enable of region 3.",
               "values" : [
                 {"value" : "0", "desc" : "The interrupt is disabled."},
                 {"value" : "1", "desc" : "The interrupt is enabled."}
                ]
             },
             {
               "bit_number" : "26-25",
               "bit_Field_Name" : "REG3AP",
               "info" : "Region 3 access permission. These bits determine the access permission for region 3",
               "values" : [
                 {"value" : "0", "desc" : "All accesses are allowed."},
                 {"value" : "1h", "desc" : "Read only accesses are allowed."},
                 {"value" : "2h", "desc" : "Write only accesses are allowed."},
                 {"value" : "3h", "desc" : "No accesses are allowed."}
                ]
             },
             {
               "bit_number" : "24",
               "bit_Field_Name" : "REG3ENA",
               "info" : "Region 3 enable.",
               "values" : [
                 {"value" : "0", "desc" : "The region is disabled (no address checking done)."},
                 {"value" : "1", "desc" : "The region is enabled (address and access permission checking done)."}
                ]
             },
             {
               "bit_number" : "20",
               "bit_Field_Name" : "INT2AB",
               "info" : "Interrupt assignment of region 2 to Group A or Group B.",
               "values" : [
                 {"value" : "1", "desc" : "The interrupt is routed to the VIM (Group A)."},
                 {"value" : "0", "desc" : "The interrupt is routed to the second CPU (Group B)."}
                ]
             },
             {
               "bit_number" : "19",
               "bit_Field_Name" : "INT2ENA",
               "info" : "Interrupt enable of region 2.",
               "values" : [
                 {"value" : "1", "desc" : "The interrupt is disabled."},
                 {"value" : "0", "desc" : "The interrupt is enabled."}
                ]
             },
             {
               "bit_number" : "18-17",
               "bit_Field_Name" : "REG2AP",
               "info" : "Region 2 access permission. These bits determine the access permission for region 2.",
               "values" : [
                 {"value" : "0", "desc" : "All accesses are allowed."},
                 {"value" : "1h", "desc" : "Read only accesses are allowed."},
                 {"value" : "2h", "desc" : "Write only accesses are allowed."},
                 {"value" : "3h", "desc" : "No accesses are allowed."}
                ]
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "REG2ENA",
               "info" : "Region 2 enable.",
               "values" : [
                 {"value" : "0", "desc" : "The region is disabled (no address checking done)."},
                 {"value" : "1", "desc" : "The region is enabled (address and access permission checking done)."}
                ]
             },
             {
               "bit_number" : "12",
               "bit_Field_Name" : "INT1AB",
               "info" : "Interrupt assignment of region 1 to Group A or Group B.",
               "values" : [
                 {"value" : "0", "desc" : "The interrupt is routed to the VIM (Group A)."},
                 {"value" : "1", "desc" : "The interrupt is routed to the second CPU (Group B)."}
                ]
             },
             {
               "bit_number" : "11",
               "bit_Field_Name" : "INT1ENA",
               "info" : "Interrupt enable of region 1.",
               "values" : [
                 {"value" : "0", "desc" : "0"},
                 {"value" : "1", "desc" : "The interrupt is enabled."}
                ]
             },
             {
               "bit_number" : "10-9",
               "bit_Field_Name" : "REG1AP",
               "info" : "Region 1 access permission. These bits determine the access permission for region 3",
               "values" : [
                 {"value" : "0", "desc" : "All accesses are allowed."},
                 {"value" : "1h", "desc" : "Read only accesses are allowed."},
                 {"value" : "2h", "desc" : "Write only accesses are allowed."},
                 {"value" : "3h", "desc" : "No accesses are allowed."}
                ]
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "REG1ENA",
               "info" : "Region 1 enable.",
               "values" : [
                 {"value" : "0", "desc" : "The region is disabled (no address checking done)."},
                 {"value" : "1", "desc" : "The region is enabled (address and access permission checking done)."}
                ]
             },
             {
               "bit_number" : "4",
               "bit_Field_Name" : "INT0AB",
               "info" : "Interrupt assignment of region 0 to Group A or Group B.",
               "values" : [
                 {"value" : "0", "desc" : "The interrupt is routed to the VIM (Group A)."},
                 {"value" : "1", "desc" : "The interrupt is routed to the DSP CPU (Group B)."}
                ]
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "INT0ENA",
               "info" : "Interrupt enable of region 0.",
               "values" : [
                 {"value" : "0", "desc" : "The interrupt is disabled."},
                 {"value" : "1", "desc" : "The interrupt is enabled."}
                ]
             },
             {
               "bit_number" : "2-1",
               "bit_Field_Name" : "REG0AP",
               "info" : "Region 0 access permission. These bits determine the access permission for region 0.",
               "values" : [
                 {"value" : "0", "desc" : "All accesses are allowed."},
                 {"value" : "1h", "desc" : "Read only accesses are allowed."},
                 {"value" : "2h", "desc" : "Write only accesses are allowed."},
                 {"value" : "3h", "desc" : "No accesses are allowed."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "REG0ENA",
               "info" : "Region 0 enable.",
               "values" : [
                 {"value" : "0", "desc" : "The region is disabled (no address checking done)."},
                 {"value" : "1", "desc" : "The region is enabled (address and access permission checking done)."}
                ]
             }
          ]
        },
{
          "name" : "DMAMPST",
          "info" : "DMA Memory Protection Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1B4",
          "fields" : [
             {
               "bit_number" : "24",
               "bit_Field_Name" : "REG3FT",
               "info" : "Region 3 fault. This bit determines whether an access permission violation was detected in this"
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "REG2FT",
               "info" : "Region 2 fault. This bit determines whether a access permission violation was detected in this"
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "REG1FT",
               "info" : "Region 1 fault. This bit determines whether an access permission violation was detected in this"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "REG0FT",
               "info" : "Region 0 fault. This bit determines whether a access permission violation was detected in this"
             }
          ]
        },
{
          "name" : "DMAMPROS",
          "info" : "DMA Memory Protection Regions",
          "lenght" : "32",
          "adress" : "0",
          "type" : "tms570_memory_prot_t",
          "offset" : "1B8",
          "array" : "4",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "STARTADDRESS",
               "info" : "Start Address defines the address at which the region begins."
             }
          ]
        }
      ]    
    },
	{
      "name" : "memory_prot",
      "full name" : "memory protection region",
      "offset" : ["NONE"],
      "registers" :
      [
		{
          "name" : "STARTADD",
          "info" : "DMA Memory Protection Region start Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "STARTADDRESS",
               "info" : "Start Address defines the address at which the region begins."
             }
          ]
        },
{
          "name" : "ENDADD",
          "info" : "DMA Memory Protection Region End Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "4",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "ENDADDRESS",
               "info" : "End Address defines the address at which the region ends. The end address usually is"
             }
          ]
        }
		]
	}
  ] 
} 
