// Seed: 1333370863
module module_0 (
    output tri id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wand id_5, id_6;
  id_7 :
  assert property (@(*) id_6 & id_5);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    output wor   id_2,
    output uwire id_3,
    input  wire  id_4,
    output wand  id_5
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = 1;
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri id_9,
    input wire id_10,
    input uwire id_11,
    input wand id_12,
    input tri id_13
);
  assign id_1 = id_13;
  assign module_0.id_5 = 0;
  genvar id_15;
endmodule
