/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:1330:7: warning: Added loop label VITIS_LOOP_1207_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1207_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:1330:7: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2304:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2304:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2318:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2318:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2332:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:2332:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:3949:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:3949:7: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50047:2: warning: Added loop label VITIS_LOOP_12_1:   [xilinx-label-all-loops]
 for(ap_uint<8> i=8;i<38;i++)
 ^~~
 VITIS_LOOP_12_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50047:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50052:2: warning: Added loop label VITIS_LOOP_17_2:   [xilinx-label-all-loops]
 for(ap_uint<8> i=61;i<89;i++)
 ^~~
 VITIS_LOOP_17_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50052:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50057:2: warning: Added loop label VITIS_LOOP_22_3:   [xilinx-label-all-loops]
 for(ap_uint<8> i=89;i<116;i++)
 ^~~
 VITIS_LOOP_22_3: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50057:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50079:2: warning: Added loop label VITIS_LOOP_44_1:   [xilinx-label-all-loops]
 for (int i=0;i<21;i++)
 ^~~
 VITIS_LOOP_44_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50079:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50098:2: warning: Added loop label VITIS_LOOP_63_1:   [xilinx-label-all-loops]
 for(int i=0;i<nLength;i++)
 ^~~
 VITIS_LOOP_63_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50098:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50112:2: warning: Added loop label VITIS_LOOP_77_1:   [xilinx-label-all-loops]
 for(ap_uint<9> i=0;i<168;i++)
 ^~~
 VITIS_LOOP_77_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50112:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50116:2: warning: Added loop label VITIS_LOOP_81_2:   [xilinx-label-all-loops]
 for(ap_uint<8> i =0;i<21;i++)
 ^~~
 VITIS_LOOP_81_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50116:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50123:2: warning: Added loop label VITIS_LOOP_88_3:   [xilinx-label-all-loops]
 for(ap_uint<5> i=0;i<16;i++)
 ^~~
 VITIS_LOOP_88_3: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50123:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50127:2: warning: Added loop label VITIS_LOOP_92_4:   [xilinx-label-all-loops]
 for(ap_uint<5> i=0;i<2;i++)
 ^~~
 VITIS_LOOP_92_4: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50127:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50148:2: warning: Added loop label VITIS_LOOP_113_1:   [xilinx-label-all-loops]
 for (int i=168 -1;i>-1;i--)
 ^~~
 VITIS_LOOP_113_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50148:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50175:2: warning: Added loop label VITIS_LOOP_140_2:   [xilinx-label-all-loops]
 for (int i=16 -1;i>-1;i--)
 ^~~
 VITIS_LOOP_140_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50175:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50198:2: warning: Added loop label VITIS_LOOP_163_3:   [xilinx-label-all-loops]
 for (ap_uint<8> i=0;i<16 +3;i++)
 ^~~
 VITIS_LOOP_163_3: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50198:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50235:2: warning: Added loop label VITIS_LOOP_200_1:   [xilinx-label-all-loops]
 for (ap_int<9> i=168 +10-1;i>168 -1;i--)
 ^~~
 VITIS_LOOP_200_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50235:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50267:2: warning: Added loop label VITIS_LOOP_232_2:   [xilinx-label-all-loops]
 for (ap_int<9> i=168 -1;i>-1;i--)
 ^~~
 VITIS_LOOP_232_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50267:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50298:2: warning: Added loop label VITIS_LOOP_263_3:   [xilinx-label-all-loops]
 for (ap_int<6> i=16 +3-1;i>16 -1;i--)
 ^~~
 VITIS_LOOP_263_3: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50298:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50330:2: warning: Added loop label VITIS_LOOP_295_4:   [xilinx-label-all-loops]
 for (ap_int<6> i=16 -1;i>-1;i--)
 ^~~
 VITIS_LOOP_295_4: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50330:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50384:2: warning: Added loop label VITIS_LOOP_349_1:   [xilinx-label-all-loops]
 for(int i=0;i<4*20;i++)
 ^~~
 VITIS_LOOP_349_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50384:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50391:2: warning: Added loop label VITIS_LOOP_356_2:   [xilinx-label-all-loops]
 for (ap_int<9> i=232 -1;i>-1;i--)
 ^~~
 VITIS_LOOP_356_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50391:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50396:4: warning: Added loop label VITIS_LOOP_361_3:   [xilinx-label-all-loops]
   for(int j = 0; j < 4*20; j++)
   ^~~
   VITIS_LOOP_361_3: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50396:4: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50409:5: warning: Added loop label VITIS_LOOP_374_4:   [xilinx-label-all-loops]
    for(ap_uint<8> j =0;j<4*20;j++)
    ^~~
    VITIS_LOOP_374_4: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50409:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50416:5: warning: Added loop label VITIS_LOOP_381_5:   [xilinx-label-all-loops]
    for(ap_uint<8> j =0;j<4*20;j++)
    ^~~
    VITIS_LOOP_381_5: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50416:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50421:5: warning: Added loop label VITIS_LOOP_386_6:   [xilinx-label-all-loops]
    for(ap_uint<8> j =0;j<20;j++)
    ^~~
    VITIS_LOOP_386_6: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50421:5: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50449:2: warning: Added loop label VITIS_LOOP_414_1:   [xilinx-label-all-loops]
 for (ap_uint<13> i=4670;i<5120;i++)
 ^~~
 VITIS_LOOP_414_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50449:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50462:2: warning: Added loop label VITIS_LOOP_427_1:   [xilinx-label-all-loops]
 for (ap_uint<13> i=0;i<5120;i++)
 ^~~
 VITIS_LOOP_427_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50462:2: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50486:3: warning: Added loop label VITIS_LOOP_451_1:   [xilinx-label-all-loops]
  for(int i=0;i<5120;i++)
  ^~~
  VITIS_LOOP_451_1: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50486:3: note: FIX-IT applied suggested code changes
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50499:3: warning: Added loop label VITIS_LOOP_464_2:   [xilinx-label-all-loops]
  for(int i=0;i<5120;i++)
  ^~~
  VITIS_LOOP_464_2: 
/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/emitter.pp.0.cpp:50499:3: note: FIX-IT applied suggested code changes
