# do {LoadBoard_tb_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:46 on Jun 17,2018
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code" "+incdir+../../../Mips54_LoadBoard_vMDU.ip_user_files/ipstatic/clk_wiz_v5_3_1" D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# -- Compiling module xpm_cdc_single
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(189): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(187): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(98): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_memory_base
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 02:53:46 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:46 on Jun 17,2018
# vcom -64 -93 -work xpm D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 02:53:47 on Jun 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:47 on Jun 17,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code" "+incdir+../../../Mips54_LoadBoard_vMDU.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/vga_sync.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/DIVU.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/DIV.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/mult.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/multu.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/ip/gmem/gmem_sim_netlist.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/vga_controller.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/pcreg.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/ControlUnit.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/ALU.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/regfile.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/MDU.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/cp0.v 
# -- Compiling module vga_sync
# -- Compiling module DIVU
# -- Compiling module DIV
# -- Compiling module MULT
# ** Warning: ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/multu.v(4): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/multu.v(5): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/multu.v(6): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# -- Compiling module MULTU
# -- Compiling module gmem
# -- Compiling module gmem_blk_mem_gen_generic_cstr
# -- Compiling module gmem_blk_mem_gen_mux
# -- Compiling module gmem_blk_mem_gen_prim_width
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized0
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized1
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized10
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized11
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized12
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized13
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized14
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized15
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized16
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized17
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized18
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized19
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized2
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized20
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized21
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized22
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized23
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized24
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized25
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized26
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized27
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized28
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized29
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized3
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized30
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized31
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized32
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized33
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized34
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized35
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized36
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized37
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized38
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized39
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized4
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized40
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized41
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized42
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized43
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized44
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized45
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized46
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized47
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized48
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized49
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized5
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized50
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized51
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized52
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized53
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized54
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized55
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized56
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized57
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized58
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized59
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized6
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized60
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized61
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized62
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized63
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized64
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized65
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized66
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized67
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized68
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized69
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized7
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized70
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized71
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized72
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized73
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized74
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized75
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized76
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized77
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized78
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized79
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized8
# -- Compiling module gmem_blk_mem_gen_prim_width__parameterized9
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized0
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized1
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized10
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized11
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized12
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized13
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized14
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized15
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized16
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized17
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized18
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized19
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized2
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized20
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized21
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized22
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized23
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized24
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized25
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized26
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized27
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized28
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized29
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized3
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized30
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized31
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized32
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized33
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized34
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized35
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized36
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized37
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized38
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized39
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized4
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized40
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized41
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized42
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized43
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized44
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized45
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized46
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized47
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized48
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized49
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized5
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized50
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized51
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized52
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized53
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized54
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized55
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized56
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized57
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized58
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized59
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized6
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized60
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized61
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized62
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized63
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized64
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized65
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized66
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized67
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized68
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized69
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized7
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized70
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized71
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized72
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized73
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized74
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized75
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized76
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized77
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized78
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized79
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized8
# -- Compiling module gmem_blk_mem_gen_prim_wrapper_init__parameterized9
# -- Compiling module gmem_blk_mem_gen_top
# -- Compiling module gmem_blk_mem_gen_v8_3_3
# -- Compiling module gmem_blk_mem_gen_v8_3_3_synth
# -- Compiling module glbl
# -- Compiling module VGA_Controller
# -- Compiling module pcreg
# -- Compiling module Asynchronous_D_FF
# -- Compiling module ControlUnit
# -- Compiling module ALU
# -- Compiling module Adder_32
# -- Compiling module Subber_32
# -- Compiling module barrelshifter32
# -- Compiling module BitCal_32
# -- Compiling module Lui_32
# -- Compiling module Slt_32
# -- Compiling module regfile
# -- Compiling module MDU
# -- Compiling module CP0
# 
# Top level modules:
# 	gmem
# 	glbl
# 	VGA_Controller
# 	pcreg
# 	ControlUnit
# 	ALU
# 	regfile
# 	MDU
# 	CP0
# End time: 02:53:48 on Jun 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:49 on Jun 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 "+incdir+../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code" "+incdir+../../../Mips54_LoadBoard_vMDU.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../Mips54_LoadBoard_vMDU.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 02:53:49 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:49 on Jun 17,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code" "+incdir+../../../Mips54_LoadBoard_vMDU.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/ip/imem/sim/imem.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/ip/dmem/sim/dmem.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/vga.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/IO_Interface.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/cpu.v ../../../Mips54_LoadBoard_vMDU.srcs/sources_1/verilog_code/MipsSuperRacing.v ../../../Mips54_LoadBoard_vMDU.srcs/sim_1/imports/new/LoadBoard_tb.v 
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module clk_wiz_0
# -- Compiling module clk_wiz_0_clk_wiz_0_clk_wiz
# -- Compiling module glbl
# -- Compiling module VGA
# -- Compiling module IO_Interface
# -- Compiling module cpu
# -- Compiling module MipsSuperRacing
# -- Compiling module LoadBoard_tb
# 
# Top level modules:
# 	glbl
# 	LoadBoard_tb
# End time: 02:53:50 on Jun 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 02:53:50 on Jun 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:53:50 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
