
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>9.1.16. MIPI CCS camera sensor driver &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../../../../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../../../../" src="../../../../_static/documentation_options.js"></script>
    <script src="../../../../_static/jquery.js"></script>
    <script src="../../../../_static/underscore.js"></script>
    <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="9.2.1. Idea behind the dvb-usb-framework" href="../dvb-usb.html" />
    <link rel="prev" title="9.1.15. The Zoran driver" href="../zoran.html" />
   
  <link rel="stylesheet" href="../../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="mipi-ccs-camera-sensor-driver">
<h1><span class="section-number">9.1.16. </span>MIPI CCS camera sensor driver<a class="headerlink" href="#mipi-ccs-camera-sensor-driver" title="Permalink to this headline">¶</a></h1>
<p>The MIPI CCS camera sensor driver is a generic driver for <a class="reference external" href="https://www.mipi.org/specifications/camera-command-set">MIPI CCS</a> compliant
camera sensors. It exposes three sub-devices representing the pixel array,
the binner and the scaler.</p>
<p>As the capabilities of individual devices vary, the driver exposes
interfaces based on the capabilities that exist in hardware.</p>
<section id="pixel-array-sub-device">
<h2><span class="section-number">9.1.16.1. </span>Pixel Array sub-device<a class="headerlink" href="#pixel-array-sub-device" title="Permalink to this headline">¶</a></h2>
<p>The pixel array sub-device represents the camera sensor’s pixel matrix, as well
as analogue crop functionality present in many compliant devices. The analogue
crop is configured using the <code class="docutils literal notranslate"><span class="pre">V4L2_SEL_TGT_CROP</span></code> on the source pad (0) of the
entity. The size of the pixel matrix can be obtained by getting the
<code class="docutils literal notranslate"><span class="pre">V4L2_SEL_TGT_NATIVE_SIZE</span></code> target.</p>
</section>
<section id="binner">
<h2><span class="section-number">9.1.16.2. </span>Binner<a class="headerlink" href="#binner" title="Permalink to this headline">¶</a></h2>
<p>The binner sub-device represents the binning functionality on the sensor. For
that purpose, selection target <code class="docutils literal notranslate"><span class="pre">V4L2_SEL_TGT_COMPOSE</span></code> is supported on the
sink pad (0).</p>
<p>Additionally, if a device has no scaler or digital crop functionality, the
source pad (1) expses another digital crop selection rectangle that can only
crop at the end of the lines and frames.</p>
</section>
<section id="scaler">
<h2><span class="section-number">9.1.16.3. </span>Scaler<a class="headerlink" href="#scaler" title="Permalink to this headline">¶</a></h2>
<p>The scaler sub-device represents the digital crop and scaling functionality of
the sensor. The V4L2 selection target <code class="docutils literal notranslate"><span class="pre">V4L2_SEL_TGT_CROP</span></code> is used to
configure the digital crop on the sink pad (0) when digital crop is supported.
Scaling is configured using selection target <code class="docutils literal notranslate"><span class="pre">V4L2_SEL_TGT_COMPOSE</span></code> on the
sink pad (0) as well.</p>
<p>Additionally, if the scaler sub-device exists, its source pad (1) exposes
another digital crop selection rectangle that can only crop at the end of the
lines and frames.</p>
</section>
<section id="digital-and-analogue-crop">
<h2><span class="section-number">9.1.16.4. </span>Digital and analogue crop<a class="headerlink" href="#digital-and-analogue-crop" title="Permalink to this headline">¶</a></h2>
<p>Digital crop functionality is referred to as cropping that effectively works by
dropping some data on the floor. Analogue crop, on the other hand, means that
the cropped information is never retrieved. In case of camera sensors, the
analogue data is never read from the pixel matrix that are outside the
configured selection rectangle that designates crop. The difference has an
effect in device timing and likely also in power consumption.</p>
</section>
<section id="register-definition-generator">
<h2><span class="section-number">9.1.16.5. </span>Register definition generator<a class="headerlink" href="#register-definition-generator" title="Permalink to this headline">¶</a></h2>
<p>The ccs-regs.asc file contains MIPI CCS register definitions that are used
to produce C source code files for definitions that can be better used by
programs written in C language. As there are many dependencies between the
produced files, please do not modify them manually as it’s error-prone and
in vain, but instead change the script producing them.</p>
<section id="usage">
<h3><span class="section-number">9.1.16.5.1. </span>Usage<a class="headerlink" href="#usage" title="Permalink to this headline">¶</a></h3>
<p>Conventionally the script is called this way to update the CCS driver
definitions:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>$ Documentation/driver-api/media/drivers/ccs/mk-ccs-regs -k \
        -e drivers/media/i2c/ccs/ccs-regs.h \
        -L drivers/media/i2c/ccs/ccs-limits.h \
        -l drivers/media/i2c/ccs/ccs-limits.c \
        -c Documentation/driver-api/media/drivers/ccs/ccs-regs.asc
</pre></div>
</div>
</section>
</section>
</section>
<section id="ccs-pll-calculator">
<h1><span class="section-number">9.1.17. </span>CCS PLL calculator<a class="headerlink" href="#ccs-pll-calculator" title="Permalink to this headline">¶</a></h1>
<p>The CCS PLL calculator is used to compute the PLL configuration, given sensor’s
capabilities as well as board configuration and user specified configuration. As
the configuration space that encompasses all these configurations is vast, the
PLL calculator isn’t entirely trivial. Yet it is relatively simple to use for a
driver.</p>
<p>The PLL model implemented by the PLL calculator corresponds to MIPI CCS 1.1.</p>
<dl class="type">
<dt id="c.ccs_pll_branch_fr">
struct <code class="sig-name descname">ccs_pll_branch_fr</code><a class="headerlink" href="#c.ccs_pll_branch_fr" title="Permalink to this definition">¶</a></dt>
<dd><p>CCS PLL configuration (front)</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll_branch_fr {
    u16 pre_pll_clk_div;
    u16 pll_multiplier;
    u32 pll_ip_clk_freq_hz;
    u32 pll_op_clk_freq_hz;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">pre_pll_clk_div</span></code></dt><dd><p>Pre-PLL clock divisor</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pll_multiplier</span></code></dt><dd><p>PLL multiplier</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pll_ip_clk_freq_hz</span></code></dt><dd><p>PLL input clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pll_op_clk_freq_hz</span></code></dt><dd><p>PLL output clock frequency</p>
</dd>
</dl>
</div>
<p><strong>Description</strong></p>
<p>A single branch front-end of the CCS PLL tree.</p>
<dl class="type">
<dt id="c.ccs_pll_branch_bk">
struct <code class="sig-name descname">ccs_pll_branch_bk</code><a class="headerlink" href="#c.ccs_pll_branch_bk" title="Permalink to this definition">¶</a></dt>
<dd><p>CCS PLL configuration (back)</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll_branch_bk {
    u16 sys_clk_div;
    u16 pix_clk_div;
    u32 sys_clk_freq_hz;
    u32 pix_clk_freq_hz;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">sys_clk_div</span></code></dt><dd><p>System clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pix_clk_div</span></code></dt><dd><p>Pixel clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sys_clk_freq_hz</span></code></dt><dd><p>System clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pix_clk_freq_hz</span></code></dt><dd><p>Pixel clock frequency</p>
</dd>
</dl>
</div>
<p><strong>Description</strong></p>
<p>A single branch back-end of the CCS PLL tree.</p>
<dl class="type">
<dt id="c.ccs_pll">
struct <code class="sig-name descname">ccs_pll</code><a class="headerlink" href="#c.ccs_pll" title="Permalink to this definition">¶</a></dt>
<dd><p>Full CCS PLL configuration</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll {
    u8 bus_type;
    u8 op_lanes;
    u8 vt_lanes;
    struct {
        u8 lanes;
    } csi2;
    u8 binning_horizontal;
    u8 binning_vertical;
    u8 scale_m;
    u8 scale_n;
    u8 bits_per_pixel;
    u8 op_bits_per_lane;
    u16 flags;
    u32 link_freq;
    u32 ext_clk_freq_hz;
    struct ccs_pll_branch_fr vt_fr;
    struct ccs_pll_branch_bk vt_bk;
    struct ccs_pll_branch_fr op_fr;
    struct ccs_pll_branch_bk op_bk;
    u32 pixel_rate_csi;
    u32 pixel_rate_pixel_array;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">bus_type</span></code></dt><dd><p>Type of the data bus, CCS_PLL_BUS_TYPE_* (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_lanes</span></code></dt><dd><p>Number of operational lanes (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vt_lanes</span></code></dt><dd><p>Number of video timing lanes (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">csi2</span></code></dt><dd><p>CSI-2 related parameters</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">csi2.lanes</span></code></dt><dd><p>The number of the CSI-2 data lanes (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">binning_horizontal</span></code></dt><dd><p>Horizontal binning factor (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">binning_vertical</span></code></dt><dd><p>Vertical binning factor (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">scale_m</span></code></dt><dd><p>Downscaling factor, M component, [16, max] (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">scale_n</span></code></dt><dd><p>Downscaling factor, N component, typically 16 (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bits_per_pixel</span></code></dt><dd><p>Bits per pixel on the output data bus (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_bits_per_lane</span></code></dt><dd><p>Number of bits per OP lane (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">flags</span></code></dt><dd><p>CCS_PLL_FLAG_* (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">link_freq</span></code></dt><dd><p>Chosen link frequency (input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ext_clk_freq_hz</span></code></dt><dd><p>External clock frequency, i.e. the sensor’s input clock
(input)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vt_fr</span></code></dt><dd><p>Video timing front-end configuration (output)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vt_bk</span></code></dt><dd><p>Video timing back-end configuration (output)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_fr</span></code></dt><dd><p>Operational timing front-end configuration (output)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_bk</span></code></dt><dd><p>Operational timing back-end configuration (output)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pixel_rate_csi</span></code></dt><dd><p>Pixel rate on the output data bus (output)</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pixel_rate_pixel_array</span></code></dt><dd><p>Nominal pixel rate in the sensor’s pixel array
(output)</p>
</dd>
</dl>
</div>
<p><strong>Description</strong></p>
<p>All information required to calculate CCS PLL configuration.</p>
<dl class="type">
<dt id="c.ccs_pll_branch_limits_fr">
struct <code class="sig-name descname">ccs_pll_branch_limits_fr</code><a class="headerlink" href="#c.ccs_pll_branch_limits_fr" title="Permalink to this definition">¶</a></dt>
<dd><p>CCS PLL front-end limits</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll_branch_limits_fr {
    u16 min_pre_pll_clk_div;
    u16 max_pre_pll_clk_div;
    u32 min_pll_ip_clk_freq_hz;
    u32 max_pll_ip_clk_freq_hz;
    u16 min_pll_multiplier;
    u16 max_pll_multiplier;
    u32 min_pll_op_clk_freq_hz;
    u32 max_pll_op_clk_freq_hz;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">min_pre_pll_clk_div</span></code></dt><dd><p>Minimum pre-PLL clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pre_pll_clk_div</span></code></dt><dd><p>Maximum pre-PLL clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_pll_ip_clk_freq_hz</span></code></dt><dd><p>Minimum PLL input clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pll_ip_clk_freq_hz</span></code></dt><dd><p>Maximum PLL input clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_pll_multiplier</span></code></dt><dd><p>Minimum PLL multiplier</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pll_multiplier</span></code></dt><dd><p>Maximum PLL multiplier</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_pll_op_clk_freq_hz</span></code></dt><dd><p>Minimum PLL output clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pll_op_clk_freq_hz</span></code></dt><dd><p>Maximum PLL output clock frequency</p>
</dd>
</dl>
</div>
<dl class="type">
<dt id="c.ccs_pll_branch_limits_bk">
struct <code class="sig-name descname">ccs_pll_branch_limits_bk</code><a class="headerlink" href="#c.ccs_pll_branch_limits_bk" title="Permalink to this definition">¶</a></dt>
<dd><p>CCS PLL back-end limits</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll_branch_limits_bk {
    u16 min_sys_clk_div;
    u16 max_sys_clk_div;
    u32 min_sys_clk_freq_hz;
    u32 max_sys_clk_freq_hz;
    u16 min_pix_clk_div;
    u16 max_pix_clk_div;
    u32 min_pix_clk_freq_hz;
    u32 max_pix_clk_freq_hz;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">min_sys_clk_div</span></code></dt><dd><p>Minimum system clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_sys_clk_div</span></code></dt><dd><p>Maximum system clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_sys_clk_freq_hz</span></code></dt><dd><p>Minimum system clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_sys_clk_freq_hz</span></code></dt><dd><p>Maximum system clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_pix_clk_div</span></code></dt><dd><p>Minimum pixel clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pix_clk_div</span></code></dt><dd><p>Maximum pixel clock divider</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_pix_clk_freq_hz</span></code></dt><dd><p>Minimum pixel clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_pix_clk_freq_hz</span></code></dt><dd><p>Maximum pixel clock frequency</p>
</dd>
</dl>
</div>
<dl class="type">
<dt id="c.ccs_pll_limits">
struct <code class="sig-name descname">ccs_pll_limits</code><a class="headerlink" href="#c.ccs_pll_limits" title="Permalink to this definition">¶</a></dt>
<dd><p>CCS PLL limits</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Definition</strong>:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct ccs_pll_limits {
    u32 min_ext_clk_freq_hz;
    u32 max_ext_clk_freq_hz;
    struct ccs_pll_branch_limits_fr vt_fr;
    struct ccs_pll_branch_limits_bk vt_bk;
    struct ccs_pll_branch_limits_fr op_fr;
    struct ccs_pll_branch_limits_bk op_bk;
    u32 min_line_length_pck_bin;
    u32 min_line_length_pck;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">min_ext_clk_freq_hz</span></code></dt><dd><p>Minimum external clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">max_ext_clk_freq_hz</span></code></dt><dd><p>Maximum external clock frequency</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vt_fr</span></code></dt><dd><p>Video timing front-end limits</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vt_bk</span></code></dt><dd><p>Video timing back-end limits</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_fr</span></code></dt><dd><p>Operational timing front-end limits</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">op_bk</span></code></dt><dd><p>Operational timing back-end limits</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_line_length_pck_bin</span></code></dt><dd><p>Minimum line length in pixels, with binning</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">min_line_length_pck</span></code></dt><dd><p>Minimum line length in pixels without binning</p>
</dd>
</dl>
</div>
<dl class="function">
<dt id="c.ccs_pll_calculate">
int <code class="sig-name descname">ccs_pll_calculate</code><span class="sig-paren">(</span>struct <a class="reference internal" href="../../../infrastructure.html#c.device" title="device">device</a><em> *dev</em>, const struct <a class="reference internal" href="#c.ccs_pll_limits" title="ccs_pll_limits">ccs_pll_limits</a><em> *limits</em>, struct <a class="reference internal" href="#c.ccs_pll" title="ccs_pll">ccs_pll</a><em> *pll</em><span class="sig-paren">)</span><a class="headerlink" href="#c.ccs_pll_calculate" title="Permalink to this definition">¶</a></dt>
<dd><p>Calculate CCS PLL configuration based on input parameters</p>
</dd></dl>

<div class="kernelindent docutils container">
<p><strong>Parameters</strong></p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*dev</span></code></dt><dd><p>Device pointer, used for printing messages</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">ccs_pll_limits</span> <span class="pre">*limits</span></code></dt><dd><p>Limits specific to the sensor</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">ccs_pll</span> <span class="pre">*pll</span></code></dt><dd><p>Given PLL configuration</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>Calculate the CCS PLL configuration based on the limits as well as given
device specific, system specific or user configured input data.</p>
</div>
<p><strong>Copyright</strong> © 2020 Intel Corporation</p>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../../../../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">9.1.16. MIPI CCS camera sensor driver</a><ul>
<li><a class="reference internal" href="#pixel-array-sub-device">9.1.16.1. Pixel Array sub-device</a></li>
<li><a class="reference internal" href="#binner">9.1.16.2. Binner</a></li>
<li><a class="reference internal" href="#scaler">9.1.16.3. Scaler</a></li>
<li><a class="reference internal" href="#digital-and-analogue-crop">9.1.16.4. Digital and analogue crop</a></li>
<li><a class="reference internal" href="#register-definition-generator">9.1.16.5. Register definition generator</a><ul>
<li><a class="reference internal" href="#usage">9.1.16.5.1. Usage</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#ccs-pll-calculator">9.1.17. CCS PLL calculator</a></li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../../../_sources/driver-api/media/drivers/ccs/ccs.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../../../_sources/driver-api/media/drivers/ccs/ccs.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>