Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Lab/ripple_carry12/ripple_carry12_tb_isim_beh.exe -prj Z:/Lab/ripple_carry12/ripple_carry12_tb_beh.prj work.ripple_carry12_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Lab/ripple_carry12/full_adder.v" into library work
Analyzing Verilog file "Z:/Lab/ripple_carry12/ripple_carry12.v" into library work
Analyzing Verilog file "Z:/Lab/ripple_carry12/ripple_carry12_tb.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_adder
Compiling module ripple_carry12
Compiling module ripple_carry12_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable Z:/Lab/ripple_carry12/ripple_carry12_tb_isim_beh.exe
Fuse Memory Usage: 27532 KB
Fuse CPU Usage: 234 ms
