INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Lab2-Task2/project_1/project_1.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Lab2-Task2/project_1/project_1.srcs/sources_1/new/andgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Lab2-Task2/project_1/project_1.srcs/sim_1/new/tb_and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Desktop/Lab2-Task2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
