<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64InstructionSelector.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64InstructionSelector.cpp ----------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AArch64.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64GlobalISelUtils_8h.html">AArch64GlobalISelUtils.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64MCTargetDesc_8h.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="Dwarf_8h.html">llvm/BinaryFormat/Dwarf.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="GenericMachineInstrs_8h.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelectorImpl_8h.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="Instructions_8h.html">llvm/IR/Instructions.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="PatternMatch_8h.html">llvm/IR/PatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   51</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-isel&quot;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">using namespace </span>AArch64GISelUtils;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>}</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a9aa5a7608a0e489065b260a1ec245b82">   64</a></span><span class="preprocessor">#define GET_GLOBALISEL_PREDICATE_BITSET</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#undef GET_GLOBALISEL_PREDICATE_BITSET</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">class </span>AArch64InstructionSelector : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  AArch64InstructionSelector(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI);</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">bool</span> select(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>() { <span class="keywordflow">return</span> <a class="code hl_define" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">void</span> setupMF(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>               <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo, <a class="code hl_class" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a> *PSI,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>               <a class="code hl_class" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a> *BFI)<span class="keyword"> override </span>{</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a6ed0a63bc189027f8e81235be11886e3">InstructionSelector::setupMF</a>(MF, KB, CoverageInfo, PSI, BFI);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    MIB.setMF(MF);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// hasFnAttribute() is expensive to call on every BRCOND selection, so</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// cache it here for each run of the selector.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    ProduceNonFlagSettingCondBr =</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        !MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    MFReturnAddr = <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">processPHIs</a>(MF);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  }</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">  /// tblgen-erated &#39;select&#39; implementation, used as the initial selector for</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">  /// the patterns that don&#39;t require complex C++.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"></span>  <span class="keywordtype">bool</span> selectImpl(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="comment">// A lowering phase that runs before any selection attempts.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// Returns true if the instruction was modified.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">preISelLower</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// An early selection function that runs before the selectImpl() call.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">earlySelect</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// Do some preprocessing of G_PHIs before we begin selection.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">processPHIs</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">earlySelectSHL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"></span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">  /// Eliminate same-sized cross-bank copies into stores before selectImpl().</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">contractCrossBankCopyIntoStore</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                                      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">convertPtrAddToAdd</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVaStartAAPCS</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                          <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVaStartDarwin</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                           <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"></span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">  ///@{</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">  /// Helper functions for selectCompareBranch.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranchFedByFCmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranchFedByICmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ICmp,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptCompareBranchFedByICmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ICmp,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptAndIntoCompareBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">  ///@}</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                           <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorAshrLshr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorSHL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// Helper to generate an equivalent of scalar_to_vector into a new register,</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">// returned via &#39;Dst&#39;.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(<span class="keywordtype">unsigned</span> EltSize,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Scalar,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">  /// Emit a lane insert into \p DstReg, or a new vector register if</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">  /// std::nullopt is provided.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// The lane inserted into is defined by \p LaneIdx. The vector source</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">  /// register is given by \p SrcReg. The register containing the element is</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// given by \p EltReg.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLaneInsert</a>(std::optional&lt;Register&gt; DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">  /// Emit a sequence of instructions representing a constant \p CV for a</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">  /// vector register \p Dst. (E.g. a MOV, or a load from a constant pool.)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  /// \returns the last instruction in the sequence on success, and nullptr</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// otherwise.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitConstantVector</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *CV,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                   <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectInsertElt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptConstantBuildVec</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);<span class="comment"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">  /// \returns true if a G_BUILD_VECTOR instruction \p MI can be selected as a</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">  /// SUBREG_TO_REG.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptBuildVecToSubregToReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectBuildVector</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShuffleVector</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectExtractElt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectConcatVectors</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectSplitVectorUnmerge</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"></span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// Helper function to select vector load intrinsics like</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// @llvm.aarch64.neon.ld2.*, @llvm.aarch64.neon.ld4.*, etc.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// \p Opc is the opcode that the selected instruction should use.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// \p NumVecs is the number of vector destinations for the instruction.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  /// \p I is the original G_INTRINSIC_W_SIDE_EFFECTS instruction.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorLoadIntrinsic</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVecs</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicWithSideEffects</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorICmp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicTrunc</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicRound</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectJumpTable</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectBrJT</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectTLSGlobalValue</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectReduction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectMOPS</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectUSMovFromExtend</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitConstantPoolEntry</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                                 <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLoadFromConstantPool</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">// Emit a vector concat operation.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitVectorConcat</a>(std::optional&lt;Register&gt; Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op2,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                                 <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="comment">// Emit an integer compare between LHS and RHS, which checks for Predicate.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitIntegerCompare</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                                   <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"></span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  /// Emit a floating point comparison between \p LHS and \p RHS.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">  /// \p Pred if given is the intended predicate to use.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                std::optional&lt;CmpInst::Predicate&gt; = std::nullopt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<span class="keywordtype">unsigned</span> Opcode, std::initializer_list&lt;llvm::DstOp&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstOps</a>,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>            std::initializer_list&lt;llvm::SrcOp&gt; SrcOps,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>            <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>            <span class="keyword">const</span> ComplexRendererFns &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFns</a> = std::nullopt) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">  /// Helper function to emit an add or sub instruction.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">  /// \p AddrModeAndSizeToOpcode must contain each of the opcode variants above</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">  /// in a specific order.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// Below is an example of the expected input to \p AddrModeAndSizeToOpcode.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">  /// \code</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  ///   const std::array&lt;std::array&lt;unsigned, 2&gt;, 4&gt; Table {</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  ///    {{AArch64::ADDXri, AArch64::ADDWri},</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  ///     {AArch64::ADDXrs, AArch64::ADDWrs},</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">  ///     {AArch64::ADDXrr, AArch64::ADDWrr},</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">  ///     {AArch64::SUBXri, AArch64::SUBWri},</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">  ///     {AArch64::ADDXrx, AArch64::ADDWrx}}};</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  /// \endcode</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">  /// Each row in the table corresponds to a different addressing mode. Each</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// column corresponds to a different register size.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">  /// \attention Rows must be structured as follows:</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">  ///   - Row 0: The ri opcode variants</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  ///   - Row 1: The rs opcode variants</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">  ///   - Row 2: The rr opcode variants</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  ///   - Row 3: The ri opcode variants for negative immediates</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  ///   - Row 4: The rx opcode variants</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// \attention Columns must be structured as follows:</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">  ///   - Column 0: The 64-bit opcode variants</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">  ///   - Column 1: The 32-bit opcode variants</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">  /// \p Dst is the destination register of the binop to emit.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">  /// \p LHS is the left-hand operand of the binop to emit.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">  /// \p RHS is the right-hand operand of the binop to emit.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitAddSub</a>(</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="keyword">const</span> std::array&lt;std::array&lt;unsigned, 2&gt;, 5&gt; &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADD</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADDS</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitSUBS</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCMN</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTST</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitSelect(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                           <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitExtractVectorElt</a>(std::optional&lt;Register&gt; DstReg,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ScalarTy,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src2,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                          <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Pred,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">  /// Emit a CSet for a FP compare.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">  /// \p Dst is expected to be a 32-bit scalar register.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSetForFCmp</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                                <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// Emit the overflow op for \p Opcode.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">  /// \p Opcode is expected to be an overflow op&#39;s opcode, e.g. G_UADDO,</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// G_USUBO, etc.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"></span>  std::pair&lt;MachineInstr *, AArch64CC::CondCode&gt;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                 <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"></span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  /// Emit expression as a conjunction (a series of CCMP/CFCMP ops).</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">  /// In some cases this is even possible with OR operations in the expression.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                                <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                                          <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                                          <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                                          <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                                   <span class="keywordtype">bool</span> Negate, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CCOp,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                   <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"></span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  /// Emit a TB(N)Z instruction which tests \p Bit in \p TestReg.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  /// \p IsNegative is true if the test should be &quot;not zero&quot;.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">  /// This will also optimize the test bit instruction when possible.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Bit, <span class="keywordtype">bool</span> IsNegative,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                            <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"></span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  /// Emit a CB(N)Z instruction which branches to \p DestMBB.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCBZ</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CompareReg</a>, <span class="keywordtype">bool</span> IsNegative,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="comment">// Equivalent to the i32shift_a and friends from AArch64InstrInfo.td.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="comment">// We use these manually instead of using the importer since it doesn&#39;t</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="comment">// support SDNodeXForm.</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftA_32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftB_32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftA_64</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftB_64</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">select12BitValueWithLeftShift</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectArithImmed</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectNegArithImmed</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                                            <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled8</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, 1);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled16</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, 2);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  }</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled32</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, 4);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled64</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, 8);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled128</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, 16);</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  }</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"></span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  /// Helper to try to fold in a GISEL_ADD_LOW into an immediate, to be used</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">  /// from complex pattern matchers like selectAddrModeIndexed().</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"></span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryFoldAddLowIntoImm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                                          <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeIndexed</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeIndexed</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeIndexed</a>(Root, Width / 8);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  }</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  ComplexRendererFns</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeShiftedExtendXReg</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                                  <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"></span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">  /// Returns a \p ComplexRendererFns which contains a base, offset, and whether</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">  /// or not a shift + extend should be folded into an addressing mode. Returns</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">  /// None when this is not profitable or possible.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"></span>  ComplexRendererFns</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectExtendedSHL</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> SizeInBytes,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WantsExt</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeRegisterOffset</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeXRO</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                                       <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeXRO</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeXRO</a>(Root, Width / 8);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  }</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeWRO</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                                       <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeWRO</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeWRO</a>(Root, Width / 8);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  }</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftedRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                                           <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowROR</a> = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectArithShiftedRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftedRegister</a>(Root);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  }</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectLogicalShiftedRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftedRegister</a>(Root, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"></span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">  /// Given an extend instruction, determine the correct shift-extend type for</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  /// that instruction.</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">  /// If the instruction is going to be used in a load or store, pass</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">  /// \p IsLoadStore = true.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getExtendTypeForInst</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                       <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"></span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// Move \p Reg to \p RC if \p Reg is not already on \p RC.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  /// \returns Either \p Reg if no change was necessary, or the new register</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">  /// created by moving \p Reg.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">  /// Note: This uses emitCopy right now.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">moveScalarRegClass</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  ComplexRendererFns <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectArithExtendedRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderTruncImm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                      <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderLogicalImm32</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                          <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderLogicalImm64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                          <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderFPImm16</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                     <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderFPImm32</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                     <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderFPImm64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                     <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">renderFPImm32SIMDModImmType4</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                                    <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="comment">// Materialize a GlobalValue or BlockAddress using a movz+movk sequence.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <span class="keywordtype">void</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">materializeLargeCMVal</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *V, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a>);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">// Optimization methods.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptSelect</a>(<a class="code hl_class" href="classllvm_1_1GSelect.html">GSelect</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptSelectConjunction</a>(<a class="code hl_class" href="classllvm_1_1GSelect.html">GSelect</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondMI</a>);</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryFoldIntegerCompare</a>(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                                      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"></span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">  /// Return true if \p MI is a load or store of \p NumBytes bytes.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isLoadStoreOfNumBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"></span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">  /// Returns true if \p MI is guaranteed to have the high-half of a 64-bit</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">  /// register zeroed out. In other words, the result of MI has been explicitly</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// zero extended.</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isDef32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordtype">bool</span> ProduceNonFlagSettingCondBr = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="comment">// Some cached values used during selection.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="comment">// We use LR as a live-in register, and we keep track of it here as it can be</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="comment">// clobbered by calls.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> MFReturnAddr;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a2e198bb37135fbb2ecffb49ce588dfaa">  477</a></span><span class="preprocessor">#define GET_GLOBALISEL_PREDICATES_DECL</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#undef GET_GLOBALISEL_PREDICATES_DECL</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// We declare the temporaries used by selectImpl() in the class to minimize the</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// cost of constructing placeholder values.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a7ae8a4d3c9110554465fec97831b1dfd">  483</a></span><span class="preprocessor">#define GET_GLOBALISEL_TEMPORARIES_DECL</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#undef GET_GLOBALISEL_TEMPORARIES_DECL</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>};</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">  490</a></span><span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>AArch64InstructionSelector::AArch64InstructionSelector(</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI,</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI)</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    : <a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>), STI(STI), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()),</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>      RBI(RBI),</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>#define <a class="code hl_define" href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>#include <span class="stringliteral">&quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>#undef <a class="code hl_define" href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>#define <a class="code hl_define" href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>#include <span class="stringliteral">&quot;AArch64GenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>#undef <a class="code hl_define" href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>{</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// FIXME: This should be target-independent, inferred from the types declared</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// for each class in the bank.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/// Given a register bank, and a type, return the smallest register class that</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/// can represent that combination.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                         <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() == AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    <span class="keywordflow">if</span> (Ty.getSizeInBits() &lt;= 32)</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> ? &amp;AArch64::GPR32allRegClass</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>                          : &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="keywordflow">if</span> (Ty.getSizeInBits() == 64)</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> ? &amp;AArch64::GPR64allRegClass</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>                          : &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    <span class="keywordflow">if</span> (Ty.getSizeInBits() == 128)</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>      <span class="keywordflow">return</span> &amp;AArch64::XSeqPairsClassRegClass;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  }</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="keywordflow">switch</span> (Ty.getSizeInBits()) {</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR8RegClass;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR16RegClass;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    }</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  }</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>}</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"></span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/// Given a register bank, and size in bits, return the smallest register class</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/// that can represent that combination.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00550" data-start="{" data-end="}">
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">  550</a></span><a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, <span class="keywordtype">unsigned</span> SizeInBits,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> = <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID();</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a> == AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordflow">if</span> (SizeInBits &lt;= 32)</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> ? &amp;AArch64::GPR32allRegClass</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>                          : &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">if</span> (SizeInBits == 64)</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a> ? &amp;AArch64::GPR64allRegClass</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                          : &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="keywordflow">if</span> (SizeInBits == 128)</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="keywordflow">return</span> &amp;AArch64::XSeqPairsClassRegClass;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  }</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a> == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="keywordflow">switch</span> (SizeInBits) {</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR8RegClass;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR16RegClass;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR32RegClass;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR64RegClass;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <span class="keywordflow">return</span> &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    }</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  }</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>}</div>
</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"></span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/// Returns the correct subregister to use for a given register class.</span></div>
<div class="foldopen" id="foldopen00586" data-start="{" data-end="}">
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">  586</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*RC)) {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AArch64::bsub;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AArch64::hsub;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass)</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AArch64::sub_32;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AArch64::ssub;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = AArch64::dsub;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t find appropriate subregister for register class.&quot;</span>);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  }</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>}</div>
</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"></span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/// Returns the minimum size the given register bank can hold.</span></div>
<div class="foldopen" id="foldopen00614" data-start="{" data-end="}">
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">  614</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>) {</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID()) {</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="keywordflow">case</span> AArch64::GPRRegBankID:</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keywordflow">case</span> AArch64::FPRRegBankID:</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Tried to get minimum size for unknown register bank.&quot;</span>);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  }</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>}</div>
</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"></span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/// Create a REG_SEQUENCE instruction using the registers in \p Regs.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">/// Helper function for functions like createDTuple and createQTuple.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">///</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/// \p RegClassIDs - The list of register class IDs available for some tuple of</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/// a scalar class. E.g. QQRegClassID, QQQRegClassID, QQQQRegClassID. This is</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/// expected to contain between 2 and 4 tuple classes.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">///</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/// \p SubRegs - The list of subregister classes associated with each register</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/// class ID in \p RegClassIDs. E.g., QQRegClassID should use the qsub0</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/// subregister class. The index of each subregister class is expected to</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/// correspond with the index of each register class.</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">///</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/// \returns Either the destination register of REG_SEQUENCE instruction that</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/// was created, or the 0th element of \p Regs if \p Regs contains a single</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/// element.</span></div>
<div class="foldopen" id="foldopen00640" data-start="{" data-end="}">
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">  640</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;Register&gt;</a> Regs,</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>[],</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[], <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordtype">unsigned</span> NumRegs = Regs.size();</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordflow">if</span> (NumRegs == 1)</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <span class="keywordflow">return</span> Regs[0];</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumRegs &gt;= 2 &amp;&amp; NumRegs &lt;= 4 &amp;&amp;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>         <span class="stringliteral">&quot;Only support between two and 4 registers in a tuple!&quot;</span>);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DesiredClass</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>[NumRegs - 2]);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keyword">auto</span> RegSequence =</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::REG_SEQUENCE, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DesiredClass</a>}, {});</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = Regs.size(); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    RegSequence.addUse(Regs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    RegSequence.addImm(SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  }</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">return</span> RegSequence.getReg(0);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>}</div>
</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"></span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/// Create a tuple of D-registers using the registers in \p Regs.</span></div>
<div class="foldopen" id="foldopen00660" data-start="{" data-end="}">
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">  660</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;Register&gt;</a> Regs, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>[] = {</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>      AArch64::DDRegClassID, AArch64::DDDRegClassID, AArch64::DDDDRegClassID};</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::dsub0, AArch64::dsub1,</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>                                     AArch64::dsub2, AArch64::dsub3};</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>, SubRegs, MIB);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>}</div>
</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"></span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/// Create a tuple of Q-registers using the registers in \p Regs.</span></div>
<div class="foldopen" id="foldopen00669" data-start="{" data-end="}">
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">  669</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;Register&gt;</a> Regs, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>[] = {</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      AArch64::QQRegClassID, AArch64::QQQRegClassID, AArch64::QQQQRegClassID};</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {AArch64::qsub0, AArch64::qsub1,</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                                     AArch64::qsub2, AArch64::qsub3};</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a>(Regs, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassIDs</a>, SubRegs, MIB);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>}</div>
</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="foldopen" id="foldopen00677" data-start="{" data-end="}">
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">  677</a></span><span class="keyword">static</span> std::optional&lt;uint64_t&gt; <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) {</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="keyword">auto</span> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.getRegInfo();</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <span class="keywordflow">if</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>())</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> =</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>        <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>)</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"></span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/// Check whether \p I is a currently unsupported binary operation:</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/// - it has an unsized type</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/// - an operand is not a vreg</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">/// - all operands are not in the same bank</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/// These are checks that should someday live in the verifier, but right now,</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/// these are mostly limitations of the aarch64 selector.</span></div>
<div class="foldopen" id="foldopen00704" data-start="{" data-end="}">
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">  704</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">if</span> (!Ty.isValid()) {</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic binop register should be typed\n&quot;</span>);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  }</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevOpBank</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands()) {</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <span class="comment">// FIXME: Support non-register operands.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">if</span> (!MO.isReg()) {</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst non-reg operands are unsupported\n&quot;</span>);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    }</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="comment">// FIXME: Can generic operations have physical registers operands? If</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="comment">// so, this will need to be taught about that, and we&#39;ll need to get the</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="comment">// bank out of the minimal class for the register.</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="comment">// Either way, this needs to be documented (and possibly verified).</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <span class="keywordflow">if</span> (!MO.getReg().isVirtual()) {</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst has physical register operand\n&quot;</span>);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    }</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(MO.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a>) {</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic register has no bank or class\n&quot;</span>);</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    }</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevOpBank</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevOpBank</a>) {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst operands have different banks\n&quot;</span>);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    }</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevOpBank</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a>;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  }</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>}</div>
</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"></span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">/// Select the AArch64 opcode for the basic binary operation \p GenericOpc</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/// (such as G_OR or G_SDIV), appropriate for the register bank \p RegBankID</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/// and of size \p OpSize.</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/// \returns \p GenericOpc if the combination is unsupported.</span></div>
<div class="foldopen" id="foldopen00750" data-start="{" data-end="}">
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">  750</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>,</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>) {</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>) {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="keywordflow">case</span> AArch64::GPRRegBankID:</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> == 32) {</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>      <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>        <span class="keywordflow">return</span> AArch64::LSLVWr;</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>      <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>        <span class="keywordflow">return</span> AArch64::LSRVWr;</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>      <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>        <span class="keywordflow">return</span> AArch64::ASRVWr;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>      }</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> == 64) {</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>      <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <span class="keywordflow">return</span> AArch64::ADDXrr;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>      <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>        <span class="keywordflow">return</span> AArch64::LSLVXr;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>      <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>        <span class="keywordflow">return</span> AArch64::LSRVXr;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>      <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>        <span class="keywordflow">return</span> AArch64::ASRVXr;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>      }</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    }</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">case</span> AArch64::FPRRegBankID:</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>) {</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>      <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>        <span class="keywordflow">return</span> AArch64::FADDSrr;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>        <span class="keywordflow">return</span> AArch64::FSUBSrr;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>      <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>        <span class="keywordflow">return</span> AArch64::FMULSrr;</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>      <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>        <span class="keywordflow">return</span> AArch64::FDIVSrr;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>      }</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>      <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>        <span class="keywordflow">return</span> AArch64::FADDDrr;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>      <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>        <span class="keywordflow">return</span> AArch64::FSUBDrr;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>      <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>        <span class="keywordflow">return</span> AArch64::FMULDrr;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>      <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>        <span class="keywordflow">return</span> AArch64::FDIVDrr;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>      <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>        <span class="keywordflow">return</span> AArch64::ORRv8i8;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>      }</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    }</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  }</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>}</div>
</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"></span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/// Select the AArch64 opcode for the G_LOAD or G_STORE operation \p GenericOpc,</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/// appropriate for the (value) register bank \p RegBankID and of memory access</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/// size \p OpSize.  This returns the variant with the base+unsigned-immediate</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">/// addressing mode (e.g., LDRXui).</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">/// \returns \p GenericOpc if the combination is unsupported.</span></div>
<div class="foldopen" id="foldopen00821" data-start="{" data-end="}">
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">  821</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>,</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a> == TargetOpcode::G_STORE;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>) {</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="keywordflow">case</span> AArch64::GPRRegBankID:</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>) {</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRBBui : AArch64::LDRBBui;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRHHui : AArch64::LDRHHui;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRWui : AArch64::LDRWui;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRXui : AArch64::LDRXui;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    }</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keywordflow">case</span> AArch64::FPRRegBankID:</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>) {</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRBui : AArch64::LDRBui;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRHui : AArch64::LDRHui;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRSui : AArch64::LDRSui;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRDui : AArch64::LDRDui;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> ? AArch64::STRQui : AArch64::LDRQui;</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    }</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  }</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>}</div>
</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"></span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/// Helper function for selectCopy. Inserts a subregister copy from \p SrcReg</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/// to \p *To.</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">///</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">/// E.g &quot;To = COPY SrcReg:SubReg&quot;</span></div>
<div class="foldopen" id="foldopen00859" data-start="{" data-end="}">
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">  859</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">copySubReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *To, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcReg.<a class="code hl_function" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a valid source register?&quot;</span>);</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(To &amp;&amp; <span class="stringliteral">&quot;Destination register class cannot be null&quot;</span>);</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> &amp;&amp; <span class="stringliteral">&quot;Expected a valid subregister&quot;</span>);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegCopy</a> =</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {To}, {}).addReg(SrcReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegCopy</a>.getReg(0));</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <span class="comment">// It&#39;s possible that the destination register won&#39;t be constrained. Make</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="comment">// sure that happens.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg().isPhysical())</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), *To, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>}</div>
</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"></span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/// Helper function to get the source and destination register classes for a</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/// copy. Returns a std::pair containing the source register class for the</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/// copy, and the destination register class for the copy. If a register class</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/// cannot be determined, then it will be nullptr.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"></span><span class="keyword">static</span> std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt;</div>
<div class="foldopen" id="foldopen00885" data-start="{" data-end="}">
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a1cb20ca947002d194a0220677583167f">  885</a></span><a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a1cb20ca947002d194a0220677583167f">getRegClassesForCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegBank</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="comment">// Special casing for cross-bank copies of s1s. We can technically represent</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="comment">// a 1-bit value with any size of register. The minimum size for a GPR is 32</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="comment">// bits. So, we need to put the FPR on 32 bits as well.</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <span class="comment">// FIXME: I&#39;m not sure if this case holds true outside of copies. If it does,</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="comment">// then we can pull it into the helpers that get the appropriate class for a</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="comment">// register bank. Or make a new helper that carries along some constraint</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="comment">// information.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegBank</a> &amp;&amp; (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 1 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 1))</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = 32;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  <span class="keywordflow">return</span> {<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, <span class="keyword">true</span>),</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>          <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, <span class="keyword">true</span>)};</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>}</div>
</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">// FIXME: We need some sort of API in RBI/TRI to allow generic code to</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">// constrain operands of simple instructions given a TargetRegisterClass</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">// and LLT</span></div>
<div class="foldopen" id="foldopen00913" data-start="{" data-end="}">
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ab328c242b91fe2bc4d6d0797761fdea1">  913</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ab328c242b91fe2bc4d6d0797761fdea1">selectDebugInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands()) {</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.getReg();</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>    <span class="keywordflow">if</span> (!Reg)</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keywordflow">if</span> (!RC) {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>      RC = getRegClassForTypeOnBank(Ty, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>      <span class="keywordflow">if</span> (!RC) {</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>            <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Warning: DBG_VALUE operand has unexpected size/bank\n&quot;</span>);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>      }</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    }</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Reg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  }</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>}</div>
</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="foldopen" id="foldopen00942" data-start="{" data-end="}">
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">  942</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>                       <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegBank</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="comment">// Find the correct register classes for the source and destination registers.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>) = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a1cb20ca947002d194a0220677583167f">getRegClassesForCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>) {</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unexpected dest size &quot;</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                      &lt;&lt; RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  }</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="comment">// Is this a copy? If so, then we may need to insert a subregister copy.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isCopy()) {</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>    <span class="comment">// Yes. Check if there&#39;s anything to fix up.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) {</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t determine source register class\n&quot;</span>);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    }</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    <span class="comment">// If the source bank doesn&#39;t support a subregister copy small enough,</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    <span class="comment">// then we first need to copy to the destination bank.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a>) &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>) {</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTempRC</a> =</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>          <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRegBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, <span class="comment">/* GetAllRegSet */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>      <span class="keyword">auto</span> Copy = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTempRC</a>}, {SrcReg});</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">copySubReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RBI, Copy.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>) {</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>      <span class="comment">// If the source register is bigger than the destination we need to</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>      <span class="comment">// perform a subregister copy.</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegRC</a> =</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>          <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, <span class="comment">/* GetAllRegSet */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegRC</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">copySubReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RBI, SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>) {</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>      <span class="comment">// If the destination register is bigger than the source we need to do</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>      <span class="comment">// a promotion using SUBREG_TO_REG.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PromotionRC</a> =</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>          <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, <span class="comment">/* GetAllRegSet */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PromoteReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PromotionRC</a>);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>              <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::SUBREG_TO_REG), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PromoteReg</a>)</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SrcReg)</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>      RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PromoteReg</a>);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    }</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <span class="comment">// If the destination is a physical register, then there&#39;s nothing to</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <span class="comment">// change, so we&#39;re done.</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <span class="keywordflow">if</span> (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>())</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  }</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="comment">// No need to constrain SrcReg. It will get constrained when we hit another</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <span class="comment">// of its use or its defs. Copies do not have constraints.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getName(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode())</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>                      &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  }</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="comment">// If this a GPR ZEXT that we want to just reduce down into a copy.</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="comment">// The sizes will be mismatched with the source &lt; 32b but that&#39;s ok.</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_ZEXT) {</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::COPY));</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRegBank</a>.getID() == AArch64::GPRRegBankID);</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  }</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::COPY));</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>}</div>
</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="foldopen" id="foldopen01033" data-start="{" data-end="}">
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7"> 1033</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy) {</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isScalar() || !SrcTy.isScalar())</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>) {</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>) {</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        <span class="keywordflow">return</span> AArch64::SCVTFUWSri;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>        <span class="keywordflow">return</span> AArch64::UCVTFUWSri;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>        <span class="keywordflow">return</span> AArch64::FCVTZSUWSr;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>        <span class="keywordflow">return</span> AArch64::FCVTZUUWSr;</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      }</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>        <span class="keywordflow">return</span> AArch64::SCVTFUXSri;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>        <span class="keywordflow">return</span> AArch64::UCVTFUXSri;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>        <span class="keywordflow">return</span> AArch64::FCVTZSUWDr;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>        <span class="keywordflow">return</span> AArch64::FCVTZUUWDr;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>      }</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    }</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>) {</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>        <span class="keywordflow">return</span> AArch64::SCVTFUWDri;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        <span class="keywordflow">return</span> AArch64::UCVTFUWDri;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>        <span class="keywordflow">return</span> AArch64::FCVTZSUXSr;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        <span class="keywordflow">return</span> AArch64::FCVTZUUXSr;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>      }</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>) {</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        <span class="keywordflow">return</span> AArch64::SCVTFUXDri;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>        <span class="keywordflow">return</span> AArch64::UCVTFUXDri;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        <span class="keywordflow">return</span> AArch64::FCVTZSUXDr;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>        <span class="keywordflow">return</span> AArch64::FCVTZUUXDr;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>      }</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    }</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  };</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>}</div>
</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>AArch64InstructionSelector::emitSelect(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> True,</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> False, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>                                       <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(False, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() ==</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>             RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(True, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() &amp;&amp;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>         <span class="stringliteral">&quot;Expected both select operands to have the same regbank?&quot;</span>);</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(True);</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) &amp;&amp;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>         <span class="stringliteral">&quot;Expected 32 bit or 64 bit select only?&quot;</span>);</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(True, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::FCSELSrrr : AArch64::FCSELDrrr;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCSel</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {Dst}, {True, False}).addImm(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCSel</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCSel</a>;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  }</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="comment">// By default, we&#39;ll try and emit a CSEL.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSELWr : AArch64::CSELXr;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TryFoldBinOpIntoSelect</a> = [&amp;Opc, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>, &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>                                 &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a>](<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OtherReg</a>,</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>                                             <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>) {</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    <span class="keywordflow">if</span> (Optimized)</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <span class="comment">// Attempt to fold:</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>    <span class="comment">// %sub = G_SUB 0, %x</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="comment">// %select = G_SELECT cc, %reg, %sub</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    <span class="comment">// Into:</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>    <span class="comment">// %select = CSNEG %reg, %x, cc</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a6240a74849b1362e57acbef94436005d">m_Neg</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>)))) {</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>      Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSNEGWr : AArch64::CSNEGXr;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>      Reg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>) {</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>        <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Reg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OtherReg</a>);</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>      }</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>    }</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    <span class="comment">// Attempt to fold:</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="comment">// %xor = G_XOR %x, -1</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="comment">// %select = G_SELECT cc, %reg, %xor</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <span class="comment">// Into:</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="comment">// %select = CSINV %reg, %x, cc</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a82b586f7182f26940235f2ce0be1bc87">m_Not</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>)))) {</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>      Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINVWr : AArch64::CSINVXr;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>      Reg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>) {</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>        <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Reg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OtherReg</a>);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>      }</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    }</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>    <span class="comment">// Attempt to fold:</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <span class="comment">// %add = G_ADD %x, 1</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="comment">// %select = G_SELECT cc, %reg, %add</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <span class="comment">// Into:</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    <span class="comment">// %select = CSINC %reg, %x, cc</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>                 <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abb0025cff9b34811f8ce06ff14d4702c">m_any_of</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">m_GAdd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">m_SpecificICst</a>(1)),</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>                          <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aabc13e9685078919223b80faf25c4b4e">m_GPtrAdd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">m_SpecificICst</a>(1))))) {</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>      Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINCWr : AArch64::CSINCXr;</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>      Reg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchReg</a>;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>) {</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Reg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OtherReg</a>);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>      }</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    }</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  };</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="comment">// Helper lambda which tries to use CSINC/CSINV for the instruction when its</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  <span class="comment">// true/false values are constants.</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <span class="comment">// FIXME: All of these patterns already exist in tablegen. We should be</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="comment">// able to import these.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TryOptSelectCst</a> = [&amp;Opc, &amp;True, &amp;False, &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>, &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                          &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a>]() {</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">if</span> (Optimized)</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(True, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(False, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a>)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::WZR : AArch64::XZR;</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a>) {</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>      int64_t T = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>      int64_t <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>      <span class="keywordflow">if</span> (T == 0 &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> == 1) {</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>        <span class="comment">// G_SELECT cc, 0, 1 -&gt; CSINC zreg, zreg, cc</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINCWr : AArch64::CSINCXr;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        True = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>      }</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>      <span class="keywordflow">if</span> (T == 0 &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> == -1) {</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        <span class="comment">// G_SELECT cc 0, -1 -&gt; CSINV zreg, zreg cc</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINVWr : AArch64::CSINVXr;</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        True = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>      }</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    }</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a>) {</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>      int64_t T = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueCst</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>      <span class="keywordflow">if</span> (T == 1) {</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>        <span class="comment">// G_SELECT cc, 1, f -&gt; CSINC f, zreg, inv_cc</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINCWr : AArch64::CSINCXr;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>        True = False;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>      }</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>      <span class="keywordflow">if</span> (T == -1) {</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>        <span class="comment">// G_SELECT cc, -1, f -&gt; CSINV f, zreg, inv_cc</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINVWr : AArch64::CSINVXr;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>        True = False;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>      }</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    }</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a>) {</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>      int64_t <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseCst</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> == 1) {</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>        <span class="comment">// G_SELECT cc, t, 1 -&gt; CSINC t, zreg, cc</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINCWr : AArch64::CSINCXr;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>      }</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> == -1) {</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        <span class="comment">// G_SELECT cc, t, -1 -&gt; CSINC t, zreg, cc</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>        Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? AArch64::CSINVWr : AArch64::CSINVXr;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>        False = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>;</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>      }</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>    }</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  };</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a> |= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TryFoldBinOpIntoSelect</a>(False, True, <span class="comment">/*Invert = */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a> |= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TryFoldBinOpIntoSelect</a>(True, False, <span class="comment">/*Invert = */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">Optimized</a> |= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TryOptSelectCst</a>();</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1SelectInst.html">SelectInst</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {Dst}, {True, False}).addImm(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1SelectInst.html">SelectInst</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1SelectInst.html">SelectInst</a>;</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>}</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="foldopen" id="foldopen01280" data-start="{" data-end="}">
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e"> 1280</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  }</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>}</div>
</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"></span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">/// changeFPCCToORAArch64CC - Convert an IR fp condition code to an AArch64 CC.</span></div>
<div class="foldopen" id="foldopen01308" data-start="{" data-end="}">
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#afef7d46bdebb2335e9947791fa017bb1"> 1308</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afef7d46bdebb2335e9947791fa017bb1">changeFPCCToORAArch64CC</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>                                    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode,</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>                                    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>) {</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown FP condition!&quot;</span>);</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>:</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba4c399f525bbcf03d72af4b303e6eeca8">CmpInst::FCMP_OGT</a>:</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba541533f34077bbbcfb703a90f6d2da9b">CmpInst::FCMP_OGE</a>:</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a>:</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>;</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a">CmpInst::FCMP_OLE</a>:</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a>:</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e">CmpInst::FCMP_ORD</a>:</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>;</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed">CmpInst::FCMP_UNO</a>:</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a>:</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba959268ceeae23abe5c9ad9e895669d0c">CmpInst::FCMP_UGT</a>:</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bae51609fc6a425f849d37c28cb9bc0344">CmpInst::FCMP_UGE</a>:</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>;</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba75016d5872d90adf89cc1cbf5763f474">CmpInst::FCMP_ULT</a>:</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba396dda2571cd3c575f1d9cb44dc2cc09">CmpInst::FCMP_ULE</a>:</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad601460c9371d0f0ada5ae006bdba2bd">CmpInst::FCMP_UNE</a>:</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  }</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>}</div>
</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment"></span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/// Convert an IR fp condition code to an AArch64 CC.</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/// This differs from changeFPCCToAArch64CC in that it returns cond codes that</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">/// should be AND&#39;ed instead of OR&#39;ed.</span></div>
<div class="foldopen" id="foldopen01365" data-start="{" data-end="}">
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a35ad100b6df3a31a99a57b0e7ebbac7a"> 1365</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>                                     <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode,</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>                                     <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>) {</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>;</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afef7d46bdebb2335e9947791fa017bb1">changeFPCCToORAArch64CC</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, CondCode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>);</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>);</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a>:</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>    <span class="comment">// (a one b)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    <span class="comment">// == ((a olt b) || (a ogt b))</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    <span class="comment">// == ((a ord b) &amp;&amp; (a une b))</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>;</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a>:</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    <span class="comment">// (a ueq b)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    <span class="comment">// == ((a uno b) || (a oeq b))</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="comment">// == ((a ule b) &amp;&amp; (a uge b))</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    CondCode = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  }</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>}</div>
</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment"></span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/// Return a register which can be used as a bit to test in a TB(N)Z.</span></div>
<div class="foldopen" id="foldopen01392" data-start="{" data-end="}">
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677"> 1392</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> &amp;Bit, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>,</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg.isValid() &amp;&amp; <span class="stringliteral">&quot;Expected valid register!&quot;</span>);</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasZext</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  <span class="keywordflow">while</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).isReg() ||</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>        !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg()))</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    <span class="comment">// (tbz (any_ext x), b) -&gt; (tbz x, b) if we don&#39;t use the extended bits.</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>    <span class="comment">//</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <span class="comment">// (tbz (trunc x), b) -&gt; (tbz x, b) is always safe, because the bit number</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>    <span class="comment">// on the truncated x is the same as the bit number on x.</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <span class="keywordflow">if</span> (Opc == TargetOpcode::G_ANYEXT || Opc == TargetOpcode::G_ZEXT ||</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        Opc == TargetOpcode::G_TRUNC) {</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>      <span class="keywordflow">if</span> (Opc == TargetOpcode::G_ZEXT)</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasZext</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>      <span class="comment">// Did we find something worth folding?</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>.isValid() || !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>))</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>      <span class="comment">// NextReg is worth folding. Keep looking.</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>      Reg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>;</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    }</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>    <span class="comment">// Attempt to find a suitable operation with a constant on one side.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    std::optional&lt;uint64_t&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>    <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>    <span class="keywordflow">case</span> TargetOpcode::G_XOR: {</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>) {</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>        <span class="comment">// AND commutes, check the other side for a constant.</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>        <span class="comment">// FIXME: Can we canonicalize the constant so that it&#39;s always on the</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>        <span class="comment">// same side at some point earlier?</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>        <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>);</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>      }</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>) {</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasZext</a>)</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>          <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getZExtValue();</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>          <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>      }</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    }</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>    <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>    <span class="keywordflow">case</span> TargetOpcode::G_SHL: {</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> =</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>          <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>)</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>        <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>    }</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>    }</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>    <span class="comment">// Didn&#39;t find a constant or viable register. Bail out of the loop.</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>.isValid())</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>    <span class="comment">// We found a suitable instruction with a constant. Check to see if we can</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    <span class="comment">// walk through the instruction.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>;</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestRegSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>).getSizeInBits();</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>    <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>      <span class="comment">// (tbz (and x, m), b) -&gt; (tbz x, b) when the b-th bit of m is set.</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>      <span class="keywordflow">if</span> ((*<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> &gt;&gt; Bit) &amp; 1)</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>    <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>      <span class="comment">// (tbz (shl x, c), b) -&gt; (tbz x, b-c) when b-c is positive and fits in</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>      <span class="comment">// the type of the register.</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>      <span class="keywordflow">if</span> (*<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> &lt;= Bit &amp;&amp; (Bit - *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>) &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestRegSize</a>) {</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>        Bit = Bit - *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>      }</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>    <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>      <span class="comment">// (tbz (ashr x, c), b) -&gt; (tbz x, b+c) or (tbz x, msb) if b+c is &gt; # bits</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>      <span class="comment">// in x</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>      Bit = Bit + *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>      <span class="keywordflow">if</span> (Bit &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestRegSize</a>)</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>        Bit = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestRegSize</a> - 1;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>      <span class="comment">// (tbz (lshr x, c), b) -&gt; (tbz x, b+c) when b + c is &lt; # bits in x</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>      <span class="keywordflow">if</span> ((Bit + *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>) &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestRegSize</a>) {</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>        Bit = Bit + *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>      }</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>      <span class="comment">// We can walk through a G_XOR by inverting whether we use tbz/tbnz when</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>      <span class="comment">// appropriate.</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>      <span class="comment">//</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>      <span class="comment">// e.g. If x&#39; = xor x, c, and the b-th bit is set in c then</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>      <span class="comment">//</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>      <span class="comment">// tbz x&#39;, b -&gt; tbnz x, b</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>      <span class="comment">//</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>      <span class="comment">// Because x&#39; only has the b-th bit set if x does not.</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>      <span class="keywordflow">if</span> ((*<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> &gt;&gt; Bit) &amp; 1)</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a> = !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    }</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <span class="comment">// Check if we found anything worth folding.</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>.isValid())</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>    Reg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextReg</a>;</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  }</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>}</div>
</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitTestBit(</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>, <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Bit, <span class="keywordtype">bool</span> IsNegative, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>,</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>.isValid());</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ProduceNonFlagSettingCondBr &amp;&amp;</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>         <span class="stringliteral">&quot;Cannot emit TB(N)Z with speculation tracking!&quot;</span>);</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="comment">// Attempt to optimize the test bit by walking over instructions.</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>, Bit, IsNegative, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>);</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ty.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected a scalar!&quot;</span>);</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bit &lt; 64 &amp;&amp; <span class="stringliteral">&quot;Bit is too large!&quot;</span>);</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="comment">// When the test register is a 64-bit register, we have to narrow to make</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="comment">// TBNZW work.</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseWReg</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> &lt; 32;</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NecessarySize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseWReg</a> ? 32 : 64;</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NecessarySize</a>)</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">moveScalarRegClass</a>(</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseWReg</a> ? AArch64::GPR32RegClass : AArch64::GPR64RegClass,</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>        MIB);</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[2][2] = {{AArch64::TBZX, AArch64::TBNZX},</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>                                          {AArch64::TBZW, AArch64::TBNZW}};</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseWReg</a>][IsNegative];</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestBitMI</a> =</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Bit).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>);</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestBitMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestBitMI</a>;</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>}</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptAndIntoCompareBranch(</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>,</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>.getOpcode() == TargetOpcode::G_AND &amp;&amp; <span class="stringliteral">&quot;Expected G_AND only?&quot;</span>);</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="comment">// Given something like this:</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  <span class="comment">//  %x = ...Something...</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>  <span class="comment">//  %one = G_CONSTANT i64 1</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <span class="comment">//  %zero = G_CONSTANT i64 0</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>  <span class="comment">//  %and = G_AND %x, %one</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  <span class="comment">//  %cmp = G_ICMP intpred(ne), %and, %zero</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <span class="comment">//  %cmp_trunc = G_TRUNC %cmp</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <span class="comment">//  G_BRCOND %cmp_trunc, %bb.3</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <span class="comment">// We want to try and fold the AND into the G_BRCOND and produce either a</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  <span class="comment">// TBNZ (when we have intpred(ne)) or a TBZ (when we have intpred(eq)).</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>  <span class="comment">// In this case, we&#39;d get</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>  <span class="comment">// TBNZ %x %bb.3</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  <span class="comment">// Check if the AND has a constant on its RHS which we can use as a mask.</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>  <span class="comment">// If it&#39;s a power of 2, then it&#39;s the same as checking a specific bit.</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <span class="comment">// (e.g, ANDing with 8 == ANDing with 000...100 == testing if bit 3 is set)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeBit</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>.getOperand(2).getReg(), *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>());</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeBit</a>)</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  int32_t <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeBit</a>-&gt;Value.exactLogBase2();</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">if</span> (Bit &lt; 0)</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <span class="comment">// Emit a TB(N)Z.</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TestReg</a>, Bit, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstMBB</a>, MIB);</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>}</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitCBZ(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CompareReg</a>,</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>                                                  <span class="keywordtype">bool</span> IsNegative,</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>                                                  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>,</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>                                                  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ProduceNonFlagSettingCondBr &amp;&amp; <span class="stringliteral">&quot;CBZ does not set flags!&quot;</span>);</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CompareReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() ==</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>             AArch64::GPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>         <span class="stringliteral">&quot;Expected GPRs only?&quot;</span>);</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="keyword">auto</span> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CompareReg</a>);</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ty.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected scalar only?&quot;</span>);</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Width &lt;= 64 &amp;&amp; <span class="stringliteral">&quot;Expected width to be at most 64?&quot;</span>);</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[2][2] = {{AArch64::CBZW, AArch64::CBZX},</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>                                          {AArch64::CBNZW, AArch64::CBNZX}};</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[IsNegative][<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> == 64];</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BranchMI</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CompareReg</a>}).addMBB(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>);</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BranchMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BranchMI</a>;</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>}</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectCompareBranchFedByFCmp(</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>.getOpcode() == TargetOpcode::G_FCMP);</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BRCOND);</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="comment">// Unfortunately, the mapping of LLVM FP CC&#39;s onto AArch64 CC&#39;s isn&#39;t</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  <span class="comment">// totally clean.  Some of them require two branches to implement.</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <span class="keyword">auto</span> Pred = (<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>.getOperand(1).getPredicate();</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>.getOperand(2).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FCmp</a>.getOperand(3).getReg(), MIB,</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>                Pred);</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>;</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">changeFCMPPredToAArch64CC</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(Pred), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>);</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB();</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::Bcc, {}, {}).addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>);</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>)</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::Bcc, {}, {}).addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptCompareBranchFedByICmp(</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ICmp, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ICMP);</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BRCOND);</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <span class="comment">// Attempt to optimize the G_BRCOND + G_ICMP into a TB(N)Z/CB(N)Z.</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  <span class="comment">// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  <span class="comment">// instructions will not be produced, as they are conditional branch</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="comment">// instructions that do not set flags.</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <span class="keywordflow">if</span> (!ProduceNonFlagSettingCondBr)</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB();</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="keyword">auto</span> Pred =</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>      <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>());</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS = ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS = ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span> </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>  <span class="comment">// We&#39;re allowed to emit a TB(N)Z/CB(N)Z. Try to do that.</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(RHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_AND, LHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="comment">// When we can emit a TB(N)Z, prefer that.</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="comment">//</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="comment">// Handle non-commutative condition codes first.</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  <span class="comment">// Note that we don&#39;t want to do this when we have a G_AND because it can</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="comment">// become a tst. The tst will make the test bit in the TB(N)Z redundant.</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>) {</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>    int64_t <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    <span class="comment">// When we have a greater-than comparison, we can just test if the msb is</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>    <span class="comment">// zero.</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> == -1 &amp;&amp; Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>) {</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS).getSizeInBits() - 1;</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(LHS, Bit, <span class="comment">/*IsNegative = */</span> <span class="keyword">false</span>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>, MIB);</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>    }</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>    <span class="comment">// When we have a less than comparison, we can just test if the msb is not</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>    <span class="comment">// zero.</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> == 0 &amp;&amp; Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>) {</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS).getSizeInBits() - 1;</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(LHS, Bit, <span class="comment">/*IsNegative = */</span> <span class="keyword">true</span>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>, MIB);</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>    }</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>    <span class="comment">// Inversely, if we have a signed greater-than-or-equal comparison to zero,</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    <span class="comment">// we can test if the msb is zero.</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> == 0 &amp;&amp; Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>) {</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS).getSizeInBits() - 1;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(LHS, Bit, <span class="comment">/*IsNegative = */</span> <span class="keyword">false</span>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>, MIB);</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>    }</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  }</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="comment">// Attempt to handle commutative condition codes. Right now, that&#39;s only</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="comment">// eq/ne.</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1ICmpInst.html#aaaeded5d0cab77f531b294638459aca5">ICmpInst::isEquality</a>(Pred)) {</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>) {</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>      <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RHS, LHS);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(RHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_AND, LHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>    }</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span> </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value == 0) {</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>      <span class="comment">// If there&#39;s a G_AND feeding into this branch, try to fold it away by</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>      <span class="comment">// emitting a TB(N)Z instead.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>      <span class="comment">//</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>      <span class="comment">// Note: If we have LT, then it *is* possible to fold, but it wouldn&#39;t be</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>      <span class="comment">// beneficial. When we have an AND and LT, we need a TST/ANDS, so folding</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>      <span class="comment">// would be redundant.</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a> &amp;&amp;</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptAndIntoCompareBranch</a>(</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>              *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AndInst</a>, <span class="comment">/*Invert = */</span> Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>, MIB)) {</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>      }</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>      <span class="comment">// Otherwise, try to emit a CB(N)Z instead.</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSTy</a>.isVector() &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSTy</a>.getSizeInBits() &lt;= 64) {</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCBZ</a>(LHS, <span class="comment">/*IsNegative = */</span> Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>, MIB);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>      }</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>    }</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  }</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>}</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectCompareBranchFedByICmp(</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ICmp, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ICMP);</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BRCOND);</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptCompareBranchFedByICmp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ICmp, MIB))</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  <span class="comment">// Couldn&#39;t optimize. Emit a compare + a Bcc.</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB();</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a> = ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitIntegerCompare</a>(ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2), ICmp.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a>, MIB);</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>      <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a>.getPredicate()));</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::Bcc, {}, {}).addImm(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DestMBB</a>);</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>}</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectCompareBranch(</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(CondReg);</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>  <span class="comment">// Try to select the G_BRCOND using whatever is feeding the condition if</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  <span class="comment">// possible.</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMIOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMIOpc</a> == TargetOpcode::G_FCMP)</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranchFedByFCmp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMI</a>, MIB);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMIOpc</a> == TargetOpcode::G_ICMP)</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranchFedByICmp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCMI</a>, MIB);</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  <span class="comment">// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  <span class="comment">// instructions will not be produced, as they are conditional branch</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  <span class="comment">// instructions that do not set flags.</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="keywordflow">if</span> (ProduceNonFlagSettingCondBr) {</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTestBit</a>(CondReg, <span class="comment">/*Bit = */</span> 0, <span class="comment">/*IsNegative = */</span> <span class="keyword">true</span>,</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>                <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB(), MIB);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  }</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <span class="comment">// Can&#39;t emit TB(N)Z/CB(N)Z. Emit a tst + bcc instead.</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a> =</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ANDSWri, {<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32)}, {CondReg}).addImm(1);</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <span class="keyword">auto</span> Bcc = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::Bcc)</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>)</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB());</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Bcc, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>}</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"></span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">/// Returns the element immediate value of a vector shift operand if found.</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">/// This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR.</span></div>
<div class="foldopen" id="foldopen01785" data-start="{" data-end="}">
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a513ea914cd36aae44b9f09ebdfafbae6"> 1785</a></span><span class="comment"></span><span class="keyword">static</span> std::optional&lt;int64_t&gt; <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a513ea914cd36aae44b9f09ebdfafbae6">getVectorShiftImm</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>                                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg).isVector() &amp;&amp; <span class="stringliteral">&quot;Expected a *vector* shift operand&quot;</span>);</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Reg);</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#afbd23de302bae474849243a215cb910c">getAArch64VectorSplatScalar</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>}</div>
</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"></span> </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">/// Matches and returns the shift immediate value for a SHL instruction given</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">/// a shift operand.</span></div>
<div class="foldopen" id="foldopen01794" data-start="{" data-end="}">
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#afd426d485b9c084cfeb540c87018b219"> 1794</a></span><span class="comment"></span><span class="keyword">static</span> std::optional&lt;int64_t&gt; <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afd426d485b9c084cfeb540c87018b219">getVectorSHLImm</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>                                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  std::optional&lt;int64_t&gt; ShiftImm = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a513ea914cd36aae44b9f09ebdfafbae6">getVectorShiftImm</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <span class="keywordflow">if</span> (!ShiftImm)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  <span class="comment">// Check the immediate is in range for a SHL.</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  int64_t Imm = *ShiftImm;</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  <span class="keywordflow">if</span> (Imm &lt; 0)</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  <span class="keywordflow">switch</span> (SrcTy.getElementType().getSizeInBits()) {</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled element type for vector shift&quot;</span>);</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>    <span class="keywordflow">if</span> (Imm &gt; 7)</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>    <span class="keywordflow">if</span> (Imm &gt; 15)</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>    <span class="keywordflow">if</span> (Imm &gt; 31)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <span class="keywordflow">if</span> (Imm &gt; 63)</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  }</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  <span class="keywordflow">return</span> Imm;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>}</div>
</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorSHL(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SHL);</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <span class="keywordflow">if</span> (!Ty.isVector())</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <span class="comment">// Check if we have a vector of constants on RHS that we can select as the</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  <span class="comment">// immediate form.</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  std::optional&lt;int64_t&gt; ImmVal = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#afd426d485b9c084cfeb540c87018b219">getVectorSHLImm</a>(Ty, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span> </div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 64)) {</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>    Opc = ImmVal ? AArch64::SHLv2i64_shift : AArch64::USHLv2i64;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 32)) {</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>    Opc = ImmVal ? AArch64::SHLv4i32_shift : AArch64::USHLv4i32;</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 32)) {</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>    Opc = ImmVal ? AArch64::SHLv2i32_shift : AArch64::USHLv2i32;</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 16)) {</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>    Opc = ImmVal ? AArch64::SHLv4i16_shift : AArch64::USHLv4i16;</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 16)) {</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>    Opc = ImmVal ? AArch64::SHLv8i16_shift : AArch64::USHLv8i16;</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, 8)) {</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>    Opc = ImmVal ? AArch64::SHLv16i8_shift : AArch64::USHLv16i8;</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 8)) {</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    Opc = ImmVal ? AArch64::SHLv8i8_shift : AArch64::USHLv8i8;</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled G_SHL type&quot;</span>);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  }</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <span class="keyword">auto</span> Shl = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {DstReg}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>});</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>  <span class="keywordflow">if</span> (ImmVal)</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    Shl.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*ImmVal);</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    Shl.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>);</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Shl, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>}</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorAshrLshr(</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_ASHR ||</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>         <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_LSHR);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  <span class="keywordflow">if</span> (!Ty.isVector())</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span> </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_ASHR;</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span> </div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  <span class="comment">// We expect the immediate case to be lowered in the PostLegalCombiner to</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>  <span class="comment">// AArch64ISD::VASHR or AArch64ISD::VLSHR equivalents.</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span> </div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>  <span class="comment">// There is not a shift right register instruction, but the shift left</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>  <span class="comment">// register instruction takes a signed value, where negative numbers specify a</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>  <span class="comment">// right shift.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span> </div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = 0;</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>      getRegClassForTypeOnBank(Ty, RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::FPRRegBankID));</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 64)) {</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv2i64 : AArch64::USHLv2i64;</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv2i64;</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 32)) {</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv4i32 : AArch64::USHLv4i32;</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv4i32;</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 32)) {</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv2i32 : AArch64::USHLv2i32;</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv2i32;</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 16)) {</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv4i16 : AArch64::USHLv4i16;</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv4i16;</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 16)) {</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv8i16 : AArch64::USHLv8i16;</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv8i16;</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, 8)) {</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv16i8 : AArch64::USHLv16i8;</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv16i8;</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 8)) {</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>    Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsASHR</a> ? AArch64::SSHLv8i8 : AArch64::USHLv8i8;</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a> = AArch64::NEGv8i8;</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled G_ASHR type&quot;</span>);</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>  }</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>  <span class="keyword">auto</span> Neg = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegOpc</a>, {RC}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>});</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Neg, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SShl</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {DstReg}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, Neg});</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SShl</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>}</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVaStartAAPCS(</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>}</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span> </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVaStartDarwin(</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  <a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ListReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgsAddrReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  <span class="keyword">auto</span> MIB =</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADDXri))</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgsAddrReg</a>)</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">getVarArgsStackIndex</a>())</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span> </div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  MIB = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::STRXui))</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgsAddrReg</a>)</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ListReg</a>)</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.memoperands_begin());</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="keywordtype">void</span> AArch64InstructionSelector::materializeLargeCMVal(</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *V, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a>) {</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVZXi, {&amp;AArch64::GPR64RegClass}, {});</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>-&gt;addOperand(MF, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1));</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>-&gt;getOperand(1).setTargetFlags(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> |</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>                                     <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>-&gt;addOperand(MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildMovK</a> = [&amp;](<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> Flags, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ForceDstReg</a>) {</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ForceDstReg</a></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>                          ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ForceDstReg</a></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>                          : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovI</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVKXi).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(DstReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SrcReg);</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>    <span class="keywordflow">if</span> (<span class="keyword">auto</span> *GV = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">dyn_cast&lt;GlobalValue&gt;</a>(V)) {</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovI</a>-&gt;addOperand(MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ace112d8a86396bd55e99738cd41005b6">MachineOperand::CreateGA</a>(</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>                               GV, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>-&gt;getOperand(1).getOffset(), Flags));</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovI</a>-&gt;addOperand(</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>          MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad3ad3b0e833c44eb432854df8e3bff6a">MachineOperand::CreateBA</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cast&lt;BlockAddress&gt;</a>(V),</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>                                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>-&gt;getOperand(1).getOffset(), Flags));</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>    }</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovI</a>-&gt;addOperand(MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>    <span class="keywordflow">return</span> DstReg;</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>  };</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildMovK</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovZ</a>.getReg(0),</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>                              <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>, 16, 0);</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  DstReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildMovK</a>(DstReg, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>, 32, 0);</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildMovK</a>(DstReg, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">AArch64II::MO_G3</a>, 48, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>}</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span> </div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="keywordtype">bool</span> AArch64InstructionSelector::preISelLower(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode()) {</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  <span class="keywordflow">case</span> TargetOpcode::G_STORE: {</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>    <span class="keywordtype">bool</span> Changed = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">contractCrossBankCopyIntoStore</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>()).isPointer()) {</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>      <span class="comment">// Allow matching with imported patterns for stores of pointers. Unlike</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>      <span class="comment">// G_LOAD/G_PTR_ADD, we may not have selected all users. So, emit a copy</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>      <span class="comment">// and constrain.</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64), <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>);</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>.getReg(0);</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>      <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a>);</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a>, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>      Changed = <span class="keyword">true</span>;</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    }</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>    <span class="keywordflow">return</span> Changed;</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>  }</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">convertPtrAddToAdd</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD: {</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>    <span class="comment">// For scalar loads of pointers, we try to convert the dest type from p0</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>    <span class="comment">// to s64 so that our imported patterns can match. Like with the G_PTR_ADD</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>    <span class="comment">// conversion, this should be ok because all users should have been</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>    <span class="comment">// selected already, so the type doesn&#39;t matter for them.</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isPointer())</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(DstReg, <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64));</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  }</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <span class="keywordflow">case</span> AArch64::G_DUP: {</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    <span class="comment">// Convert the type from p0 to s64 to help selection.</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getElementType().isPointer())</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(),</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.changeElementType(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64)));</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a>.getReg(0), &amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSrc</a>.getReg(0));</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  }</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP: {</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    <span class="comment">// If both source and destination regbanks are FPR, then convert the opcode</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    <span class="comment">// to G_SITOF so that the importer can select it to an fpr variant.</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>    <span class="comment">// Otherwise, it ends up matching an fpr/gpr variant and adding a cross-bank</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>    <span class="comment">// copy.</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    <span class="keywordflow">if</span> (SrcTy.isVector() || SrcTy.getSizeInBits() != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits())</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SITOFP)</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::G_SITOF));</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::G_UITOF));</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    }</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  }</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>  }</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>}</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment"></span> </div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment">/// This lowering tries to look for G_PTR_ADD instructions and then converts</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">/// them to a standard G_ADD with a COPY on the source.</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">///</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">/// The motivation behind this is to expose the add semantics to the imported</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">/// tablegen patterns. We shouldn&#39;t need to check for uses being loads/stores,</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">/// because the selector works bottom up, uses before defs. By the time we</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">/// end up trying to select a G_PTR_ADD, we should have already attempted to</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment">/// fold this into addressing modes and were therefore unsuccessful.</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"></span><span class="keywordtype">bool</span> AArch64InstructionSelector::convertPtrAddToAdd(</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_PTR_ADD &amp;&amp; <span class="stringliteral">&quot;Expected G_PTR_ADD&quot;</span>);</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddOp1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>  <span class="keywordflow">if</span> (PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">getAddressSpace</a>() != 0)</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastPtrTy</a> =</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>      PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>() ? <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 64) : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>::scalar(64);</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>  <span class="keyword">auto</span> PtrToInt = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">buildPtrToInt</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastPtrTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddOp1Reg</a>);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>  <span class="comment">// Set regbanks on the registers.</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>  <span class="keywordflow">if</span> (PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>())</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(PtrToInt.getReg(0), RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::FPRRegBankID));</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(PtrToInt.getReg(0), RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::GPRRegBankID));</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span> </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>  <span class="comment">// Now turn the %dst(p0) = G_PTR_ADD %base, off into:</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>  <span class="comment">// %dst(intty) = G_ADD %intbase, off</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::G_ADD));</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CastPtrTy</a>);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setReg(PtrToInt.getReg(0));</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  <span class="keywordflow">if</span> (!select(*PtrToInt)) {</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to select G_PTRTOINT in convertPtrAddToAdd&quot;</span>);</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>  }</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>  <span class="comment">// Also take the opportunity here to try to do some optimization.</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>  <span class="comment">// Try to convert this into a G_SUB if the offset is a 0-x negate idiom.</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegatedReg</a>;</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a6240a74849b1362e57acbef94436005d">m_Neg</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegatedReg</a>))))</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegatedReg</a>);</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::G_SUB));</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>}</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="keywordtype">bool</span> AArch64InstructionSelector::earlySelectSHL(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>                                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <span class="comment">// We try to match the immediate variant of LSL, which is actually an alias</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  <span class="comment">// for a special case of UBFM. Otherwise, we fall back to the imported</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <span class="comment">// selector which will match the register variant.</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SHL &amp;&amp; <span class="stringliteral">&quot;unexpected op&quot;</span>);</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;MO = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2);</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">getIConstantVRegVal</a>(MO.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>)</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span> </div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector())</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>  <span class="keywordtype">bool</span> Is64Bit = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 64;</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm1Fn</a> = Is64Bit ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftA_64</a>(MO) : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftA_32</a>(MO);</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm2Fn</a> = Is64Bit ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftB_64</a>(MO) : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftB_32</a>(MO);</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm1Fn</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm2Fn</a>)</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a> =</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Is64Bit ? AArch64::UBFMXri : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UBFMWri</a>,</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>                     {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()}, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg()});</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFn</a> : *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm1Fn</a>)</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFn</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>);</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFn</a> : *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imm2Fn</a>)</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFn</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>);</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>}</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="keywordtype">bool</span> AArch64InstructionSelector::contractCrossBankCopyIntoStore(</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_STORE &amp;&amp; <span class="stringliteral">&quot;Expected G_STORE&quot;</span>);</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <span class="comment">// If we&#39;re storing a scalar, it doesn&#39;t matter what register bank that</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>  <span class="comment">// scalar is on. All that matters is the size.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  <span class="comment">// So, if we see something like this (with a 32-bit scalar as an example):</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>  <span class="comment">// %x:gpr(s32) = ... something ...</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>  <span class="comment">// %y:fpr(s32) = COPY %x:gpr(s32)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>  <span class="comment">// G_STORE %y:fpr(s32)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>  <span class="comment">// We can fix this up into something like this:</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>  <span class="comment">// G_STORE %x:gpr(s32)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>  <span class="comment">// And then continue the selection process normally.</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstReg</a> = <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstReg</a>.isValid())</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstReg</a>);</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreSrcReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreSrcTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreSrcReg</a>);</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>  <span class="comment">// If we get something strange like a physical register, then we shouldn&#39;t</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>  <span class="comment">// go any further.</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstTy</a>.isValid())</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span> </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>  <span class="comment">// Are the source and dst types the same size?</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstTy</a>.getSizeInBits() != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreSrcTy</a>.getSizeInBits())</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span> </div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>  <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StoreSrcReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) ==</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span> </div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  <span class="comment">// We have a cross-bank copy, which is entering a store. Let&#39;s fold it.</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstReg</a>);</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>}</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="keywordtype">bool</span> AArch64InstructionSelector::earlySelect(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a basic block!&quot;</span>);</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent()-&gt;getParent() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a function!&quot;</span>);</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode()) {</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>  <span class="keywordflow">case</span> AArch64::G_DUP: {</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>    <span class="comment">// Before selecting a DUP instruction, check if it is better selected as a</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>    <span class="comment">// MOV or load from a constant pool.</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>)</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>    <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>    <span class="keyword">auto</span> *CV = <a class="code hl_function" href="classllvm_1_1ConstantDataVector.html#a44124e702dc442346bd6202bb03e593b">ConstantDataVector::getSplat</a>(</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getNumElements(),</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>        <a class="code hl_function" href="classllvm_1_1ConstantInt.html#a969709dd49c28865a482d8b870f87c46">ConstantInt::get</a>(Type::getIntNTy(Ctx, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src).getSizeInBits()),</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value));</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitConstantVector</a>(Dst, CV, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  }</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <span class="comment">// Check for i64 sext(i32 vector_extract) prior to tablegen to select SMOV</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>    <span class="comment">// over a normal extend.</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectUSMovFromExtend</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <span class="keywordflow">case</span> TargetOpcode::G_BR:</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">earlySelectSHL</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>    <span class="keywordtype">bool</span> IsZero = <span class="keyword">false</span>;</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).isCImm())</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>      IsZero = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getCImm()-&gt;getZExtValue() == 0;</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).isImm())</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>      IsZero = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm() == 0;</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    <span class="keywordflow">if</span> (!IsZero)</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>    <span class="keywordflow">if</span> (Ty.getSizeInBits() == 64) {</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).ChangeToRegister(AArch64::XZR, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty.getSizeInBits() == 32) {</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).ChangeToRegister(AArch64::WZR, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, AArch64::GPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span> </div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  }</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>  <span class="keywordflow">case</span> TargetOpcode::G_ADD: {</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>    <span class="comment">// Check if this is being fed by a G_ICMP on either side.</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>    <span class="comment">// (cmp pred, x, y) + z</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>    <span class="comment">// In the above case, when the cmp is true, we increment z by 1. So, we can</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>    <span class="comment">// fold the add into the cset for the cmp by using cinc.</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>    <span class="comment">//</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    <span class="comment">// FIXME: This would probably be a lot nicer in PostLegalizerLowering.</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddDst</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddLHS</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddRHS</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>    <span class="comment">// Only handle scalars.</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddLHS</a>);</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>    <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    <span class="comment">// Since G_ICMP is modeled as ADDS/SUBS/ANDS, we can handle 32 bits or 64</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>    <span class="comment">// bits.</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64)</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchCmp</a> = [&amp;](<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt; <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * {</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(Reg))</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>      <span class="comment">// If the LHS of the add is 32 bits, then we want to fold a 32-bit</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>      <span class="comment">// compare.</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32)</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_ICMP, Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>      <span class="comment">// We model scalar compares using 32-bit destinations right now.</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>      <span class="comment">// If it&#39;s a 64-bit compare, it&#39;ll have 64-bit sources.</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ZExt;</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>                    <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">m_GZExt</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(ZExt))))))</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>      <span class="keyword">auto</span> *<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_ICMP, ZExt, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>      <span class="keywordflow">if</span> (!Cmp ||</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(2).getReg()).getSizeInBits() != 64)</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>;</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>    };</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>    <span class="comment">// Try to match</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>    <span class="comment">// z + (cmp pred, x, y)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchCmp</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddRHS</a>);</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>    <span class="keywordflow">if</span> (!Cmp) {</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>      <span class="comment">// (cmp pred, x, y) + z</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>      <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddLHS</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddRHS</a>);</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchCmp</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddRHS</a>);</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>      <span class="keywordflow">if</span> (!Cmp)</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>    }</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>    <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a>.getPredicate());</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC</a> =</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>        <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(<a class="code hl_function" href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">CmpInst::getInversePredicate</a>(Pred));</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab24db762f0912a99f1e4d9e44eaeaa44">setInstrAndDebugLoc</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitIntegerCompare</a>(<span class="comment">/*LHS=*/</span><a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(2),</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>                       <span class="comment">/*RHS=*/</span><a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(3), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredOp</a>, MIB);</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddDst</a>, <span class="comment">/*Src =*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddLHS</a>, <span class="comment">/*Src2=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddLHS</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC</a>, MIB);</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  }</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR: {</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <span class="comment">// Look for operations that take the lower `Width=Size-ShiftImm` bits of</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>    <span class="comment">// `ShiftSrc` and insert them into the upper `Width` bits of `MaskSrc` via</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>    <span class="comment">// shifting and masking that we can replace with a BFI (encoded as a BFM).</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>    <span class="keywordflow">if</span> (!Ty.isScalar())</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span> </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64)</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span> </div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc</a>;</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>    int64_t ShiftImm;</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskSrc</a>;</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskImm</a>;</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>            Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>            <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a61adc0538bc40b2709040c5284c5c719">m_GOr</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">m_GShl</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(ShiftImm))),</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>                  <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskSrc</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskImm</a>))))))</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span> </div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>    <span class="keywordflow">if</span> (ShiftImm &gt; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> || ((1ULL &lt;&lt; ShiftImm) - 1ULL) != <a class="code hl_class" href="classuint64__t.html">uint64_t</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskImm</a>))</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immr</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> - ShiftImm;</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imms</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> - ShiftImm - 1;</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AArch64::BFMWri : AArch64::BFMXri;</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(Opc, {Dst}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskSrc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Imms</a>}, MIB);</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>  }</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  <span class="keywordflow">case</span> TargetOpcode::G_FENCE: {</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm() == 0)</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MIMetadata.html">MIMetadata</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::MEMBARRIER));</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MIMetadata.html">MIMetadata</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::DMB))</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getImm() == 4 ? 0x9 : 0xb);</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  }</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  }</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>}</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span> </div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="keywordtype">bool</span> AArch64InstructionSelector::select(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a basic block!&quot;</span>);</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent()-&gt;getParent() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a function!&quot;</span>);</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget = &amp;MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  <span class="keywordflow">if</span> (Subtarget-&gt;requiresStrictAlign()) {</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>    <span class="comment">// We don&#39;t support this feature yet.</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64 GISel does not support strict-align yet\n&quot;</span>);</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>  }</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span> </div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab24db762f0912a99f1e4d9e44eaeaa44">setInstrAndDebugLoc</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode();</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <span class="comment">// G_PHI requires same handling as PHI</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isPreISelOpcode() || Opcode == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>    <span class="comment">// Certain non-generic instructions also need some special handling.</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span> </div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>    <span class="keywordflow">if</span> (Opcode ==  TargetOpcode::LOAD_STACK_GUARD)</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::PHI || Opcode == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> =</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span> </div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>        = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>) {</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>.isValid()) {</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>        }</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a> = getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>) {</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>        }</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>      }</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span> </div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::PHI));</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span> </div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>    }</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span> </div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isCopy())</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isDebugInstr())</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ab328c242b91fe2bc4d6d0797761fdea1">selectDebugInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RBI);</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span> </div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  }</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span> </div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands() != <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumExplicitOperands()) {</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic instruction has unexpected implicit operands\n&quot;</span>);</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>  }</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span> </div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>  <span class="comment">// Try to do some lowering before we start instruction selecting. These</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>  <span class="comment">// lowerings are purely transformations on the input G_MIR and so selection</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>  <span class="comment">// must continue after any modification of the instruction.</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">preISelLower</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>    Opcode = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(); <span class="comment">// The opcode may have been modified, refresh it.</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>  }</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span> </div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>  <span class="comment">// There may be patterns where the importer can&#39;t deal with them optimally,</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>  <span class="comment">// but does select it to a suboptimal sequence so our custom C++ selection</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  <span class="comment">// code later never has a chance to work on it. Therefore, we have an early</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>  <span class="comment">// selection attempt here to give priority to certain selection routines</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="comment">// over the imported ones.</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">earlySelect</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>  <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *CoverageInfo))</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span> </div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty =</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).isReg() ? <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()) : <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>{};</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  <span class="keywordflow">case</span> TargetOpcode::G_SBFX:</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>  <span class="keywordflow">case</span> TargetOpcode::G_UBFX: {</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[2][2] = {</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>        {AArch64::UBFMWri, AArch64::UBFMXri},</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>        {AArch64::SBFMWri, AArch64::SBFMXri}};</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>    <span class="keywordtype">bool</span> IsSigned = Opcode == TargetOpcode::G_SBFX;</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[IsSigned][<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64];</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst1</a> =</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>        <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst1</a> &amp;&amp; <span class="stringliteral">&quot;Should have gotten a constant for src 1?&quot;</span>);</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst2</a> =</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>        <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst2</a> &amp;&amp; <span class="stringliteral">&quot;Should have gotten a constant for src 2?&quot;</span>);</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>    <span class="keyword">auto</span> LSB = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst1</a>-&gt;Value.getZExtValue();</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>    <span class="keyword">auto</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cst2</a>-&gt;Value.getZExtValue();</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BitfieldInst</a> =</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0)}, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1)})</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>            .addImm(LSB)</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(LSB + Width - 1);</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BitfieldInst</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>  }</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND:</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectCompareBranch</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span> </div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRINDIRECT: {</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::BR));</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>  }</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRJT:</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectBrJT</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>  <span class="keywordflow">case</span> AArch64::G_ADD_LOW: {</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>    <span class="comment">// This op may have been separated from it&#39;s ADRP companion by the localizer</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>    <span class="comment">// or some other code motion pass. Given that many CPUs will try to</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>    <span class="comment">// macro fuse these operations anyway, select this into a MOVaddr pseudo</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>    <span class="comment">// which will later be expanded into an ADRP+ADD pair after scheduling.</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMI</a>-&gt;getOpcode() != AArch64::ADRP) {</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADDXri));</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>    }</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>           <span class="stringliteral">&quot;Expected small code model&quot;</span>);</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>    <span class="keyword">auto</span> Op1 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseMI</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>    <span class="keyword">auto</span> Op2 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2);</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovAddr</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVaddr, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0)}, {})</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>                       .addGlobalAddress(Op1.getGlobal(), Op1.getOffset(),</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>                                         Op1.getTargetFlags())</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a9117be19af857a7bdcee7bdf0279024c">addGlobalAddress</a>(Op2.getGlobal(), Op2.getOffset(),</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>                                         Op2.getTargetFlags());</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovAddr</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>  }</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <span class="keywordflow">case</span> TargetOpcode::G_BSWAP: {</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>    <span class="comment">// Handle vector types for G_BSWAP directly.</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>    <span class="comment">// We should only get vector types here; everything else is handled by the</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>    <span class="comment">// importer right now.</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() &gt; 128) {</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Dst type for G_BSWAP currently unsupported.\n&quot;</span>);</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>    }</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span> </div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>    <span class="comment">// Only handle 4 and 2 element vectors for now.</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>    <span class="comment">// TODO: 16-bit elements.</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getNumElements();</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> != 4 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> != 2) {</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported number of elements for G_BSWAP.\n&quot;</span>);</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>    }</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span> </div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>    <span class="comment">// Choose the correct opcode for the supported types. Right now, that&#39;s</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>    <span class="comment">// v2s32, v4s32, and v2s64.</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>    <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>    <span class="keywordtype">unsigned</span> EltSize = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getElementType().getSizeInBits();</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>    <span class="keywordflow">if</span> (EltSize == 32)</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>      Opc = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getNumElements() == 2) ? AArch64::REV32v8i8</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>                                          : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">REV32v16i8</a>;</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64)</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>      Opc = AArch64::REV64v16i8;</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>    <span class="comment">// We should always get something by the time we get here...</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc != 0 &amp;&amp; <span class="stringliteral">&quot;Didn&#39;t get an opcode for G_BSWAP?&quot;</span>);</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>  }</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span> </div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isFP</a> = Opcode == TargetOpcode::G_FCONSTANT;</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span> </div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s8</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(8);</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s16</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16);</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s32</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s64</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64);</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s128</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(128);</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">p0</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64);</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>.getSizeInBits();</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span> </div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>    <span class="comment">// FIXME: Redundant check, but even less readable when factored out.</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isFP</a>) {</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>      <span class="keywordflow">if</span> (Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s16</a> &amp;&amp; Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s32</a> &amp;&amp; Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s64</a> &amp;&amp; Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s128</a>) {</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize FP &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>                          &lt;&lt; <span class="stringliteral">&quot; constant, expected: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s16</a> &lt;&lt; <span class="stringliteral">&quot; or &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s32</a></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>                          &lt;&lt; <span class="stringliteral">&quot; or &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s64</a> &lt;&lt; <span class="stringliteral">&quot; or &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s128</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>      }</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span> </div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() != AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize FP &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>                          &lt;&lt; <span class="stringliteral">&quot; constant on bank: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>                          &lt;&lt; <span class="stringliteral">&quot;, expected: FPR\n&quot;</span>);</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>      }</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span> </div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>      <span class="comment">// The case when we have 0.0 is covered by tablegen. Reject it here so we</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>      <span class="comment">// can be sure tablegen works correctly and isn&#39;t rescued by this code.</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>      <span class="comment">// 0.0 is not covered by tablegen for FP128. So we will handle this</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>      <span class="comment">// scenario in the code here.</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a> != 128 &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getFPImm()-&gt;isExactlyValue(0.0))</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>      <span class="comment">// s32 and s64 are covered by tablegen.</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>      <span class="keywordflow">if</span> (Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">p0</a> &amp;&amp; Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s8</a> &amp;&amp; Ty != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s16</a>) {</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize integer &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>                          &lt;&lt; <span class="stringliteral">&quot; constant, expected: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s32</a> &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">s64</a></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>                          &lt;&lt; <span class="stringliteral">&quot;, or &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">p0</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>      }</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span> </div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() != AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize integer &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>                          &lt;&lt; <span class="stringliteral">&quot; constant on bank: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>                          &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>      }</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>    }</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isFP</a>) {</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;FPRRC = *getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>      <span class="comment">// For 16, 64, and 128b values, emit a constant pool load.</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>      <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a>) {</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected destination size for G_FCONSTANT?&quot;</span>);</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>      <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>        <span class="comment">// For s32, use a cp load if we have optsize/minsize.</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>        <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">shouldOptForSize</a>(&amp;MF))</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>        [[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">fallthrough</a>]];</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>      <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>      <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>      <span class="keywordflow">case</span> 128: {</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>        <span class="keyword">auto</span> *FPImm = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getFPImm();</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>        <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLoadFromConstantPool</a>(FPImm, MIB);</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>) {</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to load double constant pool entry\n&quot;</span>);</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>        }</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>()});</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>        <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, FPRRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>      }</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>      }</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span> </div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>      <span class="comment">// Either emit a FMOV, or emit a copy to emit a normal mov.</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a> == 32 &amp;&amp;</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>             <span class="stringliteral">&quot;Expected constant pool loads for all sizes other than 32!&quot;</span>);</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefGPRReg</a> =</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>      RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefGPRReg</a>);</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">setInsertPt</a>(MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>(), std::next(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIterator()));</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefGPRReg</a>});</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, FPRRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_FCONSTANT def operand\n&quot;</span>);</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>      }</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span> </div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>      <span class="comment">// FIXME: Is going through int64_t always correct?</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>      ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>          ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">getValueAPF</a>().<a class="code hl_function" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>().<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).isCImm()) {</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Val = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).ChangeToImmediate(Val);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).isImm()) {</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>      <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Val = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).ChangeToImmediate(Val);</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>    }</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovOpc =</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a> == 64 ? AArch64::MOVi64imm : AArch64::MOVi32imm;</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(MovOpc));</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>  }</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT: {</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>    (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>;</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span> </div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>    <span class="keywordflow">if</span> (SrcTy.getSizeInBits() &gt; 64) {</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>      <span class="comment">// This should be an extract of an s128, which is like a vector extract.</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>      <span class="keywordflow">if</span> (SrcTy.getSizeInBits() != 128)</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>      <span class="comment">// Only support extracting 64 bits from an s128 at the moment.</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 64)</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>      <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>      <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> % 64 != 0)</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span> </div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>      <span class="comment">// Check we have the right regbank always.</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>.getID() == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>.getID() &amp;&amp; <span class="stringliteral">&quot;Wrong extract regbank!&quot;</span>);</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>.getID() == AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a> =</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>            MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {})</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>                .addUse(SrcReg, 0,</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>                        <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 0 ? AArch64::sube64 : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">subo64</a>);</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>        <a class="code hl_function" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(MF, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, RBI, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>,</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>                                 AArch64::GPR64RegClass, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>-&gt;getOperand(0));</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>      }</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>      <span class="comment">// Emit the same code as a vector extract.</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>      <span class="comment">// Offset must be a multiple of 64.</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> / 64;</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitExtractVectorElt</a>(</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>          DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64), SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>, MIB);</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>      <span class="keywordflow">if</span> (!Extract)</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>    }</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 64 ? AArch64::UBFMXri : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UBFMWri</a>));</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm() +</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>                                      Ty.getSizeInBits() - 1);</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span> </div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt; 64) {</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 32 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 16 &amp;&amp;</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>             <span class="stringliteral">&quot;unexpected G_EXTRACT types&quot;</span>);</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>    }</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span> </div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>    DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64));</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">setInsertPt</a>(MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>(), std::next(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIterator()));</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>()}, {})</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>        .addReg(DstReg, 0, AArch64::sub_32);</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(),</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>                                 AArch64::GPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).setReg(DstReg);</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span> </div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  }</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span> </div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT: {</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>    <span class="comment">// Larger inserts are vectors, same-size ones should be something else by</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>    <span class="comment">// now (split up or turned into COPYs).</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>    <span class="keywordflow">if</span> (Ty.getSizeInBits() &gt; 64 || SrcTy.getSizeInBits() &gt; 32)</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64 ? AArch64::BFMXri : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFMWri</a>));</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>    <span class="keywordtype">unsigned</span> LSB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg()).getSizeInBits();</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).setImm((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> - LSB) % <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Width - 1);</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span> </div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt; 64) {</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 32 &amp;&amp; SrcTy.getSizeInBits() == 16 &amp;&amp;</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>             <span class="stringliteral">&quot;unexpected G_INSERT types&quot;</span>);</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>    }</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span> </div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64));</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>    <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::SUBREG_TO_REG))</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(SrcReg)</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg())</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(),</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>                                 AArch64::GPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).setReg(SrcReg);</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  }</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX: {</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <span class="comment">// allocas and G_FRAME_INDEX are only supported in addrspace(0).</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>    <span class="keywordflow">if</span> (Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64)) {</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_FRAME_INDEX pointer has type: &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>    }</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADDXri));</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span> </div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>    <span class="comment">// MOs for a #0 shifted immediate.</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span> </div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  }</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span> </div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>    <span class="keyword">auto</span> GV = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getGlobal();</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>    <span class="keywordflow">if</span> (GV-&gt;isThreadLocal())</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectTLSGlobalValue</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> = STI.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">ClassifyGlobalReference</a>(GV, <a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>);</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) {</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::LOADgot));</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setTargetFlags(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a>);</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>      <span class="comment">// Materialize the global using movz/movk instructions.</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">materializeLargeCMVal</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, GV, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a>);</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADR));</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setTargetFlags(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a>);</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddr));</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setTargetFlags(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>      MIB.addGlobalAddress(GV, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getOffset(),</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>    }</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  }</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>  <span class="keywordflow">case</span> TargetOpcode::G_STORE: {</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>    <a class="code hl_class" href="classllvm_1_1GLoadStore.html">GLoadStore</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cast&lt;GLoadStore&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsZExtLoad</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_ZEXTLOAD;</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getPointerReg());</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>    <span class="keywordflow">if</span> (PtrTy != <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64)) {</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Load/Store pointer has type: &quot;</span> &lt;&lt; PtrTy</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>    }</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span> </div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBytes</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMemSize();</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBits</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMemSizeInBits();</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>    <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Order = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMMO().getSuccessOrdering();</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span> </div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>    <span class="comment">// Need special instructions for atomics that affect ordering.</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>    <span class="keywordflow">if</span> (Order != AtomicOrdering::NotAtomic &amp;&amp;</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>        Order != AtomicOrdering::Unordered &amp;&amp;</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>        Order != AtomicOrdering::Monotonic) {</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GZExtLoad&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>));</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBytes</a> &gt; 64)</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GLoad&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>)) {</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LDAPROpcodes</a>[] = {</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>            AArch64::LDAPRB, AArch64::LDAPRH, AArch64::LDAPRW, AArch64::LDAPRX};</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LDAROpcodes</a>[] = {</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>            AArch64::LDARB, AArch64::LDARH, AArch64::LDARW, AArch64::LDARX};</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> Opcodes =</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>            STI.hasRCPC() &amp;&amp; Order != AtomicOrdering::SequentiallyConsistent</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>                ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LDAPROpcodes</a></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>                : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LDAROpcodes</a>;</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opcodes[<a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBytes</a>)]));</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> Opcodes[] = {AArch64::STLRB, AArch64::STLRH,</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>                                               AArch64::STLRW, AArch64::STLRX};</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getReg(0);</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(ValReg).getSizeInBits() == 64 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBits</a> != 64) {</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>          <span class="comment">// Emit a subreg copy of 32 bits.</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVal</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVal</a>}, {})</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>              .addReg(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), 0, AArch64::sub_32);</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>          <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVal</a>);</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>        }</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opcodes[<a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBytes</a>)]));</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>      }</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>    }</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span> </div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getPointerReg();</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>    <span class="comment">// Check that the pointer register is valid.</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrRB</a>.getID() == AArch64::GPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>           <span class="stringliteral">&quot;Load/Store pointer operand isn&#39;t a GPR&quot;</span>);</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>).isPointer() &amp;&amp;</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>           <span class="stringliteral">&quot;Load/Store pointer operand isn&#39;t a pointer&quot;</span>);</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getReg(0);</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ValTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(ValReg);</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(ValReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span> </div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>    <span class="comment">// The code below doesn&#39;t support truncating stores, so we need to split it</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>    <span class="comment">// again.</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GStore&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>) &amp;&amp; ValTy.getSizeInBits() &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBits</a>) {</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>      <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> MemTy = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMMO().getMemoryType();</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>      <span class="keyword">auto</span> *RC = getRegClassForTypeOnBank(MemTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span> </div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>      <span class="comment">// Generate a subreg copy.</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {MemTy}, {})</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>                      .addReg(ValReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>                      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Copy, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getOperand(0).setReg(Copy);</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GLoad&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>) &amp;&amp; ValTy.getSizeInBits() &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBits</a>) {</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>      <span class="comment">// If this is an any-extending load from the FPR bank, split it into a regular</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>      <span class="comment">// load + extend.</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>        <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>        <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> MemTy = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMMO().getMemoryType();</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>        <span class="keyword">auto</span> *RC = getRegClassForTypeOnBank(MemTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>        <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldDst</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getReg(0);</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDst</a> =</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getMMO().getMemoryType());</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDst</a>);</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDst</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>        <span class="comment">// Generate a SUBREG_TO_REG to extend it.</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">setInsertPt</a>(MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>(), std::next(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>.<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldDst</a>}, {})</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>            .addImm(0)</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDst</a>)</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegRC</a> = getRegClassForTypeOnBank(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldDst</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>        RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldDst</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a4cac2a17ab11d53dd0a49871b80f5c7a">setInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>);</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>      }</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>    }</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>    <span class="comment">// Helper lambda for partially selecting I. Either returns the original</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>    <span class="comment">// instruction with an updated opcode, or a new instruction.</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectLoadStoreAddressingMode</a> = [&amp;]() -&gt; <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * {</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>      <span class="keywordtype">bool</span> IsStore = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GStore&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> =</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>          <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBits</a>);</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> == <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode())</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>      <span class="comment">// Check if we can fold anything into the addressing mode.</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a> =</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeIndexed</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MemSizeInBytes</a>);</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a>) {</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>        <span class="comment">// Can&#39;t fold anything. Use the original instruction.</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>        <span class="keywordflow">return</span> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>      }</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span> </div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>      <span class="comment">// Folded something. Create a new instruction and return it.</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>, {}, {}, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getFlags());</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurValReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>      IsStore ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a>.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurValReg</a>) : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a>.addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CurValReg</a>);</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a>.cloneMemRefs(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Fn : *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a>)</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>        Fn(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a>);</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>      <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewInst</a>;</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>    };</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectLoadStoreAddressingMode</a>();</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>    <span class="keywordflow">if</span> (!LoadStore)</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>    <span class="comment">// If we&#39;re storing a 0, use WZR/XZR.</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_STORE) {</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>      <span class="keyword">auto</span> CVal = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>          <a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>      <span class="keywordflow">if</span> (CVal &amp;&amp; CVal-&gt;Value == 0) {</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>        <span class="keywordflow">switch</span> (<a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>        <span class="keywordflow">case</span> AArch64::STRWui:</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>        <span class="keywordflow">case</span> AArch64::STRHHui:</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>        <span class="keywordflow">case</span> AArch64::STRBBui:</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>          <a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).setReg(AArch64::WZR);</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>        <span class="keywordflow">case</span> AArch64::STRXui:</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>          <a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).setReg(AArch64::XZR);</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>        }</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>      }</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>    }</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsZExtLoad</a>) {</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>      <span class="comment">// The zextload from a smaller type to i32 should be handled by the</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>      <span class="comment">// importer.</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).getReg()).getSizeInBits() != 64)</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>      <span class="comment">// If we have a ZEXTLOAD then change the load&#39;s type to be a narrower reg</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>      <span class="comment">// and zero_extend with SUBREG_TO_REG.</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>      <a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getOperand(0).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdReg</a>);</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span> </div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">setInsertPt</a>(MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>(), std::next(<a class="code hl_enumeration" href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">LoadStore</a>-&gt;getIterator()));</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG, {DstReg}, {})</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>          .addImm(0)</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdReg</a>)</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*LoadStore, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AArch64::GPR64allRegClass,</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>                                          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>    }</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*LoadStore, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>  }</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>  <span class="keywordflow">case</span> TargetOpcode::G_SMULH:</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>  <span class="keywordflow">case</span> TargetOpcode::G_UMULH: {</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>    <span class="comment">// Reject the various things we don&#39;t support yet.</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, RBI, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() != AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_[SU]MULH on bank: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>    }</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span> </div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>    <span class="keywordflow">if</span> (Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64)) {</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_[SU]MULH has type: &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>    }</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span> </div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SMULH ? AArch64::SMULHrr</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>                                                             : AArch64::UMULHrr;</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span> </div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>    <span class="comment">// Now that we selected an opcode, we need to constrain the register</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>    <span class="comment">// operands to use appropriate classes.</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>  }</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()).isVector())</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorAshrLshr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>    [[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">fallthrough</a>]];</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_SHL &amp;&amp;</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()).isVector())</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorSHL</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span> </div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>    <span class="comment">// These shifts were legalized to have 64 bit shift amounts because we</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>    <span class="comment">// want to take advantage of the selection patterns that assume the</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>    <span class="comment">// immediates are s64s, however, selectBinaryOp will assume both operands</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>    <span class="comment">// will have the same bit size.</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>    {</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ShiftReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ShiftTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(ShiftReg);</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>      <span class="keywordflow">if</span> (!SrcTy.isVector() &amp;&amp; SrcTy.getSizeInBits() == 32 &amp;&amp;</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>          ShiftTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64) {</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ShiftTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;unexpected vector shift ty&quot;</span>);</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>        <span class="comment">// Insert a subregister copy to implement a 64-&gt;32 trunc</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>        <span class="keyword">auto</span> Trunc = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {SrcTy}, {})</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>                         .addReg(ShiftReg, 0, AArch64::sub_32);</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Trunc.getReg(0), RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::GPRRegBankID));</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).setReg(Trunc.getReg(0));</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>      }</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>    }</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>    [[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">fallthrough</a>]];</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR: {</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>    <span class="comment">// Reject the various things we don&#39;t support yet.</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, RBI, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span> </div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span> </div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span> </div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a>);</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> == <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode())</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span> </div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>    <span class="comment">// FIXME: Should the type be always reset in setDesc?</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span> </div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>    <span class="comment">// Now that we selected an opcode, we need to constrain the register</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>    <span class="comment">// operands to use appropriate classes.</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>  }</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span> </div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD: {</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADD</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), MIB);</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>  }</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  <span class="keywordflow">case</span> TargetOpcode::G_SADDO:</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDO:</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  <span class="keywordflow">case</span> TargetOpcode::G_SSUBO:</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBO: {</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>    <span class="comment">// Emit the operation and get the correct condition code.</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpAndCC</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitOverflowOp</a>(Opcode, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(),</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>                                  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3), MIB);</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span> </div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>    <span class="comment">// Now, put the overflow result in the register given by the first operand</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>    <span class="comment">// to the overflow op. CSINC increments the result when the predicate is</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>    <span class="comment">// false, so to get the increment when it&#39;s true, we need to use the</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>    <span class="comment">// inverse. In this case, we want to increment when carry is set.</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a> = AArch64::WZR;</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span><a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <span class="comment">/*Src1=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <span class="comment">/*Src2=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>,</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>              getInvertedCondCode(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpAndCC</a>.second), MIB);</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>  }</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span> </div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRMASK: {</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>    std::optional&lt;int64_t&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskVal</a> = <a class="code hl_function" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">getIConstantVRegSExtVal</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>    <span class="comment">// TODO: Implement arbitrary cases</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskVal</a> || !<a class="code hl_function" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskVal</a>))</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span> </div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskVal</a>;</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ANDXri));</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).ChangeToImmediate(</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>        <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(Mask, 64));</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span> </div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  }</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC: {</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span> </div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span> </div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>.getID() != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>.getID()) {</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>          <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_TRUNC/G_PTRTOINT input/output on different banks\n&quot;</span>);</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>    }</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span> </div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>.getID() == AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>);</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = getRegClassForTypeOnBank(SrcTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>);</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>)</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span> </div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) ||</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>          !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_TRUNC/G_PTRTOINT\n&quot;</span>);</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>      }</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span> </div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) {</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>        <span class="comment">// Nothing to be done</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_TRUNC &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32) &amp;&amp;</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>                 SrcTy == <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64)) {</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;TableGen can import this case&quot;</span>);</div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> == &amp;AArch64::GPR32RegClass &amp;&amp;</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>                 <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> == &amp;AArch64::GPR64RegClass) {</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setSubReg(AArch64::sub_32);</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>            <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled mismatched classes in G_TRUNC/G_PTRTOINT\n&quot;</span>);</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>      }</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>.getID() == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 16) &amp;&amp;</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>          SrcTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 32)) {</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::XTNv4i16));</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>        <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>      }</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span> </div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>      <span class="keywordflow">if</span> (!SrcTy.isVector() &amp;&amp; SrcTy.getSizeInBits() == 128) {</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitExtractVectorElt</a>(</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>            DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits()), SrcReg, 0, MIB);</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>        <span class="keywordflow">if</span> (!Extract)</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>      }</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span> </div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>      <span class="comment">// We might have a vector G_PTRTOINT, in which case just emit a COPY.</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>      <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_PTRTOINT) {</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected an FPR ptrtoint to be a vector&quot;</span>);</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>      }</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>    }</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span> </div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  }</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span> </div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT: {</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectUSMovFromExtend</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span> </div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBDst</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBDst</a>.getID() != AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT on bank: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBDst</a></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>    }</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBSrc</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBSrc</a>.getID() != AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT on bank: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RBSrc</a></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>    }</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 0) {</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT operand has no size, not a gvreg?\n&quot;</span>);</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>    }</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> != 64 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32) {</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT to size: &quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: 32 or 64\n&quot;</span>);</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>    }</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>    <span class="comment">// At this point G_ANYEXT is just like a plain COPY, but we need</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>    <span class="comment">// to explicitly form the 64-bit value if any.</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32) {</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtSrc</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64allRegClass);</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>      <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::SUBREG_TO_REG))</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtSrc</a>)</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SrcReg)</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtSrc</a>);</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>    }</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>  }</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT_INREG:</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT: {</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectUSMovFromExtend</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>    <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode();</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsSigned = Opcode != TargetOpcode::G_ZEXT;</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>    <span class="comment">// SEXT_INREG has the same src reg size as dst, the size of the value to be</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>    <span class="comment">// extended is encoded in the imm.</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>    <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_SEXT_INREG)</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span> </div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector())</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Should be handled by imported patterns.</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((*RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)).getID() ==</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>               AArch64::GPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>           <span class="stringliteral">&quot;Unexpected ext regbank&quot;</span>);</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span> </div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI;</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span> </div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>    <span class="comment">// First check if we&#39;re extending the result of a load which has a dest type</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>    <span class="comment">// smaller than 32 bits, then this zext is redundant. GPR32 is the smallest</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>    <span class="comment">// GPR register on AArch64 and all loads which are smaller automatically</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>    <span class="comment">// zero-extend the upper bits. E.g.</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>    <span class="comment">// %v(s8) = G_LOAD %p, :: (load 1)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>    <span class="comment">// %v2(s32) = G_ZEXT %v(s8)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>    <span class="keywordflow">if</span> (!IsSigned) {</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>      <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_LOAD, SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGPR</a> =</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>          RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID;</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGPR</a>) {</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>-&gt;memoperands_begin();</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesLoaded</a> = <a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a>-&gt;getSize();</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesLoaded</a> &lt; 4 &amp;&amp; SrcTy.getSizeInBytes() == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesLoaded</a>)</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>          <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>      }</div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span> </div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>      <span class="comment">// For the 32-bit -&gt; 64-bit case, we can emit a mov (ORRWrs)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>      <span class="comment">// + SUBREG_TO_REG.</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGPR</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 32 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64) {</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregToRegSrc</a> =</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a> = AArch64::WZR;</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ORRWrs, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregToRegSrc</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, SrcReg})</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>            .addImm(0);</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span> </div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {})</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>            .addImm(0)</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregToRegSrc</a>)</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>        <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, AArch64::GPR64RegClass,</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>                                          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_ZEXT destination\n&quot;</span>);</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>        }</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span> </div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>        <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AArch64::GPR32RegClass,</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>                                          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_ZEXT source\n&quot;</span>);</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>        }</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span> </div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>      }</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>    }</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span> </div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64) {</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>      <span class="keywordflow">if</span> (Opcode != TargetOpcode::G_SEXT_INREG) {</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>        <span class="comment">// FIXME: Can we avoid manually doing this?</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>        <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AArch64::GPR32RegClass,</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>                                          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getName(Opcode)</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>                            &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>        }</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>        SrcReg = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG,</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>                                {&amp;AArch64::GPR64RegClass}, {})</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>                     .addImm(0)</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SrcReg)</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32)</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>      }</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span> </div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>      ExtI = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(IsSigned ? AArch64::SBFMXri : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UBFMXri</a>,</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>                             {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {SrcReg})</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>                  .addImm(0)</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> - 1);</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 32) {</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>      ExtI = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(IsSigned ? AArch64::SBFMWri : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UBFMWri</a>,</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>                             {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {SrcReg})</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>                  .addImm(0)</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> - 1);</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>    }</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span> </div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>  }</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span> </div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI: {</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()),</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>              SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a>(Opcode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, SrcTy);</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> == Opcode)</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setFlags(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a1cf224b3316c689f4735877ef0bbd893">MachineInstr::NoFPExcept</a>);</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span> </div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  }</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>  <span class="keywordflow">case</span> TargetOpcode::G_FREEZE:</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span> </div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>    <span class="comment">// The importer is currently unable to import pointer types since they</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>    <span class="comment">// didn&#39;t exist in SelectionDAG.</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>    <span class="comment">// Imported SelectionDAG rules can handle every bitcast except those that</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>    <span class="comment">// bitcast from a type to the same type. Ideally, these shouldn&#39;t occur</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>    <span class="comment">// but we might not run an optimizer that deletes them. The other exception</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span>    <span class="comment">// is bitcasts involving pointer types, as SelectionDAG has no knowledge</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span>    <span class="comment">// of them.</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>    <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cast&lt;GSelect&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.getCondReg();</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.getTrueReg();</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.getFalseReg();</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span> </div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptSelect</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>))</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span> </div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>    <span class="comment">// Make sure to use an unused vreg instead of wzr, so that the peephole</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>    <span class="comment">// optimizations will be able to optimize these.</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DeadVReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ANDSWri, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DeadVReg</a>}, {CondReg})</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>                     .addImm(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1, 32));</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>    <span class="keywordflow">if</span> (!emitSelect(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.getReg(0), TReg, FReg, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>, MIB))</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Sel</a>.eraseFromParent();</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>  }</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  <span class="keywordflow">case</span> TargetOpcode::G_ICMP: {</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>    <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorICmp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span> </div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>    <span class="keywordflow">if</span> (Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32)) {</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ICMP result has type: &quot;</span> &lt;&lt; Ty</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>    }</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span> </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>    <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getPredicate());</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC</a> =</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>        <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(<a class="code hl_function" href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">CmpInst::getInversePredicate</a>(Pred));</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitIntegerCompare</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), MIB);</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span><a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <span class="comment">/*Src1=*/</span>AArch64::WZR,</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>              <span class="comment">/*Src2=*/</span>AArch64::WZR, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC</a>, MIB);</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>  }</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span> </div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCMP: {</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>    <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred =</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>        <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getPredicate());</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg(), MIB,</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>                       Pred) ||</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>        !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSetForFCmp</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), Pred, MIB))</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>  }</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>  <span class="keywordflow">case</span> TargetOpcode::G_VASTART:</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>    <span class="keywordflow">return</span> STI.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVaStartDarwin</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>                                : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVaStartAAPCS</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MF, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsic</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicWithSideEffects</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::IMPLICIT_DEF));</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>);</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>  }</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>  <span class="keywordflow">case</span> TargetOpcode::G_BLOCK_ADDR: {</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getCodeModel() == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">materializeLargeCMVal</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getBlockAddress(), 0);</div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddrBA));</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovMI</a> = <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddrBA),</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>                           <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6eb17a3fc032cb29dbc1908f1d4ba046">addBlockAddress</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getBlockAddress(),</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>                                        <span class="comment">/* Offset */</span> 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>)</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6eb17a3fc032cb29dbc1908f1d4ba046">addBlockAddress</a>(</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>                           <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getBlockAddress(), <span class="comment">/* Offset */</span> 0,</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>                           <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a>);</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>    }</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span>  }</div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>  <span class="keywordflow">case</span> AArch64::G_DUP: {</div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>    <span class="comment">// When the scalar of G_DUP is an s8/s16 gpr, they can&#39;t be selected by</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>    <span class="comment">// imported patterns. Do it manually here. Avoiding generating s16 gpr is</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>    <span class="comment">// difficult because at RBS we may end up pessimizing the fpr case if we</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>    <span class="comment">// decided to add an anyextend to fix this. Manual selection is the most</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>    <span class="comment">// robust solution for now.</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() !=</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>        AArch64::GPRRegBankID)</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// We expect the fpr regbank case to be imported.</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>    <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 8))</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::DUPv8i8gpr));</div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, 8))</div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::DUPv16i8gpr));</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 16))</div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::DUPv4i16gpr));</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 16))</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::DUPv8i16gpr));</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>  }</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_TRUNC:</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicTrunc</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_ROUND:</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectIntrinsicRound</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectBuildVector</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHUFFLE_VECTOR:</div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShuffleVector</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectExtractElt</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectInsertElt</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS:</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectConcatVectors</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>  <span class="keywordflow">case</span> TargetOpcode::G_JUMP_TABLE:</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectJumpTable</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>  <span class="keywordflow">case</span> TargetOpcode::G_VECREDUCE_FADD:</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>  <span class="keywordflow">case</span> TargetOpcode::G_VECREDUCE_ADD:</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectReduction</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMCPY:</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMCPY_INLINE:</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMMOVE:</div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMSET:</div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.hasMOPS() &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t get here without +mops feature&quot;</span>);</div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectMOPS</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>  }</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span> </div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span>}</div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectReduction(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_VECREDUCE_ADD) {</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>    <span class="comment">// For &lt;2 x i32&gt; ADDPv2i32 generates an FPR64 value, so we need to emit</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>    <span class="comment">// a subregister copy afterwards.</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>    <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 32)) {</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddP</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ADDPv2i32, {&amp;AArch64::FPR64RegClass},</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>                                 {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>});</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {})</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>                      .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddP</a>.getReg(0), 0, AArch64::ssub)</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>                      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Copy, AArch64::FPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddP</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>    }</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span> </div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>    <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>    <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, 8))</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>      Opc = AArch64::ADDVv16i8v;</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, 16))</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>      Opc = AArch64::ADDVv8i16v;</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 32))</div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>      Opc = AArch64::ADDVv4i32v;</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 64))</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>      Opc = AArch64::ADDPv2i64p;</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled type for add reduction&quot;</span>);</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>    }</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>  }</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span> </div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_VECREDUCE_FADD) {</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>    <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>    <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 32))</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>      Opc = AArch64::FADDPv2i32p;</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VecTy == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, 64))</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>      Opc = AArch64::FADDPv2i64p;</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled type for fadd reduction&quot;</span>);</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>    }</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>  }</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>}</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span> </div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectMOPS(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>,</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>                                            <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a>;</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>.getOpcode()) {</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMCPY:</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMCPY_INLINE:</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a> = AArch64::MOPSMemoryCopyPseudo;</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMMOVE:</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a> = AArch64::MOPSMemoryMovePseudo;</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="keywordflow">case</span> TargetOpcode::G_MEMSET:</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>    <span class="comment">// For tagged memset see llvm.aarch64.mops.memset.tag</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a> = AArch64::MOPSMemorySetPseudo;</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>  }</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span> </div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>  <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>.getOperand(0);</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>  <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcOrVal</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>.getOperand(1);</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>.getOperand(2);</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span> </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>  <span class="comment">// Create copies of the registers that can be clobbered.</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtrCopy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtr</a>.getReg());</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValCopy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcOrVal</a>.getReg());</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeCopy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>.getReg());</div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span> </div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsSet = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a> == AArch64::MOPSMemorySetPseudo;</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValRegClass</a> =</div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>      IsSet ? AArch64::GPR64RegClass : AArch64::GPR64commonRegClass;</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span> </div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  <span class="comment">// Constrain to specific registers</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtrCopy</a>, AArch64::GPR64commonRegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValRegClass</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeCopy</a>, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span> </div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtrCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtr</a>);</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcOrVal</a>);</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeCopy</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span> </div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>  <span class="comment">// New instruction uses the copied registers because it must update them.</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>  <span class="comment">// The defs are not used since they don&#39;t exist in G_MEM*. They are still</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>  <span class="comment">// tied.</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>  <span class="comment">// Note: order of operands is different from G_MEMSET, G_MEMCPY, G_MEMMOVE</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstPtr</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64commonRegClass);</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span>  <span class="keywordflow">if</span> (IsSet) {</div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a>, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstPtr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a>},</div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>                   {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtrCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValCopy</a>});</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSrcPtr</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValRegClass</a>);</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mopcode</a>, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefDstPtr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSrcPtr</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefSize</a>},</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>                   {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstPtrCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcValCopy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeCopy</a>});</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>  }</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span> </div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GI</a>.eraseFromParent();</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>}</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span> </div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectBrJT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>                                            <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BRJT &amp;&amp; <span class="stringliteral">&quot;Expected G_BRJT&quot;</span>);</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">JTAddr</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>  <span class="keywordtype">unsigned</span> JTI = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getIndex();</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span> </div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span> </div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>  MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;()-&gt;setJumpTableEntryInfo(JTI, 4, <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">JumpTableInst</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::JumpTableDest32,</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>                                      {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchReg</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">JTAddr</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>})</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>                           .addJumpTableIndex(JTI);</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>  <span class="comment">// Build the indirect branch.</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::BR, {}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TargetReg</a>});</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">JumpTableInst</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>}</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span> </div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectJumpTable(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_JUMP_TABLE &amp;&amp; <span class="stringliteral">&quot;Expected jump table&quot;</span>);</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).isJTI() &amp;&amp; <span class="stringliteral">&quot;Jump table op should have a JTI!&quot;</span>);</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span> </div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>  <span class="keywordtype">unsigned</span> JTI = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getIndex();</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>  <span class="comment">// We generate a MOVaddrJT which will get expanded to an ADRP + ADD later.</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovMI</a> =</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVaddrJT, {DstReg}, {})</div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>          .addJumpTableIndex(JTI, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>)</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#aaa7ad3e87d858a3ed3b3dc8b05b70078">addJumpTableIndex</a>(JTI, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a>);</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>}</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span> </div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectTLSGlobalValue(</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>  <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>())</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>  MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">setAdjustsStack</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span> </div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GlobalOp</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GlobalOp</a>.getOffset() == 0 &amp;&amp;</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>         <span class="stringliteral">&quot;Shouldn&#39;t have an offset on TLS globals!&quot;</span>);</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> &amp;GV = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GlobalOp</a>.getGlobal();</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span> </div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadGOT</a> =</div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LOADgot, {&amp;AArch64::GPR64commonRegClass}, {})</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>          .addGlobalAddress(&amp;GV, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">Load</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRXui, {&amp;AArch64::GPR64commonRegClass},</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>                             {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadGOT</a>.getReg(0)})</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>                  .addImm(0);</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span> </div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::X0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadGOT</a>.getReg(0));</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>  <span class="comment">// TLS calls preserve all registers except those that absolutely must be</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>  <span class="comment">// trashed: X0 (it takes an argument), LR (it&#39;s a call) and NZCV (let&#39;s not be</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>  <span class="comment">// silly).</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">getBLRCallOpcode</a>(MF), {}, {<a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">Load</a>})</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>      .addUse(AArch64::X0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(AArch64::X0, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a8880ccaea51a4ee9b48c3c8d7fbfebf4">addRegMask</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getTLSCallPreservedMask());</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(AArch64::X0));</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), AArch64::GPR64RegClass,</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>                               <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>}</div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span> </div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicTrunc(</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>  <span class="comment">// Select the correct opcode.</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>  <span class="keywordflow">if</span> (!SrcTy.isVector()) {</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>    <span class="keywordflow">switch</span> (SrcTy.getSizeInBits()) {</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>      Opc = AArch64::FRINTZHr;</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>      Opc = AArch64::FRINTZSr;</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>      Opc = AArch64::FRINTZDr;</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>    }</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = SrcTy.getNumElements();</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>    <span class="keywordflow">switch</span> (SrcTy.getElementType().getSizeInBits()) {</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 4)</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>        Opc = AArch64::FRINTZv4f16;</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 8)</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>        Opc = AArch64::FRINTZv8f16;</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 2)</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>        Opc = AArch64::FRINTZv2f32;</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 4)</div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span>        Opc = AArch64::FRINTZv4f32;</div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 2)</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>        Opc = AArch64::FRINTZv2f64;</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>    }</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>  }</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span> </div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>  <span class="keywordflow">if</span> (!Opc) {</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>    <span class="comment">// Didn&#39;t get an opcode above, bail.</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported type for G_INTRINSIC_TRUNC!\n&quot;</span>);</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>  }</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span> </div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>  <span class="comment">// Legalization would have set us up perfectly for this; we just need to</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>  <span class="comment">// set the opcode and move on.</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>}</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span> </div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicRound(</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span> </div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>  <span class="comment">// Select the correct opcode.</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>  <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>  <span class="keywordflow">if</span> (!SrcTy.isVector()) {</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>    <span class="keywordflow">switch</span> (SrcTy.getSizeInBits()) {</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>      Opc = AArch64::FRINTAHr;</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>      Opc = AArch64::FRINTASr;</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>      Opc = AArch64::FRINTADr;</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>    }</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = SrcTy.getNumElements();</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>    <span class="keywordflow">switch</span> (SrcTy.getElementType().getSizeInBits()) {</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 4)</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>        Opc = AArch64::FRINTAv4f16;</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 8)</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>        Opc = AArch64::FRINTAv8f16;</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 2)</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>        Opc = AArch64::FRINTAv2f32;</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 4)</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>        Opc = AArch64::FRINTAv4f32;</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 2)</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>        Opc = AArch64::FRINTAv2f64;</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>    }</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>  }</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span> </div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>  <span class="keywordflow">if</span> (!Opc) {</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>    <span class="comment">// Didn&#39;t get an opcode above, bail.</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported type for G_INTRINSIC_ROUND!\n&quot;</span>);</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>  }</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span> </div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>  <span class="comment">// Legalization would have set us up perfectly for this; we just need to</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>  <span class="comment">// set the opcode and move on.</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>}</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span> </div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorICmp(</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span> </div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcEltSize</a> = SrcTy.getElementType().getSizeInBits();</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getNumElements();</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span>  <span class="comment">// First index is element size, 0 == 8b, 1 == 16b, 2 == 32b, 3 == 64b</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>  <span class="comment">// Second index is num elts, 0 == v2, 1 == v4, 2 == v8, 3 == v16</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>  <span class="comment">// Third index is cc opcode:</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>  <span class="comment">// 0 == eq</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>  <span class="comment">// 1 == ugt</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>  <span class="comment">// 2 == uge</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>  <span class="comment">// 3 == ult</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>  <span class="comment">// 4 == ule</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>  <span class="comment">// 5 == sgt</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>  <span class="comment">// 6 == sge</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="comment">// 7 == slt</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>  <span class="comment">// 8 == sle</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <span class="comment">// ne is done by negating &#39;eq&#39; result.</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span> </div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>  <span class="comment">// This table below assumes that for some comparisons the operands will be</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>  <span class="comment">// commuted.</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>  <span class="comment">// ult op == commute + ugt op</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>  <span class="comment">// ule op == commute + uge op</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>  <span class="comment">// slt op == commute + sgt op</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>  <span class="comment">// sle op == commute + sge op</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 0;</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred = (<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>)<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getPredicate();</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>  <span class="keywordflow">switch</span> (Pred) {</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 0;</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 1;</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 2;</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 3;</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 4;</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 5;</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 6;</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 7;</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a> = 8;</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled icmp predicate&quot;</span>);</div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>  }</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span> </div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>  <span class="comment">// This table obviously should be tablegen&#39;d when we have our GISel native</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>  <span class="comment">// tablegen selector.</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span> </div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[4][4][9] = {</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>      {</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>          {AArch64::CMEQv8i8, AArch64::CMHIv8i8, AArch64::CMHSv8i8,</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>           AArch64::CMHIv8i8, AArch64::CMHSv8i8, AArch64::CMGTv8i8,</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>           AArch64::CMGEv8i8, AArch64::CMGTv8i8, AArch64::CMGEv8i8},</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>          {AArch64::CMEQv16i8, AArch64::CMHIv16i8, AArch64::CMHSv16i8,</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>           AArch64::CMHIv16i8, AArch64::CMHSv16i8, AArch64::CMGTv16i8,</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>           AArch64::CMGEv16i8, AArch64::CMGTv16i8, AArch64::CMGEv16i8}</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>      },</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>      {</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>          {AArch64::CMEQv4i16, AArch64::CMHIv4i16, AArch64::CMHSv4i16,</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>           AArch64::CMHIv4i16, AArch64::CMHSv4i16, AArch64::CMGTv4i16,</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>           AArch64::CMGEv4i16, AArch64::CMGTv4i16, AArch64::CMGEv4i16},</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>          {AArch64::CMEQv8i16, AArch64::CMHIv8i16, AArch64::CMHSv8i16,</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span>           AArch64::CMHIv8i16, AArch64::CMHSv8i16, AArch64::CMGTv8i16,</div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>           AArch64::CMGEv8i16, AArch64::CMGTv8i16, AArch64::CMGEv8i16},</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>           0 <span class="comment">/* invalid */</span>}</div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span>      },</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>      {</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>          {AArch64::CMEQv2i32, AArch64::CMHIv2i32, AArch64::CMHSv2i32,</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>           AArch64::CMHIv2i32, AArch64::CMHSv2i32, AArch64::CMGTv2i32,</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>           AArch64::CMGEv2i32, AArch64::CMGTv2i32, AArch64::CMGEv2i32},</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>          {AArch64::CMEQv4i32, AArch64::CMHIv4i32, AArch64::CMHSv4i32,</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>           AArch64::CMHIv4i32, AArch64::CMHSv4i32, AArch64::CMGTv4i32,</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>           AArch64::CMGEv4i32, AArch64::CMGTv4i32, AArch64::CMGEv4i32},</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>           0 <span class="comment">/* invalid */</span>}</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>      },</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>      {</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>          {AArch64::CMEQv2i64, AArch64::CMHIv2i64, AArch64::CMHSv2i64,</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>           AArch64::CMHIv2i64, AArch64::CMHSv2i64, AArch64::CMGTv2i64,</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>           AArch64::CMGEv2i64, AArch64::CMGTv2i64, AArch64::CMGEv2i64},</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>           0 <span class="comment">/* invalid */</span>},</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span>           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>           0 <span class="comment">/* invalid */</span>}</div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span>      },</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>  };</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltIdx</a> = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcEltSize</a> / 8);</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumEltsIdx</a> = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> / 2);</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltIdx</a>][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumEltsIdx</a>][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PredIdx</a>];</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span>  <span class="keywordflow">if</span> (!Opc) {</div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not map G_ICMP to cmp opcode&quot;</span>);</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>  }</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span> </div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> =</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>      getRegClassForTypeOnBank(SrcTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) {</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine source register class.\n&quot;</span>);</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>  }</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span> </div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>  <span class="keywordtype">unsigned</span> NotOpc = Pred == ICmpInst::ICMP_NE ? AArch64::NOTv8i8 : 0;</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>  <span class="keywordflow">if</span> (SrcTy.getSizeInBits() == 128)</div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>    NotOpc = NotOpc ? AArch64::NOTv16i8 : 0;</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span> </div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SwapOperands</a>)</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>);</div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span> </div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>}, {SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>});</div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Cmp, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span> </div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>  <span class="comment">// Invert if we had a &#39;ne&#39; cc.</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>  <span class="keywordflow">if</span> (NotOpc) {</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(NotOpc, {DstReg}, {<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>});</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Cmp, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(DstReg, <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>.getReg(0));</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>  }</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>}</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span> </div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitScalarToVector(</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>    <span class="keywordtype">unsigned</span> EltSize, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Scalar,</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4ab502f975742e9bff6d6dd7b49439b806">Undef</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::IMPLICIT_DEF, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>}, {});</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span> </div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildFn</a> = [&amp;](<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIndex</a>) {</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> =</div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span>        MIRBuilder</div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>            .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::INSERT_SUBREG, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>}, {<a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">Scalar</a>})</div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span>            .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIndex</a>);</div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Undef, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Ins, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>    <span class="keywordflow">return</span> &amp;*<a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>  };</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>  <span class="keywordflow">switch</span> (EltSize) {</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildFn</a>(AArch64::hsub);</div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildFn</a>(AArch64::ssub);</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BuildFn</a>(AArch64::dsub);</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>  }</div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span>}</div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span> </div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectMergeValues(</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_MERGE_VALUES &amp;&amp; <span class="stringliteral">&quot;unexpected opcode&quot;</span>);</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isVector() &amp;&amp; !SrcTy.isVector() &amp;&amp; <span class="stringliteral">&quot;invalid merge operation&quot;</span>);</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span> </div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands() != 3)</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span> </div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span>  <span class="comment">// Merging 2 s64s into an s128.</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(128)) {</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>    <span class="keywordflow">if</span> (SrcTy.getSizeInBits() != 64)</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>    <span class="keyword">auto</span> Tmp = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::IMPLICIT_DEF, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>}, {});</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLaneInsert</a>(std::nullopt, Tmp.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>,</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span>                                         <span class="comment">/* LaneIdx */</span> 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, MIB);</div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>)</div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ins2MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLaneInsert</a>(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>-&gt;getOperand(0).getReg(),</div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>                                          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>, <span class="comment">/* LaneIdx */</span> 1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, MIB);</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ins2MI</a>)</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ins2MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>  }</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span> </div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() != AArch64::GPRRegBankID)</div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span> </div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 64 || SrcTy.getSizeInBits() != 32)</div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span> </div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>  <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegMI</a> = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>                                    <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::SUBREG_TO_REG))</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef</a>)</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg())</div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef2</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>  <span class="comment">// Need to anyext the second scalar before we can use bfm</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegMI2</a> = *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>                                    <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::SUBREG_TO_REG))</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef2</a>)</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg())</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span>                                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a> =</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span>      *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::BFMXri))</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef</a>)</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubToRegDef2</a>)</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(32)</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(31);</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegMI2</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(BFM, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span>}</div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span> </div>
<div class="foldopen" id="foldopen04077" data-start="{" data-end="}">
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0"> 4077</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(<span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>,</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span>                              <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EltSize) {</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>  <span class="comment">// Choose a lane copy opcode and subregister based off of the size of the</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>  <span class="comment">// vector&#39;s elements.</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>  <span class="keywordflow">switch</span> (EltSize) {</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = AArch64::DUPi8;</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = AArch64::bsub;</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = AArch64::DUPi16;</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = AArch64::hsub;</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = AArch64::DUPi32;</div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = AArch64::ssub;</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = AArch64::DUPi64;</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = AArch64::dsub;</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>    <span class="comment">// Unknown size, bail out.</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Elt size &#39;&quot;</span> &lt;&lt; EltSize &lt;&lt; <span class="stringliteral">&quot;&#39; unsupported.\n&quot;</span>);</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>  }</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span>}</div>
</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span> </div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitExtractVectorElt(</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>    std::optional&lt;Register&gt; DstReg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ScalarTy,</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = 0;</div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = 0;</div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>, ScalarTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>())) {</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>        <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t determine lane copy opcode for instruction.\n&quot;</span>);</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>  }</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span> </div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>      getRegClassForTypeOnBank(ScalarTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>) {</div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine destination register class.\n&quot;</span>);</div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span>  }</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span> </div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>);</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a> =</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span>      getRegClassForTypeOnBank(VecTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a>) {</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine source register class.\n&quot;</span>);</div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>  }</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span> </div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  <span class="comment">// The register that we&#39;re going to copy into.</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>;</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>  <span class="keywordflow">if</span> (!DstReg)</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>    DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>  <span class="comment">// If the lane index is 0, we just use a subregister COPY.</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a> == 0) {</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {*DstReg}, {})</div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span>                    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>);</div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(*DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span>    <span class="keywordflow">return</span> &amp;*<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>;</div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span>  }</div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span> </div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>  <span class="comment">// Lane copies require 128-bit wide registers. If we&#39;re dealing with an</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>  <span class="comment">// unpacked vector, then we need to move up to that width. Insert an implicit</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>  <span class="comment">// def and a subregister insert to get us there.</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>  <span class="keywordflow">if</span> (VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 128) {</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>        VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), &amp;AArch64::FPR128RegClass, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, MIRBuilder);</div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a>)</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span>  }</div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span> </div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneCopyMI</a> =</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>      MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, {*DstReg}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a>}).addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>);</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneCopyMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span> </div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span>  <span class="comment">// Make sure that we actually constrain the initial copy.</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(*DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneCopyMI</a>;</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span>}</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span> </div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectExtractElt(</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_EXTRACT_VECTOR_ELT &amp;&amp;</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>         <span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>  (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>;</div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>.getSizeInBits() &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.getSizeInBits() &amp;&amp;</div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>         <span class="stringliteral">&quot;source register size too small!&quot;</span>);</div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.isVector() &amp;&amp; <span class="stringliteral">&quot;cannot extract vector into vector!&quot;</span>);</div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span> </div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>  <span class="comment">// Need the lane index to determine the correct copy opcode.</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdxOp</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2);</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdxOp</a>.isReg() &amp;&amp; <span class="stringliteral">&quot;Lane index operand was not a register?&quot;</span>);</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span> </div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>  <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot extract into GPR.\n&quot;</span>);</div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>  }</div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span> </div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>  <span class="comment">// Find the index to extract from.</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdxOp</a>.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>)</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span> </div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitExtractVectorElt</a>(DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>, SrcReg,</div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span>                                               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>, MIB);</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>  <span class="keywordflow">if</span> (!Extract)</div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span> </div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>}</div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span> </div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectSplitVectorUnmerge(</div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands() - 1;</div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a>).getReg();</div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span> </div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected an unmerge into vectors&quot;</span>);</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>  <span class="keywordflow">if</span> (SrcTy.getSizeInBits() &gt; 128) {</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unexpected vector type for vec split unmerge&quot;</span>);</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span>  }</div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span> </div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span>  <span class="comment">// We implement a split vector operation by treating the sub-vectors as</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span>  <span class="comment">// scalars and extracting them.</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> =</div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span>      *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx = 0; OpIdx &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a>; ++OpIdx) {</div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(OpIdx).getReg();</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract =</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitExtractVectorElt</a>(Dst, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>, SrcReg, OpIdx, MIB);</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>    <span class="keywordflow">if</span> (!Extract)</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>  }</div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>}</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span> </div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectUnmergeValues(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>                                                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_UNMERGE_VALUES &amp;&amp;</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>         <span class="stringliteral">&quot;unexpected opcode&quot;</span>);</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span> </div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>  <span class="comment">// TODO: Handle unmerging into GPRs and from scalars to scalars.</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span>  <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() !=</div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span>          AArch64::FPRRegBankID ||</div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() !=</div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span>          AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unmerging vector-to-gpr and scalar-to-scalar &quot;</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>                         <span class="stringliteral">&quot;currently unsupported.\n&quot;</span>);</div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span>  }</div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span> </div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>  <span class="comment">// The last operand is the vector source register, and every other operand is</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>  <span class="comment">// a register to unpack into.</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands() - 1;</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a>).getReg();</div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>  (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>;</div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>.isVector() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>.getSizeInBits() == 128) &amp;&amp;</div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>         <span class="stringliteral">&quot;can only unmerge from vector or s128 types!&quot;</span>);</div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>.getSizeInBits() &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.getSizeInBits() &amp;&amp;</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>         <span class="stringliteral">&quot;source register size too small!&quot;</span>);</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span> </div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.isScalar())</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectSplitVectorUnmerge</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span> </div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>  <span class="comment">// Choose a lane copy opcode and subregister based off of the size of the</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span>  <span class="comment">// vector&#39;s elements.</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a> = 0;</div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a> = 0;</div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.getSizeInBits()))</div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span> </div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>  <span class="comment">// Set up for the lane copies.</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span> </div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span>  <span class="comment">// Stores the registers we&#39;ll be copying from.</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertRegs</a>;</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span> </div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span>  <span class="comment">// We&#39;ll use the first register twice, so we only need NumElts-1 registers.</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumInsertRegs</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> - 1;</div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span> </div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>  <span class="comment">// If our elements fit into exactly 128 bits, then we can copy from the source</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span>  <span class="comment">// directly. Otherwise, we need to do a bit of setup with some subregister</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>  <span class="comment">// inserts.</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NarrowTy</a>.getSizeInBits() * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a> == 128) {</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertRegs</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 4&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumInsertRegs</a>, SrcReg);</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span>    <span class="comment">// No. We have to perform subregister inserts. For each insert, create an</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>    <span class="comment">// implicit def and a subregister insert, and save the register we create.</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = getRegClassForTypeOnBank(</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>        <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WideTy</a>.getScalarSizeInBits()),</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>        *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>    <span class="keywordtype">bool</span> Found = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>    (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)Found;</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Found &amp;&amp; <span class="stringliteral">&quot;expected to find last operand&#39;s subeg idx&quot;</span>);</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumInsertRegs</a>; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImpDefReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImpDefMI</a> =</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>          *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::IMPLICIT_DEF),</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span>                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImpDefReg</a>);</div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span> </div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>      <span class="comment">// Now, create the subregister insert from SrcReg.</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::FPR128RegClass);</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a> =</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>          *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>                   <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::INSERT_SUBREG), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a>)</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImpDefReg</a>)</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(SrcReg)</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span> </div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImpDefMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span> </div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>      <span class="comment">// Save the register so that we can copy from it after.</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertRegs</a>.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertReg</a>);</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>    }</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>  }</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span> </div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>  <span class="comment">// Now that we&#39;ve created any necessary subregister inserts, we can</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>  <span class="comment">// create the copies.</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span>  <span class="comment">//</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>  <span class="comment">// Perform the first copy separately as a subregister copy.</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyTo</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstCopy</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyTo</a>}, {})</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>                       .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertRegs</a>[0], 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>);</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FirstCopy</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span> </div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span>  <span class="comment">// Now, perform the remaining copies as vector lane copies.</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a> = 1;</div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsReg</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertRegs</a>) {</div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyTo</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>).getReg();</div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyInst</a> =</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>        *<a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyTo</a>)</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span>             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsReg</a>)</div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>);</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyInst</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>    ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>;</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>  }</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span>  <span class="comment">// Separately constrain the first copy&#39;s destination. Because of the</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>  <span class="comment">// limitation in constrainOperandRegClass, we can&#39;t guarantee that this will</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>  <span class="comment">// actually be constrained. So, do it ourselves using the second operand.</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>  <span class="keywordflow">if</span> (!RC) {</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t constrain copy destination.\n&quot;</span>);</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>  }</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span> </div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyTo</a>, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>}</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span> </div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectConcatVectors(</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)  {</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_CONCAT_VECTORS &amp;&amp;</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>         <span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op2 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConcatMI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitVectorConcat</a>(Dst, Op1, Op2, MIB);</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConcatMI</a>)</div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>}</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span> </div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span>AArch64InstructionSelector::emitConstantPoolEntry(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>,</div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span>                                                  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span>  <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPTy</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>-&gt;getType();</div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span>  <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code hl_function" href="classllvm_1_1DataLayout.html#af9185c7e96873c6d2c13e1f1b6322cf6">getPrefTypeAlign</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPTy</a>);</div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span> </div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span>  <a class="code hl_class" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#aba1fee9e9c9b537fd2a02f33f714ca68">getConstantPool</a>();</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>  <span class="keywordflow">return</span> MCP-&gt;<a class="code hl_function" href="classllvm_1_1MachineConstantPool.html#afd6691ddb5d4adf50d744297e18a1c6d">getConstantPoolIndex</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>, Alignment);</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>}</div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span> </div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitLoadFromConstantPool(</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>  <span class="keyword">auto</span> &amp;MF = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>();</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitConstantPoolEntry</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>, MF);</div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span> </div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a> =</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>      MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ADRP, {&amp;AArch64::GPR64RegClass}, {})</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>          .addConstantPoolIndex(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a>, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span> </div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#a8b1a64bd0c1be7a99998055c78d1312b">MachinePointerInfo::getConstantPool</a>(MF);</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aeb6d0a9254bc3183046873436fc7c12e">getDataLayout</a>().<a class="code hl_function" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>-&gt;getType());</div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> =</div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>        &amp;*MIRBuilder</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRQui, {&amp;AArch64::FPR128RegClass}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>})</div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>              .addConstantPoolIndex(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a>, 0,</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>                                    <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> =</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>        &amp;*MIRBuilder</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRDui, {&amp;AArch64::FPR64RegClass}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>})</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>              .addConstantPoolIndex(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a>, 0,</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span>                                    <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> =</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>        &amp;*MIRBuilder</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRSui, {&amp;AArch64::FPR32RegClass}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>})</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>              .addConstantPoolIndex(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a>, 0,</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>                                    <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a> =</div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>        &amp;*MIRBuilder</div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRHui, {&amp;AArch64::FPR16RegClass}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>})</div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span>              .addConstantPoolIndex(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPIdx</a>, 0,</div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span>                                    <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not load from constant pool of type &quot;</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>                      &lt;&lt; *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>-&gt;getType());</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>  }</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>-&gt;addMemOperand(MF, MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(PtrInfo,</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>                                                    <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>,</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>                                                    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)));</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>;</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>}</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="comment"></span> </div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="comment">/// Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="comment">/// size and RB.</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="comment"></span><span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="foldopen" id="foldopen04434" data-start="{" data-end="}">
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#af872da5b171c5a24305ffa536fda2be0"> 4434</a></span><a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, <span class="keywordtype">unsigned</span> EltSize) {</div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span>  <span class="keywordtype">unsigned</span> Opc, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a>;</div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() == AArch64::GPRRegBankID) {</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span>    <span class="keywordflow">if</span> (EltSize == 16) {</div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>      Opc = AArch64::INSvi16gpr;</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::ssub;</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 32) {</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>      Opc = AArch64::INSvi32gpr;</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::ssub;</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64) {</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>      Opc = AArch64::INSvi64gpr;</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::dsub;</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid elt size!&quot;</span>);</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>    }</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>    <span class="keywordflow">if</span> (EltSize == 8) {</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>      Opc = AArch64::INSvi8lane;</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::bsub;</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 16) {</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>      Opc = AArch64::INSvi16lane;</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::hsub;</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 32) {</div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span>      Opc = AArch64::INSvi32lane;</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::ssub;</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64) {</div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span>      Opc = AArch64::INSvi64lane;</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a> = AArch64::dsub;</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid elt size!&quot;</span>);</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span>    }</div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>  }</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>  <span class="keywordflow">return</span> std::make_pair(Opc, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregIdx</a>);</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>}</div>
</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span> </div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitInstr(</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>    <span class="keywordtype">unsigned</span> Opcode, std::initializer_list&lt;llvm::DstOp&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstOps</a>,</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>    std::initializer_list&lt;llvm::SrcOp&gt; SrcOps, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>    <span class="keyword">const</span> ComplexRendererFns &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFns</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode &amp;&amp; <span class="stringliteral">&quot;Expected an opcode?&quot;</span>);</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_function" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opcode) &amp;&amp;</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>         <span class="stringliteral">&quot;Function should only be used to produce selected instructions!&quot;</span>);</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>  <span class="keyword">auto</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opcode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstOps</a>, SrcOps);</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFns</a>)</div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Fn : *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RenderFns</a>)</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>      Fn(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>}</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span> </div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitAddSub(</div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span>    <span class="keyword">const</span> std::array&lt;std::array&lt;unsigned, 2&gt;, 5&gt; &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>,</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <span class="stringliteral">&quot;Expected register operands?&quot;</span>);</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span>  <span class="keyword">auto</span> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS.getReg());</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ty.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected a scalar or pointer?&quot;</span>);</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) &amp;&amp; <span class="stringliteral">&quot;Expected a 32-bit or 64-bit type only&quot;</span>);</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32;</div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span> </div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span>  <span class="comment">// INSTRri form with positive arithmetic immediate.</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectArithImmed</a>(RHS))</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>[0][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Dst}, {LHS},</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span>                     MIRBuilder, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a>);</div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span> </div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>  <span class="comment">// INSTRri form with negative arithmetic immediate.</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectNegArithImmed</a>(RHS))</div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>[3][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Dst}, {LHS},</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span>                     MIRBuilder, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a>);</div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span> </div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>  <span class="comment">// INSTRrx form.</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectArithExtendedRegister</a>(RHS))</div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>[4][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Dst}, {LHS},</div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span>                     MIRBuilder, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a>);</div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span> </div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>  <span class="comment">// INSTRrs form.</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectShiftedRegister</a>(RHS))</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>[1][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Dst}, {LHS},</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>                     MIRBuilder, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a>);</div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeAndSizeToOpcode</a>[2][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Dst}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, RHS},</div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span>                   MIRBuilder);</div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span>}</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span> </div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span>AArch64InstructionSelector::emitADD(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>                                    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span>  <span class="keyword">const</span> std::array&lt;std::array&lt;unsigned, 2&gt;, 5&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>{</div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>      {{AArch64::ADDXri, AArch64::ADDWri},</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>       {AArch64::ADDXrs, AArch64::ADDWrs},</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>       {AArch64::ADDXrr, AArch64::ADDWrr},</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>       {AArch64::SUBXri, AArch64::SUBWri},</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>       {AArch64::ADDXrx, AArch64::ADDWrx}}};</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitAddSub</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, LHS, RHS, MIRBuilder);</div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span>}</div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span> </div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span>AArch64InstructionSelector::emitADDS(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span>                                     <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>                                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span>  <span class="keyword">const</span> std::array&lt;std::array&lt;unsigned, 2&gt;, 5&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>{</div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span>      {{AArch64::ADDSXri, AArch64::ADDSWri},</div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span>       {AArch64::ADDSXrs, AArch64::ADDSWrs},</div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span>       {AArch64::ADDSXrr, AArch64::ADDSWrr},</div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>       {AArch64::SUBSXri, AArch64::SUBSWri},</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>       {AArch64::ADDSXrx, AArch64::ADDSWrx}}};</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitAddSub</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>, Dst, LHS, RHS, MIRBuilder);</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>}</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span> </div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span>AArch64InstructionSelector::emitSUBS(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span>                                     <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span>                                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span>  <span class="keyword">const</span> std::array&lt;std::array&lt;unsigned, 2&gt;, 5&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>{</div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span>      {{AArch64::SUBSXri, AArch64::SUBSWri},</div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span>       {AArch64::SUBSXrs, AArch64::SUBSWrs},</div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span>       {AArch64::SUBSXrr, AArch64::SUBSWrr},</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span>       {AArch64::ADDSXri, AArch64::ADDSWri},</div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span>       {AArch64::SUBSXrx, AArch64::SUBSWrx}}};</div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitAddSub</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>, Dst, LHS, RHS, MIRBuilder);</div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span>}</div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span> </div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span>AArch64InstructionSelector::emitCMN(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> = (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS.getReg()).getSizeInBits() == 32);</div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span>  <span class="keyword">auto</span> RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> ? &amp;AArch64::GPR32RegClass : &amp;AArch64::GPR64RegClass;</div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADDS</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC), LHS, RHS, MIRBuilder);</div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>}</div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span> </div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span>AArch64InstructionSelector::emitTST(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>                                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <span class="stringliteral">&quot;Expected register operands?&quot;</span>);</div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS.getReg());</div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a> = (<a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a> == 32);</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[3][2] = {{AArch64::ANDSXri, AArch64::ANDSWri},</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span>                                   {AArch64::ANDSXrs, AArch64::ANDSWrs},</div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span>                                   {AArch64::ANDSXrr, AArch64::ANDSWrr}};</div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span>  <span class="comment">// ANDS needs a logical immediate for its immediate form. Check if we can</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span>  <span class="comment">// fold one in.</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(RHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span>    int64_t <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span> </div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(Imm, <a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a>)) {</div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[0][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Ty}, {LHS});</div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a>.addImm(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(Imm, <a class="code hl_variable" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a>));</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span>      <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TstMI</a>;</div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span>    }</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span>  }</div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span> </div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectLogicalShiftedRegister</a>(RHS))</div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[1][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Ty}, {LHS}, MIRBuilder, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fns</a>);</div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[2][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is32Bit</a>], {Ty}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, RHS}, MIRBuilder);</div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span>}</div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span> </div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitIntegerCompare(</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; <span class="stringliteral">&quot;Expected LHS and RHS to be registers!&quot;</span>);</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Predicate.isPredicate() &amp;&amp; <span class="stringliteral">&quot;Expected predicate?&quot;</span>);</div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS.getReg());</div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpTy</a>.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected scalar or pointer&quot;</span>);</div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpTy</a>.getSizeInBits();</div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span>  (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) &amp;&amp; <span class="stringliteral">&quot;Expected a 32-bit or 64-bit LHS/RHS?&quot;</span>);</div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span>  <span class="comment">// Fold the compare into a cmn or tst if possible.</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FoldCmp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryFoldIntegerCompare</a>(LHS, RHS, Predicate, MIRBuilder))</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FoldCmp</a>;</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>  <span class="keyword">auto</span> Dst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(LHS.getReg());</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitSUBS</a>(Dst, LHS, RHS, MIRBuilder);</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span>}</div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span> </div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitCSetForFCmp(</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ty.isVector() &amp;&amp; Ty.getSizeInBits() == 32 &amp;&amp;</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span>         <span class="stringliteral">&quot;Expected a 32-bit scalar register?&quot;</span>);</div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a> = AArch64::WZR;</div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>;</div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>  <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">changeFCMPPredToAArch64CC</a>(Pred, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>);</div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC1</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC1</a>);</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>)</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span>Dst, <span class="comment">/*Src1=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <span class="comment">/*Src2=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC1</a>,</div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>                     MIRBuilder);</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = &amp;AArch64::GPR32RegClass;</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def1Reg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def2Reg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC2</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CC2</a>);</div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def1Reg</a>, <span class="comment">/*Src1=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <span class="comment">/*Src2=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC1</a>, MIRBuilder);</div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCSINC</a>(<span class="comment">/*Dst=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def2Reg</a>, <span class="comment">/*Src1=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <span class="comment">/*Src2=*/</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvCC2</a>, MIRBuilder);</div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrMI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::ORRWrr, {Dst}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def1Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Def2Reg</a>});</div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrMI</a>;</div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>}</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span> </div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitFPCompare(</div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span>    std::optional&lt;CmpInst::Predicate&gt; Pred)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS);</div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span>  <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> != 32 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> != 64)</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span> </div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>  <span class="comment">// If this is a compare against +0.0, then we don&#39;t have</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>  <span class="comment">// to explicitly materialize a constant.</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *FPImm = <a class="code hl_function" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">getConstantFPVRegVal</a>(RHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldUseImm</a> = FPImm &amp;&amp; (FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#ae46c23ed39de6de6cf9ec6e57755e4c5">isZero</a>() &amp;&amp; !FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#a684130a8a53c04cbd92881243d6a5ae1">isNegative</a>());</div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span> </div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsEqualityPred</a> = [](<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a> || <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a> ||</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span>           <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a> || <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad601460c9371d0f0ada5ae006bdba2bd">CmpInst::FCMP_UNE</a>;</div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span>  };</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldUseImm</a> &amp;&amp; Pred &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsEqualityPred</a>(*Pred)) {</div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span>    <span class="comment">// Try commutating the operands.</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSImm</a> = <a class="code hl_function" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">getConstantFPVRegVal</a>(LHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSImm</a> &amp;&amp; (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSImm</a>-&gt;isZero() &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSImm</a>-&gt;isNegative())) {</div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldUseImm</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span>      <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span>    }</div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span>  }</div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOpcTbl</a>[2][2] = {{AArch64::FCMPSrr, AArch64::FCMPDrr},</div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span>                              {AArch64::FCMPSri, AArch64::FCMPDri}};</div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOpcTbl</a>[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldUseImm</a>][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpSize</a> == 64];</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span> </div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>  <span class="comment">// Partially build the compare. Decide if we need to add a use for the</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span>  <span class="comment">// third operand based off whether or not we&#39;re comparing against 0.0.</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span>  <span class="keyword">auto</span> CmpMI = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpOpc</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(LHS);</div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span>  CmpMI.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">setMIFlags</a>(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a1cf224b3316c689f4735877ef0bbd893">MachineInstr::NoFPExcept</a>);</div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShouldUseImm</a>)</div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span>    CmpMI.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(RHS);</div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CmpMI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span>  <span class="keywordflow">return</span> &amp;*CmpMI;</div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span>}</div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span> </div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitVectorConcat(</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>    std::optional&lt;Register&gt; Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op1, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op2,</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span>  <span class="comment">// We implement a vector concat by:</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span>  <span class="comment">// 1. Use scalar_to_vector to insert the lower vector into the larger dest</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span>  <span class="comment">// 2. Insert the upper vector into the destination&#39;s upper element</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span>  <span class="comment">// TODO: some of this code is common with G_BUILD_VECTOR handling.</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span> </div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Op1);</div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Ty</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Op2);</div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span> </div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op2Ty</a>) {</div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not do vector concat of differing vector tys&quot;</span>);</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>  }</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a>.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected a vector for vector concat&quot;</span>);</div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span> </div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a>.getSizeInBits() &gt;= 128) {</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Vector concat not supported for full size vectors&quot;</span>);</div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span>  }</div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span> </div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>  <span class="comment">// At the moment we just support 64 bit vector concats.</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a>.getSizeInBits() != 64) {</div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Vector concat supported for 64b vectors&quot;</span>);</div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span>  }</div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span> </div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ScalarTy = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a>.getSizeInBits());</div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FPRBank</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Op1, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span>      getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Op1Ty</a>.multiplyElements(2), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FPRBank</a>);</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span> </div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp1</a> =</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(ScalarTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, Op1, MIRBuilder);</div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp2</a> =</div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(ScalarTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, Op2, MIRBuilder);</div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp1</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp2</a>) {</div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not emit a vector from scalar value&quot;</span>);</div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span>  }</div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span> </div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span>  <span class="comment">// Now do the insert of the upper element.</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertOpc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSubRegIdx</a>;</div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertOpc</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSubRegIdx</a>) =</div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FPRBank</a>, ScalarTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>());</div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span> </div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span>  <span class="keywordflow">if</span> (!Dst)</div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span>    Dst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a> =</div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span>      MIRBuilder</div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span>          .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsertOpc</a>, {*Dst}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp1</a>-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>()})</div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span>          .addImm(1) <span class="comment">/* Lane index */</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidenedOp2</a>-&gt;getOperand(0).getReg())</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a>;</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>}</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span> </div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span>AArch64InstructionSelector::emitCSINC(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1,</div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span>                                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src2, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Pred,</div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span>                                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Dst);</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span>  <span class="comment">// If we used a register class, then this won&#39;t necessarily have an LLT.</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span>  <span class="comment">// Compute the size based off whether or not we have a class or bank.</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*RC);</div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst).getSizeInBits();</div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span>  <span class="comment">// Some opcodes use s1.</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &lt;= 64 &amp;&amp; <span class="stringliteral">&quot;Expected 64 bits or less only!&quot;</span>);</div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[2] = {AArch64::CSINCWr, AArch64::CSINCXr};</div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpcTable</a>[<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64];</div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {Dst}, {Src1, Src2}).addImm(Pred);</div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CSINC, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a>;</div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span>}</div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span> </div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span>std::pair&lt;MachineInstr *, AArch64CC::CondCode&gt;</div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span>AArch64InstructionSelector::emitOverflowOp(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst,</div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span>                                           <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span>                                           <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span>                                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected opcode!&quot;</span>);</div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span>  <span class="keywordflow">case</span> TargetOpcode::G_SADDO:</div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADDS</a>(Dst, LHS, RHS, MIRBuilder), <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>);</div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDO:</div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitADDS</a>(Dst, LHS, RHS, MIRBuilder), <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>);</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span>  <span class="keywordflow">case</span> TargetOpcode::G_SSUBO:</div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitSUBS</a>(Dst, LHS, RHS, MIRBuilder), <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>);</div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBO:</div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitSUBS</a>(Dst, LHS, RHS, MIRBuilder), <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>);</div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span>  }</div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span>}</div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment"></span> </div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span><span class="comment">/// Returns true if @p Val is a tree of AND/OR/CMP operations that can be</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span><span class="comment">/// expressed as a conjunction.</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="comment">/// \param CanNegate    Set to true if we can negate the whole sub-tree just by</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="comment">///                     changing the conditions on the CMP tests.</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="comment">///                     (this means we can call emitConjunctionRec() with</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment">///                      Negate==true on this sub-tree)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">/// \param MustBeFirst  Set to true if this subtree needs to be negated and we</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">///                     cannot do the negation naturally. We are required to</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment">///                     emit the subtree first in this case.</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">/// \param WillNegate   Is true if are called when the result of this</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment">///                     subexpression must be negated. This happens when the</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="comment">///                     outer expression is an OR. We can use this fact to know</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="comment">///                     that we have a double negation (or (or ...) ...) that</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">///                     can be implemented for free.</span></div>
<div class="foldopen" id="foldopen04797" data-start="{" data-end="}">
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#acc9e7924e2ef2b569d74df940b3dc0fb"> 4797</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegate</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirst</a>,</div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span>                               <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WillNegate</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) {</div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(Val))</div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Val);</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOpcode();</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GAnyCmp&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>)) {</div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegate</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirst</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span>  }</div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span>  <span class="comment">// Protect against exponential runtime and stack overflow.</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> &gt; 6)</div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span>  <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_AND || Opcode == TargetOpcode::G_OR) {</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a> = Opcode == TargetOpcode::G_OR;</div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> O0 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> O1 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>;</div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>;</div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(O0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1))</div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>;</div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>;</div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(O1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + 1))</div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span> </div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>)</div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span> </div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a>) {</div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span>      <span class="comment">// For an OR expression we need to be able to naturally negate at least</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span>      <span class="comment">// one side or we cannot do the transformation at all.</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>)</div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span>      <span class="comment">// If we the result of the OR will be negated and we can naturally negate</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span>      <span class="comment">// the leaves, then this sub-tree as a whole negates naturally.</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegate</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WillNegate</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>;</div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span>      <span class="comment">// If we cannot naturally negate the whole sub-tree, then this must be</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span>      <span class="comment">// emitted first.</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirst</a> = !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegate</a>;</div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode == TargetOpcode::G_AND &amp;&amp; <span class="stringliteral">&quot;Must be G_AND&quot;</span>);</div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span>      <span class="comment">// We cannot naturally negate an AND operation.</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegate</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirst</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>;</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span>    }</div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span>  }</div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span>}</div>
</div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span> </div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitConditionalComparison(</div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS, <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>,</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span>  <span class="comment">// TODO: emit CMN as an optimization.</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS);</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits() == 32 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits() == 64);</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a>;</div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span>  std::optional&lt;ValueAndVReg&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>;</div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1CmpInst.html#ad73f009e1b3b060bcdf6c2c1dd86600e">CmpInst::isIntPredicate</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)) {</div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(RHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a> &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>-&gt;Value.ult(32))</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits() == 32 ? AArch64::CCMPWi : AArch64::CCMPXi;</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits() == 32 ? AArch64::CCMPWr : AArch64::CCMPXr;</div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpTy</a>.getSizeInBits()) {</div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> = AArch64::FCCMPHrr;</div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> = AArch64::FCCMPSrr;</div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span>    <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> = AArch64::FCCMPDrr;</div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>    }</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span>  }</div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvOutCC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>);</div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NZCV</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#affed553a12fdb2f42041ea371820e01f">AArch64CC::getNZCVToSatisfyCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InvOutCC</a>);</div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a> =</div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a>, {}, {LHS});</div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> == AArch64::CCMPWi || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmpOpc</a> == AArch64::CCMPXi)</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a>.addImm(<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">C</a>-&gt;Value.getZExtValue());</div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a>.addReg(RHS);</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a>.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NZCV</a>).addImm(Predicate);</div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCmp</a>;</div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span>}</div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span> </div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitConjunctionRec(</div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, <span class="keywordtype">bool</span> Negate, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CCOp,</div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span>  <span class="comment">// We&#39;re at a tree leaf, produce a conditional comparison operation.</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Val);</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span>  <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOpcode();</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *Cmp = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">dyn_cast&lt;GAnyCmp&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>)) {</div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS = <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getLHSReg();</div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS = <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getRHSReg();</div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span>    <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getCond();</div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span>    <span class="keywordflow">if</span> (Negate)</div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span>      <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_function" href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">CmpInst::getInversePredicate</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GICmp&gt;</a>(Cmp)) {</div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span>      <span class="comment">// Handle special FP cases.</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span>      <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCC</a>;</div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span>      <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCC</a>);</div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span>      <span class="comment">// Some floating point conditions can&#39;t be tested with a single condition</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span>      <span class="comment">// code. Construct an additional comparison in this case.</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCC</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span>        <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCmp</a>;</div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span>        <span class="keywordflow">if</span> (!CCOp)</div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCmp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(LHS, RHS, MIB, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCmp</a> =</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>              <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(LHS, RHS, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, Predicate, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCC</a>, MIB);</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span>        CCOp = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCmp</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span>        Predicate = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraCC</a>;</div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span>      }</div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span>    }</div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span> </div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span>    <span class="comment">// Produce a normal comparison if we are first in the chain</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span>    <span class="keywordflow">if</span> (!CCOp) {</div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span>      <span class="keyword">auto</span> Dst = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.cloneVirtualRegister(LHS);</div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GICmp&gt;</a>(Cmp))</div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span>        <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitSUBS</a>(Dst, <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(2), <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(3), MIB);</div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(2).getReg(),</div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span>                           <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>-&gt;getOperand(3).getReg(), MIB);</div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span>    }</div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span>    <span class="comment">// Otherwise produce a ccmp.</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(LHS, RHS, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, Predicate, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, MIB);</div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span>  }</div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(Val) &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span> </div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a> = Opcode == TargetOpcode::G_OR;</div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span> </div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>;</div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>;</div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidL</a> = <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(LHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidL</a> &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span>  (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidL</a>;</div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span> </div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValDef</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>;</div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>;</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidR</a> = <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(RHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOR</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidR</a> &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span>  (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">void</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValidR</a>;</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span> </div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span>  <span class="comment">// Swap sub-tree that must come first to the right side.</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>) {</div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a> &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>);</div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a>);</div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span>  }</div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span> </div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateR</a>;</div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterR</a>;</div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateL</a>;</div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterAll</a>;</div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span>  <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_OR) {</div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span>    <span class="comment">// Swap the sub-tree that we can negate naturally to the left.</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateL</a>) {</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a> &amp;&amp; <span class="stringliteral">&quot;at least one side must be negatable&quot;</span>);</div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MustBeFirstR</a> &amp;&amp; <span class="stringliteral">&quot;invalid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Negate);</div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span>      <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateR</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterR</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span>      <span class="comment">// Negate the left sub-tree if possible, otherwise negate the result.</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateR</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>;</div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterR</a> = !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanNegateR</a>;</div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span>    }</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateL</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterAll</a> = !Negate;</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode == TargetOpcode::G_AND &amp;&amp;</div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>           <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Negate &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span> </div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateL</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateR</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterR</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterAll</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span>  }</div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span> </div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span>  <span class="comment">// Emit sub-trees.</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSCC</a>;</div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpR</a> =</div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span>      <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(RHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSCC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateR</a>, CCOp, Predicate, MIB);</div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterR</a>)</div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSCC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSCC</a>);</div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpL</a> = <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(</div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span>      LHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpR</a>-&gt;getOperand(0).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSCC</a>, MIB);</div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NegateAfterAll</a>)</div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>);</div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpL</a>;</div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span>}</div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span> </div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitConjunction(</div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DummyCanNegate</a>;</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DummyMustBeFirst</a>;</div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(Val, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DummyCanNegate</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DummyMustBeFirst</a>, <span class="keyword">false</span>,</div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span>                          *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>()))</div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(Val, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OutCC</a>, <span class="keyword">false</span>, <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(), <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>, MIB);</div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span>}</div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span> </div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptSelectConjunction(<a class="code hl_class" href="classllvm_1_1GSelect.html">GSelect</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>,</div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span>                                                         <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondMI</a>) {</div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> AArch64CC;</div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConjMI</a> = <a class="code hl_function" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>.getCondReg(), AArch64CC, MIB);</div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConjMI</a>)</div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span> </div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span>  emitSelect(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>.getReg(0), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>.getTrueReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>.getFalseReg(), AArch64CC, MIB);</div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelI</a>.eraseFromParent();</div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>}</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span> </div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptSelect(<a class="code hl_class" href="classllvm_1_1GSelect.html">GSelect</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span>  <span class="comment">// We want to recognize this pattern:</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span>  <span class="comment">// $z = G_FCMP pred, $x, $y</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span>  <span class="comment">// ...</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>  <span class="comment">// $w = G_SELECT $z, $a, $b</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span>  <span class="comment">// Where the value of $z is *only* ever used by the G_SELECT (possibly with</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span>  <span class="comment">// some copies/truncs in between.)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span>  <span class="comment">// If we see this, then we can emit something like this:</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span>  <span class="comment">// fcmp $x, $y</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span>  <span class="comment">// fcsel $w, $a, $b, pred</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span>  <span class="comment">// Rather than emitting both of the rather long sequences in the standard</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>  <span class="comment">// G_FCMP/G_SELECT select methods.</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span> </div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span>  <span class="comment">// First, check if the condition is defined by a compare.</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span> </div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span>  <span class="comment">// We can only fold if all of the defs have one use.</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDefReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDefReg</a>)) {</div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span>    <span class="comment">// Unless it&#39;s another select.</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UI : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_instructions(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDefReg</a>)) {</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a> == &amp;UI)</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span>      <span class="keywordflow">if</span> (UI.getOpcode() != TargetOpcode::G_SELECT)</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span>    }</div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span>  }</div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span> </div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span>  <span class="comment">// Is the condition defined by a compare?</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOpcode();</div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOpc</a> != TargetOpcode::G_ICMP &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOpc</a> != TargetOpcode::G_FCMP) {</div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptSelectConjunction</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>))</div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span>  }</div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span> </div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CondCode;</div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOpc</a> == TargetOpcode::G_ICMP) {</div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span>    <span class="keyword">auto</span> Pred =</div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span>        <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(1).getPredicate());</div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span>    CondCode = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(Pred);</div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitIntegerCompare</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(2), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(3),</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(1), MIB);</div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>    <span class="comment">// Get the condition code for the select.</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span>    <span class="keyword">auto</span> Pred =</div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span>        <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(1).getPredicate());</div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>;</div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span>    <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">changeFCMPPredToAArch64CC</a>(Pred, CondCode, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>);</div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span> </div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span>    <span class="comment">// changeFCMPPredToAArch64CC sets CondCode2 to AL when we require two</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span>    <span class="comment">// instructions to emit the comparison.</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span>    <span class="comment">// TODO: Handle FCMP_UEQ and FCMP_ONE. After that, this check will be</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span>    <span class="comment">// unnecessary.</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondCode2</a> != <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>)</div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span> </div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitFPCompare</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(2).getReg(),</div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondDef</a>-&gt;getOperand(3).getReg(), MIB)) {</div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t emit compare for select!\n&quot;</span>);</div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span>    }</div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span>  }</div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span> </div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span>  <span class="comment">// Emit the select.</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span>  emitSelect(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(),</div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span>             <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg(), CondCode, MIB);</div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span>}</div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span> </div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::tryFoldIntegerCompare(</div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.isReg() &amp;&amp; RHS.isReg() &amp;&amp; Predicate.isPredicate() &amp;&amp;</div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>         <span class="stringliteral">&quot;Unexpected MachineOperand&quot;</span>);</div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>  <span class="comment">// We want to find this sort of thing:</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span>  <span class="comment">// x = G_SUB 0, y</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span>  <span class="comment">// G_ICMP z, x</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span>  <span class="comment">// In this case, we can fold the G_SUB into the G_ICMP using a CMN instead.</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span>  <span class="comment">// e.g:</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span>  <span class="comment">// cmn z, y</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span> </div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span>  <span class="comment">// Check if the RHS or LHS of the G_ICMP is defined by a SUB</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(LHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(RHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span>  <span class="keyword">auto</span> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(Predicate.getPredicate());</div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span>  <span class="comment">// Given this:</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span>  <span class="comment">// x = G_SUB 0, y</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span>  <span class="comment">// G_ICMP x, z</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span>  <span class="comment">// Produce this:</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span>  <span class="comment">// cmn y, z</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>, <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCMN</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOperand(2), <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, MIRBuilder);</div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span> </div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span>  <span class="comment">// Same idea here, but with the RHS of the compare instead:</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span>  <span class="comment">// Given this:</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span>  <span class="comment">// x = G_SUB 0, y</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span>  <span class="comment">// G_ICMP z, x</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span>  <span class="comment">// Produce this:</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span>  <span class="comment">// cmn z, y</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a>, <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitCMN</a>(LHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a>-&gt;getOperand(2), MIRBuilder);</div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span> </div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span>  <span class="comment">// Given this:</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span>  <span class="comment">// z = G_AND x, y</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span>  <span class="comment">// G_ICMP z, 0</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>  <span class="comment">// Produce this if the compare is signed:</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span>  <span class="comment">// tst x, y</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1CmpInst.html#af206a3d6f58d9e53b074460f0d1ecb86">CmpInst::isUnsigned</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a> &amp;&amp;</div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOpcode() == TargetOpcode::G_AND) {</div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span>    <span class="comment">// Make sure that the RHS is 0.</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(RHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value != 0)</div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span> </div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitTST</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOperand(1),</div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span>                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOperand(2), MIRBuilder);</div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span>  }</div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span> </div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span>}</div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span> </div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectShuffleVector(</div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Src1Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>);</div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Src2Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>);</div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int&gt;</a> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span> </div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span>  <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span> </div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span>  <span class="comment">// G_SHUFFLE_VECTOR is weird in that the source operands can be scalars, if</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span>  <span class="comment">// it&#39;s originated from a &lt;1 x T&gt; type. Those should have been lowered into</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span>  <span class="comment">// G_BUILD_VECTOR earlier.</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span>  <span class="keywordflow">if</span> (!Src1Ty.isVector() || !Src2Ty.isVector()) {</div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not select a \&quot;scalar\&quot; G_SHUFFLE_VECTOR\n&quot;</span>);</div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span>  }</div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span> </div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesPerElt</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getElementType().getSizeInBits() / 8;</div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span> </div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Constant *, 64&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstIdxs</a>;</div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Val : <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>) {</div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span>    <span class="comment">// For now, any undef indexes we&#39;ll just assume to be 0. This should be</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span>    <span class="comment">// optimized in future, e.g. to select DUP etc.</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span>    Val = Val &lt; 0 ? 0 : Val;</div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Byte = 0; <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a9cf141c9194799e2fa2d92de4c6e8ff0aa245c3230debe5c956484ecc6fa93877">Byte</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesPerElt</a>; ++<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a9cf141c9194799e2fa2d92de4c6e8ff0aa245c3230debe5c956484ecc6fa93877">Byte</a>) {</div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span>      <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a9cf141c9194799e2fa2d92de4c6e8ff0aa245c3230debe5c956484ecc6fa93877">Byte</a> + Val * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesPerElt</a>;</div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstIdxs</a>.emplace_back(<a class="code hl_function" href="classllvm_1_1ConstantInt.html#a969709dd49c28865a482d8b870f87c46">ConstantInt::get</a>(Type::getInt8Ty(Ctx), <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span>    }</div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span>  }</div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span> </div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span>  <span class="comment">// Use a constant pool to load the index vector for TBL.</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span>  <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a> = <a class="code hl_function" href="classllvm_1_1ConstantVector.html#ade9fa017ca3aa82f7694a47090547bc1">ConstantVector::get</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstIdxs</a>);</div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLoadFromConstantPool</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPVal</a>, MIB);</div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a>) {</div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not load from a constant pool&quot;</span>);</div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span>  }</div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span> </div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 128) {</div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 64 &amp;&amp; <span class="stringliteral">&quot;Unexpected shuffle result ty&quot;</span>);</div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span>    <span class="comment">// This case can be done with TBL1.</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="X86InterleavedAccess_8cpp.html#a76c9562101f54d25482f88ae29ed6131">Concat</a> =</div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitVectorConcat</a>(std::nullopt, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>, MIB);</div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="X86InterleavedAccess_8cpp.html#a76c9562101f54d25482f88ae29ed6131">Concat</a>) {</div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not do vector concat for tbl1&quot;</span>);</div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span>    }</div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span> </div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span>    <span class="comment">// The constant pool load will be 64 bits, so need to convert to FPR128 reg.</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(64, &amp;AArch64::FPR128RegClass,</div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a>-&gt;getOperand(0).getReg(), MIB);</div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span> </div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TBL1</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(</div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span>        AArch64::TBLv16i8One, {&amp;AArch64::FPR128RegClass},</div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span>        {<a class="code hl_variable" href="X86InterleavedAccess_8cpp.html#a76c9562101f54d25482f88ae29ed6131">Concat</a>-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a>-&gt;getOperand(0).getReg()});</div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TBL1</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span> </div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> =</div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>()}, {})</div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span>            .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TBL1</a>.getReg(0), 0, AArch64::dsub);</div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>.getReg(0), AArch64::FPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span>  }</div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span> </div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span>  <span class="comment">// For TBL2 we need to emit a REG_SEQUENCE to tie together two consecutive</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span>  <span class="comment">// Q registers for regalloc.</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> Regs = {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src2Reg</a>};</div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span>  <span class="keyword">auto</span> RegSeq = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs, MIB);</div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TBL2</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::TBLv16i8Two, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0)},</div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span>                             {RegSeq, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexLoad</a>-&gt;getOperand(0)});</div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TBL2</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span>}</div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span> </div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitLaneInsert(</div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span>    std::optional&lt;Register&gt; DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>,</div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>,</div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span> </div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span>  <span class="comment">// Create a register to define with the insert if one wasn&#39;t passed in.</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span>  <span class="keywordflow">if</span> (!DstReg)</div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span>    DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span> </div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span>  <span class="keywordtype">unsigned</span> EltSize = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>).getSizeInBits();</div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, EltSize).first;</div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span> </div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID() == AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSub</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(EltSize, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>, MIRBuilder);</div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {*DstReg}, {SrcReg})</div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span>                 .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>)</div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSub</a>-&gt;getOperand(0).getReg())</div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {*DstReg}, {SrcReg})</div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span>                 .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>)</div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>);</div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span>  }</div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span> </div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsElt</a>;</div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span>}</div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span> </div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectUSMovFromExtend(</div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != TargetOpcode::G_SEXT &amp;&amp;</div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != TargetOpcode::G_ZEXT &amp;&amp;</div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != TargetOpcode::G_ANYEXT)</div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span>  <span class="keywordtype">bool</span> IsSigned = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SEXT;</div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span> </div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> != 32 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> != 64)</div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span> </div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_EXTRACT_VECTOR_ELT,</div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span>                                       <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span>  int64_t Lane;</div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span>  <span class="keywordflow">if</span> (!Extract || !<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Extract-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Lane)))</div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = Extract-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span> </div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src0);</div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span> </div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span>  <span class="keywordflow">if</span> (VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() != 128) {</div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(</div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span>        VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), &amp;AArch64::FPR128RegClass, Src0, MIB);</div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a> &amp;&amp; <span class="stringliteral">&quot;Didn&#39;t expect emitScalarToVector to fail!&quot;</span>);</div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span>    Src0 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVector</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span>  }</div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span> </div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span>  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64 &amp;&amp; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() == 32)</div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span>    Opcode = IsSigned ? AArch64::SMOVvi32to64 : AArch64::UMOVvi32;</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64 &amp;&amp; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() == 16)</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span>    Opcode = IsSigned ? AArch64::SMOVvi16to64 : AArch64::UMOVvi16;</div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64 &amp;&amp; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() == 8)</div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span>    Opcode = IsSigned ? AArch64::SMOVvi8to64 : AArch64::UMOVvi8;</div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 32 &amp;&amp; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() == 16)</div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span>    Opcode = IsSigned ? AArch64::SMOVvi16to32 : AArch64::UMOVvi16;</div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 32 &amp;&amp; VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>() == 8)</div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span>    Opcode = IsSigned ? AArch64::SMOVvi8to32 : AArch64::UMOVvi8;</div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type combo for S/UMov!&quot;</span>);</div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span> </div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span>  <span class="comment">// We may need to generate one of these, depending on the type and sign of the</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>  <span class="comment">// input:</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span>  <span class="comment">//  DstReg = SMOV Src0, Lane;</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span>  <span class="comment">//  NewReg = UMOV Src0, Lane; DstReg = SUBREG_TO_REG NewReg, sub_32;</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64 &amp;&amp; !IsSigned) {</div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR32RegClass);</div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opcode, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewReg</a>}, {Src0}).addImm(Lane);</div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span>    ExtI = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {})</div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span>               .addImm(0)</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewReg</a>)</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AArch64::sub_32);</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span>    ExtI = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opcode, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>}, {Src0}).addImm(Lane);</div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span> </div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span>}</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span> </div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectInsertElt(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_INSERT_VECTOR_ELT);</div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span> </div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span>  <span class="comment">// Get information on the destination.</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ARMII.html#ab97b67b89dc82065794e3eabc531a795a479711d0ab662307550fc709665589ea">VecSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span> </div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span>  <span class="comment">// Get information on the element we want to insert into the destination.</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>);</div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltSize &lt; 16 || EltSize &gt;</a> 64)</div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Don&#39;t support all element types yet.</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span> </div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span>  <span class="comment">// Find the definition of the index. Bail out if it&#39;s not defined by a</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span>  <span class="comment">// G_CONSTANT.</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>)</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VRegAndVal</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span> </div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span>  <span class="comment">// Perform the lane insert.</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span> </div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span>  <span class="keywordflow">if</span> (VecSize &lt; 128) {</div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>    <span class="comment">// If the vector we&#39;re inserting into is smaller than 128 bits, widen it</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>    <span class="comment">// to 128 to do the insert.</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a> =</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(VecSize, &amp;AArch64::FPR128RegClass, SrcReg, MIB);</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a>)</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>    SrcReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span>  }</div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span> </div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span>  <span class="comment">// Create an insert into a new FPR128 register.</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span>  <span class="comment">// Note that if our vector is already 128 bits, we end up emitting an extra</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>  <span class="comment">// register.</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a> =</div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLaneInsert</a>(std::nullopt, SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneIdx</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRB</a>, MIB);</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span> </div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>  <span class="keywordflow">if</span> (VecSize &lt; 128) {</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span>    <span class="comment">// If we had to widen to perform the insert, then we have to demote back to</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span>    <span class="comment">// the original size to get the result we want.</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemoteVec</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>        getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemoteVec</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span>    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass &amp;&amp; RC != &amp;AArch64::FPR64RegClass) {</div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported register class!\n&quot;</span>);</div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span>    }</div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != AArch64::ssub &amp;&amp; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != AArch64::dsub) {</div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported destination size! (&quot;</span> &lt;&lt; VecSize</div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span>                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span>    }</div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {})</div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span>        .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemoteVec</a>, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"> 5412</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span>    <span class="comment">// No widening needed.</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>-&gt;getOperand(0).setReg(DstReg);</div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span>  }</div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span> </div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span>}</div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span> </div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span>AArch64InstructionSelector::emitConstantVector(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *CV,</div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span>                                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span>                                               <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>  <span class="keywordflow">if</span> (CV-&gt;<a class="code hl_function" href="classllvm_1_1Constant.html#ae4b6abe77abf42fb02081a6cc41a0132">isNullValue</a>()) {</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 128) {</div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a> =</div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span>          MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVIv2d_ns, {Dst}, {}).addImm(0);</div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span>      <span class="keywordflow">return</span> &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a>;</div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>    }</div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span> </div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 64) {</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a> =</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>          MIRBuilder</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOVIv2d_ns, {&amp;AArch64::FPR128RegClass}, {})</div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span>              .addImm(0);</div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {Dst}, {})</div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span>                      .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a>.getReg(0), 0, AArch64::dsub);</div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AArch64::FPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span>      <span class="keywordflow">return</span> &amp;*<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>;</div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span>    }</div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>  }</div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span> </div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>  <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPLoad</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLoadFromConstantPool</a>(CV, MIRBuilder);</div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPLoad</a>) {</div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not generate cp load for constant vector!&quot;</span>);</div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span>  }</div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span> </div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIRBuilder.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(Dst, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPLoad</a>-&gt;getOperand(0));</div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(</div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>      Dst, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CPLoad</a>-&gt;getOperand(0).getReg()), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>  <span class="keywordflow">return</span> &amp;*<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>;</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span>}</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span> </div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptConstantBuildVec(</div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BUILD_VECTOR);</div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 128 &amp;&amp; <span class="stringliteral">&quot;Unexpected build_vec type!&quot;</span>);</div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt; 32)</div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>  <span class="comment">// Check if we&#39;re building a constant vector, in which case we want to</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>  <span class="comment">// generate a constant pool load instead of a vector insert sequence.</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Constant *, 16&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Csts</a>;</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 1; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands(); ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>    <span class="comment">// Try to find G_CONSTANT or G_FCONSTANT</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span>    <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a> =</div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span>        <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_CONSTANT, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a>)</div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Csts</a>.emplace_back(</div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span>          <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *<span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a>-&gt;getOperand(1).getCImm()));</div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_FCONSTANT,</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>                                  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)))</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Csts</a>.emplace_back(</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>          <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *<span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpMI</a>-&gt;getOperand(1).getFPImm()));</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span>  }</div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span>  <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *CV = <a class="code hl_function" href="classllvm_1_1ConstantVector.html#ade9fa017ca3aa82f7694a47090547bc1">ConstantVector::get</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Csts</a>);</div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitConstantVector</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), CV, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>}</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span> </div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptBuildVecToSubregToReg(</div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span>  <span class="comment">// Given:</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span>  <span class="comment">//  %vec = G_BUILD_VECTOR %elt, %undef, %undef, ... %undef</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span>  <span class="comment">//</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span>  <span class="comment">// Select the G_BUILD_VECTOR as a SUBREG_TO_REG from %elt.</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>);</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>  <span class="comment">// If the index isn&#39;t on the same bank as its elements, then this can&#39;t be a</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>  <span class="comment">// SUBREG_TO_REG.</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRB</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>)</div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(<a class="code hl_function" href="namespacellvm.html#a341215803e83773a3e97860dc291f121">make_range</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands_begin() + 2, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands_end()),</div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span>             [&amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) {</div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span>               return !getOpcodeDef(TargetOpcode::G_IMPLICIT_DEF, Op.getReg(),</div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>                                    MRI);</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>             }))</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRC</a> = getRegClassForTypeOnBank(EltTy, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRB</a>);</div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRC</a>)</div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span>      getRegClassForTypeOnBank(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>);</div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltRC</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregToReg</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBREG_TO_REG, {Dst}, {})</div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>                         .addImm(0)</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>                         .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltReg</a>)</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span>                         .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubregToReg</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span>}</div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span> </div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectBuildVector(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span>                                                   <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_BUILD_VECTOR);</div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>  <span class="comment">// Until we port more of the optimized selections, for now just use a vector</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span>  <span class="comment">// insert sequence.</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> EltTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span>  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span> </div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptConstantBuildVec</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryOptBuildVecToSubregToReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span> </div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltSize &lt; 16 || EltSize &gt;</a> 64)</div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Don&#39;t support all element types yet.</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span> </div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = &amp;AArch64::FPR128RegClass;</div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a> =</div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitScalarToVector</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getElementType().getSizeInBits(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>,</div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span>                         <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), MIB);</div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a>)</div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span> </div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVec</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScalarToVec</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span> </div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span>  <span class="comment">// Keep track of the last MI we inserted. Later on, we might be able to save</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span>  <span class="comment">// a copy using it.</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2, e = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> / EltSize + 1; i &lt; <a class="code hl_variable" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span>    <span class="comment">// Note that if we don&#39;t do a subregister copy, we can end up making an</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span>    <span class="comment">// extra register.</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a> = &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">emitLaneInsert</a>(std::nullopt, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVec</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(i).getReg(),</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>                              i - 1, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, MIB);</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVec</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>  }</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span> </div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span>  <span class="comment">// If DstTy&#39;s size in bits is less than 128, then emit a subregister copy</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span>  <span class="comment">// from DstVec to the last register we&#39;ve defined.</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt; 128) {</div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span>    <span class="comment">// Force this to be FPR using the destination vector.</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span>        getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, *RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVec</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span>    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass &amp;&amp; RC != &amp;AArch64::FPR64RegClass) {</div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported register class!\n&quot;</span>);</div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span>    }</div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span> </div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != AArch64::ssub &amp;&amp; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> != AArch64::dsub) {</div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported destination size! (&quot;</span> &lt;&lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span>                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>    }</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span> </div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span> </div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {}).addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVec</a>, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span>    RegOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg);</div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>    <span class="comment">// We don&#39;t need a subregister copy. Save a copy by re-using the</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span>    <span class="comment">// destination register on the final insert.</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a> &amp;&amp; <span class="stringliteral">&quot;PrevMI was null?&quot;</span>);</div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a>-&gt;getOperand(0).setReg(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PrevMI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span>  }</div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span> </div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span>}</div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span> </div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorLoadIntrinsic(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>                                                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVecs</a>,</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span>                                                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS);</div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Expected an opcode?&quot;</span>);</div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVecs</a> &gt; 1 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVecs</a> &lt; 5 &amp;&amp; <span class="stringliteral">&quot;Only support 2, 3, or 4 vectors&quot;</span>);</div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span>  <span class="keyword">auto</span> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 128) &amp;&amp;</div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>         <span class="stringliteral">&quot;Destination must be 64 bits or 128 bits?&quot;</span>);</div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 ? AArch64::dsub0 : AArch64::qsub0;</div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumOperands() - 1).getReg();</div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_enumvalue" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>).isPointer() &amp;&amp; <span class="stringliteral">&quot;Expected a pointer type?&quot;</span>);</div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">Load</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {Ty}, {<a class="code hl_enumvalue" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>});</div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">Load</a>.cloneMemRefs(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span>  <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Load, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectedLoadDst</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">Load</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVecs</a>; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span>    <span class="keyword">auto</span> Vec = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::COPY, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)}, {})</div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span>                   .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectedLoadDst</a>, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> + <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span>    <span class="comment">// Emit the subreg copies and immediately select them.</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span>    <span class="comment">// FIXME: We should refactor our copy code into an emitCopy helper and</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span>    <span class="comment">// clean up uses of this pattern elsewhere in the selector.</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span>    <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(*Vec, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span>  }</div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span>}</div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span> </div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicWithSideEffects(</div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span>  <span class="comment">// Find the intrinsic ID.</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIntrinsicID();</div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span> </div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(8);</div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16);</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64);</div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(0, 64);</div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span>  <span class="comment">// Select the instruction.</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a>) {</div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_ldxp:</div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_ldaxp: {</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(</div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a> == Intrinsic::aarch64_ldxp ? AArch64::LDXPX : AArch64::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LDAXPX</a>,</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>        {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg()},</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span>        {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3)});</div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>.cloneMemRefs(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span>  }</div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span>  <span class="keywordflow">case</span> Intrinsic::trap:</div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::BRK, {}, {}).addImm(1);</div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span>  <span class="keywordflow">case</span> Intrinsic::debugtrap:</div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::BRK, {}, {}).addImm(0xF000);</div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span>  <span class="keywordflow">case</span> Intrinsic::ubsantrap:</div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::BRK, {}, {})</div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span>        .addImm(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm() | (<span class="charliteral">&#39;U&#39;</span> &lt;&lt; 8));</div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2: {</div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span>    <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span>    <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span>      Opc = AArch64::LD2Twov8b;</div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span>      Opc = AArch64::LD2Twov16b;</div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span>      Opc = AArch64::LD2Twov4h;</div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span>      Opc = AArch64::LD2Twov8h;</div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S32))</div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span>      Opc = AArch64::LD2Twov2s;</div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, S32))</div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>      Opc = AArch64::LD2Twov4s;</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S64) || Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>))</div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span>      Opc = AArch64::LD2Twov2d;</div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == S64 || Ty == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>)</div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span>      Opc = AArch64::LD1Twov1d;</div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type for ld2!&quot;</span>);</div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorLoadIntrinsic</a>(Opc, 2, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span>  }</div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4: {</div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span>    <span class="keywordtype">unsigned</span> Opc = 0;</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span>    <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span>      Opc = AArch64::LD4Fourv8b;</div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span>      Opc = AArch64::LD4Fourv16b;</div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span>      Opc = AArch64::LD4Fourv4h;</div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span>      Opc = AArch64::LD4Fourv8h;</div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S32))</div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span>      Opc = AArch64::LD4Fourv2s;</div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, S32))</div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span>      Opc = AArch64::LD4Fourv4s;</div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S64) || Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>))</div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span>      Opc = AArch64::LD4Fourv2d;</div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == S64 || Ty == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>)</div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span>      Opc = AArch64::LD1Fourv1d;</div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type for ld4!&quot;</span>);</div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectVectorLoadIntrinsic</a>(Opc, 4, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span>  }</div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2: {</div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src2 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src1);</div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span>    <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span>    <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span>      Opc = AArch64::ST2Twov8b;</div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(16, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S8</a>))</div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span>      Opc = AArch64::ST2Twov16b;</div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span>      Opc = AArch64::ST2Twov4h;</div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(8, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S16</a>))</div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span>      Opc = AArch64::ST2Twov8h;</div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S32))</div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span>      Opc = AArch64::ST2Twov2s;</div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, S32))</div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span>      Opc = AArch64::ST2Twov4s;</div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, S64) || Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(2, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>))</div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span>      Opc = AArch64::ST2Twov2d;</div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == S64 || Ty == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">P0</a>)</div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span>      Opc = AArch64::ST1Twov1d;</div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected type for st2!&quot;</span>);</div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;Register, 2&gt;</a> Regs = {Src1, Src2};</div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tuple = Ty.getSizeInBits() == 128 ? <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a>(Regs, MIB)</div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span>                                               : <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a>(Regs, MIB);</div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a36b3dd3b84fde3f8494a9b18af131856">Store</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc, {}, {Tuple, <a class="code hl_enumvalue" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>});</div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a36b3dd3b84fde3f8494a9b18af131856">Store</a>.cloneMemRefs(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Store, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span>  }</div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_mops_memset_tag: {</div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span>    <span class="comment">// Transform</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span>    <span class="comment">//    %dst:gpr(p0) = \</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="comment">    //      G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.aarch64.mops.memset.tag),</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span>    <span class="comment">//      \ %dst:gpr(p0), %val:gpr(s64), %n:gpr(s64)</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span>    <span class="comment">// where %dst is updated, into</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span>    <span class="comment">//    %Rd:GPR64common, %Rn:GPR64) = \</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span><span class="comment">    //      MOPSMemorySetTaggingPseudo \</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span><span class="comment">    //      %Rd:GPR64common, %Rn:GPR64, %Rm:GPR64</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span>    <span class="comment">// where Rd and Rn are tied.</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span>    <span class="comment">// It is expected that %val has been extended to s64 in legalization.</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span>    <span class="comment">// Note that the order of the size/value operands are swapped.</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span> </div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstDef</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span>    <span class="comment">// I.getOperand(1) is the intrinsic function</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstUse</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValUse</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeUse</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span> </div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span>    <span class="comment">// MOPSMemorySetTaggingPseudo has two defs; the intrinsic call has only one.</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span>    <span class="comment">// Therefore an additional virtual register is requried for the updated size</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span>    <span class="comment">// operand. This value is not accessible via the semantics of the intrinsic.</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64));</div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span> </div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span>    <span class="keyword">auto</span> Memset = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::MOPSMemorySetTaggingPseudo,</div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span>                                 {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstDef</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeDef</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstUse</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SizeUse</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValUse</a>});</div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>    Memset.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Memset, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span>  }</div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span>  }</div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span> </div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span>}</div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span> </div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsic(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIntrinsicID();</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span> </div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a>) {</div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span>  <span class="keywordflow">case</span> Intrinsic::aarch64_crypto_sha1h: {</div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span> </div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span>    <span class="comment">// FIXME: Should this be an assert?</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits() != 32 ||</div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg).getSizeInBits() != 32)</div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span> </div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span>    <span class="comment">// The operation has to happen on FPRs. Set up some new FPR registers for</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span>    <span class="comment">// the source and destination if they are on GPRs.</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID) {</div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span>      SrcReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({SrcReg}, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2)});</div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span> </div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>      <span class="comment">// Make sure the copy ends up getting constrained properly.</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(),</div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span>                                   AArch64::GPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span>    }</div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span> </div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID)</div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span>      DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::FPR32RegClass);</div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span> </div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span>    <span class="comment">// Actually insert the instruction.</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SHA1Inst</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SHA1Hrr, {DstReg}, {SrcReg});</div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SHA1Inst</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span> </div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span>    <span class="comment">// Did we create a new register for the destination?</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span>    <span class="keywordflow">if</span> (DstReg != <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()) {</div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span>      <span class="comment">// Yep. Copy the result of the instruction back into the original</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span>      <span class="comment">// destination.</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0)}, {DstReg});</div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(),</div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span>                                   AArch64::GPR32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span>    }</div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span> </div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span>  }</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>  <span class="keywordflow">case</span> Intrinsic::ptrauth_sign: {</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscVal</a> = <a class="code hl_function" href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">getIConstantVRegVal</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDiscZero</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscVal</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscVal</a>-&gt;isNullValue();</div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span> </div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>    <span class="keywordflow">if</span> (Key &gt; <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a759ecca259756790f64e470254a4e886">AArch64PACKey::LAST</a>)</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span> </div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span>    <span class="keywordtype">unsigned</span> Opcodes[][4] = {</div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span>        {AArch64::PACIA, AArch64::PACIB, AArch64::PACDA, AArch64::PACDB},</div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span>        {AArch64::PACIZA, AArch64::PACIZB, AArch64::PACDZA, AArch64::PACDZB}};</div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span>    <span class="keywordtype">unsigned</span> Opcode = Opcodes[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDiscZero</a>][<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>];</div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span> </div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PAC</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opcode, {DstReg}, {ValReg});</div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span> </div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsDiscZero</a>) {</div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PAC</a>.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscReg</a>);</div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DiscReg</a>, AArch64::GPR64spRegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span>    }</div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span> </div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span>  }</div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span>  <span class="keywordflow">case</span> Intrinsic::ptrauth_strip: {</div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span> </div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span>    <span class="keywordflow">if</span> (Key &gt; <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a759ecca259756790f64e470254a4e886">AArch64PACKey::LAST</a>)</div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span>    <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_function" href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">getXPACOpcodeForKey</a>((<a class="code hl_enumeration" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a>)Key);</div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span> </div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opcode, {DstReg}, {ValReg});</div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span> </div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ValReg, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span>  }</div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span>  <span class="keywordflow">case</span> Intrinsic::frameaddress:</div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span>  <span class="keywordflow">case</span> Intrinsic::returnaddress: {</div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span>    <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span> </div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AArch64::GPR64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span> </div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"> 5889</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> == 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a> == Intrinsic::returnaddress) {</div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span>      <span class="keywordflow">if</span> (!MFReturnAddr) {</div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span>        <span class="comment">// Insert the copy from LR/X30 into the entry block, before it can be</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>        <span class="comment">// clobbered by anything.</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span>        MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">setReturnAddressIsTaken</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span>        MFReturnAddr = <a class="code hl_function" href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">getFunctionLiveInPhysReg</a>(</div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span>            MF, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, AArch64::LR, AArch64::GPR64RegClass, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc());</div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span>      }</div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span> </div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span>      <span class="keywordflow">if</span> (STI.hasPAuth()) {</div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::XPACI, {DstReg}, {MFReturnAddr});</div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::LR)}, {MFReturnAddr});</div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::XPACLRI);</div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({DstReg}, {<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::LR)});</div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span>      }</div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span> </div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span>    }</div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span> </div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span>    MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">setFrameAddressIsTaken</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a>(AArch64::FP);</div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span>    <span class="keywordflow">while</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>--) {</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextFrame</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64spRegClass);</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ldr</a> =</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRXui, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextFrame</a>}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a>}).addImm(0);</div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span>      <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Ldr</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NextFrame</a>;</div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span>    }</div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span> </div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrinID</a> == Intrinsic::frameaddress)</div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({DstReg}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a>});</div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span>      MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">setReturnAddressIsTaken</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span> </div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span>      <span class="keywordflow">if</span> (STI.hasPAuth()) {</div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AArch64::GPR64RegClass);</div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRXui, {TmpReg}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a>}).addImm(1);</div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::XPACI, {DstReg}, {TmpReg});</div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::LDRXui, {<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::LR)}, {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FrameAddr</a>})</div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span>            .addImm(1);</div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::XPACLRI);</div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({DstReg}, {<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::LR)});</div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span>      }</div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>    }</div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span> </div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span>  }</div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span>  <span class="keywordflow">case</span> Intrinsic::swift_async_context_addr:</div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"> 5941</span>    <span class="keyword">auto</span> Sub = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AArch64::SUBXri, {<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg()},</div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span>                              {<a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::FP)})</div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span>                   .addImm(8)</div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span>                   .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span>    <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Sub, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span> </div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span>    MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">setFrameAddressIsTaken</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span>    MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;()-&gt;setHasSwiftAsyncContext(<span class="keyword">true</span>);</div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span>  }</div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span>}</div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span> </div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span>AArch64InstructionSelector::selectShiftA_32(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt || *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> &gt; 31)</div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = (32 - *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>) &amp; 0x1f;</div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span>}</div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span> </div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span>AArch64InstructionSelector::selectShiftB_32(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt || *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> &gt; 31)</div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = 31 - *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>;</div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>}</div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> </div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span>AArch64InstructionSelector::selectShiftA_64(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt || *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> &gt; 63)</div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = (64 - *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>) &amp; 0x3f;</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>}</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span> </div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span>AArch64InstructionSelector::selectShiftB_64(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt || *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> &gt; 63)</div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = 63 - *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>;</div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>}</div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="comment"></span> </div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="comment">/// Helper to select an immediate value that can be represented as a 12-bit</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="comment">/// value shifted left by either 0 or 12. If it is possible to do so, return</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment">/// the immediate and shift value. If not, return std::nullopt.</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span><span class="comment">///</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="comment">/// Used by selectArithImmed and selectNegArithImmed.</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span>AArch64InstructionSelector::select12BitValueWithLeftShift(</div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span>    <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span>  <span class="keywordtype">unsigned</span> ShiftAmt;</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &gt;&gt; 12 == 0) {</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>    ShiftAmt = 0;</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &amp; 0xfff) == 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &gt;&gt; 24 == 0) {</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>    ShiftAmt = 12;</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &gt;&gt; 12;</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span> </div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShVal</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShiftAmt);</div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>); },</div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShVal</a>); },</div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>  }};</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>}</div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment"></span> </div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment">/// SelectArithImmed - Select an immediate value that can be represented as</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="comment">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span><span class="comment">/// Val set to the 12-bit value and Shift set to the shifter operand.</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span>AArch64InstructionSelector::selectArithImmed(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span>  <span class="comment">// This function is called from the addsub_shifted_imm ComplexPattern,</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span>  <span class="comment">// which lists [imm] as the list of opcode it&#39;s interested in, however</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>  <span class="comment">// we still need to check whether the operand is actually an immediate</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>  <span class="comment">// here because the ComplexPattern opcode list is only used in</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span>  <span class="comment">// root-level opcode matching.</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt)</div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">select12BitValueWithLeftShift</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>);</div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span>}</div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="comment"></span> </div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="comment">/// SelectNegArithImmed - As above, but negates the value before trying to</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="comment">/// select it.</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span>AArch64InstructionSelector::selectNegArithImmed(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>  <span class="comment">// We need a register here, because we need to know if we have a 64 or 32</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>  <span class="comment">// bit immediate.</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(Root);</div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a> == std::nullopt)</div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeImmed</a>;</div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span> </div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span>  <span class="comment">// This negation is almost always valid, but &quot;cmp wN, #0&quot; and &quot;cmn wN, #0&quot;</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>  <span class="comment">// have the opposite effect on the C flag, so this pattern mustn&#39;t match under</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>  <span class="comment">// those circumstances.</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> == 0)</div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span> </div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>  <span class="comment">// Check if we&#39;re dealing with a 32-bit type on the root or a 64-bit type on</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span>  <span class="comment">// the root.</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).getSizeInBits() == 32)</div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = ~((<a class="code hl_class" href="classuint32__t.html">uint32_t</a>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>) + 1;</div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">~Immed</a> + 1ULL;</div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span> </div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &amp; 0xFFFFFFFFFF000000ULL)</div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span> </div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &amp;= 0xFFFFFFULL;</div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">select12BitValueWithLeftShift</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>);</div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span>}</div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="comment"></span> </div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span><span class="comment">/// Return true if it is worth folding MI into an extended register. That is,</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="comment">/// if it&#39;s safe to pull it into the addressing mode of a load or store as a</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="comment">/// shift.</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="comment"></span><span class="keywordtype">bool</span> AArch64InstructionSelector::isWorthFoldingIntoExtendedReg(</div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span>  <span class="comment">// Always fold if there is one use, or if we&#39;re optimizing for size.</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>) ||</div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getFunction().hasOptSize())</div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span> </div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span>  <span class="comment">// It&#39;s better to avoid folding and recomputing shifts when we don&#39;t have a</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span>  <span class="comment">// fastpath.</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span>  <span class="keywordflow">if</span> (!STI.hasLSLFast())</div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span> </div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span>  <span class="comment">// We have a fastpath, so folding a shift in and potentially computing it</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span>  <span class="comment">// many times may be beneficial. Check if this is only used in memory ops.</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span>  <span class="comment">// If it is, then we should fold.</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">all_of</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_nodbg_instructions(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>),</div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span>                [](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>) { return Use.mayLoadOrStore(); });</div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span>}</div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span> </div>
<div class="foldopen" id="foldopen06088" data-start="{" data-end="}">
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#abfe88c5c35b927527bbf2475bbf28416"> 6088</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code hl_class" href="classllvm_1_1Type.html">Type</a>) {</div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1Type.html">Type</a>) {</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">AArch64_AM::SXTB</a>:</div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">AArch64_AM::SXTH</a>:</div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>:</div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span>  }</div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span>}</div>
</div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span> </div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>AArch64InstructionSelector::selectExtendedSHL(</div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span>    <span class="keywordtype">unsigned</span> SizeInBytes, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WantsExt</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.isReg() &amp;&amp; <span class="stringliteral">&quot;Expected base to be a register operand&quot;</span>);</div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.isReg() &amp;&amp; <span class="stringliteral">&quot;Expected offset to be a register operand&quot;</span>);</div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span> </div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getReg());</div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span> </div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOpcode();</div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LookedThroughZExt</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> != TargetOpcode::G_SHL &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> != TargetOpcode::G_MUL) {</div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span>    <span class="comment">// Try to look through a ZEXT.</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> != TargetOpcode::G_ZEXT || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WantsExt</a>)</div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span> </div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(1).getReg());</div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOpcode();</div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LookedThroughZExt</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span> </div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> != TargetOpcode::G_SHL &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> != TargetOpcode::G_MUL)</div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span>  }</div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span>  <span class="comment">// Make sure that the memory op is a valid size.</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LegalShiftVal</a> = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(SizeInBytes);</div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LegalShiftVal</a> == 0)</div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"> 6128</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span> </div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span>  <span class="comment">// Now, try to find the specific G_CONSTANT. Start by assuming that the</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span>  <span class="comment">// register we will offset is the LHS, and the register containing the</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span>  <span class="comment">// constant is the RHS.</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>) {</div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span>    <span class="comment">// We didn&#39;t get a constant on the RHS. If the opcode is a shift, then</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span>    <span class="comment">// we&#39;re done.</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> == TargetOpcode::G_SHL)</div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span> </div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span>    <span class="comment">// If we have a G_MUL, we can use either register. Try looking at the RHS.</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(OffsetReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>);</div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> = <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>)</div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span>  }</div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span> </div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span>  <span class="comment">// The value must fit into 3 bits, and must be positive. Make sure that is</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span>  <span class="comment">// true.</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span>  int64_t ImmVal = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span> </div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span>  <span class="comment">// Since we&#39;re going to pull this into a shift, the constant value must be</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span>  <span class="comment">// a power of 2. If we got a multiply, then we need to check this.</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOpc</a> == TargetOpcode::G_MUL) {</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(ImmVal))</div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span> </div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span>    <span class="comment">// Got a power of 2. So, the amount we&#39;ll shift is the log base-2 of that.</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span>    ImmVal = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ImmVal);</div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span>  }</div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span> </div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span>  <span class="keywordflow">if</span> ((ImmVal &amp; 0x7) != ImmVal)</div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span> </div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span>  <span class="comment">// We are only allowed to shift by LegalShiftVal. This shift value is built</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span>  <span class="comment">// into the instruction, so we can&#39;t just use whatever we want.</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span>  <span class="keywordflow">if</span> (ImmVal != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LegalShiftVal</a>)</div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span> </div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span>  <span class="keywordtype">unsigned</span> SignExtend = 0;</div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WantsExt</a>) {</div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span>    <span class="comment">// Check if the offset is defined by an extend, unless we looked through a</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span>    <span class="comment">// G_ZEXT earlier.</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LookedThroughZExt</a>) {</div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtInst</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(OffsetReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getExtendTypeForInst</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtInst</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>      <span class="keywordflow">if</span> (Ext == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>        <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span> </div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>      SignExtend = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a>(Ext) ? 1 : 0;</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>      <span class="comment">// We only support SXTW for signed extension here.</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span>      <span class="keywordflow">if</span> (SignExtend &amp;&amp; Ext != <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>)</div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span>        <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span>      OffsetReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtInst</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span>    }</div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span> </div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span>    <span class="comment">// Need a 32-bit wide register here.</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"> 6189</span>    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span>    OffsetReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">moveScalarRegClass</a>(OffsetReg, AArch64::GPR32RegClass, MIB);</div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span>  }</div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span> </div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span>  <span class="comment">// We can use the LHS of the GEP as the base, and the LHS of the shift as an</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span>  <span class="comment">// offset. Signify that we are shifting by setting the shift flag to 1.</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getReg()); },</div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(OffsetReg); },</div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span>             <span class="comment">// Need to add both immediates here to make sure that they are both</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span>             <span class="comment">// added to the instruction.</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span>             MIB.addImm(SignExtend);</div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span>             MIB.addImm(1);</div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span>           }}};</div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span>}</div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span><span class="comment"></span> </div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="comment">/// This is used for computing addresses like this:</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><span class="comment">///</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><span class="comment">/// ldr x1, [x2, x3, lsl #3]</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span><span class="comment">///</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span><span class="comment">/// Where x2 is the base register, and x3 is an offset register. The shift-left</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span><span class="comment">/// is a constant value specific to this load instruction. That is, we&#39;ll never</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span><span class="comment">/// see anything other than a 3 here (which corresponds to the size of the</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span><span class="comment">/// element being loaded.)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span>AArch64InstructionSelector::selectAddrModeShiftedExtendXReg(</div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span> </div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>  <span class="comment">// We want to find something like this:</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span>  <span class="comment">// val = G_CONSTANT LegalShiftVal</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span>  <span class="comment">// shift = G_SHL off_reg val</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span>  <span class="comment">// ptr = G_PTR_ADD base_reg shift</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span>  <span class="comment">// x = G_LOAD ptr</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>  <span class="comment">// And fold it into this addressing mode:</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>  <span class="comment">// ldr x, [base_reg, off_reg, lsl #LegalShiftVal]</span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span> </div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span>  <span class="comment">// Check if we can find the G_PTR_ADD.</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> =</div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span>      <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span> </div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span>  <span class="comment">// Now, try to match an opcode which will match our specific offset.</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span>  <span class="comment">// We want a G_SHL or a G_MUL.</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a> =</div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span>      <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>-&gt;getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectExtendedSHL</a>(Root, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>-&gt;getOperand(1),</div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(0), SizeInBytes,</div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span>                           <span class="comment">/*WantsExt=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span>}</div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span><span class="comment"></span> </div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><span class="comment">/// This is used for computing addresses like this:</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span><span class="comment">///</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="comment">/// ldr x1, [x2, x3]</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span><span class="comment">///</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span><span class="comment">/// Where x2 is the base register, and x3 is an offset register.</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span><span class="comment">///</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span><span class="comment">/// When possible (or profitable) to fold a G_PTR_ADD into the address</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span><span class="comment">/// calculation, this will do so. Otherwise, it will return std::nullopt.</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span>AArch64InstructionSelector::selectAddrModeRegisterOffset(</div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span> </div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span>  <span class="comment">// We need a GEP.</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Gep</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Gep</a>-&gt;getOpcode() != TargetOpcode::G_PTR_ADD)</div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span> </div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span>  <span class="comment">// If this is used more than once, let&#39;s not bother folding.</span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span>  <span class="comment">// TODO: Check if they are memory ops. If they are, then we can still fold</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span>  <span class="comment">// without having to recompute anything.</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Gep</a>-&gt;getOperand(0).getReg()))</div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span> </div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span>  <span class="comment">// Base is the GEP&#39;s LHS, offset is its RHS.</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span>             MIB.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Gep</a>-&gt;getOperand(1).getReg());</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span>           },</div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span>             MIB.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Gep</a>-&gt;getOperand(2).getReg());</div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span>           },</div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span>             <span class="comment">// Need to add both immediates here to make sure that they are both</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span>             <span class="comment">// added to the instruction.</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span>             MIB.addImm(0);</div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span>             MIB.addImm(0);</div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span>           }}};</div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span>}</div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment"></span> </div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="comment">/// This is intended to be equivalent to selectAddrModeXRO in</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="comment">/// AArch64ISelDAGtoDAG. It&#39;s used for selecting X register offset loads.</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span>AArch64InstructionSelector::selectAddrModeXRO(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span>                                              <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"> 6290</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> =</div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span>      <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>)</div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span> </div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span>  <span class="comment">// Check for an immediates which cannot be encoded in the [base + imm]</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span>  <span class="comment">// addressing mode, and can&#39;t be encoded in an add/sub. If this happens, we&#39;ll</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span>  <span class="comment">// end up with code like:</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span>  <span class="comment">// mov x0, wide</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"> 6303</span>  <span class="comment">// add x1 base, x0</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span>  <span class="comment">// ldr x2, [x1, x0]</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span>  <span class="comment">// In this situation, we can use the [base, xreg] addressing mode to save an</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span>  <span class="comment">// add/sub:</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span>  <span class="comment">// mov x0, wide</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span>  <span class="comment">// ldr x2, [base, x0]</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a> =</div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span>      <a class="code hl_function" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>-&gt;getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>) {</div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span>    <span class="keywordtype">unsigned</span> Scale = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(SizeInBytes);</div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValAndVReg</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span> </div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span>    <span class="comment">// Skip immediates that can be selected in the load/store addresing</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span>    <span class="comment">// mode.</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> % SizeInBytes == 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &gt;= 0 &amp;&amp;</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &lt; (0x1000 &lt;&lt; Scale))</div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span> </div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span>    <span class="comment">// Helper lambda to decide whether or not it is preferable to emit an add.</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span>    <span class="keyword">auto</span> <a class="code hl_function" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a> = [](int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a>) {</div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span>      <span class="comment">// Constants in [0x0, 0xfff] can be encoded in an add.</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span>      <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &amp; 0xfffffffffffff000LL) == 0x0LL)</div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span> </div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span>      <span class="comment">// Can it be encoded in an add lsl #12?</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>      <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &amp; 0xffffffffff000fffLL) != 0x0LL)</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span> </div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span>      <span class="comment">// It can be encoded in an add lsl #12, but we may not want to. If it is</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span>      <span class="comment">// possible to select this as a single movz, then prefer that. A single</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span>      <span class="comment">// movz is faster than an add with a shift.</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"> 6336</span>      <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &amp; 0xffffffffff00ffffLL) != 0x0LL &amp;&amp;</div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span>             (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a> &amp; 0xffffffffffff0fffLL) != 0x0LL;</div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span>    };</div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span> </div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span>    <span class="comment">// If the immediate can be encoded in a single add/sub, then bail out.</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a>) || <a class="code hl_function" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a>(-<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOff</a>))</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span>  }</div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span> </div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span>  <span class="comment">// Try to fold shifts into the addressing mode.</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeShiftedExtendXReg</a>(Root, SizeInBytes);</div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a>)</div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrModeFns</a>;</div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span> </div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span>  <span class="comment">// If that doesn&#39;t work, see if it&#39;s possible to fold in registers from</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>  <span class="comment">// a GEP.</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeRegisterOffset</a>(Root);</div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"> 6353</span>}</div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><span class="comment"></span> </div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span><span class="comment">/// This is used for computing addresses like this:</span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="comment">///</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span><span class="comment">/// ldr x0, [xBase, wOffset, sxtw #LegalShiftVal]</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span><span class="comment">///</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="comment">/// Where we have a 64-bit base register, a 32-bit offset register, and an</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="comment">/// extend (which may or may not be signed).</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>AArch64InstructionSelector::selectAddrModeWRO(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span>                                              <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span> </div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> =</div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span>      <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span> </div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(RHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span> </div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span>  <span class="comment">// The first case is the same as selectAddrModeXRO, except we need an extend.</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span>  <span class="comment">// In this case, we try to find a shift and extend, and fold them into the</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span>  <span class="comment">// addressing mode.</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"> 6379</span>  <span class="comment">// E.g.</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"> 6381</span>  <span class="comment">// off_reg = G_Z/S/ANYEXT ext_reg</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span>  <span class="comment">// val = G_CONSTANT LegalShiftVal</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span>  <span class="comment">// shift = G_SHL off_reg val</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span>  <span class="comment">// ptr = G_PTR_ADD base_reg shift</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span>  <span class="comment">// x = G_LOAD ptr</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span>  <span class="comment">// In this case we can get a load like this:</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span>  <span class="comment">// ldr x0, [base_reg, ext_reg, sxtw #LegalShiftVal]</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendedShl</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectExtendedSHL</a>(Root, LHS, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(0),</div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span>                                       SizeInBytes, <span class="comment">/*WantsExt=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendedShl</a>)</div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtendedShl</a>;</div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span> </div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span>  <span class="comment">// There was no shift. We can try and fold a G_Z/S/ANYEXT in alone though.</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span>  <span class="comment">//</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span>  <span class="comment">// e.g.</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span>  <span class="comment">// ldr something, [base_reg, ext_reg, sxtw]</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"> 6400</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span> </div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"> 6402</span>  <span class="comment">// Check if this is an extend. We&#39;ll get an extend type if it is.</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> =</div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getExtendTypeForInst</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="comment">/*IsLoadStore=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span>  <span class="keywordflow">if</span> (Ext == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span> </div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span>  <span class="comment">// Need a 32-bit wide register.</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"> 6409</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrAdd</a>);</div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">moveScalarRegClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetInst</a>-&gt;getOperand(1).getReg(),</div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span>                                       AArch64::GPR32RegClass, MIB);</div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span>  <span class="keywordtype">unsigned</span> SignExtend = <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span> </div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span>  <span class="comment">// Base is LHS, offset is ExtReg.</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(LHS.getReg()); },</div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>); },</div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span>             MIB.addImm(SignExtend);</div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span>             MIB.addImm(0);</div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span>           }}};</div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span>}</div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"> 6422</span><span class="comment"></span> </div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="comment">/// Select a &quot;register plus unscaled signed 9-bit immediate&quot; address.  This</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span><span class="comment">/// should only match when there is an offset that is not valid for a scaled</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span><span class="comment">/// immediate addressing mode.  The &quot;Size&quot; argument is the size in bytes of the</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span><span class="comment">/// memory reference, which is needed here to know what is valid for a scaled</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><span class="comment">/// immediate.</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span>AArch64InstructionSelector::selectAddrModeUnscaled(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span>                                                   <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span>      Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span> </div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span> </div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span>  <span class="keywordflow">if</span> (!isBaseWithConstantOffset(Root, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span> </div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span> </div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"> 6442</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffImm</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"> 6443</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffImm</a>.isReg())</div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHS = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffImm</a>.getReg());</div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span>  <span class="keywordflow">if</span> (RHS-&gt;getOpcode() != TargetOpcode::G_CONSTANT)</div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a>;</div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSOp1</a> = RHS-&gt;getOperand(1);</div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSOp1</a>.isCImm() || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSOp1</a>.getCImm()-&gt;getBitWidth() &gt; 64)</div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSOp1</a>.getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span> </div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span>  <span class="comment">// If the offset is valid as a scaled immediate, don&#39;t match here.</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span>  <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &amp; (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> - 1)) == 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &gt;= 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &lt; (0x1000 &lt;&lt; <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)))</div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"> 6457</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &gt;= -256 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &lt; 256) {</div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>); },</div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a>); },</div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span>    }};</div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span>  }</div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span>  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span>}</div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span> </div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span>AArch64InstructionSelector::tryFoldAddLowIntoImm(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>,</div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span>                                                 <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>.getOpcode() != AArch64::G_ADD_LOW)</div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a> = *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>.getOpcode() != AArch64::ADRP)</div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span> </div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span>  <span class="comment">// TODO: add heuristics like isWorthFoldingADDlow() from SelectionDAG.</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>.getOperand(1).getOffset();</div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> % <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 0)</div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span> </div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span>  <span class="keyword">auto</span> GV = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>.getOperand(1).getGlobal();</div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span>  <span class="keywordflow">if</span> (GV-&gt;<a class="code hl_function" href="classllvm_1_1GlobalValue.html#a239427c2c3a01e23bd15b29633696536">isThreadLocal</a>())</div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span> </div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span>  <span class="keyword">auto</span> &amp;MF = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span>  <span class="keywordflow">if</span> (GV-&gt;<a class="code hl_function" href="classllvm_1_1Value.html#a47f5c74e1b14ba4a61db057400644acc">getPointerAlignment</a>(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>()) &lt; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span> </div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> = STI.<a class="code hl_function" href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">ClassifyGlobalReference</a>(GV, MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>());</div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>);</div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AdrpReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Adrp</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AdrpReg</a>); },</div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span>             MIB.addGlobalAddress(GV, <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span>                                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFlags</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> |</div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span>                                      <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span>           }}};</div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span>}</div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="comment"></span> </div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span><span class="comment">/// Select a &quot;register plus scaled unsigned 12-bit immediate&quot; address.  The</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span><span class="comment">/// &quot;Size&quot; argument is the size in bytes of the memory reference, which</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span><span class="comment">/// determines the scale.</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span>AArch64InstructionSelector::selectAddrModeIndexed(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span>                                                  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span> </div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span> </div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOpcode() == TargetOpcode::G_FRAME_INDEX) {</div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1)); },</div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },</div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span>    }};</div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span>  }</div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span> </div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span>  <a class="code hl_enumeration" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">CodeModel::Model</a> CM = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_function" href="classllvm_1_1TargetMachine.html#ae106f6c6362377b3016f0d174227e193">getCodeModel</a>();</div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span>  <span class="comment">// Check if we can fold in the ADD of small code model ADRP + ADD address.</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span>  <span class="keywordflow">if</span> (CM == <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a>) {</div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFns</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">tryFoldAddLowIntoImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFns</a>)</div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpFns</a>;</div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span>  }</div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span> </div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span>  <span class="keywordflow">if</span> (isBaseWithConstantOffset(Root, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(LHS.getReg());</div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(RHS.getReg());</div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span> </div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> = (int64_t)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a>-&gt;getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span>    <span class="keywordtype">unsigned</span> Scale = <a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span>    <span class="keywordflow">if</span> ((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &amp; (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> - 1)) == 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &gt;= 0 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &lt; (0x1000 &lt;&lt; Scale)) {</div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOpcode() == TargetOpcode::G_FRAME_INDEX)</div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span>        <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span>            [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;getOperand(1)); },</div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span>            [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &gt;&gt; Scale); },</div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span>        }};</div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span> </div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span>      <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span>          [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHS); },</div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span>          [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSC</a> &gt;&gt; Scale); },</div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span>      }};</div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span>    }</div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span>  }</div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span> </div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span>  <span class="comment">// Before falling back to our general case, check if the unscaled</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span>  <span class="comment">// instructions can handle this. If so, that&#39;s preferable.</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">selectAddrModeUnscaled</a>(Root, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>))</div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span> </div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); },</div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },</div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span>  }};</div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span>}</div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="comment"></span> </div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="comment">/// Given a shift instruction, return the correct shift type for that</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span><span class="comment">/// instruction.</span></div>
<div class="foldopen" id="foldopen06564" data-start="{" data-end="}">
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f"> 6564</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>;</div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span>  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>;</div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span>  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a>;</div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span>  <span class="keywordflow">case</span> TargetOpcode::G_ROTR:</div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">AArch64_AM::ROR</a>;</div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span>  }</div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span>}</div>
</div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="comment"></span> </div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span><span class="comment">/// Select a &quot;shifted register&quot; operand. If the value is not shifted, set the</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"> 6580</span><span class="comment">/// shift operand to a default value of &quot;lsl 0&quot;.</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span>AArch64InstructionSelector::selectShiftedRegister(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span>                                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowROR</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span>      Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span> </div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span>  <span class="comment">// Check if the operand is defined by an instruction which corresponds to</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span>  <span class="comment">// a ShiftExtendType. E.g. a G_SHL, G_LSHR, etc.</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftInst</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> ShType = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftInst</a>);</div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span>  <span class="keywordflow">if</span> (ShType == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span>  <span class="keywordflow">if</span> (ShType == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">AArch64_AM::ROR</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowROR</a>)</div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftInst</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span> </div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span>  <span class="comment">// Need an immediate on the RHS.</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftRHS</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftInst</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftRHS</a>);</div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a>)</div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span> </div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span>  <span class="comment">// We have something that we can fold. Fold in the shift&#39;s LHS and RHS into</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span>  <span class="comment">// the instruction.</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftLHS</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftInst</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ShiftReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftLHS</a>.getReg();</div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span> </div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span>  <span class="keywordtype">unsigned</span> NumBits = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(ShiftReg).getSizeInBits();</div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span>  <span class="keywordtype">unsigned</span> Val = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Immed</a> &amp; (NumBits - 1);</div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a> = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(ShType, Val);</div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span> </div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(ShiftReg); },</div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a>); }}};</div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span>}</div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span> </div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span><a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> AArch64InstructionSelector::getExtendTypeForInst(</div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span> </div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span>  <span class="comment">// Handle explicit extend instructions first.</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::G_SEXT || Opc == TargetOpcode::G_SEXT_INREG) {</div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span>    <span class="keywordflow">if</span> (Opc == TargetOpcode::G_SEXT)</div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64 &amp;&amp; <span class="stringliteral">&quot;Extend from 64 bits?&quot;</span>);</div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">AArch64_AM::SXTB</a>;</div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">AArch64_AM::SXTH</a>;</div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span>    }</div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span>  }</div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span> </div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span>  <span class="keywordflow">if</span> (Opc == TargetOpcode::G_ZEXT || Opc == TargetOpcode::G_ANYEXT) {</div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg()).getSizeInBits();</div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64 &amp;&amp; <span class="stringliteral">&quot;Extend from 64 bits?&quot;</span>);</div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span>    <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span>    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>;</div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span>    <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>;</div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span>    <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span>    }</div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span>  }</div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span> </div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span>  <span class="comment">// Don&#39;t have an explicit extend. Try to handle a G_AND with a constant mask</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span>  <span class="comment">// on the RHS.</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span>  <span class="keywordflow">if</span> (Opc != TargetOpcode::G_AND)</div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"> 6661</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"> 6662</span> </div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span>  std::optional&lt;uint64_t&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeAndMask</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2));</div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeAndMask</a>)</div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> AndMask = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeAndMask</a>;</div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span>  <span class="keywordflow">switch</span> (AndMask) {</div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span>  <span class="keywordflow">case</span> 0xFF:</div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span>    <span class="keywordflow">return</span> !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span>  <span class="keywordflow">case</span> 0xFFFF:</div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span>    <span class="keywordflow">return</span> !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a> ? <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span>  <span class="keywordflow">case</span> 0xFFFFFFFF:</div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span>  }</div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span>}</div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span> </div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"> 6679</span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AArch64InstructionSelector::moveScalarRegClass(</div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span>  <span class="keyword">auto</span> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ty.isVector() &amp;&amp; <span class="stringliteral">&quot;Expected scalars only!&quot;</span>);</div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span>  <span class="keywordflow">if</span> (Ty.getSizeInBits() == <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(RC))</div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span> </div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span>  <span class="comment">// Create a copy and immediately select it.</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>  <span class="comment">// FIXME: We should have an emitCopy function?</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({&amp;RC}, {Reg});</div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span>  <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(*Copy, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>.getReg(0);</div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span>}</div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span><span class="comment"></span> </div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span><span class="comment">/// Select an &quot;extended register&quot; operand. This operand folds in an extend</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="comment">/// followed by an optional left shift.</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><span class="comment"></span><a class="code hl_typedef" href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span>AArch64InstructionSelector::selectArithExtendedRegister(</div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span>      Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span> </div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a> = 0;</div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>;</div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span>  <a class="code hl_enumeration" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>;</div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>)</div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span> </div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isWorthFoldingIntoExtendedReg</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span> </div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span>  <span class="comment">// Check if we can fold a shift and an extend.</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOpcode() == TargetOpcode::G_SHL) {</div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span>    <span class="comment">// Look for a constant on the RHS of the shift.</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span>    std::optional&lt;uint64_t&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeShiftVal</a> = <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a>(RHS);</div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeShiftVal</a>)</div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeShiftVal</a>;</div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a> &gt; 4)</div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span>    <span class="comment">// Look for a valid extend instruction on the LHS of the shift.</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1);</div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(LHS.getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtDef</a>)</div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"> 6729</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getExtendTypeForInst</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtDef</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span>    <span class="keywordflow">if</span> (Ext == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtDef</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span>    <span class="comment">// Didn&#39;t get a shift. Try just folding an extend.</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">getExtendTypeForInst</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span>    <span class="keywordflow">if</span> (Ext == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span>      <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span> </div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span>    <span class="comment">// If we have a 32 bit instruction which zeroes out the high half of a</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span>    <span class="comment">// register, we get an implicit zero extend for free. Check if we have one.</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span>    <span class="comment">// FIXME: We actually emit the extend right now even though we don&#39;t have</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span>    <span class="comment">// to.</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span>    <span class="keywordflow">if</span> (Ext == <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a> &amp;&amp; <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>).getSizeInBits() == 32) {</div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtInst</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>);</div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isDef32</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtInst</a>))</div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"> 6747</span>        <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"> 6748</span>    }</div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span>  }</div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span> </div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span>  <span class="comment">// We require a GPR32 here. Narrow the ExtReg if needed using a subregister</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span>  <span class="comment">// copy.</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>);</div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">moveScalarRegClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>, AArch64::GPR32RegClass, MIB);</div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span> </div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>); },</div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span>             MIB.addImm(getArithExtendImm(Ext, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftVal</a>));</div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span>           }}};</div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span>}</div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span> </div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderTruncImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span>                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span>  std::optional&lt;int64_t&gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a> =</div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span>      <a class="code hl_function" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">getIConstantVRegSExtVal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a> &amp;&amp; <span class="stringliteral">&quot;Expected constant value&quot;</span>);</div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a>);</div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span>}</div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"> 6773</span> </div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderLogicalImm32(</div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a>, 32);</div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Enc);</div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span>}</div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span> </div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderLogicalImm64(</div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> Enc = <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CstVal</a>, 64);</div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Enc);</div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span>}</div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span> </div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderFPImm16(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span>                                               <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span>         <span class="stringliteral">&quot;Expected G_FCONSTANT&quot;</span>);</div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(</div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span>      <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#ab23f031bf813c9284ac27776b414a867">AArch64_AM::getFP16Imm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getFPImm()-&gt;getValueAPF()));</div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span>}</div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span> </div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderFPImm32(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span>                                               <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span>         <span class="stringliteral">&quot;Expected G_FCONSTANT&quot;</span>);</div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(</div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span>      <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">AArch64_AM::getFP32Imm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getFPImm()-&gt;getValueAPF()));</div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span>}</div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span> </div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderFPImm64(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span>                                               <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span>         <span class="stringliteral">&quot;Expected G_FCONSTANT&quot;</span>);</div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(</div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span>      <a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">AArch64_AM::getFP64Imm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getFPImm()-&gt;getValueAPF()));</div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span>}</div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"> 6818</span> </div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span><span class="keywordtype">void</span> AArch64InstructionSelector::renderFPImm32SIMDModImmType4(</div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span>         <span class="stringliteral">&quot;Expected G_FCONSTANT&quot;</span>);</div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm_1_1AArch64__AM.html#ae37687fd3e4b8a746f795bfcd64a70e7">AArch64_AM::encodeAdvSIMDModImmType4</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1)</div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span>                                                      .getFPImm()</div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span>                                                      -&gt;getValueAPF()</div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span>                                                      .bitcastToAPInt()</div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span>                                                      .getZExtValue()));</div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span>}</div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span> </div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><span class="keywordtype">bool</span> AArch64InstructionSelector::isLoadStoreOfNumBytes(</div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> NumBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoadOrStore())</div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand() &amp;&amp;</div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span>         <span class="stringliteral">&quot;Expected load/store to have only one mem op!&quot;</span>);</div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span>  <span class="keywordflow">return</span> (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin())-&gt;getSize() == NumBytes;</div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span>}</div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span> </div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="keywordtype">bool</span> AArch64InstructionSelector::isDef32(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent()-&gt;getRegInfo();</div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() != 32)</div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span> </div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span>  <span class="comment">// Only return true if we know the operation will zero-out the high half of</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span>  <span class="comment">// the 64-bit register. Truncates can be subregister copies, which don&#39;t</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span>  <span class="comment">// zero out the high bits. Copies and other copy-like instructions can be</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span>  <span class="comment">// fed by truncates, or could be lowered as subregister copies.</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span>  <span class="keywordflow">case</span> TargetOpcode::COPY:</div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span>  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span>  <span class="keywordflow">case</span> TargetOpcode::G_PHI:</div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span>  }</div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span>}</div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span> </div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span> </div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="comment">// Perform fixups on the given PHI instruction&#39;s operands to force them all</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span><span class="comment">// to be the same as the destination regbank.</span></div>
<div class="foldopen" id="foldopen06862" data-start="{" data-end="}">
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#aafb37937e5f21c12443bd5278264d08b"> 6862</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"> 6864</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_PHI &amp;&amp; <span class="stringliteral">&quot;Expected a G_PHI&quot;</span>);</div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(DstReg);</div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> &amp;&amp; <span class="stringliteral">&quot;Expected PHI dst to have regbank assigned&quot;</span>);</div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span> </div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span>  <span class="comment">// Go through each operand and ensure it has the same regbank.</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_function" href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands())) {</div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span>    <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = MO.getReg();</div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>) {</div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span>      <span class="comment">// Insert a cross-bank copy.</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span>      <span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDefBB</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>-&gt;getParent();</div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span>      <span class="comment">// Any instruction we insert must appear after all PHIs in the block</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span>      <span class="comment">// for the block to be valid MIR.</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt = std::next(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>-&gt;<a class="code hl_function" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span>      <span class="keywordflow">if</span> (InsertPt != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDefBB</a>.end() &amp;&amp; InsertPt-&gt;isPHI())</div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span>        InsertPt = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDefBB</a>.getFirstNonPHI();</div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">setInsertPt</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>-&gt;getParent(), InsertPt);</div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span>      <span class="keyword">auto</span> Copy = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(Ty, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>);</div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(Copy.getReg(0), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>);</div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span>      MO.setReg(Copy.getReg(0));</div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span>    }</div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span>  }</div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span>}</div>
</div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span> </div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span><span class="keywordtype">void</span> AArch64InstructionSelector::processPHIs(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span>  <span class="comment">// We&#39;re looking for PHIs, build a list so we don&#39;t invalidate iterators.</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"> 6897</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;MachineInstr *, 32&gt;</a> Phis;</div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;BB : MF) {</div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : BB) {</div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_PHI)</div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span>        Phis.emplace_back(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span>    }</div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span>  }</div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span> </div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Phis) {</div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span>    <span class="comment">// We need to do some work here if the operand types are &lt; 16 bit and they</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span>    <span class="comment">// are split across fpr/gpr banks. Since all types &lt;32b on gpr</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span>    <span class="comment">// end up being assigned gpr32 regclasses, we can end up with PHIs here</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span>    <span class="comment">// which try to select between a gpr32 and an fpr16. Ideally RBS shouldn&#39;t</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span>    <span class="comment">// be selecting heterogenous regbanks for operands if possible, but we</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span>    <span class="comment">// still need to be able to deal with it here.</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span>    <span class="comment">//</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span>    <span class="comment">// To fix this, if we have a gpr-bank operand &lt; 32b in size and at least</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span>    <span class="comment">// one other operand is on the fpr bank, then we add cross-bank copies</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span>    <span class="comment">// to homogenize the operand banks. For simplicity the bank that we choose</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span>    <span class="comment">// to settle on is whatever bank the def operand has. For example:</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span>    <span class="comment">//</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span>    <span class="comment">// %endbb:</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span>    <span class="comment">//   %dst:gpr(s16) = G_PHI %in1:gpr(s16), %bb1, %in2:fpr(s16), %bb2</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span>    <span class="comment">//  =&gt;</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span>    <span class="comment">// %bb2:</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span>    <span class="comment">//   ...</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span>    <span class="comment">//   %in2_copy:gpr(s16) = COPY %in2:fpr(s16)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span>    <span class="comment">//   ...</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span>    <span class="comment">// %endbb:</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span>    <span class="comment">//   %dst:gpr(s16) = G_PHI %in1:gpr(s16), %bb1, %in2_copy:gpr(s16), %bb2</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasGPROp</a> = <span class="keyword">false</span>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasFPROp</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_namespace" href="namespacellvm.html">llvm</a>::<a class="code hl_function" href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">drop_begin</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands())) {</div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span>      <span class="keywordflow">if</span> (!MO.isReg())</div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(MO.getReg());</div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span>      <span class="keywordflow">if</span> (!Ty.isValid() || !Ty.isScalar())</div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span>      <span class="keywordflow">if</span> (Ty.getSizeInBits() &gt;= 32)</div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(MO.getReg());</div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span>      <span class="comment">// If for some reason we don&#39;t have a regbank yet. Don&#39;t try anything.</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>)</div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span> </div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>-&gt;getID() == AArch64::GPRRegBankID)</div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasGPROp</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasFPROp</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span>    }</div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span>    <span class="comment">// We have heterogenous regbanks, need to fixup.</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasGPROp</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasFPROp</a>)</div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span>      <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, RBI);</div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span>  }</div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span>}</div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span> </div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *</div>
<div class="foldopen" id="foldopen06955" data-start="{" data-end="}">
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e"> 6955</a></span><a class="code hl_function" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">createAArch64InstructionSelector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span>                                 <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget,</div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span>                                 <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64InstructionSelector(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, Subtarget, RBI);</div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span>}</div>
</div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span>}</div>
<div class="ttc" id="aAArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64GlobalISelUtils_8h_html"><div class="ttname"><a href="AArch64GlobalISelUtils_8h.html">AArch64GlobalISelUtils.h</a></div></div>
<div class="ttc" id="aAArch64ISelDAGToDAG_8cpp_html_a8e2f5645552aa4df45a3046ed8a660ae"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a></div><div class="ttdeci">static bool isPreferredADD(int64_t ImmOff)</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01341">AArch64ISelDAGToDAG.cpp:1341</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a02f6de82e3085eef9b1ad0ebe9b2d500"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a></div><div class="ttdeci">static SDValue emitConditionalComparison(SDValue LHS, SDValue RHS, ISD::CondCode CC, SDValue CCOp, AArch64CC::CondCode Predicate, AArch64CC::CondCode OutCC, const SDLoc &amp;DL, SelectionDAG &amp;DAG)</div><div class="ttdoc">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A))...</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l03151">AArch64ISelLowering.cpp:3151</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a588e5dcf7ccf9ec2b6922f24c012a08a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a></div><div class="ttdeci">static SDValue emitConjunctionRec(SelectionDAG &amp;DAG, SDValue Val, AArch64CC::CondCode &amp;OutCC, bool Negate, SDValue CCOp, AArch64CC::CondCode Predicate)</div><div class="ttdoc">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l03260">AArch64ISelLowering.cpp:3260</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a665697d954db3756f083f5db4cafe5dc"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a></div><div class="ttdeci">static bool canEmitConjunction(const SDValue Val, bool &amp;CanNegate, bool &amp;MustBeFirst, bool WillNegate, unsigned Depth=0)</div><div class="ttdoc">Returns true if Val is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l03198">AArch64ISelLowering.cpp:3198</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_aa8526c2421f7be2bffb71de4318a9fe6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a></div><div class="ttdeci">static void changeFPCCToANDAArch64CC(ISD::CondCode CC, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">Convert a DAG fp condition code to an AArch64 CC.</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l02941">AArch64ISelLowering.cpp:2941</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_ade26f57722dfb847f2313d9674fa0cba"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a></div><div class="ttdeci">static bool isCMN(SDValue Op, ISD::CondCode CC)</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l03020">AArch64ISelLowering.cpp:3020</a></div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_af25c3ad8dd30f33b93e7540b8fbd27df"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a></div><div class="ttdeci">static SDValue emitConjunction(SelectionDAG &amp;DAG, SDValue Val, AArch64CC::CondCode &amp;OutCC)</div><div class="ttdoc">Emit expression as a conjunction (a series of CCMP/CFCMP ops).</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8cpp_source.html#l03372">AArch64ISelLowering.cpp:3372</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a18c672925e05a23b72838be961003fc7"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a></div><div class="ttdeci">static unsigned selectFPConvOpc(unsigned GenericOpc, LLT DstTy, LLT SrcTy)</div><div class="ttdef"><b>Definition</b> <a href="#l01033">AArch64InstructionSelector.cpp:1033</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a1cb20ca947002d194a0220677583167f"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1cb20ca947002d194a0220677583167f">getRegClassesForCopy</a></div><div class="ttdeci">static std::pair&lt; const TargetRegisterClass *, const TargetRegisterClass * &gt; getRegClassesForCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Helper function to get the source and destination register classes for a copy.</div><div class="ttdef"><b>Definition</b> <a href="#l00885">AArch64InstructionSelector.cpp:885</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a376f5aa1990808e8e65cc77dd462c677"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a></div><div class="ttdeci">static Register getTestBitReg(Register Reg, uint64_t &amp;Bit, bool &amp;Invert, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return a register which can be used as a bit to test in a TB(N)Z.</div><div class="ttdef"><b>Definition</b> <a href="#l01392">AArch64InstructionSelector.cpp:1392</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a496c2822a80bc1f575e662e247f61d77"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a></div><div class="ttdeci">static unsigned getMinSizeForRegBank(const RegisterBank &amp;RB)</div><div class="ttdoc">Returns the minimum size the given register bank can hold.</div><div class="ttdef"><b>Definition</b> <a href="#l00614">AArch64InstructionSelector.cpp:614</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a513ea914cd36aae44b9f09ebdfafbae6"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a513ea914cd36aae44b9f09ebdfafbae6">getVectorShiftImm</a></div><div class="ttdeci">static std::optional&lt; int64_t &gt; getVectorShiftImm(Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns the element immediate value of a vector shift operand if found.</div><div class="ttdef"><b>Definition</b> <a href="#l01785">AArch64InstructionSelector.cpp:1785</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a61d01252826372b1ec3aefc12e0c23d1"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a></div><div class="ttdeci">static unsigned selectLoadStoreUIOp(unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</div><div class="ttdoc">Select the AArch64 opcode for the G_LOAD or G_STORE operation GenericOpc, appropriate for the (value)...</div><div class="ttdef"><b>Definition</b> <a href="#l00821">AArch64InstructionSelector.cpp:821</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a79aef281242f8877523e32b6a669356e"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a></div><div class="ttdeci">static AArch64CC::CondCode changeICMPPredToAArch64CC(CmpInst::Predicate P)</div><div class="ttdef"><b>Definition</b> <a href="#l01280">AArch64InstructionSelector.cpp:1280</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a8e3929f9a80e9ff6d48e35bba3e2d600"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a></div><div class="ttdeci">static unsigned selectBinaryOp(unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</div><div class="ttdoc">Select the AArch64 opcode for the basic binary operation GenericOpc (such as G_OR or G_SDIV),...</div><div class="ttdef"><b>Definition</b> <a href="#l00750">AArch64InstructionSelector.cpp:750</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a902b09cfe1ad72267169b4f08909f680"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a></div><div class="ttdeci">static bool getSubRegForClass(const TargetRegisterClass *RC, const TargetRegisterInfo &amp;TRI, unsigned &amp;SubReg)</div><div class="ttdoc">Returns the correct subregister to use for a given register class.</div><div class="ttdef"><b>Definition</b> <a href="#l00586">AArch64InstructionSelector.cpp:586</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a933b079df28c77f3850ed1edf94c6ed8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a></div><div class="ttdeci">static bool selectCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition</b> <a href="#l00942">AArch64InstructionSelector.cpp:942</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a9acef535219004fa4c89f4f996343b6f"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a9acef535219004fa4c89f4f996343b6f">copySubReg</a></div><div class="ttdeci">static bool copySubReg(MachineInstr &amp;I, MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI, Register SrcReg, const TargetRegisterClass *To, unsigned SubReg)</div><div class="ttdoc">Helper function for selectCopy.</div><div class="ttdef"><b>Definition</b> <a href="#l00859">AArch64InstructionSelector.cpp:859</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_aa50c3403efb5a9bf58dee7bc4927f303"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a></div><div class="ttdeci">static const TargetRegisterClass * getMinClassForRegBank(const RegisterBank &amp;RB, unsigned SizeInBits, bool GetAllRegSet=false)</div><div class="ttdoc">Given a register bank, and size in bits, return the smallest register class that can represent that c...</div><div class="ttdef"><b>Definition</b> <a href="#l00550">AArch64InstructionSelector.cpp:550</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_aafa6584a25c261a3300bcadca8073518"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#aafa6584a25c261a3300bcadca8073518">createDTuple</a></div><div class="ttdeci">static Register createDTuple(ArrayRef&lt; Register &gt; Regs, MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a tuple of D-registers using the registers in Regs.</div><div class="ttdef"><b>Definition</b> <a href="#l00660">AArch64InstructionSelector.cpp:660</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_aafb37937e5f21c12443bd5278264d08b"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a></div><div class="ttdeci">static void fixupPHIOpBanks(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, const AArch64RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition</b> <a href="#l06862">AArch64InstructionSelector.cpp:6862</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_ab328c242b91fe2bc4d6d0797761fdea1"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ab328c242b91fe2bc4d6d0797761fdea1">selectDebugInstr</a></div><div class="ttdeci">static bool selectDebugInstr(MachineInstr &amp;I, MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition</b> <a href="#l00913">AArch64InstructionSelector.cpp:913</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_abfe88c5c35b927527bbf2475bbf28416"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a></div><div class="ttdeci">static bool isSignExtendShiftType(AArch64_AM::ShiftExtendType Type)</div><div class="ttdef"><b>Definition</b> <a href="#l06088">AArch64InstructionSelector.cpp:6088</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_ac27317e513ca940053ef5778f920269f"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftTypeForInst(MachineInstr &amp;MI)</div><div class="ttdoc">Given a shift instruction, return the correct shift type for that instruction.</div><div class="ttdef"><b>Definition</b> <a href="#l06564">AArch64InstructionSelector.cpp:6564</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_ac3419b7821dce4fc2e3a6f4a96b7dbaa"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a></div><div class="ttdeci">static bool unsupportedBinOp(const MachineInstr &amp;I, const AArch64RegisterBankInfo &amp;RBI, const MachineRegisterInfo &amp;MRI, const AArch64RegisterInfo &amp;TRI)</div><div class="ttdoc">Check whether I is a currently unsupported binary operation:</div><div class="ttdef"><b>Definition</b> <a href="#l00704">AArch64InstructionSelector.cpp:704</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_adba6b0f5197cda6e31725e3309fb7cb0"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a></div><div class="ttdeci">static bool getLaneCopyOpcode(unsigned &amp;CopyOpc, unsigned &amp;ExtractSubReg, const unsigned EltSize)</div><div class="ttdef"><b>Definition</b> <a href="#l04077">AArch64InstructionSelector.cpp:4077</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_af01e8bd1c1aba89ed27081450bb0d9e8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#af01e8bd1c1aba89ed27081450bb0d9e8">createQTuple</a></div><div class="ttdeci">static Register createQTuple(ArrayRef&lt; Register &gt; Regs, MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a tuple of Q-registers using the registers in Regs.</div><div class="ttdef"><b>Definition</b> <a href="#l00669">AArch64InstructionSelector.cpp:669</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_af6194171586d2f1e13eb57765226d48a"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#af6194171586d2f1e13eb57765226d48a">getImmedFromMO</a></div><div class="ttdeci">static std::optional&lt; uint64_t &gt; getImmedFromMO(const MachineOperand &amp;Root)</div><div class="ttdef"><b>Definition</b> <a href="#l00677">AArch64InstructionSelector.cpp:677</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_af872da5b171c5a24305ffa536fda2be0"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a></div><div class="ttdeci">static std::pair&lt; unsigned, unsigned &gt; getInsertVecEltOpInfo(const RegisterBank &amp;RB, unsigned EltSize)</div><div class="ttdoc">Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB.</div><div class="ttdef"><b>Definition</b> <a href="#l04434">AArch64InstructionSelector.cpp:4434</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_afb7df659747f14484e642788c2fe6788"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#afb7df659747f14484e642788c2fe6788">createTuple</a></div><div class="ttdeci">static Register createTuple(ArrayRef&lt; Register &gt; Regs, const unsigned RegClassIDs[], const unsigned SubRegs[], MachineIRBuilder &amp;MIB)</div><div class="ttdoc">Create a REG_SEQUENCE instruction using the registers in Regs.</div><div class="ttdef"><b>Definition</b> <a href="#l00640">AArch64InstructionSelector.cpp:640</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_afd426d485b9c084cfeb540c87018b219"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#afd426d485b9c084cfeb540c87018b219">getVectorSHLImm</a></div><div class="ttdeci">static std::optional&lt; int64_t &gt; getVectorSHLImm(LLT SrcTy, Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Matches and returns the shift immediate value for a SHL instruction given a shift operand.</div><div class="ttdef"><b>Definition</b> <a href="#l01794">AArch64InstructionSelector.cpp:1794</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_afef7d46bdebb2335e9947791fa017bb1"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#afef7d46bdebb2335e9947791fa017bb1">changeFPCCToORAArch64CC</a></div><div class="ttdeci">static void changeFPCCToORAArch64CC(CmpInst::Predicate CC, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">changeFPCCToORAArch64CC - Convert an IR fp condition code to an AArch64 CC.</div><div class="ttdef"><b>Definition</b> <a href="#l01308">AArch64InstructionSelector.cpp:1308</a></div></div>
<div class="ttc" id="aAArch64MCTargetDesc_8h_html"><div class="ttname"><a href="AArch64MCTargetDesc_8h.html">AArch64MCTargetDesc.h</a></div></div>
<div class="ttc" id="aAArch64MIPeepholeOpt_8cpp_html_a9c374320ed4e895f9afa199987182bd2"><div class="ttname"><a href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a></div><div class="ttdeci">unsigned RegSize</div><div class="ttdef"><b>Definition</b> <a href="AArch64MIPeepholeOpt_8cpp_source.html#l00123">AArch64MIPeepholeOpt.cpp:123</a></div></div>
<div class="ttc" id="aAArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8h_html"><div class="ttname"><a href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AArch64.</div></div>
<div class="ttc" id="aAArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="aAArch64TargetMachine_8h_html"><div class="ttname"><a href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a></div></div>
<div class="ttc" id="aARCInstrInfo_8cpp_html_aab5329eaa9a958adfa2c8de4d24e16cc"><div class="ttname"><a href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a></div><div class="ttdeci">static bool isStore(int Opcode)</div><div class="ttdef"><b>Definition</b> <a href="ARCInstrInfo_8cpp_source.html#l00058">ARCInstrInfo.cpp:58</a></div></div>
<div class="ttc" id="aARMInstructionSelector_8cpp_html_a0d70a38e8f0622515630e7e8672df270"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a></div><div class="ttdeci">static bool selectMergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition</b> <a href="ARMInstructionSelector_8cpp_source.html#l00231">ARMInstructionSelector.cpp:231</a></div></div>
<div class="ttc" id="aARMInstructionSelector_8cpp_html_a838cd050490773e0349589c0d78618fc"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a></div><div class="ttdeci">static bool selectUnmergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition</b> <a href="ARMInstructionSelector_8cpp_source.html#l00262">ARMInstructionSelector.cpp:262</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00347">DeadArgumentElimination.cpp:347</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aDerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="aDwarf_8h_html"><div class="ttname"><a href="Dwarf_8h.html">Dwarf.h</a></div><div class="ttdoc">This file contains constants used for implementing Dwarf debug support.</div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aGenericCycleImpl_8h_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition</b> <a href="GenericCycleImpl_8h_source.html#l00030">GenericCycleImpl.h:30</a></div></div>
<div class="ttc" id="aGenericMachineInstrs_8h_html"><div class="ttname"><a href="GenericMachineInstrs_8h.html">GenericMachineInstrs.h</a></div><div class="ttdoc">Declares convenience wrapper classes for interpreting MachineInstr instances as specific generic oper...</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aInstructionSelectorImpl_8h_html"><div class="ttname"><a href="InstructionSelectorImpl_8h.html">InstructionSelectorImpl.h</a></div></div>
<div class="ttc" id="aInstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="aInstructions_8h_html"><div class="ttname"><a href="Instructions_8h.html">Instructions.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div><div class="ttdoc">Contains matchers for matching SSA Machine Instructions.</div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01627">MachineSink.cpp:1627</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a15b5b86944f6df97d2c3659d77f51f91"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a></div><div class="ttdeci">static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition</b> <a href="MipsDisassembler_8cpp_source.html#l00521">MipsDisassembler.cpp:521</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aPass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="aPatternMatch_8h_html"><div class="ttname"><a href="PatternMatch_8h.html">PatternMatch.h</a></div></div>
<div class="ttc" id="aProvenanceAnalysisEvaluator_8cpp_html_a2ee79648e8bce3ddbb26358ff10e3e82"><div class="ttname"><a href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a></div><div class="ttdeci">static StringRef getName(Value *V)</div><div class="ttdef"><b>Definition</b> <a href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00020">ProvenanceAnalysisEvaluator.cpp:20</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="aX86InterleavedAccess_8cpp_html_a76c9562101f54d25482f88ae29ed6131"><div class="ttname"><a href="X86InterleavedAccess_8cpp.html#a76c9562101f54d25482f88ae29ed6131">Concat</a></div><div class="ttdeci">static constexpr int Concat[]</div><div class="ttdef"><b>Definition</b> <a href="X86InterleavedAccess_8cpp_source.html#l00239">X86InterleavedAccess.cpp:239</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00039">AArch64MachineFunctionInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64FunctionInfo_html_a6e56ab8686aecd83b84810e257d84b64"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">llvm::AArch64FunctionInfo::getVarArgsStackIndex</a></div><div class="ttdeci">int getVarArgsStackIndex() const</div><div class="ttdef"><b>Definition</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00339">AArch64MachineFunctionInfo.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8h_source.html#l00035">AArch64InstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00104">AArch64RegisterBankInfo.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a4d2e6b50d2d120966b45253b1ad825b4"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">llvm::AArch64Subtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8h_source.html#l00261">AArch64Subtarget.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a6d2ea0d87e248160e202c25124c91fa9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">llvm::AArch64Subtarget::isTargetMachO</a></div><div class="ttdeci">bool isTargetMachO() const</div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8h_source.html#l00271">AArch64Subtarget.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aa2bf24e995494a7c64d8f3e02818ad30"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">llvm::AArch64Subtarget::ClassifyGlobalReference</a></div><div class="ttdeci">unsigned ClassifyGlobalReference(const GlobalValue *GV, const TargetMachine &amp;TM) const</div><div class="ttdoc">ClassifyGlobalReference - Find the target operand flags that describe how a global value should be re...</div><div class="ttdef"><b>Definition</b> <a href="AArch64Subtarget_8cpp_source.html#l00359">AArch64Subtarget.cpp:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetMachine_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetMachine.html">llvm::AArch64TargetMachine</a></div><div class="ttdef"><b>Definition</b> <a href="AArch64TargetMachine_8h_source.html#l00024">AArch64TargetMachine.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition</b> <a href="APFloat_8h_source.html#l01144">APFloat.h:1144</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l01494">APInt.h:1494</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockFrequencyInfo_html"><div class="ttname"><a href="classllvm_1_1BlockFrequencyInfo.html">llvm::BlockFrequencyInfo</a></div><div class="ttdoc">BlockFrequencyInfo pass uses BlockFrequencyInfoImpl implementation to estimate IR basic block frequen...</div><div class="ttdef"><b>Definition</b> <a href="BlockFrequencyInfo_8h_source.html#l00037">BlockFrequencyInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00718">InstrTypes.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">llvm::CmpInst::FCMP_OEQ</a></div><div class="ttdeci">@ FCMP_OEQ</div><div class="ttdoc">0 0 0 1 True if ordered and equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00721">InstrTypes.h:721</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdeci">@ ICMP_SLT</div><div class="ttdoc">signed less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00747">InstrTypes.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdeci">@ ICMP_SLE</div><div class="ttdoc">signed less or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00748">InstrTypes.h:748</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">llvm::CmpInst::FCMP_OLT</a></div><div class="ttdeci">@ FCMP_OLT</div><div class="ttdoc">0 1 0 0 True if ordered and less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00724">InstrTypes.h:724</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba396dda2571cd3c575f1d9cb44dc2cc09"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba396dda2571cd3c575f1d9cb44dc2cc09">llvm::CmpInst::FCMP_ULE</a></div><div class="ttdeci">@ FCMP_ULE</div><div class="ttdoc">1 1 0 1 True if unordered, less than, or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00733">InstrTypes.h:733</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba4c399f525bbcf03d72af4b303e6eeca8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba4c399f525bbcf03d72af4b303e6eeca8">llvm::CmpInst::FCMP_OGT</a></div><div class="ttdeci">@ FCMP_OGT</div><div class="ttdoc">0 0 1 0 True if ordered and greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00722">InstrTypes.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba541533f34077bbbcfb703a90f6d2da9b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba541533f34077bbbcfb703a90f6d2da9b">llvm::CmpInst::FCMP_OGE</a></div><div class="ttdeci">@ FCMP_OGE</div><div class="ttdoc">0 0 1 1 True if ordered and greater than or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00723">InstrTypes.h:723</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdeci">@ ICMP_UGE</div><div class="ttdoc">unsigned greater or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00742">InstrTypes.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdeci">@ ICMP_UGT</div><div class="ttdoc">unsigned greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00741">InstrTypes.h:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdeci">@ ICMP_SGT</div><div class="ttdoc">signed greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00745">InstrTypes.h:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba75016d5872d90adf89cc1cbf5763f474"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba75016d5872d90adf89cc1cbf5763f474">llvm::CmpInst::FCMP_ULT</a></div><div class="ttdeci">@ FCMP_ULT</div><div class="ttdoc">1 1 0 0 True if unordered or less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">llvm::CmpInst::FCMP_ONE</a></div><div class="ttdeci">@ FCMP_ONE</div><div class="ttdoc">0 1 1 0 True if ordered and operands are unequal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00726">InstrTypes.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">llvm::CmpInst::FCMP_UEQ</a></div><div class="ttdeci">@ FCMP_UEQ</div><div class="ttdoc">1 0 0 1 True if unordered or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00729">InstrTypes.h:729</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdeci">@ ICMP_ULT</div><div class="ttdoc">unsigned less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00743">InstrTypes.h:743</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba959268ceeae23abe5c9ad9e895669d0c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba959268ceeae23abe5c9ad9e895669d0c">llvm::CmpInst::FCMP_UGT</a></div><div class="ttdeci">@ FCMP_UGT</div><div class="ttdoc">1 0 1 0 True if unordered or greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00730">InstrTypes.h:730</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a">llvm::CmpInst::FCMP_OLE</a></div><div class="ttdeci">@ FCMP_OLE</div><div class="ttdoc">0 1 0 1 True if ordered and less than or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00725">InstrTypes.h:725</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e">llvm::CmpInst::FCMP_ORD</a></div><div class="ttdeci">@ FCMP_ORD</div><div class="ttdoc">0 1 1 1 True if ordered (no nans)</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00727">InstrTypes.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00739">InstrTypes.h:739</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00740">InstrTypes.h:740</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdeci">@ ICMP_SGE</div><div class="ttdoc">signed greater or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00746">InstrTypes.h:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bad601460c9371d0f0ada5ae006bdba2bd"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad601460c9371d0f0ada5ae006bdba2bd">llvm::CmpInst::FCMP_UNE</a></div><div class="ttdeci">@ FCMP_UNE</div><div class="ttdoc">1 1 1 0 True if unordered or not equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00734">InstrTypes.h:734</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdeci">@ ICMP_ULE</div><div class="ttdoc">unsigned less or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00744">InstrTypes.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bae51609fc6a425f849d37c28cb9bc0344"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bae51609fc6a425f849d37c28cb9bc0344">llvm::CmpInst::FCMP_UGE</a></div><div class="ttdeci">@ FCMP_UGE</div><div class="ttdoc">1 0 1 1 True if unordered, greater than, or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00731">InstrTypes.h:731</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed">llvm::CmpInst::FCMP_UNO</a></div><div class="ttdeci">@ FCMP_UNO</div><div class="ttdoc">1 0 0 0 True if unordered: isnan(X) | isnan(Y)</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00728">InstrTypes.h:728</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_aa2a54b545d237ecfe450fd1292f7675e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">llvm::CmpInst::getInversePredicate</a></div><div class="ttdeci">Predicate getInversePredicate() const</div><div class="ttdoc">For example, EQ -&gt; NE, UGT -&gt; ULE, SLT -&gt; SGE, OEQ -&gt; UNE, UGT -&gt; OLE, OLT -&gt; UGE,...</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00832">InstrTypes.h:832</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_ad73f009e1b3b060bcdf6c2c1dd86600e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#ad73f009e1b3b060bcdf6c2c1dd86600e">llvm::CmpInst::isIntPredicate</a></div><div class="ttdeci">bool isIntPredicate() const</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00826">InstrTypes.h:826</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_af206a3d6f58d9e53b074460f0d1ecb86"><div class="ttname"><a href="classllvm_1_1CmpInst.html#af206a3d6f58d9e53b074460f0d1ecb86">llvm::CmpInst::isUnsigned</a></div><div class="ttdeci">bool isUnsigned() const</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00963">InstrTypes.h:963</a></div></div>
<div class="ttc" id="aclassllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition</b> <a href="CodeGenCoverage_8h_source.html#l00019">CodeGenCoverage.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantDataVector_html_a44124e702dc442346bd6202bb03e593b"><div class="ttname"><a href="classllvm_1_1ConstantDataVector.html#a44124e702dc442346bd6202bb03e593b">llvm::ConstantDataVector::getSplat</a></div><div class="ttdeci">static Constant * getSplat(unsigned NumElts, Constant *Elt)</div><div class="ttdoc">Return a ConstantVector with the specified constant in each element.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8cpp_source.html#l03071">Constants.cpp:3071</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00256">Constants.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_a32aa14715eeb813d764fcf20f161f0a1"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00297">Constants.h:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_a684130a8a53c04cbd92881243d6a5ae1"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a684130a8a53c04cbd92881243d6a5ae1">llvm::ConstantFP::isNegative</a></div><div class="ttdeci">bool isNegative() const</div><div class="ttdoc">Return true if the sign bit is set.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00304">Constants.h:304</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_ae46c23ed39de6de6cf9ec6e57755e4c5"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#ae46c23ed39de6de6cf9ec6e57755e4c5">llvm::ConstantFP::isZero</a></div><div class="ttdeci">bool isZero() const</div><div class="ttdoc">Return true if the value is positive or negative zero.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00301">Constants.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00078">Constants.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_a969709dd49c28865a482d8b870f87c46"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a969709dd49c28865a482d8b870f87c46">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool IsSigned=false)</div><div class="ttdoc">If Ty is a vector type, return a Constant with a splat of the given value.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8cpp_source.html#l00887">Constants.cpp:887</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_ac09a21c371a9c535cbc13e8f82503aec"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">llvm::ConstantInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit unsigned integer value after it has been zero extended as appropriate...</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00141">Constants.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantVector_html_ade9fa017ca3aa82f7694a47090547bc1"><div class="ttname"><a href="classllvm_1_1ConstantVector.html#ade9fa017ca3aa82f7694a47090547bc1">llvm::ConstantVector::get</a></div><div class="ttdeci">static Constant * get(ArrayRef&lt; Constant * &gt; V)</div><div class="ttdef"><b>Definition</b> <a href="Constants_8cpp_source.html#l01356">Constants.cpp:1356</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html_ae4b6abe77abf42fb02081a6cc41a0132"><div class="ttname"><a href="classllvm_1_1Constant.html#ae4b6abe77abf42fb02081a6cc41a0132">llvm::Constant::isNullValue</a></div><div class="ttdeci">bool isNullValue() const</div><div class="ttdoc">Return true if this is the value that would be returned by getNullValue.</div><div class="ttdef"><b>Definition</b> <a href="Constants_8cpp_source.html#l00076">Constants.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_acfcd22eb38dbfe1acbf138754297437a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">TypeSize getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type.</div><div class="ttdef"><b>Definition</b> <a href="DataLayout_8h_source.html#l00475">DataLayout.h:475</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_af9185c7e96873c6d2c13e1f1b6322cf6"><div class="ttname"><a href="classllvm_1_1DataLayout.html#af9185c7e96873c6d2c13e1f1b6322cf6">llvm::DataLayout::getPrefTypeAlign</a></div><div class="ttdeci">Align getPrefTypeAlign(Type *Ty) const</div><div class="ttdoc">Returns the preferred stack/global alignment for the specified type.</div><div class="ttdef"><b>Definition</b> <a href="DataLayout_8cpp_source.html#l00845">DataLayout.cpp:845</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l00315">Function.cpp:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l00640">Function.cpp:640</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1GLoadStore_html"><div class="ttname"><a href="classllvm_1_1GLoadStore.html">llvm::GLoadStore</a></div><div class="ttdoc">Represents any type of generic load or store.</div><div class="ttdef"><b>Definition</b> <a href="GenericMachineInstrs_8h_source.html#l00041">GenericMachineInstrs.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1GSelect_html"><div class="ttname"><a href="classllvm_1_1GSelect.html">llvm::GSelect</a></div><div class="ttdoc">Represents a G_SELECT.</div><div class="ttdef"><b>Definition</b> <a href="GenericMachineInstrs_8h_source.html#l00219">GenericMachineInstrs.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a239427c2c3a01e23bd15b29633696536"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a239427c2c3a01e23bd15b29633696536">llvm::GlobalValue::isThreadLocal</a></div><div class="ttdeci">bool isThreadLocal() const</div><div class="ttdoc">If the value is &quot;Thread Local&quot;, its value isn't shared by the threads.</div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00259">GlobalValue.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1ICmpInst_html_aaaeded5d0cab77f531b294638459aca5"><div class="ttname"><a href="classllvm_1_1ICmpInst.html#aaaeded5d0cab77f531b294638459aca5">llvm::ICmpInst::isEquality</a></div><div class="ttdeci">bool isEquality() const</div><div class="ttdoc">Return true if this predicate is either EQ or NE.</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l01292">Instructions.h:1292</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions.</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00428">InstructionSelector.h:428</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a6ed0a63bc189027f8e81235be11886e3"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a6ed0a63bc189027f8e81235be11886e3">llvm::InstructionSelector::setupMF</a></div><div class="ttdeci">virtual void setupMF(MachineFunction &amp;mf, GISelKnownBits *KB, CodeGenCoverage &amp;covinfo, ProfileSummaryInfo *psi, BlockFrequencyInfo *bfi)</div><div class="ttdoc">Setup per-MF selector state.</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00457">InstructionSelector.h:457</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_ae7f141b135ebfb200157bfb1d8cd2ba4"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#ae7f141b135ebfb200157bfb1d8cd2ba4">llvm::InstructionSelector::ComplexRendererFns</a></div><div class="ttdeci">std::optional&lt; SmallVector&lt; std::function&lt; void(MachineInstrBuilder &amp;)&gt;, 4 &gt; &gt; ComplexRendererFns</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00470">InstructionSelector.h:470</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a32472b5afd0ae6edb4a233a25056a6aa"><div class="ttname"><a href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">constexpr unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00233">LowLevelTypeImpl.h:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a7da5cc6e8aadd4d5fb6dd68f8ec12b7e"><div class="ttname"><a href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">llvm::LLT::isVector</a></div><div class="ttdeci">constexpr bool isVector() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00129">LowLevelTypeImpl.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a7ff0361855acbbe71b15b8dc6003fbc5"><div class="ttname"><a href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">llvm::LLT::pointer</a></div><div class="ttdeci">static constexpr LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ac33fa4c8cfeb9287f51f95404a459de8"><div class="ttname"><a href="classllvm_1_1LLT.html#ac33fa4c8cfeb9287f51f95404a459de8">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">constexpr unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00247">LowLevelTypeImpl.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_acd1eca3232b7b3072543294cd2377a37"><div class="ttname"><a href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">llvm::LLT::fixed_vector</a></div><div class="ttdeci">static constexpr LLT fixed_vector(unsigned NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level fixed-width vector of some number of elements and element width.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00076">LowLevelTypeImpl.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIMetadata_html"><div class="ttname"><a href="classllvm_1_1MIMetadata.html">llvm::MIMetadata</a></div><div class="ttdoc">Set of metadata that should be preserved when using BuildMI().</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00335">MachineInstrBuilder.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition</b> <a href="MachineConstantPool_8h_source.html#l00117">MachineConstantPool.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineConstantPool_html_afd6691ddb5d4adf50d744297e18a1c6d"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#afd6691ddb5d4adf50d744297e18a1c6d">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, Align Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l01442">MachineFunction.cpp:1442</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a14ca8f1aa1c62b860504b766ad3b15f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">llvm::MachineFrameInfo::setAdjustsStack</a></div><div class="ttdeci">void setAdjustsStack(bool V)</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00610">MachineFrameInfo.h:610</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a4b9a38005d95189db3246e0e4ec6088d"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">llvm::MachineFrameInfo::setFrameAddressIsTaken</a></div><div class="ttdeci">void setFrameAddressIsTaken(bool T)</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00372">MachineFrameInfo.h:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a81b01652144140bfb79c6ffdaff923f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">llvm::MachineFrameInfo::setReturnAddressIsTaken</a></div><div class="ttdeci">void setReturnAddressIsTaken(bool s)</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00378">MachineFrameInfo.h:378</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l00469">MachineFunction.cpp:469</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l00292">MachineFunction.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a9e51edf88ef3878857794a6bf7e44287"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00668">MachineFunction.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_aba1fee9e9c9b537fd2a02f33f714ca68"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aba1fee9e9c9b537fd2a02f33f714ca68">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00704">MachineFunction.h:704</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0df93c0f752428162e14b54f8999172d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0df93c0f752428162e14b54f8999172d">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00317">MachineIRBuilder.h:317</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a4cac2a17ab11d53dd0a49871b80f5c7a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a4cac2a17ab11d53dd0a49871b80f5c7a">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00344">MachineIRBuilder.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8bc92b8a902afb7675480ecc729a66d4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00385">MachineIRBuilder.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9ec04f3692b9601036d2d4477c4c3749"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00273">MachineIRBuilder.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab24db762f0912a99f1e4d9e44eaeaa44"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab24db762f0912a99f1e4d9e44eaeaa44">llvm::MachineIRBuilder::setInstrAndDebugLoc</a></div><div class="ttdeci">void setInstrAndDebugLoc(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI, and set the debug loc to MI's loc.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00354">MachineIRBuilder.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac8f6c5b9180bd630c92e1126877d0b08"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00298">MachineIRBuilder.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad7322f56c0659b8dc8e55567767b74d6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00291">MachineIRBuilder.h:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8cpp_source.html#l00288">MachineIRBuilder.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aeb6d0a9254bc3183046873436fc7c12e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aeb6d0a9254bc3183046873436fc7c12e">llvm::MachineIRBuilder::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00283">MachineIRBuilder.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afd3920e024c9e79df5fd07b03c64d314"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">llvm::MachineIRBuilder::buildPtrToInt</a></div><div class="ttdeci">MachineInstrBuilder buildPtrToInt(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert a G_PTRTOINT instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00669">MachineIRBuilder.h:669</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00094">MachineInstrBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6eb17a3fc032cb29dbc1908f1d4ba046"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6eb17a3fc032cb29dbc1908f1d4ba046">llvm::MachineInstrBuilder::addBlockAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addBlockAddress(const BlockAddress *BA, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00190">MachineInstrBuilder.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00152">MachineInstrBuilder.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a8880ccaea51a4ee9b48c3c8d7fbfebf4"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a8880ccaea51a4ee9b48c3c8d7fbfebf4">llvm::MachineInstrBuilder::addRegMask</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addRegMask(const uint32_t *Mask) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00197">MachineInstrBuilder.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a9117be19af857a7bdcee7bdf0279024c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9117be19af857a7bdcee7bdf0279024c">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00177">MachineInstrBuilder.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_aaa7ad3e87d858a3ed3b3dc8b05b70078"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aaa7ad3e87d858a3ed3b3dc8b05b70078">llvm::MachineInstrBuilder::addJumpTableIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addJumpTableIndex(unsigned Idx, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00171">MachineInstrBuilder.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_abf1febf2a98f588146548a3a485d3838"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00146">MachineInstrBuilder.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00213">MachineInstrBuilder.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad88e27102395957e457fed8e73a085cf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00123">MachineInstrBuilder.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_adf25b569ca308aacc819a2331626ed5d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#adf25b569ca308aacc819a2331626ed5d">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00273">MachineInstrBuilder.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00202">MachineInstrBuilder.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af584d2eb0342e655d6ec597c0f7958db"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00116">MachineInstrBuilder.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00313">MachineInstr.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a1cf224b3316c689f4735877ef0bbd893"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a1cf224b3316c689f4735877ef0bbd893">llvm::MachineInstr::NoFPExcept</a></div><div class="ttdeci">@ NoFPExcept</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00110">MachineInstr.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8cpp_source.html#l00691">MachineInstr.cpp:691</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00134">MachineMemOperand.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a29e05cd075864928ae65e1751fdc346e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00558">MachineOperand.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00330">MachineOperand.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00553">MachineOperand.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00326">MachineOperand.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l00056">MachineOperand.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00328">MachineOperand.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7b39ecfd6793534206dbb095b0d464c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l00157">MachineOperand.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00812">MachineOperand.h:812</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00366">MachineOperand.h:366</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ace112d8a86396bd55e99738cd41005b6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ace112d8a86396bd55e99738cd41005b6">llvm::MachineOperand::CreateGA</a></div><div class="ttdeci">static MachineOperand CreateGA(const GlobalValue *GV, int64_t Offset, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00889">MachineOperand.h:889</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad3ad3b0e833c44eb432854df8e3bff6a"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3ad3b0e833c44eb432854df8e3bff6a">llvm::MachineOperand::CreateBA</a></div><div class="ttdeci">static MachineOperand CreateBA(const BlockAddress *BA, int64_t Offset, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00905">MachineOperand.h:905</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aee59c647052fc9557561e596681da3c0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00563">MachineOperand.h:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af0d32d967ac31c4e6149c2adb89aa947"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">llvm::MachineOperand::getPredicate</a></div><div class="ttdeci">unsigned getPredicate() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00614">MachineOperand.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1ProfileSummaryInfo_html"><div class="ttname"><a href="classllvm_1_1ProfileSummaryInfo.html">llvm::ProfileSummaryInfo</a></div><div class="ttdoc">Analysis providing profile information.</div><div class="ttdef"><b>Definition</b> <a href="ProfileSummaryInfo_8h_source.html#l00040">ProfileSummaryInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00493">RegisterBankInfo.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00129">RegisterBankInfo.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00097">Register.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a4a6966b99e305bd6f01fb17c645ae3da"><div class="ttname"><a href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">llvm::Register::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00126">Register.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectInst_html"><div class="ttname"><a href="classllvm_1_1SelectInst.html">llvm::SelectInst</a></div><div class="ttdoc">This class represents the LLVM 'select' instruction.</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l01746">Instructions.h:1746</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00128">MachineIRBuilder.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00180">MachineIRBuilder.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_ae106f6c6362377b3016f0d174227e193"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ae106f6c6362377b3016f0d174227e193">llvm::TargetMachine::getCodeModel</a></div><div class="ttdeci">CodeModel::Model getCodeModel() const</div><div class="ttdoc">Returns the code model.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00233">TargetMachine.h:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a47f5c74e1b14ba4a61db057400644acc"><div class="ttname"><a href="classllvm_1_1Value.html#a47f5c74e1b14ba4a61db057400644acc">llvm::Value::getPointerAlignment</a></div><div class="ttdeci">Align getPointerAlignment(const DataLayout &amp;DL) const</div><div class="ttdoc">Returns an alignment of the pointer value.</div><div class="ttdef"><b>Definition</b> <a href="Value_8cpp_source.html#l00918">Value.cpp:918</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00082">ilist_node.h:82</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00254">AArch64BaseInfo.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">llvm::AArch64CC::VC</a></div><div class="ttdeci">@ VC</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00262">AArch64BaseInfo.h:262</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdeci">@ NE</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00256">AArch64BaseInfo.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdeci">@ GE</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00265">AArch64BaseInfo.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">llvm::AArch64CC::PL</a></div><div class="ttdeci">@ PL</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00260">AArch64BaseInfo.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">llvm::AArch64CC::EQ</a></div><div class="ttdeci">@ EQ</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00255">AArch64BaseInfo.h:255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdeci">@ HS</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00257">AArch64BaseInfo.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdeci">@ MI</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00259">AArch64BaseInfo.h:259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdeci">@ GT</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00267">AArch64BaseInfo.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdeci">@ LT</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00266">AArch64BaseInfo.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">llvm::AArch64CC::VS</a></div><div class="ttdeci">@ VS</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00261">AArch64BaseInfo.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdeci">@ HI</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00263">AArch64BaseInfo.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdeci">@ LO</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00258">AArch64BaseInfo.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">llvm::AArch64CC::AL</a></div><div class="ttdeci">@ AL</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00269">AArch64BaseInfo.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdeci">@ LE</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00268">AArch64BaseInfo.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdeci">@ LS</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00264">AArch64BaseInfo.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_afc2ebeb83373be407903e43096e4f7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">llvm::AArch64CC::getInvertedCondCode</a></div><div class="ttdeci">static CondCode getInvertedCondCode(CondCode Code)</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00303">AArch64BaseInfo.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_affed553a12fdb2f42041ea371820e01f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#affed553a12fdb2f42041ea371820e01f">llvm::AArch64CC::getNZCVToSatisfyCondCode</a></div><div class="ttdeci">static unsigned getNZCVToSatisfyCondCode(CondCode Code)</div><div class="ttdoc">Given a condition code, return NZCV flags that would satisfy that condition.</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00313">AArch64BaseInfo.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a6ac70c96c3ec3ca110703f1ebfe5e0ef"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">llvm::AArch64GISelUtils::changeFCMPPredToAArch64CC</a></div><div class="ttdeci">void changeFCMPPredToAArch64CC(const CmpInst::Predicate P, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">Find the AArch64 condition codes necessary to represent P for a scalar floating point comparison.</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00099">AArch64GlobalISelUtils.cpp:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_afbd23de302bae474849243a215cb910c"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#afbd23de302bae474849243a215cb910c">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getAArch64VectorSplatScalar(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00035">AArch64GlobalISelUtils.cpp:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">llvm::AArch64II::MO_NC</a></div><div class="ttdeci">@ MO_NC</div><div class="ttdoc">MO_NC - Indicates whether the linker is expected to check the symbol reference for overflow.</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00781">AArch64BaseInfo.h:781</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">llvm::AArch64II::MO_G1</a></div><div class="ttdeci">@ MO_G1</div><div class="ttdoc">MO_G1 - A symbol operand with this flag (granule 1) represents the bits 16-31 of a 64-bit address,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00757">AArch64BaseInfo.h:757</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">llvm::AArch64II::MO_PAGEOFF</a></div><div class="ttdeci">@ MO_PAGEOFF</div><div class="ttdoc">MO_PAGEOFF - A symbol operand with this flag represents the offset of that symbol within a 4K page.</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00745">AArch64BaseInfo.h:745</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdeci">@ MO_GOT</div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00776">AArch64BaseInfo.h:776</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">llvm::AArch64II::MO_G0</a></div><div class="ttdeci">@ MO_G0</div><div class="ttdoc">MO_G0 - A symbol operand with this flag (granule 0) represents the bits 0-15 of a 64-bit address,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00761">AArch64BaseInfo.h:761</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">llvm::AArch64II::MO_PAGE</a></div><div class="ttdeci">@ MO_PAGE</div><div class="ttdoc">MO_PAGE - A symbol operand with this flag represents the pc-relative offset of the 4K page containing...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00740">AArch64BaseInfo.h:740</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">llvm::AArch64II::MO_TLS</a></div><div class="ttdeci">@ MO_TLS</div><div class="ttdoc">MO_TLS - Indicates that the operand being accessed is some kind of thread-local symbol.</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00787">AArch64BaseInfo.h:787</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">llvm::AArch64II::MO_G2</a></div><div class="ttdeci">@ MO_G2</div><div class="ttdoc">MO_G2 - A symbol operand with this flag (granule 2) represents the bits 32-47 of a 64-bit address,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00753">AArch64BaseInfo.h:753</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">llvm::AArch64II::MO_G3</a></div><div class="ttdeci">@ MO_G3</div><div class="ttdoc">MO_G3 - A symbol operand with this flag (granule 3) represents the high 16-bits of a 64-bit address,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00749">AArch64BaseInfo.h:749</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdeci">@ CSINC</div><div class="ttdef"><b>Definition</b> <a href="AArch64ISelLowering_8h_source.html#l00085">AArch64ISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">llvm::AArch64PACKey::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00824">AArch64BaseInfo.h:824</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a759ecca259756790f64e470254a4e886"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a759ecca259756790f64e470254a4e886">llvm::AArch64PACKey::LAST</a></div><div class="ttdeci">@ LAST</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00830">AArch64BaseInfo.h:829</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a262431cccd14e6063eacc180130a5882"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">llvm::AArch64_AM::isLogicalImmediate</a></div><div class="ttdeci">static bool isLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">isLogicalImmediate - Return true if the immediate is valid for a logical immediate instruction of the...</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00276">AArch64AddressingModes.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a5d1d3c98268fd4f6017b99e4bd9415ed"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">llvm::AArch64_AM::getFP32Imm</a></div><div class="ttdeci">static int getFP32Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP32Imm - Return an 8-bit floating-point version of the 32-bit floating-point value.</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00394">AArch64AddressingModes.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">llvm::AArch64_AM::ShiftExtendType</a></div><div class="ttdeci">ShiftExtendType</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00033">AArch64AddressingModes.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">llvm::AArch64_AM::SXTW</a></div><div class="ttdeci">@ SXTW</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00048">AArch64AddressingModes.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">llvm::AArch64_AM::LSL</a></div><div class="ttdeci">@ LSL</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00035">AArch64AddressingModes.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">llvm::AArch64_AM::UXTW</a></div><div class="ttdeci">@ UXTW</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00043">AArch64AddressingModes.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">llvm::AArch64_AM::ASR</a></div><div class="ttdeci">@ ASR</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00037">AArch64AddressingModes.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">llvm::AArch64_AM::InvalidShiftExtend</a></div><div class="ttdeci">@ InvalidShiftExtend</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00034">AArch64AddressingModes.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdeci">@ UXTB</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">llvm::AArch64_AM::LSR</a></div><div class="ttdeci">@ LSR</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00036">AArch64AddressingModes.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdeci">@ UXTH</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00042">AArch64AddressingModes.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1abb1fa5a6016bfee1580a7b989a454c9a">llvm::AArch64_AM::ROR</a></div><div class="ttdeci">@ ROR</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00038">AArch64AddressingModes.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">llvm::AArch64_AM::SXTB</a></div><div class="ttdeci">@ SXTB</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00046">AArch64AddressingModes.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">llvm::AArch64_AM::SXTH</a></div><div class="ttdeci">@ SXTH</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00047">AArch64AddressingModes.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_a832ad315a355f4ddcc32f189f34e28a9"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">llvm::AArch64_AM::encodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t encodeLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">encodeLogicalImmediate - Return the encoded immediate value for a logical immediate instruction of th...</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00283">AArch64AddressingModes.h:283</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_aa3b818e0d89b7804a311b48c18080a4f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">llvm::AArch64_AM::getFP64Imm</a></div><div class="ttdeci">static int getFP64Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP64Imm - Return an 8-bit floating-point version of the 64-bit floating-point value.</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00422">AArch64AddressingModes.h:422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_ab23f031bf813c9284ac27776b414a867"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ab23f031bf813c9284ac27776b414a867">llvm::AArch64_AM::getFP16Imm</a></div><div class="ttdeci">static int getFP16Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP16Imm - Return an 8-bit floating-point version of the 16-bit floating-point value.</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00368">AArch64AddressingModes.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_ae37687fd3e4b8a746f795bfcd64a70e7"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ae37687fd3e4b8a746f795bfcd64a70e7">llvm::AArch64_AM::encodeAdvSIMDModImmType4</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType4(uint64_t Imm)</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00502">AArch64AddressingModes.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__AM_html_aeae88f12b667477f90db9b726556b337"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">llvm::AArch64_AM::getShifterImm</a></div><div class="ttdeci">static unsigned getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned Imm)</div><div class="ttdoc">getShifterImm - Encode the shift type and amount: imm: 6-bit shift amount shifter: 000 ==&gt; lsl 001 ==...</div><div class="ttdef"><b>Definition</b> <a href="AArch64AddressingModes_8h_source.html#l00099">AArch64AddressingModes.h:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdeci">@ BFM</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUISelLowering_8h_source.html#l00434">AMDGPUISelLowering.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00439">SIDefines.h:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMetadata_8h_source.html#l00486">AMDGPUMetadata.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMII_html_ab97b67b89dc82065794e3eabc531a795a479711d0ab662307550fc709665589ea"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ab97b67b89dc82065794e3eabc531a795a479711d0ab662307550fc709665589ea">llvm::ARMII::VecSize</a></div><div class="ttdeci">@ VecSize</div><div class="ttdef"><b>Definition</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">ARMBaseInfo.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a4562904154aff9698a612bc7f6086a4c"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ac4ff6c0d7d3422c83fe44a3597fb0f12afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8df"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">llvm::CodeModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdeci">@ Large</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">llvm::CodeModel::Tiny</a></div><div class="ttdeci">@ Tiny</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdeci">@ Small</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00270">MIPatternMatch.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a27f29a27e5d3b0d6222ade8ab95e2be5"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">llvm::MIPatternMatch::m_SpecificICst</a></div><div class="ttdeci">SpecificConstantMatch m_SpecificICst(int64_t RequestedValue)</div><div class="ttdoc">Matches a constant equal to RequestedValue.</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00195">MIPatternMatch.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a2e06342dcfb65c2c40e4121eb688d4df"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">llvm::MIPatternMatch::m_GZExt</a></div><div class="ttdeci">UnaryOp_match&lt; SrcTy, TargetOpcode::G_ZEXT &gt; m_GZExt(const SrcTy &amp;Src)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00581">MIPatternMatch.h:581</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a441b9fc17e390be4c8dc6a1f1dd3d424"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch&lt; APInt &gt; m_ICst(APInt &amp;Cst)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00093">MIPatternMatch.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a5a165ce6b90fa37c5cec47d02e329748"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">llvm::MIPatternMatch::m_GAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_ADD, true &gt; m_GAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00451">MIPatternMatch.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a61adc0538bc40b2709040c5284c5c719"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a61adc0538bc40b2709040c5284c5c719">llvm::MIPatternMatch::m_GOr</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_OR, true &gt; m_GOr(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00517">MIPatternMatch.h:517</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a6240a74849b1362e57acbef94436005d"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a6240a74849b1362e57acbef94436005d">llvm::MIPatternMatch::m_Neg</a></div><div class="ttdeci">BinaryOp_match&lt; SpecificConstantMatch, SrcTy, TargetOpcode::G_SUB &gt; m_Neg(const SrcTy &amp;&amp;Src)</div><div class="ttdoc">Matches a register negated by a G_SUB.</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00766">MIPatternMatch.h:766</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a77620b0effc4f10230daef6ae22f5175"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">llvm::MIPatternMatch::m_OneNonDBGUse</a></div><div class="ttdeci">OneNonDBGUse_match&lt; SubPat &gt; m_OneNonDBGUse(const SubPat &amp;SP)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00061">MIPatternMatch.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a82b586f7182f26940235f2ce0be1bc87"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a82b586f7182f26940235f2ce0be1bc87">llvm::MIPatternMatch::m_Not</a></div><div class="ttdeci">BinaryOp_match&lt; SrcTy, SpecificConstantMatch, TargetOpcode::G_XOR, true &gt; m_Not(const SrcTy &amp;&amp;Src)</div><div class="ttdoc">Matches a register not-ed by a G_XOR.</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00774">MIPatternMatch.h:774</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aabc13e9685078919223b80faf25c4b4e"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aabc13e9685078919223b80faf25c4b4e">llvm::MIPatternMatch::m_GPtrAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_PTR_ADD, false &gt; m_GPtrAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00470">MIPatternMatch.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_ab4c34955698e6d89ced0a74e2bb14667"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">llvm::MIPatternMatch::m_GShl</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_SHL, false &gt; m_GShl(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00524">MIPatternMatch.h:524</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_abb0025cff9b34811f8ce06ff14d4702c"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#abb0025cff9b34811f8ce06ff14d4702c">llvm::MIPatternMatch::m_any_of</a></div><div class="ttdeci">Or&lt; Preds... &gt; m_any_of(Preds &amp;&amp;... preds)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00314">MIPatternMatch.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_abcba8f4496d7495913d7d6a845183349"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">llvm::MIPatternMatch::m_GAnd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_AND, true &gt; m_GAnd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00506">MIPatternMatch.h:506</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdeci">@ Ext</div><div class="ttdef"><b>Definition</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">llvm::NVPTX::PTXLdStInstCode::Scalar</a></div><div class="ttdeci">@ Scalar</div><div class="ttdef"><b>Definition</b> <a href="NVPTX_8h_source.html#l00123">NVPTX.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_html_ae1895e876155cbfcaf03955b78ff4a0e"><div class="ttname"><a href="namespacellvm_1_1NVPTX.html#ae1895e876155cbfcaf03955b78ff4a0e">llvm::NVPTX::LoadStore</a></div><div class="ttdeci">LoadStore</div><div class="ttdef"><b>Definition</b> <a href="NVPTX_8h_source.html#l00100">NVPTX.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a4e2e9c97483a2e9dcb8033314d17ffe4ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a4e2e9c97483a2e9dcb8033314d17ffe4ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00052">MachineInstrBuilder.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a3f3c0775b4fa2145d14a3715f89ac6a0a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdeci">@ Store</div><div class="ttdef"><b>Definition</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a3f3c0775b4fa2145d14a3715f89ac6a0a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">llvm::X86::FirstMacroFusionInstKind::Cmp</a></div><div class="ttdeci">@ Cmp</div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a9cf141c9194799e2fa2d92de4c6e8ff0aa245c3230debe5c956484ecc6fa93877"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a9cf141c9194799e2fa2d92de4c6e8ff0aa245c3230debe5c956484ecc6fa93877">llvm::codeview::SimpleTypeKind::Byte</a></div><div class="ttdeci">@ Byte</div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea"><div class="ttname"><a href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">llvm::codeview::FrameCookieKind::Copy</a></div><div class="ttdeci">@ Copy</div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_1_1logicalview_html_a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04"><div class="ttname"><a href="namespacellvm_1_1logicalview.html#a67a0a9e98b6eba7815f33e0e25ab4a3da6e539d2ea7d82ed0e31c450e64ff8c04">llvm::logicalview::LVElementKind::Optimized</a></div><div class="ttdeci">@ Optimized</div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00039">MathExtras.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">llvm::tgtok::Bit</a></div><div class="ttdeci">@ Bit</div><div class="ttdef"><b>Definition</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02134e88cd18139c71d9274c7d287ac3"><div class="ttname"><a href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">llvm::getFunctionLiveInPhysReg</a></div><div class="ttdeci">Register getFunctionLiveInPhysReg(MachineFunction &amp;MF, const TargetInstrInfo &amp;TII, MCRegister PhysReg, const TargetRegisterClass &amp;RC, const DebugLoc &amp;DL, LLT RegTy=LLT())</div><div class="ttdoc">Return a virtual register corresponding to the incoming argument register PhysReg.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00729">Utils.cpp:729</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02981de53fb6ffd384d39addc4d25f37"><div class="ttname"><a href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a></div><div class="ttdeci">auto drop_begin(T &amp;&amp;RangeOrContainer, size_t N=1)</div><div class="ttdoc">Return a range covering RangeOrContainer with the first N elements excluded.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l00386">STLExtras.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l01735">STLExtras.h:1735</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0de00f38864016881b1182ebac4b7b30"><div class="ttname"><a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00053">Utils.cpp:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">Utils.cpp:475</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1175ca529ece1df77d922f75a8726f56"><div class="ttname"><a href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00434">Utils.cpp:434</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00357">MachineInstrBuilder.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_html_a19cdd6010b754ac90ebda5990b03cb40"><div class="ttname"><a href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">llvm::getIConstantVRegVal</a></div><div class="ttdeci">std::optional&lt; APInt &gt; getIConstantVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT, return the corresponding value.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00288">Utils.cpp:288</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00152">Utils.cpp:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c635acfc68033798540dea72a03fced"><div class="ttname"><a href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">llvm::getXPACOpcodeForKey</a></div><div class="ttdeci">static unsigned getXPACOpcodeForKey(AArch64PACKey::ID K)</div><div class="ttdoc">Return XPAC opcode to be used for a ptrauth strip using the given key.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8h_source.html#l00508">AArch64InstrInfo.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel.</div><div class="ttdef"><b>Definition</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_a341215803e83773a3e97860dc291f121"><div class="ttname"><a href="namespacellvm.html#a341215803e83773a3e97860dc291f121">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3a91375dbee36ddeeee15b974e39782c"><div class="ttname"><a href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">llvm::getBLRCallOpcode</a></div><div class="ttdeci">unsigned getBLRCallOpcode(const MachineFunction &amp;MF)</div><div class="ttdoc">Return opcode to be used for indirect calls.</div><div class="ttdef"><b>Definition</b> <a href="AArch64InstrInfo_8cpp_source.html#l08308">AArch64InstrInfo.cpp:8308</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">Utils.cpp:461</a></div></div>
<div class="ttc" id="anamespacellvm_html_a56f5d55460d7e31fc6c3318882f36ac7"><div class="ttname"><a href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">llvm::getIConstantVRegSExtVal</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">Utils.cpp:300</a></div></div>
<div class="ttc" id="anamespacellvm_html_a582e08755c7a8d1b0bf6c5dcb765aaa8"><div class="ttname"><a href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">llvm::isShiftedMask_64</a></div><div class="ttdeci">constexpr bool isShiftedMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (64 bit ver...</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00318">MathExtras.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5bd19c94d27d32e7949345b46171ed20"><div class="ttname"><a href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">llvm::shouldOptForSize</a></div><div class="ttdeci">bool shouldOptForSize(const MachineBasicBlock &amp;MBB, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI)</div><div class="ttdoc">Returns true if the given block should be optimized for size.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01326">Utils.cpp:1326</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l01742">STLExtras.h:1742</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00409">MathExtras.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00324">MathExtras.h:324</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_aaea263c7a3c058db83a4d5a74562610e"><div class="ttname"><a href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">llvm::createAArch64InstructionSelector</a></div><div class="ttdeci">InstructionSelector * createAArch64InstructionSelector(const AArch64TargetMachine &amp;, AArch64Subtarget &amp;, AArch64RegisterBankInfo &amp;)</div><div class="ttdef"><b>Definition</b> <a href="#l06955">AArch64InstructionSelector.cpp:6955</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac76eb82370e997f967454f441effbbff"><div class="ttname"><a href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">llvm::getIConstantVRegValWithLookThrough</a></div><div class="ttdeci">std::optional&lt; ValueAndVReg &gt; getIConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT returns its...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">Utils.cpp:409</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00468">Utils.cpp:468</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00853">BitVector.h:853</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a8b1a64bd0c1be7a99998055c78d1312b"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a8b1a64bd0c1be7a99998055c78d1312b">llvm::MachinePointerInfo::getConstantPool</a></div><div class="ttdeci">static MachinePointerInfo getConstantPool(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the constant pool.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l01038">MachineOperand.cpp:1038</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:46:57 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
