#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_9__   TYPE_4__ ;
typedef  struct TYPE_8__   TYPE_3__ ;
typedef  struct TYPE_7__   TYPE_2__ ;
typedef  struct TYPE_6__   TYPE_1__ ;

/* Type definitions */
typedef  int uint8_t ;
typedef  int uint32_t ;
typedef  int uint16_t ;
typedef  scalar_t__ u64 ;
typedef  int u32 ;
struct platform_device {int /*<<< orphan*/  dev; } ;
struct msm_ringbuffer {int cur; int start; } ;
struct msm_gpu {int fast_rate; int /*<<< orphan*/  aspace; struct drm_device* dev; int /*<<< orphan*/  name; TYPE_2__* funcs; struct msm_ringbuffer** rb; } ;
struct msm_drm_private {struct platform_device* gpu_pdev; } ;
struct drm_device {struct msm_drm_private* dev_private; } ;
typedef  unsigned int dev_pm_opp ;
struct TYPE_6__ {scalar_t__ patchid; } ;
struct adreno_gpu {int revn; scalar_t__* reg_offsets; TYPE_3__** fw; struct msm_gpu base; TYPE_1__ rev; } ;
struct a5xx_gpu {int lm_leakage; int gpmu_dwords; scalar_t__ gpmu_iova; int /*<<< orphan*/ * gpmu_bo; int /*<<< orphan*/  preempt_state; } ;
typedef  int int32_t ;
typedef  enum vgt_event_type { ____Placeholder_vgt_event_type } vgt_event_type ;
typedef  enum render_mode_cmd { ____Placeholder_render_mode_cmd } render_mode_cmd ;
typedef  enum pseudo_reg { ____Placeholder_pseudo_reg } pseudo_reg ;
typedef  enum pc_di_vis_cull_mode { ____Placeholder_pc_di_vis_cull_mode } pc_di_vis_cull_mode ;
typedef  enum pc_di_src_sel { ____Placeholder_pc_di_src_sel } pc_di_src_sel ;
typedef  enum pc_di_primtype { ____Placeholder_pc_di_primtype } pc_di_primtype ;
typedef  enum pc_di_index_size { ____Placeholder_pc_di_index_size } pc_di_index_size ;
typedef  enum cp_cond_function { ____Placeholder_cp_cond_function } cp_cond_function ;
typedef  enum cp_blit_cmd { ____Placeholder_cp_blit_cmd } cp_blit_cmd ;
typedef  enum adreno_stencil_op { ____Placeholder_adreno_stencil_op } adreno_stencil_op ;
typedef  enum adreno_state_type { ____Placeholder_adreno_state_type } adreno_state_type ;
typedef  enum adreno_state_src { ____Placeholder_adreno_state_src } adreno_state_src ;
typedef  enum adreno_state_block { ____Placeholder_adreno_state_block } adreno_state_block ;
typedef  enum adreno_regs { ____Placeholder_adreno_regs } adreno_regs ;
typedef  enum adreno_rb_dither_mode { ____Placeholder_adreno_rb_dither_mode } adreno_rb_dither_mode ;
typedef  enum adreno_rb_blend_factor { ____Placeholder_adreno_rb_blend_factor } adreno_rb_blend_factor ;
typedef  enum adreno_pa_su_sc_draw { ____Placeholder_adreno_pa_su_sc_draw } adreno_pa_su_sc_draw ;
typedef  enum adreno_compare_func { ____Placeholder_adreno_compare_func } adreno_compare_func ;
typedef  enum a6xx_state_type { ____Placeholder_a6xx_state_type } a6xx_state_type ;
typedef  enum a6xx_state_src { ____Placeholder_a6xx_state_src } a6xx_state_src ;
typedef  enum a6xx_state_block { ____Placeholder_a6xx_state_block } a6xx_state_block ;
typedef  enum a6xx_render_mode { ____Placeholder_a6xx_render_mode } a6xx_render_mode ;
typedef  enum a5xx_vtx_fmt { ____Placeholder_a5xx_vtx_fmt } a5xx_vtx_fmt ;
typedef  enum a5xx_tile_mode { ____Placeholder_a5xx_tile_mode } a5xx_tile_mode ;
typedef  enum a5xx_tex_type { ____Placeholder_a5xx_tex_type } a5xx_tex_type ;
typedef  enum a5xx_tex_swiz { ____Placeholder_a5xx_tex_swiz } a5xx_tex_swiz ;
typedef  enum a5xx_tex_fmt { ____Placeholder_a5xx_tex_fmt } a5xx_tex_fmt ;
typedef  enum a5xx_tex_filter { ____Placeholder_a5xx_tex_filter } a5xx_tex_filter ;
typedef  enum a5xx_tex_fetchsize { ____Placeholder_a5xx_tex_fetchsize } a5xx_tex_fetchsize ;
typedef  enum a5xx_tex_clamp { ____Placeholder_a5xx_tex_clamp } a5xx_tex_clamp ;
typedef  enum a5xx_tex_aniso { ____Placeholder_a5xx_tex_aniso } a5xx_tex_aniso ;
typedef  enum a5xx_depth_format { ____Placeholder_a5xx_depth_format } a5xx_depth_format ;
typedef  enum a5xx_color_fmt { ____Placeholder_a5xx_color_fmt } a5xx_color_fmt ;
typedef  enum a5xx_blit_buf { ____Placeholder_a5xx_blit_buf } a5xx_blit_buf ;
typedef  enum a4xx_tess_spacing { ____Placeholder_a4xx_tess_spacing } a4xx_tess_spacing ;
typedef  enum a4xx_state_type { ____Placeholder_a4xx_state_type } a4xx_state_type ;
typedef  enum a4xx_state_src { ____Placeholder_a4xx_state_src } a4xx_state_src ;
typedef  enum a4xx_state_block { ____Placeholder_a4xx_state_block } a4xx_state_block ;
typedef  enum a4xx_index_size { ____Placeholder_a4xx_index_size } a4xx_index_size ;
typedef  enum a3xx_threadsize { ____Placeholder_a3xx_threadsize } a3xx_threadsize ;
typedef  enum a3xx_rop_code { ____Placeholder_a3xx_rop_code } a3xx_rop_code ;
typedef  enum a3xx_rb_blend_opcode { ____Placeholder_a3xx_rb_blend_opcode } a3xx_rb_blend_opcode ;
typedef  enum a3xx_msaa_samples { ____Placeholder_a3xx_msaa_samples } a3xx_msaa_samples ;
typedef  enum a3xx_color_swap { ____Placeholder_a3xx_color_swap } a3xx_color_swap ;
struct TYPE_9__ {int reg; int value; } ;
struct TYPE_8__ {int size; scalar_t__ data; } ;
struct TYPE_7__ {int /*<<< orphan*/  (* flush ) (struct msm_gpu*,struct msm_ringbuffer*) ;} ;

/* Variables and functions */
 int A2XX_CP_REG_TEST_0_BIT__MASK ; 
 int A2XX_CP_REG_TEST_0_BIT__SHIFT ; 
 int A2XX_CP_REG_TEST_0_REG__MASK ; 
 int A2XX_CP_REG_TEST_0_REG__SHIFT ; 
 int A2XX_CP_SET_MARKER_0_MARKER__MASK ; 
 int A2XX_CP_SET_MARKER_0_MARKER__SHIFT ; 
 int A2XX_CP_SET_MARKER_0_MODE__MASK ; 
 int A2XX_CP_SET_MARKER_0_MODE__SHIFT ; 
 int A2XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__MASK ; 
 int A2XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__SHIFT ; 
 int A2XX_CP_SET_PSEUDO_REG__1_LO__MASK ; 
 int A2XX_CP_SET_PSEUDO_REG__1_LO__SHIFT ; 
 int A2XX_CP_SET_PSEUDO_REG__2_HI__MASK ; 
 int A2XX_CP_SET_PSEUDO_REG__2_HI__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_0_TESS_MODE__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_0_TESS_MODE__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__SHIFT ; 
 int A4XX_CP_DRAW_INDIRECT_1_INDIRECT__MASK ; 
 int A4XX_CP_DRAW_INDIRECT_1_INDIRECT__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_MODE__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_MODE__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__SHIFT ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__MASK ; 
 int A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__SHIFT ; 
 int A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__MASK ; 
 int A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__SHIFT ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__MASK ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__SHIFT ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__MASK ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__SHIFT ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__MASK ; 
 int A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__SHIFT ; 
 int A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__MASK ; 
 int A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__SHIFT ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__MASK ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__SHIFT ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__MASK ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__SHIFT ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__MASK ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__SHIFT ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__MASK ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__SHIFT ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__MASK ; 
 int A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__SHIFT ; 
 int A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__MASK ; 
 int A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__SHIFT ; 
 int A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__MASK ; 
 int A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__SHIFT ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__MASK ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__SHIFT ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__MASK ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__SHIFT ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__MASK ; 
 int A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__SHIFT ; 
 int A5XX_CP_PROTECT_REG_BASE_ADDR__MASK ; 
 int A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT ; 
 int A5XX_CP_PROTECT_REG_MASK_LEN__MASK ; 
 int A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT ; 
 int A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK ; 
 int A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT ; 
 int A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK ; 
 int A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT ; 
 int A5XX_GRAS_2D_DST_INFO_TILE_MODE__MASK ; 
 int A5XX_GRAS_2D_DST_INFO_TILE_MODE__SHIFT ; 
 int A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK ; 
 int A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT ; 
 int A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK ; 
 int A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT ; 
 int A5XX_GRAS_2D_SRC_INFO_TILE_MODE__MASK ; 
 int A5XX_GRAS_2D_SRC_INFO_TILE_MODE__SHIFT ; 
 int A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK ; 
 int A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT ; 
 int A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK ; 
 int A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_XSCALE_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_YSCALE_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT ; 
 int A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK ; 
 int A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT ; 
 int A5XX_GRAS_LRZ_BUFFER_PITCH__MASK ; 
 int A5XX_GRAS_LRZ_BUFFER_PITCH__SHIFT ; 
 int A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK ; 
 int A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK ; 
 int A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK ; 
 int A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT ; 
 int A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK ; 
 int A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT ; 
 int A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK ; 
 int A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT ; 
 int A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK ; 
 int A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT ; 
 int A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK ; 
 int A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT ; 
 int A5XX_GRAS_SU_POINT_SIZE__MASK ; 
 int A5XX_GRAS_SU_POINT_SIZE__SHIFT ; 
 int A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK ; 
 int A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT ; 
 int A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK ; 
 int A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT ; 
 int A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK ; 
 int A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT ; 
 int A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__MASK ; 
 int A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__SHIFT ; 
 int A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK ; 
 int A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT ; 
 int A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK ; 
 int A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT ; 
 int A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK ; 
 int A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT ; 
 int A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK ; 
 int A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT ; 
 int A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK ; 
 int A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT ; 
 int A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__MASK ; 
 int A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__SHIFT ; 
 int A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK ; 
 int A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT ; 
 int A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK ; 
 int A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT ; 
 int A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK ; 
 int A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT ; 
 int A5XX_HLSQ_CS_CNTL_0_UNK0__MASK ; 
 int A5XX_HLSQ_CS_CNTL_0_UNK0__SHIFT ; 
 int A5XX_HLSQ_CS_CNTL_0_UNK1__MASK ; 
 int A5XX_HLSQ_CS_CNTL_0_UNK1__SHIFT ; 
 int A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK ; 
 int A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT ; 
 int A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT ; 
 int A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK ; 
 int A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT ; 
 int A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK ; 
 int A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT ; 
 int A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_PC_GS_PARAM_INVOCATIONS__MASK ; 
 int A5XX_PC_GS_PARAM_INVOCATIONS__SHIFT ; 
 int A5XX_PC_GS_PARAM_MAX_VERTICES__MASK ; 
 int A5XX_PC_GS_PARAM_MAX_VERTICES__SHIFT ; 
 int A5XX_PC_GS_PARAM_PRIMTYPE__MASK ; 
 int A5XX_PC_GS_PARAM_PRIMTYPE__SHIFT ; 
 int A5XX_PC_HS_PARAM_SPACING__MASK ; 
 int A5XX_PC_HS_PARAM_SPACING__SHIFT ; 
 int A5XX_PC_HS_PARAM_VERTICES_OUT__MASK ; 
 int A5XX_PC_HS_PARAM_VERTICES_OUT__SHIFT ; 
 int A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK ; 
 int A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT ; 
 int A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__MASK ; 
 int A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__SHIFT ; 
 int A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__MASK ; 
 int A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__SHIFT ; 
 int A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK ; 
 int A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT ; 
 int A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK ; 
 int A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT ; 
 int A5XX_RB_2D_DST_INFO_TILE_MODE__MASK ; 
 int A5XX_RB_2D_DST_INFO_TILE_MODE__SHIFT ; 
 int A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__MASK ; 
 int A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_2D_DST_SIZE_PITCH__MASK ; 
 int A5XX_RB_2D_DST_SIZE_PITCH__SHIFT ; 
 int A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK ; 
 int A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT ; 
 int A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK ; 
 int A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT ; 
 int A5XX_RB_2D_SRC_INFO_TILE_MODE__MASK ; 
 int A5XX_RB_2D_SRC_INFO_TILE_MODE__SHIFT ; 
 int A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__MASK ; 
 int A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_2D_SRC_SIZE_PITCH__MASK ; 
 int A5XX_RB_2D_SRC_SIZE_PITCH__SHIFT ; 
 int A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK ; 
 int A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT ; 
 int A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK ; 
 int A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT ; 
 int A5XX_RB_BLEND_ALPHA_F32__MASK ; 
 int A5XX_RB_BLEND_ALPHA_F32__SHIFT ; 
 int A5XX_RB_BLEND_ALPHA_FLOAT__MASK ; 
 int A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT ; 
 int A5XX_RB_BLEND_ALPHA_SINT__MASK ; 
 int A5XX_RB_BLEND_ALPHA_SINT__SHIFT ; 
 int A5XX_RB_BLEND_ALPHA_UINT__MASK ; 
 int A5XX_RB_BLEND_ALPHA_UINT__SHIFT ; 
 int A5XX_RB_BLEND_BLUE_F32__MASK ; 
 int A5XX_RB_BLEND_BLUE_F32__SHIFT ; 
 int A5XX_RB_BLEND_BLUE_FLOAT__MASK ; 
 int A5XX_RB_BLEND_BLUE_FLOAT__SHIFT ; 
 int A5XX_RB_BLEND_BLUE_SINT__MASK ; 
 int A5XX_RB_BLEND_BLUE_SINT__SHIFT ; 
 int A5XX_RB_BLEND_BLUE_UINT__MASK ; 
 int A5XX_RB_BLEND_BLUE_UINT__SHIFT ; 
 int A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK ; 
 int A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT ; 
 int A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK ; 
 int A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT ; 
 int A5XX_RB_BLEND_GREEN_F32__MASK ; 
 int A5XX_RB_BLEND_GREEN_F32__SHIFT ; 
 int A5XX_RB_BLEND_GREEN_FLOAT__MASK ; 
 int A5XX_RB_BLEND_GREEN_FLOAT__SHIFT ; 
 int A5XX_RB_BLEND_GREEN_SINT__MASK ; 
 int A5XX_RB_BLEND_GREEN_SINT__SHIFT ; 
 int A5XX_RB_BLEND_GREEN_UINT__MASK ; 
 int A5XX_RB_BLEND_GREEN_UINT__SHIFT ; 
 int A5XX_RB_BLEND_RED_F32__MASK ; 
 int A5XX_RB_BLEND_RED_F32__SHIFT ; 
 int A5XX_RB_BLEND_RED_FLOAT__MASK ; 
 int A5XX_RB_BLEND_RED_FLOAT__SHIFT ; 
 int A5XX_RB_BLEND_RED_SINT__MASK ; 
 int A5XX_RB_BLEND_RED_SINT__SHIFT ; 
 int A5XX_RB_BLEND_RED_UINT__MASK ; 
 int A5XX_RB_BLEND_RED_UINT__SHIFT ; 
 int A5XX_RB_BLIT_CNTL_BUF__MASK ; 
 int A5XX_RB_BLIT_CNTL_BUF__SHIFT ; 
 int A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK ; 
 int A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_BLIT_DST_PITCH__MASK ; 
 int A5XX_RB_BLIT_DST_PITCH__SHIFT ; 
 int A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK ; 
 int A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_BLIT_FLAG_DST_PITCH__MASK ; 
 int A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT ; 
 int A5XX_RB_CLEAR_CNTL_MASK__MASK ; 
 int A5XX_RB_CLEAR_CNTL_MASK__SHIFT ; 
 int A5XX_RB_CNTL_HEIGHT__MASK ; 
 int A5XX_RB_CNTL_HEIGHT__SHIFT ; 
 int A5XX_RB_CNTL_WIDTH__MASK ; 
 int A5XX_RB_CNTL_WIDTH__SHIFT ; 
 int A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK ; 
 int A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK ; 
 int A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT ; 
 int A5XX_RB_DEPTH_BUFFER_PITCH__MASK ; 
 int A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT ; 
 int A5XX_RB_DEPTH_CNTL_ZFUNC__MASK ; 
 int A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT ; 
 int A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK ; 
 int A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT ; 
 int A5XX_RB_MRT_ARRAY_PITCH__MASK ; 
 int A5XX_RB_MRT_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK ; 
 int A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK ; 
 int A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT ; 
 int A5XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK ; 
 int A5XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT ; 
 int A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK ; 
 int A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT ; 
 int A5XX_RB_MRT_CONTROL_ROP_CODE__MASK ; 
 int A5XX_RB_MRT_CONTROL_ROP_CODE__SHIFT ; 
 int A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK ; 
 int A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK ; 
 int A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT ; 
 int A5XX_RB_MRT_PITCH__MASK ; 
 int A5XX_RB_MRT_PITCH__SHIFT ; 
 int A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK ; 
 int A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT ; 
 int A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK ; 
 int A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT0__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT1__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT2__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT3__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT4__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT5__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT6__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT ; 
 int A5XX_RB_RENDER_COMPONENTS_RT7__MASK ; 
 int A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT ; 
 int A5XX_RB_RESOLVE_CNTL_1_X__MASK ; 
 int A5XX_RB_RESOLVE_CNTL_1_X__SHIFT ; 
 int A5XX_RB_RESOLVE_CNTL_1_Y__MASK ; 
 int A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT ; 
 int A5XX_RB_RESOLVE_CNTL_2_X__MASK ; 
 int A5XX_RB_RESOLVE_CNTL_2_X__SHIFT ; 
 int A5XX_RB_RESOLVE_CNTL_2_Y__MASK ; 
 int A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILREF__MASK ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK ; 
 int A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_STENCILMASK__MASK ; 
 int A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_STENCILREF__MASK ; 
 int A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT ; 
 int A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK ; 
 int A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT ; 
 int A5XX_RB_STENCIL_ARRAY_PITCH__MASK ; 
 int A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_FAIL__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_FUNC__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT ; 
 int A5XX_RB_STENCIL_CONTROL_ZPASS__MASK ; 
 int A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT ; 
 int A5XX_RB_STENCIL_PITCH__MASK ; 
 int A5XX_RB_STENCIL_PITCH__SHIFT ; 
 int A5XX_RB_WINDOW_OFFSET_X__MASK ; 
 int A5XX_RB_WINDOW_OFFSET_X__SHIFT ; 
 int A5XX_RB_WINDOW_OFFSET_Y__MASK ; 
 int A5XX_RB_WINDOW_OFFSET_Y__SHIFT ; 
 int A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_CS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_DS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_DS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_FS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK ; 
 int A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT ; 
 int A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK ; 
 int A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT ; 
 int A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK ; 
 int A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT ; 
 int A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK ; 
 int A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT ; 
 int A5XX_SP_FS_OUTPUT_REG_REGID__MASK ; 
 int A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT ; 
 int A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_GS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_GS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_HS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_HS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK ; 
 int A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT ; 
 int A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__MASK ; 
 int A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT ; 
 int A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__MASK ; 
 int A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__SHIFT ; 
 int A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK ; 
 int A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT ; 
 int A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK ; 
 int A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK ; 
 int A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT ; 
 int A5XX_SP_VS_CTRL_REG0_THREADSIZE__MASK ; 
 int A5XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT ; 
 int A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK ; 
 int A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT ; 
 int A5XX_SP_VS_OUT_REG_A_REGID__MASK ; 
 int A5XX_SP_VS_OUT_REG_A_REGID__SHIFT ; 
 int A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK ; 
 int A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT ; 
 int A5XX_SP_VS_OUT_REG_B_REGID__MASK ; 
 int A5XX_SP_VS_OUT_REG_B_REGID__SHIFT ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK ; 
 int A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT ; 
 int A5XX_SSBO_0_0_BASE_LO__MASK ; 
 int A5XX_SSBO_0_0_BASE_LO__SHIFT ; 
 int A5XX_SSBO_0_1_PITCH__MASK ; 
 int A5XX_SSBO_0_1_PITCH__SHIFT ; 
 int A5XX_SSBO_0_2_ARRAY_PITCH__MASK ; 
 int A5XX_SSBO_0_2_ARRAY_PITCH__SHIFT ; 
 int A5XX_SSBO_0_3_CPP__MASK ; 
 int A5XX_SSBO_0_3_CPP__SHIFT ; 
 int A5XX_SSBO_1_0_FMT__MASK ; 
 int A5XX_SSBO_1_0_FMT__SHIFT ; 
 int A5XX_SSBO_1_0_WIDTH__MASK ; 
 int A5XX_SSBO_1_0_WIDTH__SHIFT ; 
 int A5XX_SSBO_1_1_DEPTH__MASK ; 
 int A5XX_SSBO_1_1_DEPTH__SHIFT ; 
 int A5XX_SSBO_1_1_HEIGHT__MASK ; 
 int A5XX_SSBO_1_1_HEIGHT__SHIFT ; 
 int A5XX_SSBO_2_0_BASE_LO__MASK ; 
 int A5XX_SSBO_2_0_BASE_LO__SHIFT ; 
 int A5XX_SSBO_2_1_BASE_HI__MASK ; 
 int A5XX_SSBO_2_1_BASE_HI__SHIFT ; 
 int A5XX_TEX_CONST_0_FMT__MASK ; 
 int A5XX_TEX_CONST_0_FMT__SHIFT ; 
 int A5XX_TEX_CONST_0_MIPLVLS__MASK ; 
 int A5XX_TEX_CONST_0_MIPLVLS__SHIFT ; 
 int A5XX_TEX_CONST_0_SAMPLES__MASK ; 
 int A5XX_TEX_CONST_0_SAMPLES__SHIFT ; 
 int A5XX_TEX_CONST_0_SWAP__MASK ; 
 int A5XX_TEX_CONST_0_SWAP__SHIFT ; 
 int A5XX_TEX_CONST_0_SWIZ_W__MASK ; 
 int A5XX_TEX_CONST_0_SWIZ_W__SHIFT ; 
 int A5XX_TEX_CONST_0_SWIZ_X__MASK ; 
 int A5XX_TEX_CONST_0_SWIZ_X__SHIFT ; 
 int A5XX_TEX_CONST_0_SWIZ_Y__MASK ; 
 int A5XX_TEX_CONST_0_SWIZ_Y__SHIFT ; 
 int A5XX_TEX_CONST_0_SWIZ_Z__MASK ; 
 int A5XX_TEX_CONST_0_SWIZ_Z__SHIFT ; 
 int A5XX_TEX_CONST_0_TILE_MODE__MASK ; 
 int A5XX_TEX_CONST_0_TILE_MODE__SHIFT ; 
 int A5XX_TEX_CONST_1_HEIGHT__MASK ; 
 int A5XX_TEX_CONST_1_HEIGHT__SHIFT ; 
 int A5XX_TEX_CONST_1_WIDTH__MASK ; 
 int A5XX_TEX_CONST_1_WIDTH__SHIFT ; 
 int A5XX_TEX_CONST_2_FETCHSIZE__MASK ; 
 int A5XX_TEX_CONST_2_FETCHSIZE__SHIFT ; 
 int A5XX_TEX_CONST_2_PITCH__MASK ; 
 int A5XX_TEX_CONST_2_PITCH__SHIFT ; 
 int A5XX_TEX_CONST_2_TYPE__MASK ; 
 int A5XX_TEX_CONST_2_TYPE__SHIFT ; 
 int A5XX_TEX_CONST_3_ARRAY_PITCH__MASK ; 
 int A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT ; 
 int A5XX_TEX_CONST_4_BASE_LO__MASK ; 
 int A5XX_TEX_CONST_4_BASE_LO__SHIFT ; 
 int A5XX_TEX_CONST_5_BASE_HI__MASK ; 
 int A5XX_TEX_CONST_5_BASE_HI__SHIFT ; 
 int A5XX_TEX_CONST_5_DEPTH__MASK ; 
 int A5XX_TEX_CONST_5_DEPTH__SHIFT ; 
 int A5XX_TEX_SAMP_0_ANISO__MASK ; 
 int A5XX_TEX_SAMP_0_ANISO__SHIFT ; 
 int A5XX_TEX_SAMP_0_LOD_BIAS__MASK ; 
 int A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT ; 
 int A5XX_TEX_SAMP_0_WRAP_R__MASK ; 
 int A5XX_TEX_SAMP_0_WRAP_R__SHIFT ; 
 int A5XX_TEX_SAMP_0_WRAP_S__MASK ; 
 int A5XX_TEX_SAMP_0_WRAP_S__SHIFT ; 
 int A5XX_TEX_SAMP_0_WRAP_T__MASK ; 
 int A5XX_TEX_SAMP_0_WRAP_T__SHIFT ; 
 int A5XX_TEX_SAMP_0_XY_MAG__MASK ; 
 int A5XX_TEX_SAMP_0_XY_MAG__SHIFT ; 
 int A5XX_TEX_SAMP_0_XY_MIN__MASK ; 
 int A5XX_TEX_SAMP_0_XY_MIN__SHIFT ; 
 int A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK ; 
 int A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT ; 
 int A5XX_TEX_SAMP_1_MAX_LOD__MASK ; 
 int A5XX_TEX_SAMP_1_MAX_LOD__SHIFT ; 
 int A5XX_TEX_SAMP_1_MIN_LOD__MASK ; 
 int A5XX_TEX_SAMP_1_MIN_LOD__SHIFT ; 
 int A5XX_TEX_SAMP_2_BCOLOR_OFFSET__MASK ; 
 int A5XX_TEX_SAMP_2_BCOLOR_OFFSET__SHIFT ; 
 int A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK ; 
 int A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT ; 
 int A5XX_VFD_CONTROL_0_VTXCNT__MASK ; 
 int A5XX_VFD_CONTROL_0_VTXCNT__SHIFT ; 
 int A5XX_VFD_CONTROL_1_REGID4INST__MASK ; 
 int A5XX_VFD_CONTROL_1_REGID4INST__SHIFT ; 
 int A5XX_VFD_CONTROL_1_REGID4PRIMID__MASK ; 
 int A5XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT ; 
 int A5XX_VFD_CONTROL_1_REGID4VTX__MASK ; 
 int A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT ; 
 int A5XX_VFD_CONTROL_2_REGID_PATCHID__MASK ; 
 int A5XX_VFD_CONTROL_2_REGID_PATCHID__SHIFT ; 
 int A5XX_VFD_CONTROL_3_REGID_PATCHID__MASK ; 
 int A5XX_VFD_CONTROL_3_REGID_PATCHID__SHIFT ; 
 int A5XX_VFD_CONTROL_3_REGID_TESSX__MASK ; 
 int A5XX_VFD_CONTROL_3_REGID_TESSX__SHIFT ; 
 int A5XX_VFD_CONTROL_3_REGID_TESSY__MASK ; 
 int A5XX_VFD_CONTROL_3_REGID_TESSY__SHIFT ; 
 int A5XX_VFD_DECODE_INSTR_FORMAT__MASK ; 
 int A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT ; 
 int A5XX_VFD_DECODE_INSTR_IDX__MASK ; 
 int A5XX_VFD_DECODE_INSTR_IDX__SHIFT ; 
 int A5XX_VFD_DECODE_INSTR_SWAP__MASK ; 
 int A5XX_VFD_DECODE_INSTR_SWAP__SHIFT ; 
 int A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK ; 
 int A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT ; 
 int A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK ; 
 int A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT ; 
 int A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK ; 
 int A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT ; 
 int A5XX_VPC_PACK_NUMNONPOSVAR__MASK ; 
 int A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT ; 
 int A5XX_VPC_PACK_PSIZELOC__MASK ; 
 int A5XX_VPC_PACK_PSIZELOC__SHIFT ; 
 int A5XX_VPC_SO_PROG_A_BUF__MASK ; 
 int A5XX_VPC_SO_PROG_A_BUF__SHIFT ; 
 int A5XX_VPC_SO_PROG_A_OFF__MASK ; 
 int A5XX_VPC_SO_PROG_A_OFF__SHIFT ; 
 int A5XX_VPC_SO_PROG_B_BUF__MASK ; 
 int A5XX_VPC_SO_PROG_B_BUF__SHIFT ; 
 int A5XX_VPC_SO_PROG_B_OFF__MASK ; 
 int A5XX_VPC_SO_PROG_B_OFF__SHIFT ; 
 int A5XX_VSC_BIN_SIZE_HEIGHT__MASK ; 
 int A5XX_VSC_BIN_SIZE_HEIGHT__SHIFT ; 
 int A5XX_VSC_BIN_SIZE_WIDTH__MASK ; 
 int A5XX_VSC_BIN_SIZE_WIDTH__SHIFT ; 
 int A5XX_VSC_PIPE_CONFIG_REG_H__MASK ; 
 int A5XX_VSC_PIPE_CONFIG_REG_H__SHIFT ; 
 int A5XX_VSC_PIPE_CONFIG_REG_W__MASK ; 
 int A5XX_VSC_PIPE_CONFIG_REG_W__SHIFT ; 
 int A5XX_VSC_PIPE_CONFIG_REG_X__MASK ; 
 int A5XX_VSC_PIPE_CONFIG_REG_X__SHIFT ; 
 int A5XX_VSC_PIPE_CONFIG_REG_Y__MASK ; 
 int A5XX_VSC_PIPE_CONFIG_REG_Y__SHIFT ; 
 int A5XX_VSC_RESOLVE_CNTL_X__MASK ; 
 int A5XX_VSC_RESOLVE_CNTL_X__SHIFT ; 
 int A5XX_VSC_RESOLVE_CNTL_Y__MASK ; 
 int A5XX_VSC_RESOLVE_CNTL_Y__SHIFT ; 
 size_t ADRENO_FW_GPMU ; 
 int AGC_INIT_MSG_MAGIC ; 
 int AGC_INIT_MSG_VALUE ; 
 int AGC_MSG_COMMAND ; 
 int AGC_MSG_PAYLOAD (int) ; 
 int AGC_MSG_PAYLOAD_SIZE ; 
 int AGC_MSG_STATE ; 
 int AGC_POWER_CONFIG_PRODUCTION_ID ; 
 unsigned int ARRAY_SIZE (TYPE_4__*) ; 
 int AXXX_CP_CSQ_AVAIL_IB1__MASK ; 
 int AXXX_CP_CSQ_AVAIL_IB1__SHIFT ; 
 int AXXX_CP_CSQ_AVAIL_IB2__MASK ; 
 int AXXX_CP_CSQ_AVAIL_IB2__SHIFT ; 
 int AXXX_CP_CSQ_AVAIL_RING__MASK ; 
 int AXXX_CP_CSQ_AVAIL_RING__SHIFT ; 
 int AXXX_CP_CSQ_IB1_STAT_RPTR__MASK ; 
 int AXXX_CP_CSQ_IB1_STAT_RPTR__SHIFT ; 
 int AXXX_CP_CSQ_IB1_STAT_WPTR__MASK ; 
 int AXXX_CP_CSQ_IB1_STAT_WPTR__SHIFT ; 
 int AXXX_CP_CSQ_IB2_STAT_RPTR__MASK ; 
 int AXXX_CP_CSQ_IB2_STAT_RPTR__SHIFT ; 
 int AXXX_CP_CSQ_IB2_STAT_WPTR__MASK ; 
 int AXXX_CP_CSQ_IB2_STAT_WPTR__SHIFT ; 
 int AXXX_CP_CSQ_RB_STAT_RPTR__MASK ; 
 int AXXX_CP_CSQ_RB_STAT_RPTR__SHIFT ; 
 int AXXX_CP_CSQ_RB_STAT_WPTR__MASK ; 
 int AXXX_CP_CSQ_RB_STAT_WPTR__SHIFT ; 
 int AXXX_CP_MEQ_AVAIL_MEQ__MASK ; 
 int AXXX_CP_MEQ_AVAIL_MEQ__SHIFT ; 
 int AXXX_CP_MEQ_THRESHOLDS_MEQ_END__MASK ; 
 int AXXX_CP_MEQ_THRESHOLDS_MEQ_END__SHIFT ; 
 int AXXX_CP_MEQ_THRESHOLDS_ROQ_END__MASK ; 
 int AXXX_CP_MEQ_THRESHOLDS_ROQ_END__SHIFT ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__MASK ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__SHIFT ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__MASK ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__SHIFT ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__MASK ; 
 int AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__SHIFT ; 
 int AXXX_CP_RB_CNTL_BLKSZ__MASK ; 
 int AXXX_CP_RB_CNTL_BLKSZ__SHIFT ; 
 int AXXX_CP_RB_CNTL_BUFSZ__MASK ; 
 int AXXX_CP_RB_CNTL_BUFSZ__SHIFT ; 
 int AXXX_CP_RB_CNTL_BUF_SWAP__MASK ; 
 int AXXX_CP_RB_CNTL_BUF_SWAP__SHIFT ; 
 int AXXX_CP_RB_RPTR_ADDR_ADDR__MASK ; 
 int AXXX_CP_RB_RPTR_ADDR_ADDR__SHIFT ; 
 int AXXX_CP_RB_RPTR_ADDR_SWAP__MASK ; 
 int AXXX_CP_RB_RPTR_ADDR_SWAP__SHIFT ; 
 int AXXX_CP_STQ_AVAIL_ST__MASK ; 
 int AXXX_CP_STQ_AVAIL_ST__SHIFT ; 
 int AXXX_SCRATCH_UMSK_SWAP__MASK ; 
 int AXXX_SCRATCH_UMSK_SWAP__SHIFT ; 
 int AXXX_SCRATCH_UMSK_UMSK__MASK ; 
 int AXXX_SCRATCH_UMSK_UMSK__SHIFT ; 
 int /*<<< orphan*/  BUG () ; 
 int CP_BLIT_0_OP__MASK ; 
 int CP_BLIT_0_OP__SHIFT ; 
 int CP_BLIT_1_SRC_X1__MASK ; 
 int CP_BLIT_1_SRC_X1__SHIFT ; 
 int CP_BLIT_1_SRC_Y1__MASK ; 
 int CP_BLIT_1_SRC_Y1__SHIFT ; 
 int CP_BLIT_2_SRC_X2__MASK ; 
 int CP_BLIT_2_SRC_X2__SHIFT ; 
 int CP_BLIT_2_SRC_Y2__MASK ; 
 int CP_BLIT_2_SRC_Y2__SHIFT ; 
 int CP_BLIT_3_DST_X1__MASK ; 
 int CP_BLIT_3_DST_X1__SHIFT ; 
 int CP_BLIT_3_DST_Y1__MASK ; 
 int CP_BLIT_3_DST_Y1__SHIFT ; 
 int CP_BLIT_4_DST_X2__MASK ; 
 int CP_BLIT_4_DST_X2__SHIFT ; 
 int CP_BLIT_4_DST_Y2__MASK ; 
 int CP_BLIT_4_DST_Y2__SHIFT ; 
 int CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__MASK ; 
 int CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__SHIFT ; 
 int CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__MASK ; 
 int CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__SHIFT ; 
 int CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__MASK ; 
 int CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__SHIFT ; 
 int CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__MASK ; 
 int CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__SHIFT ; 
 int CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__MASK ; 
 int CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__SHIFT ; 
 int CP_COND_WRITE5_0_FUNCTION__MASK ; 
 int CP_COND_WRITE5_0_FUNCTION__SHIFT ; 
 int CP_COND_WRITE5_1_POLL_ADDR_LO__MASK ; 
 int CP_COND_WRITE5_1_POLL_ADDR_LO__SHIFT ; 
 int CP_COND_WRITE5_2_POLL_ADDR_HI__MASK ; 
 int CP_COND_WRITE5_2_POLL_ADDR_HI__SHIFT ; 
 int CP_COND_WRITE5_3_REF__MASK ; 
 int CP_COND_WRITE5_3_REF__SHIFT ; 
 int CP_COND_WRITE5_4_MASK__MASK ; 
 int CP_COND_WRITE5_4_MASK__SHIFT ; 
 int CP_COND_WRITE5_5_WRITE_ADDR_LO__MASK ; 
 int CP_COND_WRITE5_5_WRITE_ADDR_LO__SHIFT ; 
 int CP_COND_WRITE5_6_WRITE_ADDR_HI__MASK ; 
 int CP_COND_WRITE5_6_WRITE_ADDR_HI__SHIFT ; 
 int CP_COND_WRITE5_7_WRITE_DATA__MASK ; 
 int CP_COND_WRITE5_7_WRITE_DATA__SHIFT ; 
 int CP_COND_WRITE_0_FUNCTION__MASK ; 
 int CP_COND_WRITE_0_FUNCTION__SHIFT ; 
 int CP_COND_WRITE_1_POLL_ADDR__MASK ; 
 int CP_COND_WRITE_1_POLL_ADDR__SHIFT ; 
 int CP_COND_WRITE_2_REF__MASK ; 
 int CP_COND_WRITE_2_REF__SHIFT ; 
 int CP_COND_WRITE_3_MASK__MASK ; 
 int CP_COND_WRITE_3_MASK__SHIFT ; 
 int CP_COND_WRITE_4_WRITE_ADDR__MASK ; 
 int CP_COND_WRITE_4_WRITE_ADDR__SHIFT ; 
 int CP_COND_WRITE_5_WRITE_DATA__MASK ; 
 int CP_COND_WRITE_5_WRITE_DATA__SHIFT ; 
 int CP_DISPATCH_COMPUTE_1_X__MASK ; 
 int CP_DISPATCH_COMPUTE_1_X__SHIFT ; 
 int CP_DISPATCH_COMPUTE_2_Y__MASK ; 
 int CP_DISPATCH_COMPUTE_2_Y__SHIFT ; 
 int CP_DISPATCH_COMPUTE_3_Z__MASK ; 
 int CP_DISPATCH_COMPUTE_3_Z__SHIFT ; 
 int CP_DRAW_INDX_0_VIZ_QUERY__MASK ; 
 int CP_DRAW_INDX_0_VIZ_QUERY__SHIFT ; 
 int CP_DRAW_INDX_1_INDEX_SIZE__MASK ; 
 int CP_DRAW_INDX_1_INDEX_SIZE__SHIFT ; 
 int CP_DRAW_INDX_1_NUM_INSTANCES__MASK ; 
 int CP_DRAW_INDX_1_NUM_INSTANCES__SHIFT ; 
 int CP_DRAW_INDX_1_PRIM_TYPE__MASK ; 
 int CP_DRAW_INDX_1_PRIM_TYPE__SHIFT ; 
 int CP_DRAW_INDX_1_SOURCE_SELECT__MASK ; 
 int CP_DRAW_INDX_1_SOURCE_SELECT__SHIFT ; 
 int CP_DRAW_INDX_1_VIS_CULL__MASK ; 
 int CP_DRAW_INDX_1_VIS_CULL__SHIFT ; 
 int CP_DRAW_INDX_2_0_VIZ_QUERY__MASK ; 
 int CP_DRAW_INDX_2_0_VIZ_QUERY__SHIFT ; 
 int CP_DRAW_INDX_2_1_INDEX_SIZE__MASK ; 
 int CP_DRAW_INDX_2_1_INDEX_SIZE__SHIFT ; 
 int CP_DRAW_INDX_2_1_NUM_INSTANCES__MASK ; 
 int CP_DRAW_INDX_2_1_NUM_INSTANCES__SHIFT ; 
 int CP_DRAW_INDX_2_1_PRIM_TYPE__MASK ; 
 int CP_DRAW_INDX_2_1_PRIM_TYPE__SHIFT ; 
 int CP_DRAW_INDX_2_1_SOURCE_SELECT__MASK ; 
 int CP_DRAW_INDX_2_1_SOURCE_SELECT__SHIFT ; 
 int CP_DRAW_INDX_2_1_VIS_CULL__MASK ; 
 int CP_DRAW_INDX_2_1_VIS_CULL__SHIFT ; 
 int CP_DRAW_INDX_2_2_NUM_INDICES__MASK ; 
 int CP_DRAW_INDX_2_2_NUM_INDICES__SHIFT ; 
 int CP_DRAW_INDX_2_NUM_INDICES__MASK ; 
 int CP_DRAW_INDX_2_NUM_INDICES__SHIFT ; 
 int CP_DRAW_INDX_3_INDX_BASE__MASK ; 
 int CP_DRAW_INDX_3_INDX_BASE__SHIFT ; 
 int CP_DRAW_INDX_4_INDX_SIZE__MASK ; 
 int CP_DRAW_INDX_4_INDX_SIZE__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__MASK ; 
 int CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__MASK ; 
 int CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__MASK ; 
 int CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_0_TESS_MODE__MASK ; 
 int CP_DRAW_INDX_OFFSET_0_TESS_MODE__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_0_VIS_CULL__MASK ; 
 int CP_DRAW_INDX_OFFSET_0_VIS_CULL__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__MASK ; 
 int CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_2_NUM_INDICES__MASK ; 
 int CP_DRAW_INDX_OFFSET_2_NUM_INDICES__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_4_INDX_BASE__MASK ; 
 int CP_DRAW_INDX_OFFSET_4_INDX_BASE__SHIFT ; 
 int CP_DRAW_INDX_OFFSET_5_INDX_SIZE__MASK ; 
 int CP_DRAW_INDX_OFFSET_5_INDX_SIZE__SHIFT ; 
 int CP_EVENT_WRITE_0_EVENT__MASK ; 
 int CP_EVENT_WRITE_0_EVENT__SHIFT ; 
 int CP_EVENT_WRITE_1_ADDR_0_LO__MASK ; 
 int CP_EVENT_WRITE_1_ADDR_0_LO__SHIFT ; 
 int CP_EVENT_WRITE_2_ADDR_0_HI__MASK ; 
 int CP_EVENT_WRITE_2_ADDR_0_HI__SHIFT ; 
 int CP_EXEC_CS_1_NGROUPS_X__MASK ; 
 int CP_EXEC_CS_1_NGROUPS_X__SHIFT ; 
 int CP_EXEC_CS_2_NGROUPS_Y__MASK ; 
 int CP_EXEC_CS_2_NGROUPS_Y__SHIFT ; 
 int CP_EXEC_CS_3_NGROUPS_Z__MASK ; 
 int CP_EXEC_CS_3_NGROUPS_Z__SHIFT ; 
 int CP_INDIRECT_BUFFER_PFE ; 
 int CP_LOAD_STATE4_0_DST_OFF__MASK ; 
 int CP_LOAD_STATE4_0_DST_OFF__SHIFT ; 
 int CP_LOAD_STATE4_0_NUM_UNIT__MASK ; 
 int CP_LOAD_STATE4_0_NUM_UNIT__SHIFT ; 
 int CP_LOAD_STATE4_0_STATE_BLOCK__MASK ; 
 int CP_LOAD_STATE4_0_STATE_BLOCK__SHIFT ; 
 int CP_LOAD_STATE4_0_STATE_SRC__MASK ; 
 int CP_LOAD_STATE4_0_STATE_SRC__SHIFT ; 
 int CP_LOAD_STATE4_1_EXT_SRC_ADDR__MASK ; 
 int CP_LOAD_STATE4_1_EXT_SRC_ADDR__SHIFT ; 
 int CP_LOAD_STATE4_1_STATE_TYPE__MASK ; 
 int CP_LOAD_STATE4_1_STATE_TYPE__SHIFT ; 
 int CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__MASK ; 
 int CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__SHIFT ; 
 int CP_LOAD_STATE6_0_DST_OFF__MASK ; 
 int CP_LOAD_STATE6_0_DST_OFF__SHIFT ; 
 int CP_LOAD_STATE6_0_NUM_UNIT__MASK ; 
 int CP_LOAD_STATE6_0_NUM_UNIT__SHIFT ; 
 int CP_LOAD_STATE6_0_STATE_BLOCK__MASK ; 
 int CP_LOAD_STATE6_0_STATE_BLOCK__SHIFT ; 
 int CP_LOAD_STATE6_0_STATE_SRC__MASK ; 
 int CP_LOAD_STATE6_0_STATE_SRC__SHIFT ; 
 int CP_LOAD_STATE6_0_STATE_TYPE__MASK ; 
 int CP_LOAD_STATE6_0_STATE_TYPE__SHIFT ; 
 int CP_LOAD_STATE6_1_EXT_SRC_ADDR__MASK ; 
 int CP_LOAD_STATE6_1_EXT_SRC_ADDR__SHIFT ; 
 int CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__MASK ; 
 int CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__SHIFT ; 
 int CP_LOAD_STATE_0_DST_OFF__MASK ; 
 int CP_LOAD_STATE_0_DST_OFF__SHIFT ; 
 int CP_LOAD_STATE_0_NUM_UNIT__MASK ; 
 int CP_LOAD_STATE_0_NUM_UNIT__SHIFT ; 
 int CP_LOAD_STATE_0_STATE_BLOCK__MASK ; 
 int CP_LOAD_STATE_0_STATE_BLOCK__SHIFT ; 
 int CP_LOAD_STATE_0_STATE_SRC__MASK ; 
 int CP_LOAD_STATE_0_STATE_SRC__SHIFT ; 
 int CP_LOAD_STATE_1_EXT_SRC_ADDR__MASK ; 
 int CP_LOAD_STATE_1_EXT_SRC_ADDR__SHIFT ; 
 int CP_LOAD_STATE_1_STATE_TYPE__MASK ; 
 int CP_LOAD_STATE_1_STATE_TYPE__SHIFT ; 
 int CP_MEM_TO_REG_0_CNT__MASK ; 
 int CP_MEM_TO_REG_0_CNT__SHIFT ; 
 int CP_MEM_TO_REG_0_REG__MASK ; 
 int CP_MEM_TO_REG_0_REG__SHIFT ; 
 int CP_MEM_TO_REG_1_SRC__MASK ; 
 int CP_MEM_TO_REG_1_SRC__SHIFT ; 
 int CP_MEM_TO_REG_2_SRC_HI__MASK ; 
 int CP_MEM_TO_REG_2_SRC_HI__SHIFT ; 
 int CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__MASK ; 
 int CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__SHIFT ; 
 int CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__MASK ; 
 int CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__SHIFT ; 
 int CP_REG_TO_MEM_0_CNT__MASK ; 
 int CP_REG_TO_MEM_0_CNT__SHIFT ; 
 int CP_REG_TO_MEM_0_REG__MASK ; 
 int CP_REG_TO_MEM_0_REG__SHIFT ; 
 int CP_REG_TO_MEM_1_DEST__MASK ; 
 int CP_REG_TO_MEM_1_DEST__SHIFT ; 
 int CP_REG_TO_MEM_2_DEST_HI__MASK ; 
 int CP_REG_TO_MEM_2_DEST_HI__SHIFT ; 
 int CP_SET_BIN_1_X1__MASK ; 
 int CP_SET_BIN_1_X1__SHIFT ; 
 int CP_SET_BIN_1_Y1__MASK ; 
 int CP_SET_BIN_1_Y1__SHIFT ; 
 int CP_SET_BIN_2_X2__MASK ; 
 int CP_SET_BIN_2_X2__SHIFT ; 
 int CP_SET_BIN_2_Y2__MASK ; 
 int CP_SET_BIN_2_Y2__SHIFT ; 
 int CP_SET_BIN_DATA5_0_VSC_N__MASK ; 
 int CP_SET_BIN_DATA5_0_VSC_N__SHIFT ; 
 int CP_SET_BIN_DATA5_0_VSC_SIZE__MASK ; 
 int CP_SET_BIN_DATA5_0_VSC_SIZE__SHIFT ; 
 int CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__MASK ; 
 int CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__SHIFT ; 
 int CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__MASK ; 
 int CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__SHIFT ; 
 int CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__MASK ; 
 int CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__SHIFT ; 
 int CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__MASK ; 
 int CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__SHIFT ; 
 int CP_SET_BIN_DATA5_5_XXX_ADDRESS_LO__MASK ; 
 int CP_SET_BIN_DATA5_5_XXX_ADDRESS_LO__SHIFT ; 
 int CP_SET_BIN_DATA5_6_XXX_ADDRESS_HI__MASK ; 
 int CP_SET_BIN_DATA5_6_XXX_ADDRESS_HI__SHIFT ; 
 int CP_SET_BIN_DATA_0_BIN_DATA_ADDR__MASK ; 
 int CP_SET_BIN_DATA_0_BIN_DATA_ADDR__SHIFT ; 
 int CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__MASK ; 
 int CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__SHIFT ; 
 int CP_SET_DRAW_STATE__0_COUNT__MASK ; 
 int CP_SET_DRAW_STATE__0_COUNT__SHIFT ; 
 int CP_SET_DRAW_STATE__0_ENABLE_MASK__MASK ; 
 int CP_SET_DRAW_STATE__0_ENABLE_MASK__SHIFT ; 
 int CP_SET_DRAW_STATE__0_GROUP_ID__MASK ; 
 int CP_SET_DRAW_STATE__0_GROUP_ID__SHIFT ; 
 int CP_SET_DRAW_STATE__1_ADDR_LO__MASK ; 
 int CP_SET_DRAW_STATE__1_ADDR_LO__SHIFT ; 
 int CP_SET_DRAW_STATE__2_ADDR_HI__MASK ; 
 int CP_SET_DRAW_STATE__2_ADDR_HI__SHIFT ; 
 int CP_SET_PROTECTED_MODE ; 
 int CP_SET_RENDER_MODE_0_MODE__MASK ; 
 int CP_SET_RENDER_MODE_0_MODE__SHIFT ; 
 int CP_SET_RENDER_MODE_1_ADDR_0_LO__MASK ; 
 int CP_SET_RENDER_MODE_1_ADDR_0_LO__SHIFT ; 
 int CP_SET_RENDER_MODE_2_ADDR_0_HI__MASK ; 
 int CP_SET_RENDER_MODE_2_ADDR_0_HI__SHIFT ; 
 int CP_SET_RENDER_MODE_5_ADDR_1_LEN__MASK ; 
 int CP_SET_RENDER_MODE_5_ADDR_1_LEN__SHIFT ; 
 int CP_SET_RENDER_MODE_6_ADDR_1_LO__MASK ; 
 int CP_SET_RENDER_MODE_6_ADDR_1_LO__SHIFT ; 
 int CP_SET_RENDER_MODE_7_ADDR_1_HI__MASK ; 
 int CP_SET_RENDER_MODE_7_ADDR_1_HI__SHIFT ; 
 int CP_TYPE0_PKT ; 
 int CP_TYPE2_PKT ; 
 int CP_TYPE3_PKT ; 
 int CP_TYPE7_PKT ; 
 int /*<<< orphan*/  DRM_ERROR (char*,int /*<<< orphan*/ ) ; 
 int EINVAL ; 
 int ETIMEDOUT ; 
 scalar_t__ IS_ERR (unsigned int*) ; 
 int MSM_BO_GPU_READONLY ; 
 int MSM_BO_UNCACHED ; 
 int MSM_GPU_RINGBUFFER_SZ ; 
 int /*<<< orphan*/  OUT_RING (struct msm_ringbuffer*,int) ; 
 int PKT4 (int,int) ; 
 int PREEMPT_ABORT ; 
 int PREEMPT_NONE ; 
 int REG_A5XX_GDPM_CONFIG1 ; 
 int REG_A5XX_GDPM_INT_EN ; 
 int REG_A5XX_GDPM_INT_MASK ; 
 int REG_A5XX_GPMU_BASE_LEAKAGE ; 
 int REG_A5XX_GPMU_BEC_ENABLE ; 
 int REG_A5XX_GPMU_CLOCK_THROTTLE_CTRL ; 
 int REG_A5XX_GPMU_CM3_SYSRESET ; 
 int REG_A5XX_GPMU_DELTA_TEMP_THRESHOLD ; 
 int REG_A5XX_GPMU_GENERAL_0 ; 
 int REG_A5XX_GPMU_GPMU_PWR_THRESHOLD ; 
 int REG_A5XX_GPMU_GPMU_VOLTAGE ; 
 int REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_EN_MASK ; 
 int REG_A5XX_GPMU_INST_RAM_BASE ; 
 int REG_A5XX_GPMU_PWR_COL_BINNING_CTRL ; 
 int REG_A5XX_GPMU_PWR_COL_INTER_FRAME_CTRL ; 
 int REG_A5XX_GPMU_PWR_COL_INTER_FRAME_HYST ; 
 int REG_A5XX_GPMU_PWR_COL_STAGGER_DELAY ; 
 int REG_A5XX_GPMU_TEMP_SENSOR_CONFIG ; 
 int REG_A5XX_GPMU_TEMP_SENSOR_ID ; 
 int REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_EN_MASK ; 
 int REG_A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL ; 
 int REG_A5XX_GPMU_WFI_CONFIG ; 
 int REG_ADRENO_REGISTER_MAX ; 
 scalar_t__ REG_SKIP ; 
 unsigned int TYPE4_MAX_PAYLOAD ; 
 int /*<<< orphan*/  a5xx_idle (struct msm_gpu*,struct msm_ringbuffer*) ; 
 TYPE_4__* a5xx_sequence_regs ; 
 int /*<<< orphan*/  adreno_wait_ring (struct msm_ringbuffer*,int) ; 
 int atomic_read (int /*<<< orphan*/ *) ; 
 int /*<<< orphan*/  cpu_relax () ; 
 unsigned int* dev_pm_opp_find_freq_exact (int /*<<< orphan*/ *,int,int) ; 
 int dev_pm_opp_get_voltage (unsigned int*) ; 
 int /*<<< orphan*/  dev_pm_opp_put (unsigned int*) ; 
 int /*<<< orphan*/  drm_gem_object_unreference (int /*<<< orphan*/ *) ; 
 int fui (float) ; 
 int gpu_read (struct msm_gpu*,int) ; 
 int /*<<< orphan*/  gpu_write (struct msm_gpu*,int,int) ; 
 int lower_32_bits (scalar_t__) ; 
 unsigned int* msm_gem_kernel_new_locked (struct drm_device*,int,int,int /*<<< orphan*/ ,int /*<<< orphan*/ **,scalar_t__*) ; 
 int /*<<< orphan*/  msm_gem_put_iova (int /*<<< orphan*/ *,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  msm_gem_put_vaddr (int /*<<< orphan*/ *) ; 
 int /*<<< orphan*/  stub1 (struct msm_gpu*,struct msm_ringbuffer*) ; 
 struct a5xx_gpu* to_a5xx_gpu (struct adreno_gpu*) ; 
 struct adreno_gpu* to_adreno_gpu (struct msm_gpu*) ; 
 int /*<<< orphan*/  udelay (int) ; 
 int upper_32_bits (scalar_t__) ; 
 int util_float_to_half (float) ; 

__attribute__((used)) static inline uint32_t AXXX_CP_RB_CNTL_BUFSZ(uint32_t val)
{
	return ((val) << AXXX_CP_RB_CNTL_BUFSZ__SHIFT) & AXXX_CP_RB_CNTL_BUFSZ__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_RB_CNTL_BLKSZ(uint32_t val)
{
	return ((val) << AXXX_CP_RB_CNTL_BLKSZ__SHIFT) & AXXX_CP_RB_CNTL_BLKSZ__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_RB_CNTL_BUF_SWAP(uint32_t val)
{
	return ((val) << AXXX_CP_RB_CNTL_BUF_SWAP__SHIFT) & AXXX_CP_RB_CNTL_BUF_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_RB_RPTR_ADDR_SWAP(uint32_t val)
{
	return ((val) << AXXX_CP_RB_RPTR_ADDR_SWAP__SHIFT) & AXXX_CP_RB_RPTR_ADDR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_RB_RPTR_ADDR_ADDR(uint32_t val)
{
	return ((val >> 2) << AXXX_CP_RB_RPTR_ADDR_ADDR__SHIFT) & AXXX_CP_RB_RPTR_ADDR_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START(uint32_t val)
{
	return ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB1_START__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START(uint32_t val)
{
	return ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_IB2_START__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START(uint32_t val)
{
	return ((val) << AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__SHIFT) & AXXX_CP_QUEUE_THRESHOLDS_CSQ_ST_START__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_MEQ_THRESHOLDS_MEQ_END(uint32_t val)
{
	return ((val) << AXXX_CP_MEQ_THRESHOLDS_MEQ_END__SHIFT) & AXXX_CP_MEQ_THRESHOLDS_MEQ_END__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_MEQ_THRESHOLDS_ROQ_END(uint32_t val)
{
	return ((val) << AXXX_CP_MEQ_THRESHOLDS_ROQ_END__SHIFT) & AXXX_CP_MEQ_THRESHOLDS_ROQ_END__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_AVAIL_RING(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_AVAIL_RING__SHIFT) & AXXX_CP_CSQ_AVAIL_RING__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_AVAIL_IB1(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_AVAIL_IB1__SHIFT) & AXXX_CP_CSQ_AVAIL_IB1__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_AVAIL_IB2(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_AVAIL_IB2__SHIFT) & AXXX_CP_CSQ_AVAIL_IB2__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_STQ_AVAIL_ST(uint32_t val)
{
	return ((val) << AXXX_CP_STQ_AVAIL_ST__SHIFT) & AXXX_CP_STQ_AVAIL_ST__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_MEQ_AVAIL_MEQ(uint32_t val)
{
	return ((val) << AXXX_CP_MEQ_AVAIL_MEQ__SHIFT) & AXXX_CP_MEQ_AVAIL_MEQ__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_SCRATCH_UMSK_UMSK(uint32_t val)
{
	return ((val) << AXXX_SCRATCH_UMSK_UMSK__SHIFT) & AXXX_SCRATCH_UMSK_UMSK__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_SCRATCH_UMSK_SWAP(uint32_t val)
{
	return ((val) << AXXX_SCRATCH_UMSK_SWAP__SHIFT) & AXXX_SCRATCH_UMSK_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_RB_STAT_RPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_RB_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_RB_STAT_RPTR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_RB_STAT_WPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_RB_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_RB_STAT_WPTR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_IB1_STAT_RPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_IB1_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_IB1_STAT_RPTR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_IB1_STAT_WPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_IB1_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_IB1_STAT_WPTR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_IB2_STAT_RPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_IB2_STAT_RPTR__SHIFT) & AXXX_CP_CSQ_IB2_STAT_RPTR__MASK;
}

__attribute__((used)) static inline uint32_t AXXX_CP_CSQ_IB2_STAT_WPTR(uint32_t val)
{
	return ((val) << AXXX_CP_CSQ_IB2_STAT_WPTR__SHIFT) & AXXX_CP_CSQ_IB2_STAT_WPTR__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_0_DST_OFF(uint32_t val)
{
	return ((val) << CP_LOAD_STATE_0_DST_OFF__SHIFT) & CP_LOAD_STATE_0_DST_OFF__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_0_STATE_SRC(enum adreno_state_src val)
{
	return ((val) << CP_LOAD_STATE_0_STATE_SRC__SHIFT) & CP_LOAD_STATE_0_STATE_SRC__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_0_STATE_BLOCK(enum adreno_state_block val)
{
	return ((val) << CP_LOAD_STATE_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE_0_STATE_BLOCK__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_0_NUM_UNIT(uint32_t val)
{
	return ((val) << CP_LOAD_STATE_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE_0_NUM_UNIT__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_1_STATE_TYPE(enum adreno_state_type val)
{
	return ((val) << CP_LOAD_STATE_1_STATE_TYPE__SHIFT) & CP_LOAD_STATE_1_STATE_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE_1_EXT_SRC_ADDR(uint32_t val)
{
	return ((val >> 2) << CP_LOAD_STATE_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE_1_EXT_SRC_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_0_DST_OFF(uint32_t val)
{
	return ((val) << CP_LOAD_STATE4_0_DST_OFF__SHIFT) & CP_LOAD_STATE4_0_DST_OFF__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_0_STATE_SRC(enum a4xx_state_src val)
{
	return ((val) << CP_LOAD_STATE4_0_STATE_SRC__SHIFT) & CP_LOAD_STATE4_0_STATE_SRC__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_0_STATE_BLOCK(enum a4xx_state_block val)
{
	return ((val) << CP_LOAD_STATE4_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE4_0_STATE_BLOCK__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_0_NUM_UNIT(uint32_t val)
{
	return ((val) << CP_LOAD_STATE4_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE4_0_NUM_UNIT__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_1_STATE_TYPE(enum a4xx_state_type val)
{
	return ((val) << CP_LOAD_STATE4_1_STATE_TYPE__SHIFT) & CP_LOAD_STATE4_1_STATE_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_1_EXT_SRC_ADDR(uint32_t val)
{
	return ((val >> 2) << CP_LOAD_STATE4_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE4_1_EXT_SRC_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI(uint32_t val)
{
	return ((val) << CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__SHIFT) & CP_LOAD_STATE4_2_EXT_SRC_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_0_DST_OFF(uint32_t val)
{
	return ((val) << CP_LOAD_STATE6_0_DST_OFF__SHIFT) & CP_LOAD_STATE6_0_DST_OFF__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_0_STATE_TYPE(enum a6xx_state_type val)
{
	return ((val) << CP_LOAD_STATE6_0_STATE_TYPE__SHIFT) & CP_LOAD_STATE6_0_STATE_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_0_STATE_SRC(enum a6xx_state_src val)
{
	return ((val) << CP_LOAD_STATE6_0_STATE_SRC__SHIFT) & CP_LOAD_STATE6_0_STATE_SRC__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_0_STATE_BLOCK(enum a6xx_state_block val)
{
	return ((val) << CP_LOAD_STATE6_0_STATE_BLOCK__SHIFT) & CP_LOAD_STATE6_0_STATE_BLOCK__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_0_NUM_UNIT(uint32_t val)
{
	return ((val) << CP_LOAD_STATE6_0_NUM_UNIT__SHIFT) & CP_LOAD_STATE6_0_NUM_UNIT__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_1_EXT_SRC_ADDR(uint32_t val)
{
	return ((val >> 2) << CP_LOAD_STATE6_1_EXT_SRC_ADDR__SHIFT) & CP_LOAD_STATE6_1_EXT_SRC_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(uint32_t val)
{
	return ((val) << CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__SHIFT) & CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_0_VIZ_QUERY(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_0_VIZ_QUERY__SHIFT) & CP_DRAW_INDX_0_VIZ_QUERY__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_1_PRIM_TYPE(enum pc_di_primtype val)
{
	return ((val) << CP_DRAW_INDX_1_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_1_PRIM_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_1_SOURCE_SELECT(enum pc_di_src_sel val)
{
	return ((val) << CP_DRAW_INDX_1_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_1_SOURCE_SELECT__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_1_VIS_CULL(enum pc_di_vis_cull_mode val)
{
	return ((val) << CP_DRAW_INDX_1_VIS_CULL__SHIFT) & CP_DRAW_INDX_1_VIS_CULL__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_1_INDEX_SIZE(enum pc_di_index_size val)
{
	return ((val) << CP_DRAW_INDX_1_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_1_INDEX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_1_NUM_INSTANCES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_1_NUM_INSTANCES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_NUM_INDICES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_2_NUM_INDICES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_3_INDX_BASE(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_3_INDX_BASE__SHIFT) & CP_DRAW_INDX_3_INDX_BASE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_4_INDX_SIZE(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_4_INDX_SIZE__SHIFT) & CP_DRAW_INDX_4_INDX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_0_VIZ_QUERY(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_2_0_VIZ_QUERY__SHIFT) & CP_DRAW_INDX_2_0_VIZ_QUERY__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_1_PRIM_TYPE(enum pc_di_primtype val)
{
	return ((val) << CP_DRAW_INDX_2_1_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_2_1_PRIM_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_1_SOURCE_SELECT(enum pc_di_src_sel val)
{
	return ((val) << CP_DRAW_INDX_2_1_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_2_1_SOURCE_SELECT__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_1_VIS_CULL(enum pc_di_vis_cull_mode val)
{
	return ((val) << CP_DRAW_INDX_2_1_VIS_CULL__SHIFT) & CP_DRAW_INDX_2_1_VIS_CULL__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_1_INDEX_SIZE(enum pc_di_index_size val)
{
	return ((val) << CP_DRAW_INDX_2_1_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_2_1_INDEX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_1_NUM_INSTANCES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_2_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_2_1_NUM_INSTANCES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_2_2_NUM_INDICES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_2_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_2_2_NUM_INDICES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_0_PRIM_TYPE(enum pc_di_primtype val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__SHIFT) & CP_DRAW_INDX_OFFSET_0_PRIM_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT(enum pc_di_src_sel val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__SHIFT) & CP_DRAW_INDX_OFFSET_0_SOURCE_SELECT__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_0_VIS_CULL(enum pc_di_vis_cull_mode val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_0_VIS_CULL__SHIFT) & CP_DRAW_INDX_OFFSET_0_VIS_CULL__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_0_INDEX_SIZE(enum a4xx_index_size val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__SHIFT) & CP_DRAW_INDX_OFFSET_0_INDEX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_0_TESS_MODE(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_0_TESS_MODE__SHIFT) & CP_DRAW_INDX_OFFSET_0_TESS_MODE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__SHIFT) & CP_DRAW_INDX_OFFSET_1_NUM_INSTANCES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_2_NUM_INDICES(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_2_NUM_INDICES__SHIFT) & CP_DRAW_INDX_OFFSET_2_NUM_INDICES__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_4_INDX_BASE(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_4_INDX_BASE__SHIFT) & CP_DRAW_INDX_OFFSET_4_INDX_BASE__MASK;
}

__attribute__((used)) static inline uint32_t CP_DRAW_INDX_OFFSET_5_INDX_SIZE(uint32_t val)
{
	return ((val) << CP_DRAW_INDX_OFFSET_5_INDX_SIZE__SHIFT) & CP_DRAW_INDX_OFFSET_5_INDX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE(enum pc_di_primtype val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_PRIM_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT(enum pc_di_src_sel val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_SOURCE_SELECT__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_0_VIS_CULL(enum pc_di_vis_cull_mode val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_VIS_CULL__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE(enum a4xx_index_size val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_INDEX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_0_TESS_MODE(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_0_TESS_MODE__SHIFT) & A4XX_CP_DRAW_INDIRECT_0_TESS_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDIRECT_1_INDIRECT(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDIRECT_1_INDIRECT__SHIFT) & A4XX_CP_DRAW_INDIRECT_1_INDIRECT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__SHIFT) & A5XX_CP_DRAW_INDIRECT_2_INDIRECT_HI__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE(enum pc_di_primtype val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_PRIM_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT(enum pc_di_src_sel val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_SOURCE_SELECT__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL(enum pc_di_vis_cull_mode val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_VIS_CULL__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE(enum a4xx_index_size val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_INDEX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_MODE(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_MODE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_0_TESS_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_2_INDX_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT(uint32_t val)
{
	return ((val) << A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__SHIFT) & A4XX_CP_DRAW_INDX_INDIRECT_3_INDIRECT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_1_INDX_BASE_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_2_INDX_BASE_HI__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_3_MAX_INDICES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_4_INDIRECT_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI(uint32_t val)
{
	return ((val) << A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__SHIFT) & A5XX_CP_DRAW_INDX_INDIRECT_5_INDIRECT_HI__MASK;
}

__attribute__((used)) static inline uint32_t REG_CP_SET_DRAW_STATE_(uint32_t i0) { return 0x00000000 + 0x3*i0; }

__attribute__((used)) static inline uint32_t REG_CP_SET_DRAW_STATE__0(uint32_t i0) { return 0x00000000 + 0x3*i0; }

__attribute__((used)) static inline uint32_t CP_SET_DRAW_STATE__0_COUNT(uint32_t val)
{
	return ((val) << CP_SET_DRAW_STATE__0_COUNT__SHIFT) & CP_SET_DRAW_STATE__0_COUNT__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_DRAW_STATE__0_ENABLE_MASK(uint32_t val)
{
	return ((val) << CP_SET_DRAW_STATE__0_ENABLE_MASK__SHIFT) & CP_SET_DRAW_STATE__0_ENABLE_MASK__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_DRAW_STATE__0_GROUP_ID(uint32_t val)
{
	return ((val) << CP_SET_DRAW_STATE__0_GROUP_ID__SHIFT) & CP_SET_DRAW_STATE__0_GROUP_ID__MASK;
}

__attribute__((used)) static inline uint32_t REG_CP_SET_DRAW_STATE__1(uint32_t i0) { return 0x00000001 + 0x3*i0; }

__attribute__((used)) static inline uint32_t CP_SET_DRAW_STATE__1_ADDR_LO(uint32_t val)
{
	return ((val) << CP_SET_DRAW_STATE__1_ADDR_LO__SHIFT) & CP_SET_DRAW_STATE__1_ADDR_LO__MASK;
}

__attribute__((used)) static inline uint32_t REG_CP_SET_DRAW_STATE__2(uint32_t i0) { return 0x00000002 + 0x3*i0; }

__attribute__((used)) static inline uint32_t CP_SET_DRAW_STATE__2_ADDR_HI(uint32_t val)
{
	return ((val) << CP_SET_DRAW_STATE__2_ADDR_HI__SHIFT) & CP_SET_DRAW_STATE__2_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_1_X1(uint32_t val)
{
	return ((val) << CP_SET_BIN_1_X1__SHIFT) & CP_SET_BIN_1_X1__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_1_Y1(uint32_t val)
{
	return ((val) << CP_SET_BIN_1_Y1__SHIFT) & CP_SET_BIN_1_Y1__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_2_X2(uint32_t val)
{
	return ((val) << CP_SET_BIN_2_X2__SHIFT) & CP_SET_BIN_2_X2__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_2_Y2(uint32_t val)
{
	return ((val) << CP_SET_BIN_2_Y2__SHIFT) & CP_SET_BIN_2_Y2__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA_0_BIN_DATA_ADDR(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA_0_BIN_DATA_ADDR__SHIFT) & CP_SET_BIN_DATA_0_BIN_DATA_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__SHIFT) & CP_SET_BIN_DATA_1_BIN_SIZE_ADDRESS__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_0_VSC_SIZE(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_0_VSC_SIZE__SHIFT) & CP_SET_BIN_DATA5_0_VSC_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_0_VSC_N(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_0_VSC_N__SHIFT) & CP_SET_BIN_DATA5_0_VSC_N__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__SHIFT) & CP_SET_BIN_DATA5_1_BIN_DATA_ADDR_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__SHIFT) & CP_SET_BIN_DATA5_2_BIN_DATA_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__SHIFT) & CP_SET_BIN_DATA5_3_BIN_SIZE_ADDRESS_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__SHIFT) & CP_SET_BIN_DATA5_4_BIN_SIZE_ADDRESS_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_5_XXX_ADDRESS_LO(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_5_XXX_ADDRESS_LO__SHIFT) & CP_SET_BIN_DATA5_5_XXX_ADDRESS_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_BIN_DATA5_6_XXX_ADDRESS_HI(uint32_t val)
{
	return ((val) << CP_SET_BIN_DATA5_6_XXX_ADDRESS_HI__SHIFT) & CP_SET_BIN_DATA5_6_XXX_ADDRESS_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_REG_TO_MEM_0_REG(uint32_t val)
{
	return ((val) << CP_REG_TO_MEM_0_REG__SHIFT) & CP_REG_TO_MEM_0_REG__MASK;
}

__attribute__((used)) static inline uint32_t CP_REG_TO_MEM_0_CNT(uint32_t val)
{
	return ((val) << CP_REG_TO_MEM_0_CNT__SHIFT) & CP_REG_TO_MEM_0_CNT__MASK;
}

__attribute__((used)) static inline uint32_t CP_REG_TO_MEM_1_DEST(uint32_t val)
{
	return ((val) << CP_REG_TO_MEM_1_DEST__SHIFT) & CP_REG_TO_MEM_1_DEST__MASK;
}

__attribute__((used)) static inline uint32_t CP_REG_TO_MEM_2_DEST_HI(uint32_t val)
{
	return ((val) << CP_REG_TO_MEM_2_DEST_HI__SHIFT) & CP_REG_TO_MEM_2_DEST_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_MEM_TO_REG_0_REG(uint32_t val)
{
	return ((val) << CP_MEM_TO_REG_0_REG__SHIFT) & CP_MEM_TO_REG_0_REG__MASK;
}

__attribute__((used)) static inline uint32_t CP_MEM_TO_REG_0_CNT(uint32_t val)
{
	return ((val) << CP_MEM_TO_REG_0_CNT__SHIFT) & CP_MEM_TO_REG_0_CNT__MASK;
}

__attribute__((used)) static inline uint32_t CP_MEM_TO_REG_1_SRC(uint32_t val)
{
	return ((val) << CP_MEM_TO_REG_1_SRC__SHIFT) & CP_MEM_TO_REG_1_SRC__MASK;
}

__attribute__((used)) static inline uint32_t CP_MEM_TO_REG_2_SRC_HI(uint32_t val)
{
	return ((val) << CP_MEM_TO_REG_2_SRC_HI__SHIFT) & CP_MEM_TO_REG_2_SRC_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_0_FUNCTION(enum cp_cond_function val)
{
	return ((val) << CP_COND_WRITE_0_FUNCTION__SHIFT) & CP_COND_WRITE_0_FUNCTION__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_1_POLL_ADDR(uint32_t val)
{
	return ((val) << CP_COND_WRITE_1_POLL_ADDR__SHIFT) & CP_COND_WRITE_1_POLL_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_2_REF(uint32_t val)
{
	return ((val) << CP_COND_WRITE_2_REF__SHIFT) & CP_COND_WRITE_2_REF__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_3_MASK(uint32_t val)
{
	return ((val) << CP_COND_WRITE_3_MASK__SHIFT) & CP_COND_WRITE_3_MASK__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_4_WRITE_ADDR(uint32_t val)
{
	return ((val) << CP_COND_WRITE_4_WRITE_ADDR__SHIFT) & CP_COND_WRITE_4_WRITE_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE_5_WRITE_DATA(uint32_t val)
{
	return ((val) << CP_COND_WRITE_5_WRITE_DATA__SHIFT) & CP_COND_WRITE_5_WRITE_DATA__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_0_FUNCTION(enum cp_cond_function val)
{
	return ((val) << CP_COND_WRITE5_0_FUNCTION__SHIFT) & CP_COND_WRITE5_0_FUNCTION__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_1_POLL_ADDR_LO(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_1_POLL_ADDR_LO__SHIFT) & CP_COND_WRITE5_1_POLL_ADDR_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_2_POLL_ADDR_HI(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_2_POLL_ADDR_HI__SHIFT) & CP_COND_WRITE5_2_POLL_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_3_REF(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_3_REF__SHIFT) & CP_COND_WRITE5_3_REF__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_4_MASK(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_4_MASK__SHIFT) & CP_COND_WRITE5_4_MASK__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_5_WRITE_ADDR_LO(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_5_WRITE_ADDR_LO__SHIFT) & CP_COND_WRITE5_5_WRITE_ADDR_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_6_WRITE_ADDR_HI(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_6_WRITE_ADDR_HI__SHIFT) & CP_COND_WRITE5_6_WRITE_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_COND_WRITE5_7_WRITE_DATA(uint32_t val)
{
	return ((val) << CP_COND_WRITE5_7_WRITE_DATA__SHIFT) & CP_COND_WRITE5_7_WRITE_DATA__MASK;
}

__attribute__((used)) static inline uint32_t CP_DISPATCH_COMPUTE_1_X(uint32_t val)
{
	return ((val) << CP_DISPATCH_COMPUTE_1_X__SHIFT) & CP_DISPATCH_COMPUTE_1_X__MASK;
}

__attribute__((used)) static inline uint32_t CP_DISPATCH_COMPUTE_2_Y(uint32_t val)
{
	return ((val) << CP_DISPATCH_COMPUTE_2_Y__SHIFT) & CP_DISPATCH_COMPUTE_2_Y__MASK;
}

__attribute__((used)) static inline uint32_t CP_DISPATCH_COMPUTE_3_Z(uint32_t val)
{
	return ((val) << CP_DISPATCH_COMPUTE_3_Z__SHIFT) & CP_DISPATCH_COMPUTE_3_Z__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_0_MODE(enum render_mode_cmd val)
{
	return ((val) << CP_SET_RENDER_MODE_0_MODE__SHIFT) & CP_SET_RENDER_MODE_0_MODE__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_1_ADDR_0_LO(uint32_t val)
{
	return ((val) << CP_SET_RENDER_MODE_1_ADDR_0_LO__SHIFT) & CP_SET_RENDER_MODE_1_ADDR_0_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_2_ADDR_0_HI(uint32_t val)
{
	return ((val) << CP_SET_RENDER_MODE_2_ADDR_0_HI__SHIFT) & CP_SET_RENDER_MODE_2_ADDR_0_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_5_ADDR_1_LEN(uint32_t val)
{
	return ((val) << CP_SET_RENDER_MODE_5_ADDR_1_LEN__SHIFT) & CP_SET_RENDER_MODE_5_ADDR_1_LEN__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_6_ADDR_1_LO(uint32_t val)
{
	return ((val) << CP_SET_RENDER_MODE_6_ADDR_1_LO__SHIFT) & CP_SET_RENDER_MODE_6_ADDR_1_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_SET_RENDER_MODE_7_ADDR_1_HI(uint32_t val)
{
	return ((val) << CP_SET_RENDER_MODE_7_ADDR_1_HI__SHIFT) & CP_SET_RENDER_MODE_7_ADDR_1_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO(uint32_t val)
{
	return ((val) << CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__SHIFT) & CP_COMPUTE_CHECKPOINT_0_ADDR_0_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI(uint32_t val)
{
	return ((val) << CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__SHIFT) & CP_COMPUTE_CHECKPOINT_1_ADDR_0_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN(uint32_t val)
{
	return ((val) << CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__SHIFT) & CP_COMPUTE_CHECKPOINT_3_ADDR_1_LEN__MASK;
}

__attribute__((used)) static inline uint32_t CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO(uint32_t val)
{
	return ((val) << CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__SHIFT) & CP_COMPUTE_CHECKPOINT_5_ADDR_1_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI(uint32_t val)
{
	return ((val) << CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__SHIFT) & CP_COMPUTE_CHECKPOINT_6_ADDR_1_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_PERFCOUNTER_ACTION_1_ADDR_0_LO(uint32_t val)
{
	return ((val) << CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__SHIFT) & CP_PERFCOUNTER_ACTION_1_ADDR_0_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_PERFCOUNTER_ACTION_2_ADDR_0_HI(uint32_t val)
{
	return ((val) << CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__SHIFT) & CP_PERFCOUNTER_ACTION_2_ADDR_0_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_EVENT_WRITE_0_EVENT(enum vgt_event_type val)
{
	return ((val) << CP_EVENT_WRITE_0_EVENT__SHIFT) & CP_EVENT_WRITE_0_EVENT__MASK;
}

__attribute__((used)) static inline uint32_t CP_EVENT_WRITE_1_ADDR_0_LO(uint32_t val)
{
	return ((val) << CP_EVENT_WRITE_1_ADDR_0_LO__SHIFT) & CP_EVENT_WRITE_1_ADDR_0_LO__MASK;
}

__attribute__((used)) static inline uint32_t CP_EVENT_WRITE_2_ADDR_0_HI(uint32_t val)
{
	return ((val) << CP_EVENT_WRITE_2_ADDR_0_HI__SHIFT) & CP_EVENT_WRITE_2_ADDR_0_HI__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_0_OP(enum cp_blit_cmd val)
{
	return ((val) << CP_BLIT_0_OP__SHIFT) & CP_BLIT_0_OP__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_1_SRC_X1(uint32_t val)
{
	return ((val) << CP_BLIT_1_SRC_X1__SHIFT) & CP_BLIT_1_SRC_X1__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_1_SRC_Y1(uint32_t val)
{
	return ((val) << CP_BLIT_1_SRC_Y1__SHIFT) & CP_BLIT_1_SRC_Y1__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_2_SRC_X2(uint32_t val)
{
	return ((val) << CP_BLIT_2_SRC_X2__SHIFT) & CP_BLIT_2_SRC_X2__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_2_SRC_Y2(uint32_t val)
{
	return ((val) << CP_BLIT_2_SRC_Y2__SHIFT) & CP_BLIT_2_SRC_Y2__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_3_DST_X1(uint32_t val)
{
	return ((val) << CP_BLIT_3_DST_X1__SHIFT) & CP_BLIT_3_DST_X1__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_3_DST_Y1(uint32_t val)
{
	return ((val) << CP_BLIT_3_DST_Y1__SHIFT) & CP_BLIT_3_DST_Y1__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_4_DST_X2(uint32_t val)
{
	return ((val) << CP_BLIT_4_DST_X2__SHIFT) & CP_BLIT_4_DST_X2__MASK;
}

__attribute__((used)) static inline uint32_t CP_BLIT_4_DST_Y2(uint32_t val)
{
	return ((val) << CP_BLIT_4_DST_Y2__SHIFT) & CP_BLIT_4_DST_Y2__MASK;
}

__attribute__((used)) static inline uint32_t CP_EXEC_CS_1_NGROUPS_X(uint32_t val)
{
	return ((val) << CP_EXEC_CS_1_NGROUPS_X__SHIFT) & CP_EXEC_CS_1_NGROUPS_X__MASK;
}

__attribute__((used)) static inline uint32_t CP_EXEC_CS_2_NGROUPS_Y(uint32_t val)
{
	return ((val) << CP_EXEC_CS_2_NGROUPS_Y__SHIFT) & CP_EXEC_CS_2_NGROUPS_Y__MASK;
}

__attribute__((used)) static inline uint32_t CP_EXEC_CS_3_NGROUPS_Z(uint32_t val)
{
	return ((val) << CP_EXEC_CS_3_NGROUPS_Z__SHIFT) & CP_EXEC_CS_3_NGROUPS_Z__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_1_ADDR(uint32_t val)
{
	return ((val) << A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_1_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX(uint32_t val)
{
	return ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEX__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY(uint32_t val)
{
	return ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEY__MASK;
}

__attribute__((used)) static inline uint32_t A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ(uint32_t val)
{
	return ((val) << A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__SHIFT) & A4XX_CP_EXEC_CS_INDIRECT_2_LOCALSIZEZ__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO(uint32_t val)
{
	return ((val) << A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_1_ADDR_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI(uint32_t val)
{
	return ((val) << A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_2_ADDR_HI__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX(uint32_t val)
{
	return ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY(uint32_t val)
{
	return ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEY__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ(uint32_t val)
{
	return ((val) << A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__SHIFT) & A5XX_CP_EXEC_CS_INDIRECT_3_LOCALSIZEZ__MASK;
}

__attribute__((used)) static inline uint32_t A2XX_CP_SET_MARKER_0_MARKER(uint32_t val)
{
	return ((val) << A2XX_CP_SET_MARKER_0_MARKER__SHIFT) & A2XX_CP_SET_MARKER_0_MARKER__MASK;
}

__attribute__((used)) static inline uint32_t A2XX_CP_SET_MARKER_0_MODE(enum a6xx_render_mode val)
{
	return ((val) << A2XX_CP_SET_MARKER_0_MODE__SHIFT) & A2XX_CP_SET_MARKER_0_MODE__MASK;
}

__attribute__((used)) static inline uint32_t REG_A2XX_CP_SET_PSEUDO_REG_(uint32_t i0) { return 0x00000000 + 0x3*i0; }

__attribute__((used)) static inline uint32_t REG_A2XX_CP_SET_PSEUDO_REG__0(uint32_t i0) { return 0x00000000 + 0x3*i0; }

__attribute__((used)) static inline uint32_t A2XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG(enum pseudo_reg val)
{
	return ((val) << A2XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__SHIFT) & A2XX_CP_SET_PSEUDO_REG__0_PSEUDO_REG__MASK;
}

__attribute__((used)) static inline uint32_t REG_A2XX_CP_SET_PSEUDO_REG__1(uint32_t i0) { return 0x00000001 + 0x3*i0; }

__attribute__((used)) static inline uint32_t A2XX_CP_SET_PSEUDO_REG__1_LO(uint32_t val)
{
	return ((val) << A2XX_CP_SET_PSEUDO_REG__1_LO__SHIFT) & A2XX_CP_SET_PSEUDO_REG__1_LO__MASK;
}

__attribute__((used)) static inline uint32_t REG_A2XX_CP_SET_PSEUDO_REG__2(uint32_t i0) { return 0x00000002 + 0x3*i0; }

__attribute__((used)) static inline uint32_t A2XX_CP_SET_PSEUDO_REG__2_HI(uint32_t val)
{
	return ((val) << A2XX_CP_SET_PSEUDO_REG__2_HI__SHIFT) & A2XX_CP_SET_PSEUDO_REG__2_HI__MASK;
}

__attribute__((used)) static inline uint32_t A2XX_CP_REG_TEST_0_REG(uint32_t val)
{
	return ((val) << A2XX_CP_REG_TEST_0_REG__SHIFT) & A2XX_CP_REG_TEST_0_REG__MASK;
}

__attribute__((used)) static inline uint32_t A2XX_CP_REG_TEST_0_BIT(uint32_t val)
{
	return ((val) << A2XX_CP_REG_TEST_0_BIT__SHIFT) & A2XX_CP_REG_TEST_0_BIT__MASK;
}

__attribute__((used)) static inline bool adreno_is_a3xx(struct adreno_gpu *gpu)
{
	return (gpu->revn >= 300) && (gpu->revn < 400);
}

__attribute__((used)) static inline bool adreno_is_a305(struct adreno_gpu *gpu)
{
	return gpu->revn == 305;
}

__attribute__((used)) static inline bool adreno_is_a306(struct adreno_gpu *gpu)
{
	/* yes, 307, because a305c is 306 */
	return gpu->revn == 307;
}

__attribute__((used)) static inline bool adreno_is_a320(struct adreno_gpu *gpu)
{
	return gpu->revn == 320;
}

__attribute__((used)) static inline bool adreno_is_a330(struct adreno_gpu *gpu)
{
	return gpu->revn == 330;
}

__attribute__((used)) static inline bool adreno_is_a330v2(struct adreno_gpu *gpu)
{
	return adreno_is_a330(gpu) && (gpu->rev.patchid > 0);
}

__attribute__((used)) static inline bool adreno_is_a4xx(struct adreno_gpu *gpu)
{
	return (gpu->revn >= 400) && (gpu->revn < 500);
}

__attribute__((used)) static inline int adreno_is_a420(struct adreno_gpu *gpu)
{
	return gpu->revn == 420;
}

__attribute__((used)) static inline int adreno_is_a430(struct adreno_gpu *gpu)
{
       return gpu->revn == 430;
}

__attribute__((used)) static inline int adreno_is_a530(struct adreno_gpu *gpu)
{
	return gpu->revn == 530;
}

__attribute__((used)) static inline void
OUT_PKT0(struct msm_ringbuffer *ring, uint16_t regindx, uint16_t cnt)
{
	adreno_wait_ring(ring, cnt+1);
	OUT_RING(ring, CP_TYPE0_PKT | ((cnt-1) << 16) | (regindx & 0x7FFF));
}

__attribute__((used)) static inline void
OUT_PKT2(struct msm_ringbuffer *ring)
{
	adreno_wait_ring(ring, 1);
	OUT_RING(ring, CP_TYPE2_PKT);
}

__attribute__((used)) static inline void
OUT_PKT3(struct msm_ringbuffer *ring, uint8_t opcode, uint16_t cnt)
{
	adreno_wait_ring(ring, cnt+1);
	OUT_RING(ring, CP_TYPE3_PKT | ((cnt-1) << 16) | ((opcode & 0xFF) << 8));
}

__attribute__((used)) static inline u32 PM4_PARITY(u32 val)
{
	return (0x9669 >> (0xF & (val ^
		(val >> 4) ^ (val >> 8) ^ (val >> 12) ^
		(val >> 16) ^ ((val) >> 20) ^ (val >> 24) ^
		(val >> 28)))) & 1;
}

__attribute__((used)) static inline void
OUT_PKT4(struct msm_ringbuffer *ring, uint16_t regindx, uint16_t cnt)
{
	adreno_wait_ring(ring, cnt + 1);
	OUT_RING(ring, PKT4(regindx, cnt));
}

__attribute__((used)) static inline void
OUT_PKT7(struct msm_ringbuffer *ring, uint8_t opcode, uint16_t cnt)
{
	adreno_wait_ring(ring, cnt + 1);
	OUT_RING(ring, CP_TYPE7_PKT | (cnt << 0) | (PM4_PARITY(cnt) << 15) |
		((opcode & 0x7F) << 16) | (PM4_PARITY(opcode) << 23));
}

__attribute__((used)) static inline bool adreno_reg_check(struct adreno_gpu *gpu,
		enum adreno_regs offset_name)
{
	if (offset_name >= REG_ADRENO_REGISTER_MAX ||
			!gpu->reg_offsets[offset_name]) {
		BUG();
	}

	/*
	 * REG_SKIP is a special value that tell us that the register in
	 * question isn't implemented on target but don't trigger a BUG(). This
	 * is used to cleanly implement adreno_gpu_write64() and
	 * adreno_gpu_read64() in a generic fashion
	 */
	if (gpu->reg_offsets[offset_name] == REG_SKIP)
		return false;

	return true;
}

__attribute__((used)) static inline u32 adreno_gpu_read(struct adreno_gpu *gpu,
		enum adreno_regs offset_name)
{
	u32 reg = gpu->reg_offsets[offset_name];
	u32 val = 0;
	if(adreno_reg_check(gpu,offset_name))
		val = gpu_read(&gpu->base, reg - 1);
	return val;
}

__attribute__((used)) static inline void adreno_gpu_write(struct adreno_gpu *gpu,
		enum adreno_regs offset_name, u32 data)
{
	u32 reg = gpu->reg_offsets[offset_name];
	if(adreno_reg_check(gpu, offset_name))
		gpu_write(&gpu->base, reg - 1, data);
}

__attribute__((used)) static inline void adreno_gpu_write64(struct adreno_gpu *gpu,
		enum adreno_regs lo, enum adreno_regs hi, u64 data)
{
	adreno_gpu_write(gpu, lo, lower_32_bits(data));
	adreno_gpu_write(gpu, hi, upper_32_bits(data));
}

__attribute__((used)) static inline uint32_t get_wptr(struct msm_ringbuffer *ring)
{
	return (ring->cur - ring->start) % (MSM_GPU_RINGBUFFER_SZ >> 2);
}

__attribute__((used)) static inline uint32_t REG_A5XX_CP_SCRATCH(uint32_t i0) { return 0x00000b78 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_CP_SCRATCH_REG(uint32_t i0) { return 0x00000b78 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_CP_PROTECT(uint32_t i0) { return 0x00000880 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000880 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val)
{
	return ((val) << A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT) & A5XX_CP_PROTECT_REG_BASE_ADDR__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_CP_PROTECT_REG_MASK_LEN(uint32_t val)
{
	return ((val) << A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT) & A5XX_CP_PROTECT_REG_MASK_LEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_BIN_SIZE_WIDTH(uint32_t val)
{
	return ((val >> 5) << A5XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A5XX_VSC_BIN_SIZE_WIDTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_BIN_SIZE_HEIGHT(uint32_t val)
{
	return ((val >> 5) << A5XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A5XX_VSC_BIN_SIZE_HEIGHT__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000bd0 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_CONFIG_REG(uint32_t i0) { return 0x00000bd0 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_X(uint32_t val)
{
	return ((val) << A5XX_VSC_PIPE_CONFIG_REG_X__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_Y(uint32_t val)
{
	return ((val) << A5XX_VSC_PIPE_CONFIG_REG_Y__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_W(uint32_t val)
{
	return ((val) << A5XX_VSC_PIPE_CONFIG_REG_W__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_W__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_PIPE_CONFIG_REG_H(uint32_t val)
{
	return ((val) << A5XX_VSC_PIPE_CONFIG_REG_H__SHIFT) & A5XX_VSC_PIPE_CONFIG_REG_H__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS(uint32_t i0) { return 0x00000be0 + 0x2*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS_LO(uint32_t i0) { return 0x00000be0 + 0x2*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_DATA_ADDRESS_HI(uint32_t i0) { return 0x00000be1 + 0x2*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_DATA_LENGTH(uint32_t i0) { return 0x00000c00 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VSC_PIPE_DATA_LENGTH_REG(uint32_t i0) { return 0x00000c00 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_VSC_RESOLVE_CNTL_X(uint32_t val)
{
	return ((val) << A5XX_VSC_RESOLVE_CNTL_X__SHIFT) & A5XX_VSC_RESOLVE_CNTL_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VSC_RESOLVE_CNTL_Y(uint32_t val)
{
	return ((val) << A5XX_VSC_RESOLVE_CNTL_Y__SHIFT) & A5XX_VSC_RESOLVE_CNTL_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ(uint32_t val)
{
	return ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT(uint32_t val)
{
	return ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_XOFFSET_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_XSCALE_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_XSCALE_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_YOFFSET_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_YSCALE_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_YSCALE_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_ZOFFSET_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_CL_VPORT_ZSCALE_0(float val)
{
	return ((fui(val)) << A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_CNTL_LINEHALFWIDTH(float val)
{
	return ((((int32_t)(val * 4.0))) << A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT) & A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MIN(float val)
{
	return ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MAX(float val)
{
	return ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POINT_SIZE(float val)
{
	return ((((int32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_SIZE__SHIFT) & A5XX_GRAS_SU_POINT_SIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_SCALE(float val)
{
	return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)
{
	return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP(float val)
{
	return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)
{
	return ((val) << A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)
{
	return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_LRZ_BUFFER_PITCH(uint32_t val)
{
	return ((val >> 5) << A5XX_GRAS_LRZ_BUFFER_PITCH__SHIFT) & A5XX_GRAS_LRZ_BUFFER_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_CNTL_WIDTH(uint32_t val)
{
	return ((val >> 5) << A5XX_RB_CNTL_WIDTH__SHIFT) & A5XX_RB_CNTL_WIDTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_CNTL_HEIGHT(uint32_t val)
{
	return ((val >> 5) << A5XX_RB_CNTL_HEIGHT__SHIFT) & A5XX_RB_CNTL_HEIGHT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS2(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_FS_OUTPUT_CNTL_MRT(uint32_t val)
{
	return ((val) << A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT0(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT1(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT1__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT2(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT2__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT3(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT3__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT4(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT4__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT5(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT5__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT6(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT6__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT7(uint32_t val)
{
	return ((val) << A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT7__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT(uint32_t i0) { return 0x0000e150 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_CONTROL(uint32_t i0) { return 0x0000e150 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_CONTROL_ROP_CODE(enum a3xx_rop_code val)
{
	return ((val) << A5XX_RB_MRT_CONTROL_ROP_CODE__SHIFT) & A5XX_RB_MRT_CONTROL_ROP_CODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)
{
	return ((val) << A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x0000e151 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)
{
	return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x0000e152 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BUF_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)
{
	return ((val) << A5XX_RB_MRT_BUF_INFO_DITHER_MODE__SHIFT) & A5XX_RB_MRT_BUF_INFO_DITHER_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_PITCH(uint32_t i0) { return 0x0000e153 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_MRT_PITCH__SHIFT) & A5XX_RB_MRT_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_ARRAY_PITCH(uint32_t i0) { return 0x0000e154 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_MRT_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_BASE_LO(uint32_t i0) { return 0x0000e155 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_BASE_HI(uint32_t i0) { return 0x0000e156 + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_RED_UINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_RED_UINT__SHIFT) & A5XX_RB_BLEND_RED_UINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_RED_SINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_RED_SINT__SHIFT) & A5XX_RB_BLEND_RED_SINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_RED_FLOAT(float val)
{
	return ((util_float_to_half(val)) << A5XX_RB_BLEND_RED_FLOAT__SHIFT) & A5XX_RB_BLEND_RED_FLOAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_RED_F32(float val)
{
	return ((fui(val)) << A5XX_RB_BLEND_RED_F32__SHIFT) & A5XX_RB_BLEND_RED_F32__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_GREEN_UINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_GREEN_UINT__SHIFT) & A5XX_RB_BLEND_GREEN_UINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_GREEN_SINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_GREEN_SINT__SHIFT) & A5XX_RB_BLEND_GREEN_SINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_GREEN_FLOAT(float val)
{
	return ((util_float_to_half(val)) << A5XX_RB_BLEND_GREEN_FLOAT__SHIFT) & A5XX_RB_BLEND_GREEN_FLOAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_GREEN_F32(float val)
{
	return ((fui(val)) << A5XX_RB_BLEND_GREEN_F32__SHIFT) & A5XX_RB_BLEND_GREEN_F32__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_BLUE_UINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_BLUE_UINT__SHIFT) & A5XX_RB_BLEND_BLUE_UINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_BLUE_SINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_BLUE_SINT__SHIFT) & A5XX_RB_BLEND_BLUE_SINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_BLUE_FLOAT(float val)
{
	return ((util_float_to_half(val)) << A5XX_RB_BLEND_BLUE_FLOAT__SHIFT) & A5XX_RB_BLEND_BLUE_FLOAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_BLUE_F32(float val)
{
	return ((fui(val)) << A5XX_RB_BLEND_BLUE_F32__SHIFT) & A5XX_RB_BLEND_BLUE_F32__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_ALPHA_UINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_ALPHA_UINT__SHIFT) & A5XX_RB_BLEND_ALPHA_UINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_ALPHA_SINT(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_ALPHA_SINT__SHIFT) & A5XX_RB_BLEND_ALPHA_SINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_ALPHA_FLOAT(float val)
{
	return ((util_float_to_half(val)) << A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT) & A5XX_RB_BLEND_ALPHA_FLOAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_ALPHA_F32(float val)
{
	return ((fui(val)) << A5XX_RB_BLEND_ALPHA_F32__SHIFT) & A5XX_RB_BLEND_ALPHA_F32__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_REF(uint32_t val)
{
	return ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)
{
	return ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_CNTL_ENABLE_BLEND(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLEND_CNTL_SAMPLE_MASK(uint32_t val)
{
	return ((val) << A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT) & A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_DEPTH_CNTL_ZFUNC(enum adreno_compare_func val)
{
	return ((val) << A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT) & A5XX_RB_DEPTH_CNTL_ZFUNC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)
{
	return ((val) << A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_DEPTH_BUFFER_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)
{
	return ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_STENCIL_PITCH__SHIFT) & A5XX_RB_STENCIL_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCIL_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT) & A5XX_RB_STENCIL_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILREF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILREF(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILREF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILMASK(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK(uint32_t val)
{
	return ((val) << A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT) & A5XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_WINDOW_OFFSET_X(uint32_t val)
{
	return ((val) << A5XX_RB_WINDOW_OFFSET_X__SHIFT) & A5XX_RB_WINDOW_OFFSET_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_WINDOW_OFFSET_Y(uint32_t val)
{
	return ((val) << A5XX_RB_WINDOW_OFFSET_Y__SHIFT) & A5XX_RB_WINDOW_OFFSET_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLIT_CNTL_BUF(enum a5xx_blit_buf val)
{
	return ((val) << A5XX_RB_BLIT_CNTL_BUF__SHIFT) & A5XX_RB_BLIT_CNTL_BUF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RESOLVE_CNTL_1_X(uint32_t val)
{
	return ((val) << A5XX_RB_RESOLVE_CNTL_1_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RESOLVE_CNTL_1_Y(uint32_t val)
{
	return ((val) << A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RESOLVE_CNTL_2_X(uint32_t val)
{
	return ((val) << A5XX_RB_RESOLVE_CNTL_2_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_RESOLVE_CNTL_2_Y(uint32_t val)
{
	return ((val) << A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLIT_DST_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_BLIT_DST_PITCH__SHIFT) & A5XX_RB_BLIT_DST_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLIT_DST_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_CLEAR_CNTL_MASK(uint32_t val)
{
	return ((val) << A5XX_RB_CLEAR_CNTL_MASK__SHIFT) & A5XX_RB_CLEAR_CNTL_MASK__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER(uint32_t i0) { return 0x0000e243 + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_LO(uint32_t i0) { return 0x0000e243 + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_HI(uint32_t i0) { return 0x0000e244 + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t i0) { return 0x0000e245 + 0x4*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t i0) { return 0x0000e246 + 0x4*i0; }

__attribute__((used)) static inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLIT_FLAG_DST_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_CNTL_0_STRIDE_IN_VPC(uint32_t val)
{
	return ((val) << A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT) & A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x0000e282 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x0000e282 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x0000e28a + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x0000e28a + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VAR(uint32_t i0) { return 0x0000e294 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_VAR_DISABLE(uint32_t i0) { return 0x0000e294 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_VPC_PACK_NUMNONPOSVAR(uint32_t val)
{
	return ((val) << A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT) & A5XX_VPC_PACK_NUMNONPOSVAR__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_PACK_PSIZELOC(uint32_t val)
{
	return ((val) << A5XX_VPC_PACK_PSIZELOC__SHIFT) & A5XX_VPC_PACK_PSIZELOC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_SO_PROG_A_BUF(uint32_t val)
{
	return ((val) << A5XX_VPC_SO_PROG_A_BUF__SHIFT) & A5XX_VPC_SO_PROG_A_BUF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_SO_PROG_A_OFF(uint32_t val)
{
	return ((val >> 2) << A5XX_VPC_SO_PROG_A_OFF__SHIFT) & A5XX_VPC_SO_PROG_A_OFF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_SO_PROG_B_BUF(uint32_t val)
{
	return ((val) << A5XX_VPC_SO_PROG_B_BUF__SHIFT) & A5XX_VPC_SO_PROG_B_BUF__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VPC_SO_PROG_B_OFF(uint32_t val)
{
	return ((val >> 2) << A5XX_VPC_SO_PROG_B_OFF__SHIFT) & A5XX_VPC_SO_PROG_B_OFF__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO(uint32_t i0) { return 0x0000e2a7 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_BUFFER_BASE_LO(uint32_t i0) { return 0x0000e2a7 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_BUFFER_BASE_HI(uint32_t i0) { return 0x0000e2a8 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_BUFFER_SIZE(uint32_t i0) { return 0x0000e2a9 + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_NCOMP(uint32_t i0) { return 0x0000e2aa + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_BUFFER_OFFSET(uint32_t i0) { return 0x0000e2ab + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_FLUSH_BASE_LO(uint32_t i0) { return 0x0000e2ac + 0x7*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VPC_SO_FLUSH_BASE_HI(uint32_t i0) { return 0x0000e2ad + 0x7*i0; }

__attribute__((used)) static inline uint32_t A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC(uint32_t val)
{
	return ((val) << A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT) & A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE(enum adreno_pa_su_sc_draw val)
{
	return ((val) << A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__SHIFT) & A5XX_PC_RASTER_CNTL_POLYMODE_FRONT_PTYPE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE(enum adreno_pa_su_sc_draw val)
{
	return ((val) << A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__SHIFT) & A5XX_PC_RASTER_CNTL_POLYMODE_BACK_PTYPE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_GS_PARAM_MAX_VERTICES(uint32_t val)
{
	return ((val) << A5XX_PC_GS_PARAM_MAX_VERTICES__SHIFT) & A5XX_PC_GS_PARAM_MAX_VERTICES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_GS_PARAM_INVOCATIONS(uint32_t val)
{
	return ((val) << A5XX_PC_GS_PARAM_INVOCATIONS__SHIFT) & A5XX_PC_GS_PARAM_INVOCATIONS__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_GS_PARAM_PRIMTYPE(enum adreno_pa_su_sc_draw val)
{
	return ((val) << A5XX_PC_GS_PARAM_PRIMTYPE__SHIFT) & A5XX_PC_GS_PARAM_PRIMTYPE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_HS_PARAM_VERTICES_OUT(uint32_t val)
{
	return ((val) << A5XX_PC_HS_PARAM_VERTICES_OUT__SHIFT) & A5XX_PC_HS_PARAM_VERTICES_OUT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_PC_HS_PARAM_SPACING(enum a4xx_tess_spacing val)
{
	return ((val) << A5XX_PC_HS_PARAM_SPACING__SHIFT) & A5XX_PC_HS_PARAM_SPACING__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_0_VTXCNT(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_0_VTXCNT__SHIFT) & A5XX_VFD_CONTROL_0_VTXCNT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A5XX_VFD_CONTROL_1_REGID4VTX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_1_REGID4INST(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A5XX_VFD_CONTROL_1_REGID4INST__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_1_REGID4PRIMID(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_1_REGID4PRIMID__SHIFT) & A5XX_VFD_CONTROL_1_REGID4PRIMID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_2_REGID_PATCHID(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_2_REGID_PATCHID__SHIFT) & A5XX_VFD_CONTROL_2_REGID_PATCHID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_3_REGID_PATCHID(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_3_REGID_PATCHID__SHIFT) & A5XX_VFD_CONTROL_3_REGID_PATCHID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_3_REGID_TESSX(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_3_REGID_TESSX__SHIFT) & A5XX_VFD_CONTROL_3_REGID_TESSX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_CONTROL_3_REGID_TESSY(uint32_t val)
{
	return ((val) << A5XX_VFD_CONTROL_3_REGID_TESSY__SHIFT) & A5XX_VFD_CONTROL_3_REGID_TESSY__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_FETCH(uint32_t i0) { return 0x0000e40a + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_FETCH_BASE_LO(uint32_t i0) { return 0x0000e40a + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_FETCH_BASE_HI(uint32_t i0) { return 0x0000e40b + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_FETCH_SIZE(uint32_t i0) { return 0x0000e40c + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_FETCH_STRIDE(uint32_t i0) { return 0x0000e40d + 0x4*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_DECODE(uint32_t i0) { return 0x0000e48a + 0x2*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x0000e48a + 0x2*i0; }

__attribute__((used)) static inline uint32_t A5XX_VFD_DECODE_INSTR_IDX(uint32_t val)
{
	return ((val) << A5XX_VFD_DECODE_INSTR_IDX__SHIFT) & A5XX_VFD_DECODE_INSTR_IDX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_DECODE_INSTR_FORMAT(enum a5xx_vtx_fmt val)
{
	return ((val) << A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A5XX_VFD_DECODE_INSTR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A5XX_VFD_DECODE_INSTR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_DECODE_STEP_RATE(uint32_t i0) { return 0x0000e48b + 0x2*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_DEST_CNTL(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_VFD_DEST_CNTL_INSTR(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK(uint32_t val)
{
	return ((val) << A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_REGID(uint32_t val)
{
	return ((val) << A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_VS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_VS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_FS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_FS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_HS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_HS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_DS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_DS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_GS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_GS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_CS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_CS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_VS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_PRIMITIVE_CNTL_VSOUT(uint32_t val)
{
	return ((val) << A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT) & A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_SP_VS_OUT(uint32_t i0) { return 0x0000e593 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_SP_VS_OUT_REG(uint32_t i0) { return 0x0000e593 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_SP_VS_OUT_REG_A_REGID(uint32_t val)
{
	return ((val) << A5XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_A_REGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)
{
	return ((val) << A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_OUT_REG_B_REGID(uint32_t val)
{
	return ((val) << A5XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_B_REGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)
{
	return ((val) << A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_SP_VS_VPC_DST(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)
{
	return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)
{
	return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)
{
	return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)
{
	return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_FS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_MRT(uint32_t val)
{
	return ((val) << A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID(uint32_t val)
{
	return ((val) << A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID(uint32_t val)
{
	return ((val) << A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_SP_FS_OUTPUT(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_SP_FS_OUTPUT_REG(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_SP_FS_OUTPUT_REG_REGID(uint32_t val)
{
	return ((val) << A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_REG_REGID__MASK;
}

__attribute__((used)) static inline uint32_t REG_A5XX_SP_FS_MRT(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }

__attribute__((used)) static inline uint32_t REG_A5XX_SP_FS_MRT_REG(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }

__attribute__((used)) static inline uint32_t A5XX_SP_FS_MRT_REG_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT) & A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_CS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_CS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_CS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_CS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_CS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_CS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_HS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_HS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_HS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_HS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_DS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_DS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_DS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_DS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_SP_GS_CTRL_REG0_THREADSIZE__SHIFT) & A5XX_SP_GS_CTRL_REG0_THREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
	return ((val) << A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SP_GS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
	return ((val) << A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_GS_CTRL_REG0_BRANCHSTACK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT) & A5XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE(enum a3xx_threadsize val)
{
	return ((val) << A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__SHIFT) & A5XX_HLSQ_CONTROL_0_REG_CSTHREADSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT) & A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_2_REG_SAMPLEID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_SAMPLEID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_SAMPLEMASK__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_VS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_VS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_FS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_FS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_HS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_HS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_DS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_DS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_GS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_GS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_CS_CONFIG_CONSTOBJECTOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_CS_CONFIG_SHADEROBJOFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_VS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_FS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_HS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_DS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_GS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CNTL_INSTRLEN(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_KERNELDIM__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEX__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEY__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__SHIFT) & A5XX_HLSQ_CS_NDRANGE_0_LOCALSIZEZ__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__SHIFT) & A5XX_HLSQ_CS_NDRANGE_1_GLOBALSIZE_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__SHIFT) & A5XX_HLSQ_CS_NDRANGE_2_GLOBALOFF_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__SHIFT) & A5XX_HLSQ_CS_NDRANGE_3_GLOBALSIZE_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__SHIFT) & A5XX_HLSQ_CS_NDRANGE_4_GLOBALOFF_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__SHIFT) & A5XX_HLSQ_CS_NDRANGE_5_GLOBALSIZE_Z__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__SHIFT) & A5XX_HLSQ_CS_NDRANGE_6_GLOBALOFF_Z__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__SHIFT) & A5XX_HLSQ_CS_CNTL_0_WGIDCONSTID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CNTL_0_UNK0(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CNTL_0_UNK0__SHIFT) & A5XX_HLSQ_CS_CNTL_0_UNK0__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CNTL_0_UNK1(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CNTL_0_UNK1__SHIFT) & A5XX_HLSQ_CS_CNTL_0_UNK1__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID(uint32_t val)
{
	return ((val) << A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__SHIFT) & A5XX_HLSQ_CS_CNTL_0_LOCALIDREGID__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_SRC_INFO_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_RB_2D_SRC_INFO_TILE_MODE__SHIFT) & A5XX_RB_2D_SRC_INFO_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_SRC_SIZE_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_2D_SRC_SIZE_PITCH__SHIFT) & A5XX_RB_2D_SRC_SIZE_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__SHIFT) & A5XX_RB_2D_SRC_SIZE_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_DST_INFO_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_RB_2D_DST_INFO_TILE_MODE__SHIFT) & A5XX_RB_2D_DST_INFO_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_DST_SIZE_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_2D_DST_SIZE_PITCH__SHIFT) & A5XX_RB_2D_DST_SIZE_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_RB_2D_DST_SIZE_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 6) << A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__SHIFT) & A5XX_RB_2D_DST_SIZE_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_SRC_INFO_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_GRAS_2D_SRC_INFO_TILE_MODE__SHIFT) & A5XX_GRAS_2D_SRC_INFO_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
	return ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_DST_INFO_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_GRAS_2D_DST_INFO_TILE_MODE__SHIFT) & A5XX_GRAS_2D_DST_INFO_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_XY_MAG(enum a5xx_tex_filter val)
{
	return ((val) << A5XX_TEX_SAMP_0_XY_MAG__SHIFT) & A5XX_TEX_SAMP_0_XY_MAG__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_XY_MIN(enum a5xx_tex_filter val)
{
	return ((val) << A5XX_TEX_SAMP_0_XY_MIN__SHIFT) & A5XX_TEX_SAMP_0_XY_MIN__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_WRAP_S(enum a5xx_tex_clamp val)
{
	return ((val) << A5XX_TEX_SAMP_0_WRAP_S__SHIFT) & A5XX_TEX_SAMP_0_WRAP_S__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_WRAP_T(enum a5xx_tex_clamp val)
{
	return ((val) << A5XX_TEX_SAMP_0_WRAP_T__SHIFT) & A5XX_TEX_SAMP_0_WRAP_T__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_WRAP_R(enum a5xx_tex_clamp val)
{
	return ((val) << A5XX_TEX_SAMP_0_WRAP_R__SHIFT) & A5XX_TEX_SAMP_0_WRAP_R__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_ANISO(enum a5xx_tex_aniso val)
{
	return ((val) << A5XX_TEX_SAMP_0_ANISO__SHIFT) & A5XX_TEX_SAMP_0_ANISO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_0_LOD_BIAS(float val)
{
	return ((((int32_t)(val * 256.0))) << A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT) & A5XX_TEX_SAMP_0_LOD_BIAS__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_1_COMPARE_FUNC(enum adreno_compare_func val)
{
	return ((val) << A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT) & A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_1_MAX_LOD(float val)
{
	return ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A5XX_TEX_SAMP_1_MAX_LOD__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_1_MIN_LOD(float val)
{
	return ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A5XX_TEX_SAMP_1_MIN_LOD__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_SAMP_2_BCOLOR_OFFSET(uint32_t val)
{
	return ((val) << A5XX_TEX_SAMP_2_BCOLOR_OFFSET__SHIFT) & A5XX_TEX_SAMP_2_BCOLOR_OFFSET__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_TILE_MODE(enum a5xx_tile_mode val)
{
	return ((val) << A5XX_TEX_CONST_0_TILE_MODE__SHIFT) & A5XX_TEX_CONST_0_TILE_MODE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SWIZ_X(enum a5xx_tex_swiz val)
{
	return ((val) << A5XX_TEX_CONST_0_SWIZ_X__SHIFT) & A5XX_TEX_CONST_0_SWIZ_X__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SWIZ_Y(enum a5xx_tex_swiz val)
{
	return ((val) << A5XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Y__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SWIZ_Z(enum a5xx_tex_swiz val)
{
	return ((val) << A5XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Z__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SWIZ_W(enum a5xx_tex_swiz val)
{
	return ((val) << A5XX_TEX_CONST_0_SWIZ_W__SHIFT) & A5XX_TEX_CONST_0_SWIZ_W__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_MIPLVLS(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_0_MIPLVLS__SHIFT) & A5XX_TEX_CONST_0_MIPLVLS__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SAMPLES(enum a3xx_msaa_samples val)
{
	return ((val) << A5XX_TEX_CONST_0_SAMPLES__SHIFT) & A5XX_TEX_CONST_0_SAMPLES__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_FMT(enum a5xx_tex_fmt val)
{
	return ((val) << A5XX_TEX_CONST_0_FMT__SHIFT) & A5XX_TEX_CONST_0_FMT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_0_SWAP(enum a3xx_color_swap val)
{
	return ((val) << A5XX_TEX_CONST_0_SWAP__SHIFT) & A5XX_TEX_CONST_0_SWAP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_1_WIDTH(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_1_WIDTH__SHIFT) & A5XX_TEX_CONST_1_WIDTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_1_HEIGHT(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_1_HEIGHT__SHIFT) & A5XX_TEX_CONST_1_HEIGHT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_2_FETCHSIZE(enum a5xx_tex_fetchsize val)
{
	return ((val) << A5XX_TEX_CONST_2_FETCHSIZE__SHIFT) & A5XX_TEX_CONST_2_FETCHSIZE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_2_PITCH(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_2_PITCH__SHIFT) & A5XX_TEX_CONST_2_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_2_TYPE(enum a5xx_tex_type val)
{
	return ((val) << A5XX_TEX_CONST_2_TYPE__SHIFT) & A5XX_TEX_CONST_2_TYPE__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_3_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 12) << A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT) & A5XX_TEX_CONST_3_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_4_BASE_LO(uint32_t val)
{
	return ((val >> 5) << A5XX_TEX_CONST_4_BASE_LO__SHIFT) & A5XX_TEX_CONST_4_BASE_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_5_BASE_HI(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_5_BASE_HI__SHIFT) & A5XX_TEX_CONST_5_BASE_HI__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_TEX_CONST_5_DEPTH(uint32_t val)
{
	return ((val) << A5XX_TEX_CONST_5_DEPTH__SHIFT) & A5XX_TEX_CONST_5_DEPTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_0_0_BASE_LO(uint32_t val)
{
	return ((val >> 5) << A5XX_SSBO_0_0_BASE_LO__SHIFT) & A5XX_SSBO_0_0_BASE_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_0_1_PITCH(uint32_t val)
{
	return ((val) << A5XX_SSBO_0_1_PITCH__SHIFT) & A5XX_SSBO_0_1_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_0_2_ARRAY_PITCH(uint32_t val)
{
	return ((val >> 12) << A5XX_SSBO_0_2_ARRAY_PITCH__SHIFT) & A5XX_SSBO_0_2_ARRAY_PITCH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_0_3_CPP(uint32_t val)
{
	return ((val) << A5XX_SSBO_0_3_CPP__SHIFT) & A5XX_SSBO_0_3_CPP__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_1_0_FMT(enum a5xx_tex_fmt val)
{
	return ((val) << A5XX_SSBO_1_0_FMT__SHIFT) & A5XX_SSBO_1_0_FMT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_1_0_WIDTH(uint32_t val)
{
	return ((val) << A5XX_SSBO_1_0_WIDTH__SHIFT) & A5XX_SSBO_1_0_WIDTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_1_1_HEIGHT(uint32_t val)
{
	return ((val) << A5XX_SSBO_1_1_HEIGHT__SHIFT) & A5XX_SSBO_1_1_HEIGHT__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_1_1_DEPTH(uint32_t val)
{
	return ((val) << A5XX_SSBO_1_1_DEPTH__SHIFT) & A5XX_SSBO_1_1_DEPTH__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_2_0_BASE_LO(uint32_t val)
{
	return ((val) << A5XX_SSBO_2_0_BASE_LO__SHIFT) & A5XX_SSBO_2_0_BASE_LO__MASK;
}

__attribute__((used)) static inline uint32_t A5XX_SSBO_2_1_BASE_HI(uint32_t val)
{
	return ((val) << A5XX_SSBO_2_1_BASE_HI__SHIFT) & A5XX_SSBO_2_1_BASE_HI__MASK;
}

__attribute__((used)) static inline int spin_usecs(struct msm_gpu *gpu, uint32_t usecs,
		uint32_t reg, uint32_t mask, uint32_t value)
{
	while (usecs--) {
		udelay(1);
		if ((gpu_read(gpu, reg) & mask) == value)
			return 0;
		cpu_relax();
	}

	return -ETIMEDOUT;
}

__attribute__((used)) static inline bool a5xx_in_preempt(struct a5xx_gpu *a5xx_gpu)
{
	int preempt_state = atomic_read(&a5xx_gpu->preempt_state);

	return !(preempt_state == PREEMPT_NONE ||
			preempt_state == PREEMPT_ABORT);
}

__attribute__((used)) static inline uint32_t _get_mvolts(struct msm_gpu *gpu, uint32_t freq)
{
	struct drm_device *dev = gpu->dev;
	struct msm_drm_private *priv = dev->dev_private;
	struct platform_device *pdev = priv->gpu_pdev;
	struct dev_pm_opp *opp;
	u32 ret = 0;

	opp = dev_pm_opp_find_freq_exact(&pdev->dev, freq, true);

	if (!IS_ERR(opp)) {
		ret = dev_pm_opp_get_voltage(opp) / 1000;
		dev_pm_opp_put(opp);
	}

	return ret;
}

__attribute__((used)) static void a5xx_lm_setup(struct msm_gpu *gpu)
{
	struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
	struct a5xx_gpu *a5xx_gpu = to_a5xx_gpu(adreno_gpu);
	unsigned int i;

	/* Write the block of sequence registers */
	for (i = 0; i < ARRAY_SIZE(a5xx_sequence_regs); i++)
		gpu_write(gpu, a5xx_sequence_regs[i].reg,
			a5xx_sequence_regs[i].value);

	/* Hard code the A530 GPU thermal sensor ID for the GPMU */
	gpu_write(gpu, REG_A5XX_GPMU_TEMP_SENSOR_ID, 0x60007);
	gpu_write(gpu, REG_A5XX_GPMU_DELTA_TEMP_THRESHOLD, 0x01);
	gpu_write(gpu, REG_A5XX_GPMU_TEMP_SENSOR_CONFIG, 0x01);

	/* Until we get clock scaling 0 is always the active power level */
	gpu_write(gpu, REG_A5XX_GPMU_GPMU_VOLTAGE, 0x80000000 | 0);

	gpu_write(gpu, REG_A5XX_GPMU_BASE_LEAKAGE, a5xx_gpu->lm_leakage);

	/* The threshold is fixed at 6000 for A530 */
	gpu_write(gpu, REG_A5XX_GPMU_GPMU_PWR_THRESHOLD, 0x80000000 | 6000);

	gpu_write(gpu, REG_A5XX_GPMU_BEC_ENABLE, 0x10001FFF);
	gpu_write(gpu, REG_A5XX_GDPM_CONFIG1, 0x00201FF1);

	/* Write the voltage table */
	gpu_write(gpu, REG_A5XX_GPMU_BEC_ENABLE, 0x10001FFF);
	gpu_write(gpu, REG_A5XX_GDPM_CONFIG1, 0x201FF1);

	gpu_write(gpu, AGC_MSG_STATE, 1);
	gpu_write(gpu, AGC_MSG_COMMAND, AGC_POWER_CONFIG_PRODUCTION_ID);

	/* Write the max power - hard coded to 5448 for A530 */
	gpu_write(gpu, AGC_MSG_PAYLOAD(0), 5448);
	gpu_write(gpu, AGC_MSG_PAYLOAD(1), 1);

	/*
	 * For now just write the one voltage level - we will do more when we
	 * can do scaling
	 */
	gpu_write(gpu, AGC_MSG_PAYLOAD(2), _get_mvolts(gpu, gpu->fast_rate));
	gpu_write(gpu, AGC_MSG_PAYLOAD(3), gpu->fast_rate / 1000000);

	gpu_write(gpu, AGC_MSG_PAYLOAD_SIZE, 4 * sizeof(uint32_t));
	gpu_write(gpu, AGC_INIT_MSG_MAGIC, AGC_INIT_MSG_VALUE);
}

__attribute__((used)) static void a5xx_pc_init(struct msm_gpu *gpu)
{
	gpu_write(gpu, REG_A5XX_GPMU_PWR_COL_INTER_FRAME_CTRL, 0x7F);
	gpu_write(gpu, REG_A5XX_GPMU_PWR_COL_BINNING_CTRL, 0);
	gpu_write(gpu, REG_A5XX_GPMU_PWR_COL_INTER_FRAME_HYST, 0xA0080);
	gpu_write(gpu, REG_A5XX_GPMU_PWR_COL_STAGGER_DELAY, 0x600040);
}

__attribute__((used)) static int a5xx_gpmu_init(struct msm_gpu *gpu)
{
	struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
	struct a5xx_gpu *a5xx_gpu = to_a5xx_gpu(adreno_gpu);
	struct msm_ringbuffer *ring = gpu->rb[0];

	if (!a5xx_gpu->gpmu_dwords)
		return 0;

	/* Turn off protected mode for this operation */
	OUT_PKT7(ring, CP_SET_PROTECTED_MODE, 1);
	OUT_RING(ring, 0);

	/* Kick off the IB to load the GPMU microcode */
	OUT_PKT7(ring, CP_INDIRECT_BUFFER_PFE, 3);
	OUT_RING(ring, lower_32_bits(a5xx_gpu->gpmu_iova));
	OUT_RING(ring, upper_32_bits(a5xx_gpu->gpmu_iova));
	OUT_RING(ring, a5xx_gpu->gpmu_dwords);

	/* Turn back on protected mode */
	OUT_PKT7(ring, CP_SET_PROTECTED_MODE, 1);
	OUT_RING(ring, 1);

	gpu->funcs->flush(gpu, ring);

	if (!a5xx_idle(gpu, ring)) {
		DRM_ERROR("%s: Unable to load GPMU firmware. GPMU will not be active\n",
			gpu->name);
		return -EINVAL;
	}

	gpu_write(gpu, REG_A5XX_GPMU_WFI_CONFIG, 0x4014);

	/* Kick off the GPMU */
	gpu_write(gpu, REG_A5XX_GPMU_CM3_SYSRESET, 0x0);

	/*
	 * Wait for the GPMU to respond. It isn't fatal if it doesn't, we just
	 * won't have advanced power collapse.
	 */
	if (spin_usecs(gpu, 25, REG_A5XX_GPMU_GENERAL_0, 0xFFFFFFFF,
		0xBABEFACE))
		DRM_ERROR("%s: GPMU firmware initialization timed out\n",
			gpu->name);

	return 0;
}

__attribute__((used)) static void a5xx_lm_enable(struct msm_gpu *gpu)
{
	gpu_write(gpu, REG_A5XX_GDPM_INT_MASK, 0x0);
	gpu_write(gpu, REG_A5XX_GDPM_INT_EN, 0x0A);
	gpu_write(gpu, REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_EN_MASK, 0x01);
	gpu_write(gpu, REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_EN_MASK, 0x50000);
	gpu_write(gpu, REG_A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL, 0x30000);

	gpu_write(gpu, REG_A5XX_GPMU_CLOCK_THROTTLE_CTRL, 0x011);
}

int a5xx_power_init(struct msm_gpu *gpu)
{
	int ret;

	/* Set up the limits management */
	a5xx_lm_setup(gpu);

	/* Set up SP/TP power collpase */
	a5xx_pc_init(gpu);

	/* Start the GPMU */
	ret = a5xx_gpmu_init(gpu);
	if (ret)
		return ret;

	/* Start the limits management */
	a5xx_lm_enable(gpu);

	return 0;
}

void a5xx_gpmu_ucode_init(struct msm_gpu *gpu)
{
	struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
	struct a5xx_gpu *a5xx_gpu = to_a5xx_gpu(adreno_gpu);
	struct drm_device *drm = gpu->dev;
	uint32_t dwords = 0, offset = 0, bosize;
	unsigned int *data, *ptr, *cmds;
	unsigned int cmds_size;

	if (a5xx_gpu->gpmu_bo)
		return;

	data = (unsigned int *) adreno_gpu->fw[ADRENO_FW_GPMU]->data;

	/*
	 * The first dword is the size of the remaining data in dwords. Use it
	 * as a checksum of sorts and make sure it matches the actual size of
	 * the firmware that we read
	 */

	if (adreno_gpu->fw[ADRENO_FW_GPMU]->size < 8 ||
		(data[0] < 2) || (data[0] >=
			(adreno_gpu->fw[ADRENO_FW_GPMU]->size >> 2)))
		return;

	/* The second dword is an ID - look for 2 (GPMU_FIRMWARE_ID) */
	if (data[1] != 2)
		return;

	cmds = data + data[2] + 3;
	cmds_size = data[0] - data[2] - 2;

	/*
	 * A single type4 opcode can only have so many values attached so
	 * add enough opcodes to load the all the commands
	 */
	bosize = (cmds_size + (cmds_size / TYPE4_MAX_PAYLOAD) + 1) << 2;

	ptr = msm_gem_kernel_new_locked(drm, bosize,
		MSM_BO_UNCACHED | MSM_BO_GPU_READONLY, gpu->aspace,
		&a5xx_gpu->gpmu_bo, &a5xx_gpu->gpmu_iova);
	if (IS_ERR(ptr))
		goto err;

	while (cmds_size > 0) {
		int i;
		uint32_t _size = cmds_size > TYPE4_MAX_PAYLOAD ?
			TYPE4_MAX_PAYLOAD : cmds_size;

		ptr[dwords++] = PKT4(REG_A5XX_GPMU_INST_RAM_BASE + offset,
			_size);

		for (i = 0; i < _size; i++)
			ptr[dwords++] = *cmds++;

		offset += _size;
		cmds_size -= _size;
	}

	msm_gem_put_vaddr(a5xx_gpu->gpmu_bo);
	a5xx_gpu->gpmu_dwords = dwords;

	return;
err:
	if (a5xx_gpu->gpmu_iova)
		msm_gem_put_iova(a5xx_gpu->gpmu_bo, gpu->aspace);
	if (a5xx_gpu->gpmu_bo)
		drm_gem_object_unreference(a5xx_gpu->gpmu_bo);

	a5xx_gpu->gpmu_bo = NULL;
	a5xx_gpu->gpmu_iova = 0;
	a5xx_gpu->gpmu_dwords = 0;
}

