module Parte1 (SW, HEX0, HEX1);
	input logic [7:0] SW;
	output logic [6:0] HEX0;
	output logic [6:0] HEX1;
	
	assign HEX1[6:0] = SW[7:4];
	assign HEX1[6:0] = SW[3:0];
		

	
	
	
endmodule