# Verilog_CodeExample
### Practice for verilog / Systemverilog

* **Half Adder**
    * [HA DUT](https://github.com/Song-Joo-Young/Verilog_CodeExample/blob/main/Adder/HalfAdder_DUT.v) / [HA Testbench](https://github.com/Song-Joo-Young/Verilog_CodeExample/blob/main/Adder/HalfAdder_TB.v)
* **Full Adder**
    * [FA DUT](https://github.com/Song-Joo-Young/Verilog_CodeExample/blob/main/Adder/HalfAdder_DUT.v) / [FA Testbench](https://github.com/Song-Joo-Young/Verilog_CodeExample/blob/main/Adder/HalfAdder_TB.v)
