#######################################
# ACE GENERATED DELAYS SDC FILE
# Generated on: 2023.05.10 at 14:47:42 PDT
# By: ACE 9.0.1
# From project: vp_project
#######################################
# IO Ring Boundary Delays SDC File
#######################################
# SDC PVT Conditions:
# Voltage: 850 Temperature: n40 Corner: slow
#######################################
# Boundary pin delays for ethernet_0
# Clocks and Resets
set_clock_latency -source -late -rise 0.874598 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -early -rise 0.787050 [get_clocks ethernet_0_m0_ff_clk_divby2]
set_clock_latency -source -late -rise 0.977481 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -early -rise 0.882533 [get_clocks ethernet_0_m1_ff_clk_divby2]
set_clock_latency -source -late -rise 0.835176 [get_clocks ethernet_0_ref_clk_divby2]
set_clock_latency -source -early -rise 0.786575 [get_clocks ethernet_0_ref_clk_divby2]
# Free Running Counter
# Quad MAC 0 Flow Control
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.446 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.5014 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0461 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1053 [get_ports ethernet_0_quad0_emac_pause_on[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.5093 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.5745 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0817 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.141 [get_ports ethernet_0_quad0_emac_pause_on[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.4073 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4593 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0519 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.0975 [get_ports ethernet_0_quad0_emac_pause_on[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3767 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4296 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1867 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2366 [get_ports ethernet_0_quad0_emac_pause_on[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.417 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4579 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0796 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1238 [get_ports ethernet_0_quad0_emac_pause_on[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3185 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3852 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.9583 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.0262 [get_ports ethernet_0_quad0_emac_pause_on[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3371 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3839 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 1.968 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.0299 [get_ports ethernet_0_quad0_emac_pause_on[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3885 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.4363 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.184 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2295 [get_ports ethernet_0_quad0_emac_pause_on[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3258 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3986 [get_ports ethernet_0_quad0_emac_pause_on[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2708 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3053 [get_ports ethernet_0_quad0_emac_pause_on[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2201 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2631 [get_ports ethernet_0_quad0_emac_pause_on[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2111 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2561 [get_ports ethernet_0_quad0_emac_pause_on[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2272 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2702 [get_ports ethernet_0_quad0_emac_pause_on[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2415 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.2885 [get_ports ethernet_0_quad0_emac_pause_on[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2618 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3169 [get_ports ethernet_0_quad0_emac_pause_on[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3634 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4336 [get_ports ethernet_0_quad0_emac_pause_on[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3536 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3685 [get_ports ethernet_0_quad0_emac_pause_on[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3437 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3571 [get_ports ethernet_0_quad0_emac_pause_on[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3935 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4365 [get_ports ethernet_0_quad0_emac_pause_on[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4603 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4889 [get_ports ethernet_0_quad0_emac_pause_on[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.36 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4005 [get_ports ethernet_0_quad0_emac_pause_on[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4855 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.5395 [get_ports ethernet_0_quad0_emac_pause_on[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.2935 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3246 [get_ports ethernet_0_quad0_emac_pause_on[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3996 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4194 [get_ports ethernet_0_quad0_emac_pause_on[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3406 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3629 [get_ports ethernet_0_quad0_emac_pause_on[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.4049 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.426 [get_ports ethernet_0_quad0_emac_pause_on[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3756 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4035 [get_ports ethernet_0_quad0_emac_pause_on[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3631 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3771 [get_ports ethernet_0_quad0_emac_pause_on[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3746 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4326 [get_ports ethernet_0_quad0_emac_pause_on[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3984 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.4496 [get_ports ethernet_0_quad0_emac_pause_on[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.354 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3984 [get_ports ethernet_0_quad0_emac_pause_on[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 0.3585 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 0.3884 [get_ports ethernet_0_quad0_emac_pause_on[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5937 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6176 [get_ports ethernet_0_quad0_emac_xoff_gen[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5437 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5872 [get_ports ethernet_0_quad0_emac_xoff_gen[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5864 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6155 [get_ports ethernet_0_quad0_emac_xoff_gen[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5527 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.578 [get_ports ethernet_0_quad0_emac_xoff_gen[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5801 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6055 [get_ports ethernet_0_quad0_emac_xoff_gen[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6739 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7011 [get_ports ethernet_0_quad0_emac_xoff_gen[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5466 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5751 [get_ports ethernet_0_quad0_emac_xoff_gen[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4801 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5285 [get_ports ethernet_0_quad0_emac_xoff_gen[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2192 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2378 [get_ports ethernet_0_quad0_emac_xoff_gen[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2036 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2295 [get_ports ethernet_0_quad0_emac_xoff_gen[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.22 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.235 [get_ports ethernet_0_quad0_emac_xoff_gen[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2214 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2486 [get_ports ethernet_0_quad0_emac_xoff_gen[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2259 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2592 [get_ports ethernet_0_quad0_emac_xoff_gen[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2407 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.271 [get_ports ethernet_0_quad0_emac_xoff_gen[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2303 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2506 [get_ports ethernet_0_quad0_emac_xoff_gen[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1936 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2148 [get_ports ethernet_0_quad0_emac_xoff_gen[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2418 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2711 [get_ports ethernet_0_quad0_emac_xoff_gen[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3241 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3539 [get_ports ethernet_0_quad0_emac_xoff_gen[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3135 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3398 [get_ports ethernet_0_quad0_emac_xoff_gen[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3919 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.421 [get_ports ethernet_0_quad0_emac_xoff_gen[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2525 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2824 [get_ports ethernet_0_quad0_emac_xoff_gen[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3167 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3335 [get_ports ethernet_0_quad0_emac_xoff_gen[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2678 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2916 [get_ports ethernet_0_quad0_emac_xoff_gen[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2567 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2848 [get_ports ethernet_0_quad0_emac_xoff_gen[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3318 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3496 [get_ports ethernet_0_quad0_emac_xoff_gen[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2535 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2704 [get_ports ethernet_0_quad0_emac_xoff_gen[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2309 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2533 [get_ports ethernet_0_quad0_emac_xoff_gen[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2535 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.27 [get_ports ethernet_0_quad0_emac_xoff_gen[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2724 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2929 [get_ports ethernet_0_quad0_emac_xoff_gen[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.322 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3457 [get_ports ethernet_0_quad0_emac_xoff_gen[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2708 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2889 [get_ports ethernet_0_quad0_emac_xoff_gen[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2404 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.257 [get_ports ethernet_0_quad0_emac_xoff_gen[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4187 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4392 [get_ports ethernet_0_quad0_lpi_txhold[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2551 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2779 [get_ports ethernet_0_quad0_lpi_txhold[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3263 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3579 [get_ports ethernet_0_quad0_lpi_txhold[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2371 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2629 [get_ports ethernet_0_quad0_lpi_txhold[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.8677 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.8561 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -1.0031 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9792 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9952 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9738 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9624 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9289 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9591 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9631 [get_ports ethernet_0_quad0_mac_stop_tx[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.0388 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.0336 [get_ports ethernet_0_quad0_mac_stop_tx[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.0396 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.035 [get_ports ethernet_0_quad0_mac_stop_tx[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -1.043 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -1.0269 [get_ports ethernet_0_quad0_mac_stop_tx[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3888 [get_ports ethernet_0_quad0_tx_hold_req[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.1746 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.1946 [get_ports ethernet_0_quad0_tx_hold_req[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.298 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3145 [get_ports ethernet_0_quad0_tx_hold_req[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.2391 [get_ports ethernet_0_quad0_tx_hold_req[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.2602 [get_ports ethernet_0_quad0_tx_hold_req[3]]
# Quad MAC 0 Status
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1897 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2484 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3048 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3261 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2582 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2675 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2728 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2847 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1141 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1716 [get_ports ethernet_0_m0_ffe_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.223 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2445 [get_ports ethernet_0_m0_ffe_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1787 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1898 [get_ports ethernet_0_m0_ffe_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1896 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2043 [get_ports ethernet_0_m0_ffe_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1552 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.191 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1916 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2079 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1617 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2045 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2251 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2405 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0828 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.119 [get_ports ethernet_0_m0_ffp_tx_ovr[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1045 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1225 [get_ports ethernet_0_m0_ffp_tx_ovr[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0956 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1359 [get_ports ethernet_0_m0_ffp_tx_ovr[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.155 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1702 [get_ports ethernet_0_m0_ffp_tx_ovr[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1345 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1313 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1173 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1574 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2348 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2252 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.0428 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.069 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0892 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0892 [get_ports ethernet_0_m0_mac_tx_underflow[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0509 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0874 [get_ports ethernet_0_m0_mac_tx_underflow[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1777 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1713 [get_ports ethernet_0_m0_mac_tx_underflow[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 1.9912 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0174 [get_ports ethernet_0_m0_mac_tx_underflow[3]]
# Quad MAC 0 TSN
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3577 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3635 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2416 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2474 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2877 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2703 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1717 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1542 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2752 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2978 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1592 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1817 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2196 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2282 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1035 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1121 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2582 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3084 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1421 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1923 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4482 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4633 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3321 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3473 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4249 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4587 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3089 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3427 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3158 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3229 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1997 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2069 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3084 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3079 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1923 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1918 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3628 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3952 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2468 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2792 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2557 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2501 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1396 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.134 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2208 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2566 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1047 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1404 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3194 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3449 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2034 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2288 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2762 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3172 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1601 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2011 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3182 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2946 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2022 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1786 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4178 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4587 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3018 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3427 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2713 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3133 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1552 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1972 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2143 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2281 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.0983 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.112 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3519 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4143 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2358 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2982 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3014 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2925 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1854 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1764 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2888 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3241 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1727 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2081 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3013 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3133 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1852 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1972 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3271 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3196 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2111 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2036 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2274 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1113 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1319 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3014 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3552 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1853 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2391 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2899 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3321 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1739 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.216 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2829 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2565 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1668 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1404 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3571 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3764 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.241 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2603 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2488 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2803 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1327 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1642 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2357 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2651 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1196 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.149 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2906 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3286 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1745 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2125 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2779 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2917 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1619 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3237 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4138 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2077 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2978 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3861 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3438 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2701 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2277 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3003 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3145 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1842 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1985 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1902 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2303 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.074 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1141 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3265 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3438 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2104 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2277 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2587 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2695 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1427 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1534 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2691 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2937 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1531 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1776 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2904 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3154 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1744 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1994 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.4925 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4613 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.3765 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3453 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2953 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3054 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1792 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1894 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3479 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3808 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2318 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2647 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.226 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2452 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1099 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1291 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2846 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3217 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1685 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2056 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3071 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3409 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1911 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2249 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2845 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2872 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1684 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1711 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2785 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3222 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1625 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2062 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2686 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2463 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1525 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1303 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2798 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2705 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1637 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1544 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2238 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2587 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1077 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1426 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2446 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2582 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1285 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1421 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2643 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3011 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1483 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.185 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2122 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2626 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.096 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1464 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2921 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2653 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.176 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1493 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3675 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3654 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2514 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2494 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2965 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2906 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1805 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1745 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.257 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2589 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.141 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1428 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2228 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2327 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1067 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1166 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2749 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2807 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1588 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1646 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.302 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3445 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.186 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2285 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2383 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2841 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1222 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1681 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3552 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3071 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2392 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.191 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2576 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3198 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1415 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.2038 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2676 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2814 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1367 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1567 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.313 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3563 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2394 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2622 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.226 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2431 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6032 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.601 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2356 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2476 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2684 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2827 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.256 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2797 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2482 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2749 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2353 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2559 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2956 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3202 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2246 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2434 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5976 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5974 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5775 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5805 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6173 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6142 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2267 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2443 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2324 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2489 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2204 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2614 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2898 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.591 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5941 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6208 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6268 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2243 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2444 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6628 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6801 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5838 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5902 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6439 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6551 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.236 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2741 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6023 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6083 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2524 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2918 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2478 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2629 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1962 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2187 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2334 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2703 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5748 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.58 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.56 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.567 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1951 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2264 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6099 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6283 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6134 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6269 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2438 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2614 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1873 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.208 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2432 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2615 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6078 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.608 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5916 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5987 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5863 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5908 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5874 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5967 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6255 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6204 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2261 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.246 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6516 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6537 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2329 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2686 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2225 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2396 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5905 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6022 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2281 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2491 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2364 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2663 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2166 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2503 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2255 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.26 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5999 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6023 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2004 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2172 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6285 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6314 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.214 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.234 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1805 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2051 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2247 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2406 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2063 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2246 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.172 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.197 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1711 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1942 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1904 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2136 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5932 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6145 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2408 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2808 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2174 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2415 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6342 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6681 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5684 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5737 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5412 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5541 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6759 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7087 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5573 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5693 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2478 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2954 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5886 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.592 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6946 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.7271 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5368 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5472 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5679 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5803 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5976 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6096 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5463 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5605 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5818 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.607 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2138 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2756 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.548 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5594 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5937 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6017 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5626 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5693 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6206 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6399 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5819 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5969 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5602 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5773 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6698 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6848 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.21 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2484 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5264 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5348 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5678 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5817 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5332 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5494 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5851 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6075 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2637 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3258 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6341 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6526 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6078 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6192 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6251 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6459 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5303 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5298 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3169 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3363 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.6329 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.677 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2971 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3155 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2736 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3243 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5681 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5912 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5995 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.6235 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.5123 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.5251 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3263 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.371 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2922 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3363 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2556 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3086 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1969 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2403 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1838 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2015 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2715 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3291 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2704 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2892 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3069 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.356 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2004 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2399 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3605 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4279 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1942 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2142 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.221 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2947 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2944 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3285 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3175 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3387 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2732 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.295 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3106 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3508 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3045 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3554 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2899 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3059 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2313 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.293 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1177 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.158 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2311 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2443 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1534 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1877 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2535 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.297 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2205 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2701 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3146 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.338 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2842 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3049 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3118 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3751 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2414 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2636 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2073 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2396 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2991 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3283 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3477 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3373 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2349 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2559 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2629 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2711 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2637 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3029 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2348 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2392 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2229 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2601 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1674 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1914 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.186 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.208 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1822 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2275 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2631 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3043 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2743 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3429 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.24 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2769 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2544 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2919 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3037 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3271 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3034 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3324 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1905 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2291 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2392 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2639 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2278 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2313 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2922 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3106 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3279 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3422 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2481 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2843 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3114 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3328 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3305 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3416 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1213 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1644 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2179 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2591 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3013 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3213 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2752 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2999 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2442 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2697 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2917 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3197 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2356 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2581 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2232 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2375 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2081 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2749 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2821 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3106 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.242 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2754 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2799 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3124 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3125 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3417 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3081 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3319 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1853 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.264 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2468 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2667 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2608 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2942 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1806 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2218 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2042 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2151 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.171 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2025 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2366 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.305 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.248 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2818 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2138 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2646 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.0805 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1184 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.32 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3741 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2413 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2981 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2492 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.264 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1327 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.216 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3622 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3994 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2598 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2775 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2774 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3197 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2822 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.321 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3346 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3569 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1909 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2115 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2307 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2407 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1614 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1713 [get_ports ethernet_0_quad0_tx_ts[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1905 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1779 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1211 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1086 [get_ports ethernet_0_quad0_tx_ts[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1806 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2056 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1112 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1363 [get_ports ethernet_0_quad0_tx_ts[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0911 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1034 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0218 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.034 [get_ports ethernet_0_quad0_tx_ts[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.158 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2063 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0887 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1369 [get_ports ethernet_0_quad0_tx_ts[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.288 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3102 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.2187 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.241 [get_ports ethernet_0_quad0_tx_ts[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2392 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2736 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1698 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2042 [get_ports ethernet_0_quad0_tx_ts[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.194 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2023 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1248 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.133 [get_ports ethernet_0_quad0_tx_ts[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.169 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1728 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0998 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1036 [get_ports ethernet_0_quad0_tx_ts[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.199 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2383 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1296 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.169 [get_ports ethernet_0_quad0_tx_ts[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1368 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1361 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0676 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0669 [get_ports ethernet_0_quad0_tx_ts[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1242 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1599 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.055 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0907 [get_ports ethernet_0_quad0_tx_ts[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1923 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2163 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1231 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1469 [get_ports ethernet_0_quad0_tx_ts[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1703 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2103 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1011 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1411 [get_ports ethernet_0_quad0_tx_ts[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.171 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1529 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1017 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0836 [get_ports ethernet_0_quad0_tx_ts[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2953 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3376 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.226 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2682 [get_ports ethernet_0_quad0_tx_ts[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0891 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1288 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0199 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0596 [get_ports ethernet_0_quad0_tx_ts[16]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1304 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1457 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0611 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0764 [get_ports ethernet_0_quad0_tx_ts[17]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1551 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2188 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0859 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1496 [get_ports ethernet_0_quad0_tx_ts[18]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1565 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1516 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0872 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0823 [get_ports ethernet_0_quad0_tx_ts[19]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1428 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1801 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0736 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1108 [get_ports ethernet_0_quad0_tx_ts[20]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1892 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1064 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1199 [get_ports ethernet_0_quad0_tx_ts[21]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1889 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1792 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1195 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1098 [get_ports ethernet_0_quad0_tx_ts[22]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1398 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1619 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0705 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0927 [get_ports ethernet_0_quad0_tx_ts[23]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1617 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2175 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0925 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1482 [get_ports ethernet_0_quad0_tx_ts[24]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.092 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1469 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0227 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0775 [get_ports ethernet_0_quad0_tx_ts[25]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1456 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1321 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0763 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0628 [get_ports ethernet_0_quad0_tx_ts[26]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2268 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2481 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1575 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1788 [get_ports ethernet_0_quad0_tx_ts[27]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1361 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1692 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0668 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0999 [get_ports ethernet_0_quad0_tx_ts[28]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0962 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1187 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0269 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0494 [get_ports ethernet_0_quad0_tx_ts[29]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1661 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2065 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0968 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1372 [get_ports ethernet_0_quad0_tx_ts[30]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1351 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1473 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0658 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.078 [get_ports ethernet_0_quad0_tx_ts[31]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1779 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2618 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1085 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1924 [get_ports ethernet_0_quad0_tx_ts[32]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2827 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2455 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.2135 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1762 [get_ports ethernet_0_quad0_tx_ts[33]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1833 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.202 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1139 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1327 [get_ports ethernet_0_quad0_tx_ts[34]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0831 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1275 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0139 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0583 [get_ports ethernet_0_quad0_tx_ts[35]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1948 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2166 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1255 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1472 [get_ports ethernet_0_quad0_tx_ts[36]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1574 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1688 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0881 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0995 [get_ports ethernet_0_quad0_tx_ts[37]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1583 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1839 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0889 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1145 [get_ports ethernet_0_quad0_tx_ts[38]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1671 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.196 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0978 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1267 [get_ports ethernet_0_quad0_tx_ts[39]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.39 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.3626 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.3207 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2933 [get_ports ethernet_0_quad0_tx_ts[40]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.196 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2058 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1267 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1365 [get_ports ethernet_0_quad0_tx_ts[41]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2444 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2792 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1752 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.21 [get_ports ethernet_0_quad0_tx_ts[42]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1333 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1542 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.064 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.085 [get_ports ethernet_0_quad0_tx_ts[43]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1831 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2201 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1138 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1508 [get_ports ethernet_0_quad0_tx_ts[44]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.195 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2237 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1257 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1543 [get_ports ethernet_0_quad0_tx_ts[45]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2031 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2065 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1339 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1373 [get_ports ethernet_0_quad0_tx_ts[46]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1743 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2216 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.105 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1522 [get_ports ethernet_0_quad0_tx_ts[47]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1723 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1545 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.103 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0852 [get_ports ethernet_0_quad0_tx_ts[48]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1907 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1885 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1214 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1193 [get_ports ethernet_0_quad0_tx_ts[49]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1173 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1526 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0481 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0833 [get_ports ethernet_0_quad0_tx_ts[50]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1486 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1649 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0795 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0957 [get_ports ethernet_0_quad0_tx_ts[51]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.157 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1928 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0877 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1234 [get_ports ethernet_0_quad0_tx_ts[52]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1172 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1678 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.048 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0986 [get_ports ethernet_0_quad0_tx_ts[53]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1679 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1484 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0986 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0792 [get_ports ethernet_0_quad0_tx_ts[54]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2461 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.251 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1768 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1816 [get_ports ethernet_0_quad0_tx_ts[55]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1622 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1619 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0929 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0926 [get_ports ethernet_0_quad0_tx_ts[56]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1712 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1733 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1019 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.104 [get_ports ethernet_0_quad0_tx_ts[57]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1272 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1405 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.058 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0712 [get_ports ethernet_0_quad0_tx_ts[58]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1598 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1684 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0906 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0992 [get_ports ethernet_0_quad0_tx_ts[59]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1938 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2325 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1245 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1631 [get_ports ethernet_0_quad0_tx_ts[60]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1485 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1921 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0792 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1228 [get_ports ethernet_0_quad0_tx_ts[61]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2346 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1945 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1652 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1252 [get_ports ethernet_0_quad0_tx_ts[62]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1485 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2087 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0792 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1394 [get_ports ethernet_0_quad0_tx_ts[63]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1545 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1712 [get_ports ethernet_0_quad0_tx_ts[64]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0321 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.055 [get_ports ethernet_0_quad0_tx_ts[65]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1906 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2331 [get_ports ethernet_0_quad0_tx_ts[66]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1239 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1494 [get_ports ethernet_0_quad0_tx_ts[67]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1222 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1426 [get_ports ethernet_0_quad0_tx_ts[68]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4902 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4916 [get_ports ethernet_0_quad0_tx_ts[69]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1402 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1547 [get_ports ethernet_0_quad0_tx_ts[70]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1619 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.179 [get_ports ethernet_0_quad0_tx_ts[71]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1509 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1762 [get_ports ethernet_0_quad0_tx_ts[72]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1447 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1721 [get_ports ethernet_0_quad0_tx_ts[73]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1271 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1497 [get_ports ethernet_0_quad0_tx_ts[74]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1288 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.161 [get_ports ethernet_0_quad0_tx_ts[75]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.108 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1302 [get_ports ethernet_0_quad0_tx_ts[76]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4714 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4752 [get_ports ethernet_0_quad0_tx_ts[77]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4578 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4641 [get_ports ethernet_0_quad0_tx_ts[78]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4995 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5004 [get_ports ethernet_0_quad0_tx_ts[79]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1056 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1266 [get_ports ethernet_0_quad0_tx_ts[80]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1212 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1412 [get_ports ethernet_0_quad0_tx_ts[81]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1064 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1359 [get_ports ethernet_0_quad0_tx_ts[82]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1133 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1447 [get_ports ethernet_0_quad0_tx_ts[83]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4645 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4706 [get_ports ethernet_0_quad0_tx_ts[84]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4978 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5072 [get_ports ethernet_0_quad0_tx_ts[85]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1135 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1375 [get_ports ethernet_0_quad0_tx_ts[86]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4833 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5047 [get_ports ethernet_0_quad0_tx_ts[87]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4591 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4683 [get_ports ethernet_0_quad0_tx_ts[88]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4949 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5092 [get_ports ethernet_0_quad0_tx_ts[89]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1292 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1675 [get_ports ethernet_0_quad0_tx_ts[90]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4673 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4763 [get_ports ethernet_0_quad0_tx_ts[91]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1102 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1524 [get_ports ethernet_0_quad0_tx_ts[92]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1308 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1488 [get_ports ethernet_0_quad0_tx_ts[93]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0902 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1144 [get_ports ethernet_0_quad0_tx_ts[94]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0938 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1317 [get_ports ethernet_0_quad0_tx_ts[95]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4518 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4589 [get_ports ethernet_0_quad0_tx_ts[96]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4327 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4429 [get_ports ethernet_0_quad0_tx_ts[97]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0772 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1106 [get_ports ethernet_0_quad0_tx_ts[98]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.47 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4907 [get_ports ethernet_0_quad0_tx_ts[99]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4508 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4676 [get_ports ethernet_0_quad0_tx_ts[100]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1372 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1576 [get_ports ethernet_0_quad0_tx_ts[101]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0917 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1144 [get_ports ethernet_0_quad0_tx_ts[102]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1452 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1659 [get_ports ethernet_0_quad0_tx_ts[103]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4824 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4866 [get_ports ethernet_0_quad0_tx_ts[104]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4732 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.483 [get_ports ethernet_0_quad0_tx_ts[105]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4738 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4818 [get_ports ethernet_0_quad0_tx_ts[106]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4705 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4819 [get_ports ethernet_0_quad0_tx_ts[107]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5046 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5022 [get_ports ethernet_0_quad0_tx_ts[108]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1224 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.145 [get_ports ethernet_0_quad0_tx_ts[109]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.524 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5272 [get_ports ethernet_0_quad0_tx_ts[110]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0953 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1346 [get_ports ethernet_0_quad0_tx_ts[111]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1093 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1268 [get_ports ethernet_0_quad0_tx_ts[112]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4632 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4787 [get_ports ethernet_0_quad0_tx_ts[113]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1367 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1575 [get_ports ethernet_0_quad0_tx_ts[114]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0942 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1262 [get_ports ethernet_0_quad0_tx_ts[115]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1023 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1386 [get_ports ethernet_0_quad0_tx_ts[116]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0942 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1317 [get_ports ethernet_0_quad0_tx_ts[117]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4883 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4928 [get_ports ethernet_0_quad0_tx_ts[118]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0885 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1071 [get_ports ethernet_0_quad0_tx_ts[119]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.499 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5044 [get_ports ethernet_0_quad0_tx_ts[120]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1084 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1299 [get_ports ethernet_0_quad0_tx_ts[121]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0791 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1053 [get_ports ethernet_0_quad0_tx_ts[122]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1195 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1385 [get_ports ethernet_0_quad0_tx_ts[123]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0941 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1161 [get_ports ethernet_0_quad0_tx_ts[124]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0603 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0884 [get_ports ethernet_0_quad0_tx_ts[125]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0701 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0949 [get_ports ethernet_0_quad0_tx_ts[126]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0925 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1178 [get_ports ethernet_0_quad0_tx_ts[127]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4623 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.486 [get_ports ethernet_0_quad0_tx_ts[128]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1079 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1537 [get_ports ethernet_0_quad0_tx_ts[129]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1152 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1431 [get_ports ethernet_0_quad0_tx_ts[130]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4899 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5251 [get_ports ethernet_0_quad0_tx_ts[131]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.456 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4668 [get_ports ethernet_0_quad0_tx_ts[132]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.44 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.454 [get_ports ethernet_0_quad0_tx_ts[133]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4697 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5059 [get_ports ethernet_0_quad0_tx_ts[134]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4498 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4639 [get_ports ethernet_0_quad0_tx_ts[135]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.102 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1528 [get_ports ethernet_0_quad0_tx_ts[136]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4541 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4623 [get_ports ethernet_0_quad0_tx_ts[137]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4668 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5019 [get_ports ethernet_0_quad0_tx_ts[138]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4304 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4429 [get_ports ethernet_0_quad0_tx_ts[139]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4496 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4647 [get_ports ethernet_0_quad0_tx_ts[140]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4588 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4749 [get_ports ethernet_0_quad0_tx_ts[141]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4403 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4559 [get_ports ethernet_0_quad0_tx_ts[142]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4504 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4779 [get_ports ethernet_0_quad0_tx_ts[143]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1222 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1825 [get_ports ethernet_0_quad0_tx_ts[144]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4255 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.44 [get_ports ethernet_0_quad0_tx_ts[145]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4814 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4921 [get_ports ethernet_0_quad0_tx_ts[146]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4448 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4556 [get_ports ethernet_0_quad0_tx_ts[147]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.5163 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5364 [get_ports ethernet_0_quad0_tx_ts[148]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4497 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.469 [get_ports ethernet_0_quad0_tx_ts[149]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4418 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.46 [get_ports ethernet_0_quad0_tx_ts[150]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4769 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4964 [get_ports ethernet_0_quad0_tx_ts[151]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.099 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1381 [get_ports ethernet_0_quad0_tx_ts[152]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4263 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4352 [get_ports ethernet_0_quad0_tx_ts[153]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4536 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4703 [get_ports ethernet_0_quad0_tx_ts[154]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4095 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4282 [get_ports ethernet_0_quad0_tx_ts[155]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4578 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4823 [get_ports ethernet_0_quad0_tx_ts[156]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1278 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1907 [get_ports ethernet_0_quad0_tx_ts[157]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4667 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4871 [get_ports ethernet_0_quad0_tx_ts[158]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4815 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4935 [get_ports ethernet_0_quad0_tx_ts[159]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4767 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5006 [get_ports ethernet_0_quad0_tx_ts[160]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.43 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4305 [get_ports ethernet_0_quad0_tx_ts[161]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1756 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1996 [get_ports ethernet_0_quad0_tx_ts[162]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4788 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.5238 [get_ports ethernet_0_quad0_tx_ts[163]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1805 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2034 [get_ports ethernet_0_quad0_tx_ts[164]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1279 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1796 [get_ports ethernet_0_quad0_tx_ts[165]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4102 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4366 [get_ports ethernet_0_quad0_tx_ts[166]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.4669 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.4933 [get_ports ethernet_0_quad0_tx_ts[167]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.3995 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.416 [get_ports ethernet_0_quad0_tx_ts[168]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2018 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2482 [get_ports ethernet_0_quad0_tx_ts[169]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.185 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2295 [get_ports ethernet_0_quad0_tx_ts[170]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1212 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1745 [get_ports ethernet_0_quad0_tx_ts[171]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1012 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1461 [get_ports ethernet_0_quad0_tx_ts[172]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.047 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.071 [get_ports ethernet_0_quad0_tx_ts[173]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.161 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2169 [get_ports ethernet_0_quad0_tx_ts[174]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1616 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.188 [get_ports ethernet_0_quad0_tx_ts[175]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1732 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2244 [get_ports ethernet_0_quad0_tx_ts[176]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0817 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1213 [get_ports ethernet_0_quad0_tx_ts[177]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2066 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2725 [get_ports ethernet_0_quad0_tx_ts[178]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0762 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1007 [get_ports ethernet_0_quad0_tx_ts[179]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1202 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1898 [get_ports ethernet_0_quad0_tx_ts[180]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1806 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2153 [get_ports ethernet_0_quad0_tx_ts[181]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.214 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2383 [get_ports ethernet_0_quad0_tx_ts[182]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1659 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1944 [get_ports ethernet_0_quad0_tx_ts[183]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2043 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2471 [get_ports ethernet_0_quad0_tx_ts[184]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1947 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2433 [get_ports ethernet_0_quad0_tx_ts[185]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2002 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2163 [get_ports ethernet_0_quad0_tx_ts[186]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0952 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1547 [get_ports ethernet_0_quad0_tx_ts[187]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0283 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0696 [get_ports ethernet_0_quad0_tx_ts[188]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1214 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1413 [get_ports ethernet_0_quad0_tx_ts[189]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0388 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0726 [get_ports ethernet_0_quad0_tx_ts[190]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1571 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2018 [get_ports ethernet_0_quad0_tx_ts[191]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0996 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1456 [get_ports ethernet_0_quad0_tx_ts[192]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1887 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2155 [get_ports ethernet_0_quad0_tx_ts[193]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.179 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2028 [get_ports ethernet_0_quad0_tx_ts[194]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0921 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1556 [get_ports ethernet_0_quad0_tx_ts[195]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1481 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.173 [get_ports ethernet_0_quad0_tx_ts[196]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.119 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1504 [get_ports ethernet_0_quad0_tx_ts[197]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1836 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2172 [get_ports ethernet_0_quad0_tx_ts[198]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2514 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2461 [get_ports ethernet_0_quad0_tx_ts[199]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1391 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1648 [get_ports ethernet_0_quad0_tx_ts[200]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1276 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1408 [get_ports ethernet_0_quad0_tx_ts[201]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1511 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1916 [get_ports ethernet_0_quad0_tx_ts[202]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1281 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1351 [get_ports ethernet_0_quad0_tx_ts[203]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0828 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1239 [get_ports ethernet_0_quad0_tx_ts[204]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0667 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0938 [get_ports ethernet_0_quad0_tx_ts[205]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0722 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0953 [get_ports ethernet_0_quad0_tx_ts[206]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.058 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1051 [get_ports ethernet_0_quad0_tx_ts[207]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1092 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1533 [get_ports ethernet_0_quad0_tx_ts[208]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1398 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2102 [get_ports ethernet_0_quad0_tx_ts[209]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1187 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1543 [get_ports ethernet_0_quad0_tx_ts[210]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1564 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1951 [get_ports ethernet_0_quad0_tx_ts[211]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1761 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2038 [get_ports ethernet_0_quad0_tx_ts[212]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1815 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2131 [get_ports ethernet_0_quad0_tx_ts[213]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0911 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1307 [get_ports ethernet_0_quad0_tx_ts[214]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1049 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.134 [get_ports ethernet_0_quad0_tx_ts[215]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0982 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.11 [get_ports ethernet_0_quad0_tx_ts[216]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1649 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1878 [get_ports ethernet_0_quad0_tx_ts[217]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2082 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2263 [get_ports ethernet_0_quad0_tx_ts[218]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1289 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.168 [get_ports ethernet_0_quad0_tx_ts[219]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1616 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.188 [get_ports ethernet_0_quad0_tx_ts[220]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2238 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2387 [get_ports ethernet_0_quad0_tx_ts[221]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0081 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0518 [get_ports ethernet_0_quad0_tx_ts[222]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.091 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1327 [get_ports ethernet_0_quad0_tx_ts[223]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.16 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1859 [get_ports ethernet_0_quad0_tx_ts[224]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1542 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1832 [get_ports ethernet_0_quad0_tx_ts[225]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1353 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1632 [get_ports ethernet_0_quad0_tx_ts[226]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1527 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1834 [get_ports ethernet_0_quad0_tx_ts[227]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0537 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0821 [get_ports ethernet_0_quad0_tx_ts[228]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.133 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1499 [get_ports ethernet_0_quad0_tx_ts[229]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0761 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1429 [get_ports ethernet_0_quad0_tx_ts[230]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1309 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1641 [get_ports ethernet_0_quad0_tx_ts[231]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1083 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1435 [get_ports ethernet_0_quad0_tx_ts[232]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1524 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1884 [get_ports ethernet_0_quad0_tx_ts[233]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1841 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2174 [get_ports ethernet_0_quad0_tx_ts[234]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1539 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1817 [get_ports ethernet_0_quad0_tx_ts[235]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0647 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1411 [get_ports ethernet_0_quad0_tx_ts[236]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1385 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1622 [get_ports ethernet_0_quad0_tx_ts[237]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1265 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1609 [get_ports ethernet_0_quad0_tx_ts[238]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0379 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0817 [get_ports ethernet_0_quad0_tx_ts[239]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0717 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0894 [get_ports ethernet_0_quad0_tx_ts[240]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0431 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0752 [get_ports ethernet_0_quad0_tx_ts[241]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0264 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.096 [get_ports ethernet_0_quad0_tx_ts[242]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0795 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1044 [get_ports ethernet_0_quad0_tx_ts[243]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.051 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1032 [get_ports ethernet_0_quad0_tx_ts[244]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.9844 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0223 [get_ports ethernet_0_quad0_tx_ts[245]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1105 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1652 [get_ports ethernet_0_quad0_tx_ts[246]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0652 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.126 [get_ports ethernet_0_quad0_tx_ts[247]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.107 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1282 [get_ports ethernet_0_quad0_tx_ts[248]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0297 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1115 [get_ports ethernet_0_quad0_tx_ts[249]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1528 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1892 [get_ports ethernet_0_quad0_tx_ts[250]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1014 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1237 [get_ports ethernet_0_quad0_tx_ts[251]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0869 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1328 [get_ports ethernet_0_quad0_tx_ts[252]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1472 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1886 [get_ports ethernet_0_quad0_tx_ts[253]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1889 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2164 [get_ports ethernet_0_quad0_tx_ts[254]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0738 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0976 [get_ports ethernet_0_quad0_tx_ts[255]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3526 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3002 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2365 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1842 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3938 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4371 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.2778 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.3211 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.271 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2582 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1549 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1421 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2709 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2843 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1548 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1682 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1757 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.203 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1522 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.19 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.3743 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.4586 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2014 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2909 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.226 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3011 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2097 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2678 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1391 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.169 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1834 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2357 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2914 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.358 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2522 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.3195 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1659 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2076 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1728 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2578 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.2266 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.182 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1573 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1127 [get_ports ethernet_0_quad0_tx_ts_id[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.25 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2946 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.1807 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.2253 [get_ports ethernet_0_quad0_tx_ts_id[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1613 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1523 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0921 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0831 [get_ports ethernet_0_quad0_tx_ts_id[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1633 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1799 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0941 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.1107 [get_ports ethernet_0_quad0_tx_ts_id[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0468 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0827 [get_ports ethernet_0_quad0_tx_ts_id[4]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0628 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0999 [get_ports ethernet_0_quad0_tx_ts_id[5]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.159 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.2416 [get_ports ethernet_0_quad0_tx_ts_id[6]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0602 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1502 [get_ports ethernet_0_quad0_tx_ts_id[7]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0451 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1206 [get_ports ethernet_0_quad0_tx_ts_id[8]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0365 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0974 [get_ports ethernet_0_quad0_tx_ts_id[9]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0373 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0687 [get_ports ethernet_0_quad0_tx_ts_id[10]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0259 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0785 [get_ports ethernet_0_quad0_tx_ts_id[11]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0769 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1356 [get_ports ethernet_0_quad0_tx_ts_id[12]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 1.994 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0679 [get_ports ethernet_0_quad0_tx_ts_id[13]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0087 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.058 [get_ports ethernet_0_quad0_tx_ts_id[14]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0222 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1064 [get_ports ethernet_0_quad0_tx_ts_id[15]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2407 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2254 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 2.1246 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 2.1094 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.2177 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.2768 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1541 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1865 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -max -add_delay 2.1834 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -max -add_delay 2.1784 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.1514 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1394 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay 2.0821 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay 2.0701 [get_ports ethernet_0_quad0_tx_ts_val[0]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0887 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.1516 [get_ports ethernet_0_quad0_tx_ts_val[1]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0568 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0901 [get_ports ethernet_0_quad0_tx_ts_val[2]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -rise -min -add_delay 2.0622 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_input_delay -clock v_acx_sc_ETH_0_M0_FF_CLK -fall -min -add_delay 2.0629 [get_ports ethernet_0_quad0_tx_ts_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4214 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4288 [get_ports ethernet_0_quad0_peer_delay[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3678 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4021 [get_ports ethernet_0_quad0_peer_delay[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5754 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.567 [get_ports ethernet_0_quad0_peer_delay[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4193 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4588 [get_ports ethernet_0_quad0_peer_delay[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3972 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3939 [get_ports ethernet_0_quad0_peer_delay[4]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4044 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4033 [get_ports ethernet_0_quad0_peer_delay[5]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.499 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4946 [get_ports ethernet_0_quad0_peer_delay[6]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4376 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4332 [get_ports ethernet_0_quad0_peer_delay[7]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4484 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4716 [get_ports ethernet_0_quad0_peer_delay[8]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7339 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7066 [get_ports ethernet_0_quad0_peer_delay[9]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7003 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6819 [get_ports ethernet_0_quad0_peer_delay[10]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7166 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.692 [get_ports ethernet_0_quad0_peer_delay[11]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6858 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6736 [get_ports ethernet_0_quad0_peer_delay[12]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7002 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6784 [get_ports ethernet_0_quad0_peer_delay[13]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6503 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6368 [get_ports ethernet_0_quad0_peer_delay[14]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6611 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6581 [get_ports ethernet_0_quad0_peer_delay[15]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6265 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6049 [get_ports ethernet_0_quad0_peer_delay[16]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6132 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6382 [get_ports ethernet_0_quad0_peer_delay[17]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6083 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6099 [get_ports ethernet_0_quad0_peer_delay[18]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5824 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.617 [get_ports ethernet_0_quad0_peer_delay[19]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5502 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5509 [get_ports ethernet_0_quad0_peer_delay[20]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5229 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5718 [get_ports ethernet_0_quad0_peer_delay[21]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5347 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5581 [get_ports ethernet_0_quad0_peer_delay[22]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5713 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5341 [get_ports ethernet_0_quad0_peer_delay[23]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5344 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5506 [get_ports ethernet_0_quad0_peer_delay[24]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5783 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5993 [get_ports ethernet_0_quad0_peer_delay[25]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4515 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.459 [get_ports ethernet_0_quad0_peer_delay[26]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5618 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5795 [get_ports ethernet_0_quad0_peer_delay[27]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4593 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4647 [get_ports ethernet_0_quad0_peer_delay[28]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.622 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6579 [get_ports ethernet_0_quad0_peer_delay[29]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5813 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6167 [get_ports ethernet_0_quad0_peer_delay[30]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5236 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5998 [get_ports ethernet_0_quad0_peer_delay[31]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6342 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6332 [get_ports ethernet_0_quad0_peer_delay[32]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5249 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5456 [get_ports ethernet_0_quad0_peer_delay[33]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5731 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.575 [get_ports ethernet_0_quad0_peer_delay[34]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5856 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6002 [get_ports ethernet_0_quad0_peer_delay[35]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5584 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6253 [get_ports ethernet_0_quad0_peer_delay[36]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5537 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5781 [get_ports ethernet_0_quad0_peer_delay[37]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6199 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.636 [get_ports ethernet_0_quad0_peer_delay[38]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6539 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6734 [get_ports ethernet_0_quad0_peer_delay[39]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6301 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6539 [get_ports ethernet_0_quad0_peer_delay[40]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6379 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6617 [get_ports ethernet_0_quad0_peer_delay[41]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6248 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6481 [get_ports ethernet_0_quad0_peer_delay[42]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6132 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6332 [get_ports ethernet_0_quad0_peer_delay[43]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6395 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6511 [get_ports ethernet_0_quad0_peer_delay[44]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5788 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5918 [get_ports ethernet_0_quad0_peer_delay[45]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5998 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6324 [get_ports ethernet_0_quad0_peer_delay[46]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.618 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6597 [get_ports ethernet_0_quad0_peer_delay[47]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5751 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6252 [get_ports ethernet_0_quad0_peer_delay[48]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5355 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.585 [get_ports ethernet_0_quad0_peer_delay[49]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.587 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6362 [get_ports ethernet_0_quad0_peer_delay[50]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5505 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5666 [get_ports ethernet_0_quad0_peer_delay[51]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5656 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6124 [get_ports ethernet_0_quad0_peer_delay[52]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5543 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.585 [get_ports ethernet_0_quad0_peer_delay[53]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4773 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5211 [get_ports ethernet_0_quad0_peer_delay[54]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5354 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.559 [get_ports ethernet_0_quad0_peer_delay[55]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4534 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4946 [get_ports ethernet_0_quad0_peer_delay[56]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4793 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5256 [get_ports ethernet_0_quad0_peer_delay[57]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4072 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4458 [get_ports ethernet_0_quad0_peer_delay[58]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4463 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4988 [get_ports ethernet_0_quad0_peer_delay[59]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3639 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3992 [get_ports ethernet_0_quad0_peer_delay[60]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3338 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3639 [get_ports ethernet_0_quad0_peer_delay[61]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3213 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3495 [get_ports ethernet_0_quad0_peer_delay[62]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3325 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.374 [get_ports ethernet_0_quad0_peer_delay[63]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3912 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3854 [get_ports ethernet_0_quad0_peer_delay[64]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3117 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3487 [get_ports ethernet_0_quad0_peer_delay[65]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4071 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4374 [get_ports ethernet_0_quad0_peer_delay[66]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.327 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3641 [get_ports ethernet_0_quad0_peer_delay[67]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.303 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3408 [get_ports ethernet_0_quad0_peer_delay[68]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5888 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6388 [get_ports ethernet_0_quad0_peer_delay[69]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5849 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6349 [get_ports ethernet_0_quad0_peer_delay[70]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6508 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6676 [get_ports ethernet_0_quad0_peer_delay[71]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5658 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6149 [get_ports ethernet_0_quad0_peer_delay[72]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5976 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6497 [get_ports ethernet_0_quad0_peer_delay[73]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5491 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6069 [get_ports ethernet_0_quad0_peer_delay[74]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6181 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6599 [get_ports ethernet_0_quad0_peer_delay[75]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5215 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5802 [get_ports ethernet_0_quad0_peer_delay[76]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5952 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6338 [get_ports ethernet_0_quad0_peer_delay[77]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5056 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5654 [get_ports ethernet_0_quad0_peer_delay[78]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4944 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5244 [get_ports ethernet_0_quad0_peer_delay[79]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5085 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5756 [get_ports ethernet_0_quad0_peer_delay[80]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4718 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5156 [get_ports ethernet_0_quad0_peer_delay[81]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4979 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.546 [get_ports ethernet_0_quad0_peer_delay[82]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4228 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4734 [get_ports ethernet_0_quad0_peer_delay[83]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3519 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4058 [get_ports ethernet_0_quad0_peer_delay[84]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4385 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4785 [get_ports ethernet_0_quad0_peer_delay[85]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3884 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4237 [get_ports ethernet_0_quad0_peer_delay[86]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4145 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4506 [get_ports ethernet_0_quad0_peer_delay[87]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3797 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4161 [get_ports ethernet_0_quad0_peer_delay[88]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.3494 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.3792 [get_ports ethernet_0_quad0_peer_delay[89]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5433 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5511 [get_ports ethernet_0_quad0_peer_delay[90]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5766 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5873 [get_ports ethernet_0_quad0_peer_delay[91]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5572 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5649 [get_ports ethernet_0_quad0_peer_delay[92]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5937 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.614 [get_ports ethernet_0_quad0_peer_delay[93]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5025 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5334 [get_ports ethernet_0_quad0_peer_delay[94]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5097 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5247 [get_ports ethernet_0_quad0_peer_delay[95]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5927 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5748 [get_ports ethernet_0_quad0_peer_delay[96]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5131 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5417 [get_ports ethernet_0_quad0_peer_delay[97]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5807 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6085 [get_ports ethernet_0_quad0_peer_delay[98]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7201 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7152 [get_ports ethernet_0_quad0_peer_delay[99]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6254 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.625 [get_ports ethernet_0_quad0_peer_delay[100]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6338 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6414 [get_ports ethernet_0_quad0_peer_delay[101]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6248 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6657 [get_ports ethernet_0_quad0_peer_delay[102]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.629 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6072 [get_ports ethernet_0_quad0_peer_delay[103]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.7207 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.7082 [get_ports ethernet_0_quad0_peer_delay[104]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6817 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6661 [get_ports ethernet_0_quad0_peer_delay[105]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6481 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6404 [get_ports ethernet_0_quad0_peer_delay[106]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5453 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5131 [get_ports ethernet_0_quad0_peer_delay[107]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6712 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6417 [get_ports ethernet_0_quad0_peer_delay[108]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6067 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.598 [get_ports ethernet_0_quad0_peer_delay[109]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.64 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6737 [get_ports ethernet_0_quad0_peer_delay[110]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6539 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6486 [get_ports ethernet_0_quad0_peer_delay[111]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5843 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5805 [get_ports ethernet_0_quad0_peer_delay[112]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.6164 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.6441 [get_ports ethernet_0_quad0_peer_delay[113]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5583 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5627 [get_ports ethernet_0_quad0_peer_delay[114]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.476 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5366 [get_ports ethernet_0_quad0_peer_delay[115]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5824 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5959 [get_ports ethernet_0_quad0_peer_delay[116]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5049 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5585 [get_ports ethernet_0_quad0_peer_delay[117]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.5611 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.5603 [get_ports ethernet_0_quad0_peer_delay[118]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay 0.4595 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay 0.4692 [get_ports ethernet_0_quad0_peer_delay[119]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.8586 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.872 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.8914 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.8707 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9407 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.932 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -max -add_delay -0.9628 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -max -add_delay -0.9237 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9047 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9314 [get_ports ethernet_0_quad0_peer_delay_val[0]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9413 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9383 [get_ports ethernet_0_quad0_peer_delay_val[1]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9689 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9759 [get_ports ethernet_0_quad0_peer_delay_val[2]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -rise -min -add_delay -0.9929 [get_ports ethernet_0_quad0_peer_delay_val[3]]
set_output_delay -clock v_acx_sc_ETH_0_REF_CLK -fall -min -add_delay -0.9758 [get_ports ethernet_0_quad0_peer_delay_val[3]]
# Boundary pin delays for noc
# Boundary pin delays for pll_ddr
# Boundary pin delays for pll_eth_sys_ne_0
# Boundary pin delays for pll_gddr_SE
# Boundary pin delays for pll_gddr_SW
# Boundary pin delays for pll_noc_ne_1
# Boundary pin delays for pll_pcie
# Boundary pin delays for vp_clkio_ne
# Boundary pin delays for vp_clkio_nw
# Boundary pin delays for vp_clkio_se
# Boundary pin delays for vp_clkio_sw
# Boundary pin delays for vp_gpio_n_b0
# Core Data
# Boundary pin delays for vp_gpio_n_b1
# Core Data
# Boundary pin delays for vp_gpio_n_b2
# Core Data
# Boundary pin delays for vp_gpio_s_b0
# Core Data
# Boundary pin delays for vp_gpio_s_b1
# Core Clock
set_clock_latency -source -late -rise 0.733446 [get_clocks mcio_vio_45_10_clk]
set_clock_latency -source -early -rise 0.659128 [get_clocks mcio_vio_45_10_clk]
# Core Data
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.1521 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.1314 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8477 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8538 [get_ports mcio_vio_in[0]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.062 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.0659 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8697 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8807 [get_ports mcio_vio_in[1]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.0648 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.0593 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8602 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.865 [get_ports mcio_vio_in[2]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay 2.1832 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay 2.1618 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay 1.8575 [get_ports mcio_vio_in[3]]
set_input_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay 1.8668 [get_ports mcio_vio_in[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7181 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7011 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.787 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7829 [get_ports mcio_dir[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7358 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6936 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8065 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7824 [get_ports mcio_dir[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7457 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6985 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8085 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7792 [get_ports mcio_dir[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7406 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6972 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8013 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7753 [get_ports mcio_dir[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7221 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6887 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7947 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7742 [get_ports mcio_dir_45]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7992 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7731 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.861 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.8527 [get_ports mcio_dir_45_oe]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.803 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7757 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8808 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.8696 [get_ports mcio_dir_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7101 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6819 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7726 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7633 [get_ports mcio_dir_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7571 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7214 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8286 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.811 [get_ports mcio_dir_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.8426 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.8061 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.9103 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.8921 [get_ports mcio_dir_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.6908 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6629 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.754 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7449 [get_ports mcio_vio_oe[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7117 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6817 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7874 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.768 [get_ports mcio_vio_oe[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7346 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6853 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.7921 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7623 [get_ports mcio_vio_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.84 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.8069 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.9169 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.9012 [get_ports mcio_vio_oe[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7344 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6907 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8032 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7757 [get_ports mcio_vio_out[0]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7463 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7036 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8144 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7869 [get_ports mcio_vio_out[1]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7576 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7093 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8245 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7918 [get_ports mcio_vio_out[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7316 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.693 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8045 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7819 [get_ports mcio_vio_out[3]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7474 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.7133 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8013 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7827 [get_ports test[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -max -add_delay -0.7312 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -max -add_delay -0.6808 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -rise -min -add_delay -0.8 [get_ports test_oe[2]]
set_output_delay -clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -fall -min -add_delay -0.7664 [get_ports test_oe[2]]
# Boundary pin delays for vp_gpio_s_b2
# Core Data
# Boundary pin delays for vp_pll_nw_2
# Boundary pin delays for vp_pll_sw_2

######################################
# End IO Ring Boundary Delays SDC File
######################################
