

================================================================
== Vitis HLS Report for 'Filter_horizontal_HW'
================================================================
* Date:           Wed Oct 25 22:07:27 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ESE5320_HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.770 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130951|   130951|  0.873 ms|  0.873 ms|  130951|  130951|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1   |   130950|   130950|       485|          -|          -|   270|        no|
        | + VITIS_LOOP_40_2  |      477|      477|         5|          1|          1|   474|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    221|    -|
|Register         |        -|    -|     310|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     310|    475|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_10ns_15_4_1_U10  |mac_muladd_8ns_8ns_10ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Sum_fu_305_p2                      |         +|   0|  0|  16|          16|          16|
    |X_2_fu_175_p2                      |         +|   0|  0|  16|           9|           1|
    |Y_3_fu_163_p2                      |         +|   0|  0|  16|           9|           1|
    |add_ln48_1_fu_299_p2               |         +|   0|  0|  16|          16|          16|
    |tmp2_i_fu_213_p2                   |         +|   0|  0|  16|           9|           9|
    |tmp41_i_fu_226_p2                  |         +|   0|  0|  16|           9|           9|
    |tmp_i_fu_207_p2                    |         +|   0|  0|  16|           9|           9|
    |tmp1_i_fu_266_p2                   |         -|   0|  0|  23|          16|          16|
    |tmp3_i_fu_286_p2                   |         -|   0|  0|  21|          14|          14|
    |ap_block_state12_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_169_p2                |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln40_fu_181_p2                |      icmp|   0|  0|  11|           9|           7|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 190|         131|         114|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |TempStream_blk_n                             |   9|          2|    1|          2|
    |X_reg_88                                     |   9|          2|    9|         18|
    |Y_reg_77                                     |   9|          2|    9|         18|
    |ap_NS_fsm                                    |  54|         10|    1|         10|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                      |  14|          3|    1|          3|
    |ap_phi_mux_input_buffer_0_0_i_phi_fu_156_p4  |   9|          2|    8|         16|
    |ap_phi_mux_input_buffer_0_1_phi_fu_145_p4    |   9|          2|    8|         16|
    |ap_phi_mux_input_buffer_1_1_phi_fu_134_p4    |   9|          2|    8|         16|
    |ap_phi_mux_input_buffer_2_1_phi_fu_123_p4    |   9|          2|    8|         16|
    |inStream_blk_n                               |   9|          2|    1|          2|
    |input_buffer_0_0_i_reg_153                   |   9|          2|    8|         16|
    |input_buffer_0_1_reg_142                     |   9|          2|    8|         16|
    |input_buffer_1_1_reg_131                     |   9|          2|    8|         16|
    |input_buffer_2_1_reg_120                     |   9|          2|    8|         16|
    |input_buffer_3_1_reg_109                     |   9|          2|    8|         16|
    |input_buffer_4_1_reg_99                      |   9|          2|    8|         16|
    |real_start                                   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 221|         47|  105|        219|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |X_reg_88                                |   9|   0|    9|          0|
    |Y_3_reg_331                             |   9|   0|    9|          0|
    |Y_reg_77                                |   9|   0|    9|          0|
    |ap_CS_fsm                               |   9|   0|    9|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |icmp_ln40_reg_374                       |   1|   0|    1|          0|
    |input_buffer_0_0_i_reg_153              |   8|   0|    8|          0|
    |input_buffer_0_1_reg_142                |   8|   0|    8|          0|
    |input_buffer_1_1_reg_131                |   8|   0|    8|          0|
    |input_buffer_2_1_reg_120                |   8|   0|    8|          0|
    |input_buffer_3_1_reg_109                |   8|   0|    8|          0|
    |input_buffer_3_1_reg_109_pp0_iter2_reg  |   8|   0|    8|          0|
    |input_buffer_4_1_reg_99                 |   8|   0|    8|          0|
    |input_buffer_4_1_reg_99_pp0_iter2_reg   |   8|   0|    8|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp2_i_reg_395                          |   9|   0|    9|          0|
    |tmp_2_reg_344                           |   8|   0|    8|          0|
    |tmp_3_reg_349                           |   8|   0|    8|          0|
    |tmp_4_reg_354                           |   8|   0|    8|          0|
    |tmp_5_reg_359                           |   8|   0|    8|          0|
    |tmp_7_reg_378                           |   8|   0|    8|          0|
    |tmp_7_reg_378_pp0_iter2_reg             |   8|   0|    8|          0|
    |tmp_i_reg_389                           |   9|   0|    9|          0|
    |tmp_reg_339                             |   8|   0|    8|          0|
    |icmp_ln40_reg_374                       |  64|  32|    1|          0|
    |input_buffer_2_1_reg_120                |  64|  32|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 310|  64|  191|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|start_full_n       |   in|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|start_out          |  out|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|start_write        |  out|    1|  ap_ctrl_hs|  Filter_horizontal_HW|  return value|
|inStream_dout      |   in|    8|     ap_fifo|              inStream|       pointer|
|inStream_empty_n   |   in|    1|     ap_fifo|              inStream|       pointer|
|inStream_read      |  out|    1|     ap_fifo|              inStream|       pointer|
|TempStream_din     |  out|    8|     ap_fifo|            TempStream|       pointer|
|TempStream_full_n  |   in|    1|     ap_fifo|            TempStream|       pointer|
|TempStream_write   |  out|    1|     ap_fifo|            TempStream|       pointer|
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 13 12 
12 --> 8 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln31 = br void" [Filter.cpp:31]   --->   Operation 22 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Y = phi i9 0, void %entry, i9 %Y_3, void"   --->   Operation 23 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%Y_3 = add i9 %Y, i9 1" [Filter.cpp:31]   --->   Operation 24 'add' 'Y_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_eq  i9 %Y, i9 270" [Filter.cpp:31]   --->   Operation 25 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 270, i64 270, i64 270"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split4.i, void %Filter_horizontal_HW.exit" [Filter.cpp:31]   --->   Operation 27 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 30 [1/1] (1.93ns)   --->   "%tmp_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_2' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 31 [1/1] (1.93ns)   --->   "%tmp_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_3' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>

State 5 <SV = 4> <Delay = 1.93>
ST_5 : Operation 32 [1/1] (1.93ns)   --->   "%tmp_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp_4' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>

State 6 <SV = 5> <Delay = 1.93>
ST_6 : Operation 33 [1/1] (1.93ns)   --->   "%tmp_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_5' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>

State 7 <SV = 6> <Delay = 1.93>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (1.93ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_6' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_7 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln40 = br void" [Filter.cpp:40]   --->   Operation 36 'br' 'br_ln40' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.92>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %.split4.i, i9 %X_2, void %.split2.i"   --->   Operation 37 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.92ns)   --->   "%X_2 = add i9 %X, i9 1" [Filter.cpp:40]   --->   Operation 38 'add' 'X_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i9 %X, i9 474" [Filter.cpp:40]   --->   Operation 39 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split2.i, void" [Filter.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.93>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%input_buffer_4_1 = phi i8 %tmp_6, void %.split4.i, i8 %tmp_7, void %.split2.i"   --->   Operation 41 'phi' 'input_buffer_4_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%input_buffer_3_1 = phi i8 %tmp_5, void %.split4.i, i8 %input_buffer_4_1, void %.split2.i"   --->   Operation 42 'phi' 'input_buffer_3_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%input_buffer_2_1 = phi i8 %tmp_4, void %.split4.i, i8 %input_buffer_3_1, void %.split2.i"   --->   Operation 43 'phi' 'input_buffer_2_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (1.93ns)   --->   "%tmp_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_7' <Predicate = (!icmp_ln40)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i8 %input_buffer_2_1" [Filter.cpp:48]   --->   Operation 45 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 46 [3/3] (1.08ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i15 %zext_ln48_2, i15 98" [Filter.cpp:48]   --->   Operation 46 'mul' 'mul_ln48' <Predicate = (!icmp_ln40)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.08>
ST_10 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i15 %zext_ln48_2, i15 98" [Filter.cpp:48]   --->   Operation 47 'mul' 'mul_ln48' <Predicate = (!icmp_ln40)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.73>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%input_buffer_1_1 = phi i8 %tmp_3, void %.split4.i, i8 %input_buffer_2_1, void %.split2.i"   --->   Operation 48 'phi' 'input_buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%input_buffer_0_1 = phi i8 %tmp_2, void %.split4.i, i8 %input_buffer_1_1, void %.split2.i"   --->   Operation 49 'phi' 'input_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%input_buffer_0_0_i = phi i8 %tmp, void %.split4.i, i8 %input_buffer_0_1, void %.split2.i"   --->   Operation 50 'phi' 'input_buffer_0_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 474, i64 474, i64 474"   --->   Operation 52 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %input_buffer_0_1" [Filter.cpp:48]   --->   Operation 53 'zext' 'zext_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i8 %input_buffer_1_1" [Filter.cpp:48]   --->   Operation 54 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i15 %zext_ln48_2, i15 98" [Filter.cpp:48]   --->   Operation 55 'mul' 'mul_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %input_buffer_3_1" [Filter.cpp:43]   --->   Operation 56 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i8 %input_buffer_4_1" [Filter.cpp:43]   --->   Operation 57 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.90ns)   --->   "%tmp_i = add i9 %zext_ln43, i9 %zext_ln48_1" [Filter.cpp:43]   --->   Operation 58 'add' 'tmp_i' <Predicate = (!icmp_ln40)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln43_1, i9 %zext_ln48" [Filter.cpp:43]   --->   Operation 59 'add' 'tmp2_i' <Predicate = (!icmp_ln40)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_16_cast_i = zext i8 %tmp_7" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'zext' 'tmp_16_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%input_buffer_0_0_cast_i = zext i8 %input_buffer_0_0_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'zext' 'input_buffer_0_0_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.90ns)   --->   "%tmp41_i = add i9 %input_buffer_0_0_cast_i, i9 %tmp_16_cast_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'add' 'tmp41_i' <Predicate = (!icmp_ln40)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp41_i, i1 0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'bitconcatenate' 'tmp5_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %tmp5_i" [Filter.cpp:48]   --->   Operation 64 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 65 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln48 = add i15 %mul_ln48, i15 %zext_ln48_3" [Filter.cpp:48]   --->   Operation 65 'add' 'add_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl3_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_i, i6 0" [Filter.cpp:43]   --->   Operation 67 'bitconcatenate' 'p_shl3_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3_cast_i = zext i15 %p_shl3_i" [Filter.cpp:43]   --->   Operation 68 'zext' 'p_shl3_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl4_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_i, i1 0" [Filter.cpp:43]   --->   Operation 69 'bitconcatenate' 'p_shl4_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl4_cast_i = zext i10 %p_shl4_i" [Filter.cpp:43]   --->   Operation 70 'zext' 'p_shl4_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.00ns)   --->   "%tmp1_i = sub i16 %p_shl3_cast_i, i16 %p_shl4_cast_i" [Filter.cpp:43]   --->   Operation 71 'sub' 'tmp1_i' <Predicate = (!icmp_ln40)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%tmp2_cast13_i = zext i9 %tmp2_i" [Filter.cpp:43]   --->   Operation 72 'zext' 'tmp2_cast13_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2_i, i4 0" [Filter.cpp:43]   --->   Operation 73 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:43]   --->   Operation 74 'zext' 'p_shl_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.97ns)   --->   "%tmp3_i = sub i14 %p_shl_cast_i, i14 %tmp2_cast13_i" [Filter.cpp:43]   --->   Operation 75 'sub' 'tmp3_i' <Predicate = (!icmp_ln40)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp3_cast_i = sext i14 %tmp3_i" [Filter.cpp:43]   --->   Operation 76 'sext' 'tmp3_cast_i' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln48 = add i15 %mul_ln48, i15 %zext_ln48_3" [Filter.cpp:48]   --->   Operation 77 'add' 'add_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i15 %add_ln48" [Filter.cpp:48]   --->   Operation 78 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_1 = add i16 %zext_ln48_4, i16 %tmp3_cast_i" [Filter.cpp:48]   --->   Operation 79 'add' 'add_ln48_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 80 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%Sum = add i16 %add_ln48_1, i16 %tmp1_i" [Filter.cpp:48]   --->   Operation 80 'add' 'Sum' <Predicate = (!icmp_ln40)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:50]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %TempStream, i8 %trunc_ln" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (!icmp_ln40)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ TempStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
br_ln31                 (br               ) [ 01111111111111]
Y                       (phi              ) [ 00100000000000]
Y_3                     (add              ) [ 01111111111111]
icmp_ln31               (icmp             ) [ 00111111111111]
empty                   (speclooptripcount) [ 00000000000000]
br_ln31                 (br               ) [ 00000000000000]
tmp                     (read             ) [ 00011111111110]
ret_ln0                 (ret              ) [ 00000000000000]
tmp_2                   (read             ) [ 00001111111110]
tmp_3                   (read             ) [ 00000111111110]
tmp_4                   (read             ) [ 00000011111110]
tmp_5                   (read             ) [ 00000001111110]
specloopname_ln0        (specloopname     ) [ 00000000000000]
tmp_6                   (read             ) [ 00111111111111]
br_ln40                 (br               ) [ 00111111111111]
X                       (phi              ) [ 00000000100000]
X_2                     (add              ) [ 00111111111111]
icmp_ln40               (icmp             ) [ 00000000111110]
br_ln40                 (br               ) [ 00000000000000]
input_buffer_4_1        (phi              ) [ 00111111111111]
input_buffer_3_1        (phi              ) [ 00000001111110]
input_buffer_2_1        (phi              ) [ 00000011111110]
tmp_7                   (read             ) [ 00111111111111]
zext_ln48_2             (zext             ) [ 00000000101100]
input_buffer_1_1        (phi              ) [ 00000111101110]
input_buffer_0_1        (phi              ) [ 00001111111110]
input_buffer_0_0_i      (phi              ) [ 00000000111100]
specpipeline_ln0        (specpipeline     ) [ 00000000000000]
empty_69                (speclooptripcount) [ 00000000000000]
zext_ln48               (zext             ) [ 00000000000000]
zext_ln48_1             (zext             ) [ 00000000000000]
mul_ln48                (mul              ) [ 00000000100010]
zext_ln43               (zext             ) [ 00000000000000]
zext_ln43_1             (zext             ) [ 00000000000000]
tmp_i                   (add              ) [ 00000000100010]
tmp2_i                  (add              ) [ 00000000100010]
tmp_16_cast_i           (zext             ) [ 00000000000000]
input_buffer_0_0_cast_i (zext             ) [ 00000000000000]
tmp41_i                 (add              ) [ 00000000000000]
tmp5_i                  (bitconcatenate   ) [ 00000000000000]
zext_ln48_3             (zext             ) [ 00000000100010]
specloopname_ln0        (specloopname     ) [ 00000000000000]
p_shl3_i                (bitconcatenate   ) [ 00000000000000]
p_shl3_cast_i           (zext             ) [ 00000000000000]
p_shl4_i                (bitconcatenate   ) [ 00000000000000]
p_shl4_cast_i           (zext             ) [ 00000000000000]
tmp1_i                  (sub              ) [ 00000000000000]
tmp2_cast13_i           (zext             ) [ 00000000000000]
p_shl_i                 (bitconcatenate   ) [ 00000000000000]
p_shl_cast_i            (zext             ) [ 00000000000000]
tmp3_i                  (sub              ) [ 00000000000000]
tmp3_cast_i             (sext             ) [ 00000000000000]
add_ln48                (add              ) [ 00000000000000]
zext_ln48_4             (zext             ) [ 00000000000000]
add_ln48_1              (add              ) [ 00000000000000]
Sum                     (add              ) [ 00000000000000]
trunc_ln                (partselect       ) [ 00000000000000]
write_ln174             (write            ) [ 00000000000000]
br_ln0                  (br               ) [ 00111111111111]
br_ln0                  (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="TempStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TempStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_2/3 tmp_3/4 tmp_4/5 tmp_5/6 tmp_6/7 tmp_7/9 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln174_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 "/>
</bind>
</comp>

<comp id="77" class="1005" name="Y_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="1"/>
<pin id="79" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="Y_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="X_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="X_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="X/8 "/>
</bind>
</comp>

<comp id="99" class="1005" name="input_buffer_4_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_4_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_buffer_4_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="2"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_4_1/9 "/>
</bind>
</comp>

<comp id="109" class="1005" name="input_buffer_3_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_3_1 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_buffer_3_1_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="3"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_3_1/9 "/>
</bind>
</comp>

<comp id="120" class="1005" name="input_buffer_2_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_buffer_2_1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_buffer_2_1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="4"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_2_1/9 "/>
</bind>
</comp>

<comp id="131" class="1005" name="input_buffer_1_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_1_1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_buffer_1_1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="7"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="8" slack="2"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_1_1/11 "/>
</bind>
</comp>

<comp id="142" class="1005" name="input_buffer_0_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_0_1 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_buffer_0_1_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="8"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_0_1/11 "/>
</bind>
</comp>

<comp id="153" class="1005" name="input_buffer_0_0_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_buffer_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_buffer_0_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="9"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer_0_0_i/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Y_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln31_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="9" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="X_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="X_2/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln40_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln48_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln48_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln48_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln43_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2"/>
<pin id="201" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln43_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp2_i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_16_cast_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast_i/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_buffer_0_0_cast_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_buffer_0_0_cast_i/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp41_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp41_i/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp5_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5_i/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln48_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl3_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl3_cast_i_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl4_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="1"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl4_cast_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp1_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1_i/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp2_cast13_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast13_i/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_shl_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="1"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl_cast_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp3_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_i/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp3_cast_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast_i/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln48_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln48_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="0" index="1" bw="14" slack="0"/>
<pin id="302" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="Sum_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Sum/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="5" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln48/9 add_ln48/11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="Y_3_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="Y_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="9"/>
<pin id="341" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="8"/>
<pin id="346" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_3_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="7"/>
<pin id="351" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_4_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="4"/>
<pin id="356" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_5_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="3"/>
<pin id="361" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_6_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="369" class="1005" name="X_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="X_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="icmp_ln40_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_7_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln48_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="1"/>
<pin id="386" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp2_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="1"/>
<pin id="397" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_i "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln48_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="1"/>
<pin id="403" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="102" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="118"><net_src comp="99" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="129"><net_src comp="109" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="120" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="151"><net_src comp="131" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="162"><net_src comp="142" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="81" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="81" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="92" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="92" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="123" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="145" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="134" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="109" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="99" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="195" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="203" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="191" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="156" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="219" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="251" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="266" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="327"><net_src comp="187" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="240" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="334"><net_src comp="163" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="342"><net_src comp="64" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="347"><net_src comp="64" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="352"><net_src comp="64" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="357"><net_src comp="64" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="362"><net_src comp="64" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="367"><net_src comp="64" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="372"><net_src comp="175" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="377"><net_src comp="181" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="64" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="387"><net_src comp="187" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="392"><net_src comp="207" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="398"><net_src comp="213" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="404"><net_src comp="240" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="322" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStream | {}
	Port: TempStream | {12 }
 - Input state : 
	Port: Filter_horizontal_HW : inStream | {2 3 4 5 6 7 9 }
	Port: Filter_horizontal_HW : TempStream | {}
  - Chain level:
	State 1
	State 2
		Y_3 : 1
		icmp_ln31 : 1
		br_ln31 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		X_2 : 1
		icmp_ln40 : 1
		br_ln40 : 2
	State 9
		zext_ln48_2 : 1
		mul_ln48 : 2
	State 10
	State 11
		zext_ln48 : 1
		zext_ln48_1 : 1
		tmp_i : 2
		tmp2_i : 2
		input_buffer_0_0_cast_i : 1
		tmp41_i : 2
		tmp5_i : 3
		zext_ln48_3 : 4
		add_ln48 : 5
	State 12
		p_shl3_cast_i : 1
		p_shl4_cast_i : 1
		tmp1_i : 2
		p_shl_cast_i : 1
		tmp3_i : 2
		tmp3_cast_i : 3
		zext_ln48_4 : 1
		add_ln48_1 : 4
		Sum : 5
		trunc_ln : 6
		write_ln174 : 7
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           Y_3_fu_163           |    0    |    0    |    16   |
|          |           X_2_fu_175           |    0    |    0    |    16   |
|          |          tmp_i_fu_207          |    0    |    0    |    15   |
|    add   |          tmp2_i_fu_213         |    0    |    0    |    15   |
|          |         tmp41_i_fu_226         |    0    |    0    |    15   |
|          |        add_ln48_1_fu_299       |    0    |    0    |    16   |
|          |           Sum_fu_305           |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |          tmp1_i_fu_266         |    0    |    0    |    22   |
|          |          tmp3_i_fu_286         |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln31_fu_169        |    0    |    0    |    11   |
|          |        icmp_ln40_fu_181        |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_322           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   |         grp_read_fu_64         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln174_write_fu_70    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       zext_ln48_2_fu_187       |    0    |    0    |    0    |
|          |        zext_ln48_fu_191        |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_195       |    0    |    0    |    0    |
|          |        zext_ln43_fu_199        |    0    |    0    |    0    |
|          |       zext_ln43_1_fu_203       |    0    |    0    |    0    |
|          |      tmp_16_cast_i_fu_219      |    0    |    0    |    0    |
|   zext   | input_buffer_0_0_cast_i_fu_222 |    0    |    0    |    0    |
|          |       zext_ln48_3_fu_240       |    0    |    0    |    0    |
|          |      p_shl3_cast_i_fu_251      |    0    |    0    |    0    |
|          |      p_shl4_cast_i_fu_262      |    0    |    0    |    0    |
|          |      tmp2_cast13_i_fu_272      |    0    |    0    |    0    |
|          |       p_shl_cast_i_fu_282      |    0    |    0    |    0    |
|          |       zext_ln48_4_fu_296       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp5_i_fu_232         |    0    |    0    |    0    |
|bitconcatenate|         p_shl3_i_fu_244        |    0    |    0    |    0    |
|          |         p_shl4_i_fu_255        |    0    |    0    |    0    |
|          |         p_shl_i_fu_275         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       tmp3_cast_i_fu_292       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         trunc_ln_fu_311        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    1    |    0    |   173   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        X_2_reg_369       |    9   |
|         X_reg_88         |    9   |
|        Y_3_reg_331       |    9   |
|         Y_reg_77         |    9   |
|     icmp_ln40_reg_374    |    1   |
|input_buffer_0_0_i_reg_153|    8   |
| input_buffer_0_1_reg_142 |    8   |
| input_buffer_1_1_reg_131 |    8   |
| input_buffer_2_1_reg_120 |    8   |
| input_buffer_3_1_reg_109 |    8   |
|  input_buffer_4_1_reg_99 |    8   |
|      tmp2_i_reg_395      |    9   |
|       tmp_2_reg_344      |    8   |
|       tmp_3_reg_349      |    8   |
|       tmp_4_reg_354      |    8   |
|       tmp_5_reg_359      |    8   |
|       tmp_6_reg_364      |    8   |
|       tmp_7_reg_378      |    8   |
|       tmp_i_reg_389      |    9   |
|        tmp_reg_339       |    8   |
|    zext_ln48_2_reg_384   |   15   |
|    zext_ln48_3_reg_401   |   15   |
+--------------------------+--------+
|           Total          |   189  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_322 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_322 |  p1  |   2  |  15  |   30   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   46   ||  0.978  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   173  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   189  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   189  |   191  |
+-----------+--------+--------+--------+--------+
