<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->



<CLIPDeclaration Name="d_mcs_wrapper_top">
  <FormatVersion>4.3</FormatVersion>
  <Description/>
 	<TopLevelEntityAndArchitecture>
		  <SynthesisModel>
			   <Entity>d_mcs_wrapper_top</Entity>
			   <Architecture>STRUCTURE</Architecture>
		  </SynthesisModel>
    <SimulationModel>
		   <Entity>d_mcs_wrapper_top</Entity>
		   <Architecture>STRUCTURE</Architecture>
</SimulationModel>
 	</TopLevelEntityAndArchitecture>
  
  <SupportedDeviceFamilies>Kintex-7
</SupportedDeviceFamilies>
  
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="INTC_IRQ">
          <HDLName>INTC_IRQ</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="INTC_Interrupt">
          <HDLName>INTC_Interrupt</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 3 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_addr_strobe">
          <HDLName>IO_BUS_addr_strobe</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_address">
          <HDLName>IO_BUS_address</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_byte_enable">
          <HDLName>IO_BUS_byte_enable</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 3 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_read_data">
          <HDLName>IO_BUS_read_data</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_read_strobe">
          <HDLName>IO_BUS_read_strobe</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_ready">
          <HDLName>IO_BUS_ready</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_write_data">
          <HDLName>IO_BUS_write_data</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="IO_BUS_write_strobe">
          <HDLName>IO_BUS_write_strobe</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="clock_rtl">
          <HDLName>clock_rtl</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="gpio1_rtl_tri_i">
          <HDLName>gpio1_rtl_tri_i</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio1_rtl_tri_o">
          <HDLName>gpio1_rtl_tri_o</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio2_rtl_tri_o">
          <HDLName>gpio2_rtl_tri_o</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio3_rtl_tri_o">
          <HDLName>gpio3_rtl_tri_o</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <RequiredClockDomain>clock_rtl</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
      </SignalList>
    </Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="reset_rtl">
          <HDLName>reset_rtl</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  </Signal>
  </SignalList>
</Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="d_mcs_wrapper_top.vhd">
      <TopLevel/>
      <MD5>ccab35219253068f3b9c13d479fd3d61</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="MicroBlaze_Mcs_IO_Bus\checkpoint_37.dcp">
  
      <MD5>bc9572608b7455266ac3ff3723f70d49</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
</ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
  


</CLIPDeclaration>