{
  "module_name": "amcc_s5933.h",
  "hash_id": "a8c7ae378c57f2094c4fad8f3be685f7c8c9faef3f7c86772e8700157c7aef73",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/amcc_s5933.h",
  "human_readable_source": " \n \n\n#ifndef _AMCC_S5933_H_\n#define _AMCC_S5933_H_\n\n \n \n \n\n#define AMCC_OP_REG_OMB1         0x00\n#define AMCC_OP_REG_OMB2         0x04\n#define AMCC_OP_REG_OMB3         0x08\n#define AMCC_OP_REG_OMB4         0x0c\n#define AMCC_OP_REG_IMB1         0x10\n#define AMCC_OP_REG_IMB2         0x14\n#define AMCC_OP_REG_IMB3         0x18\n#define AMCC_OP_REG_IMB4         0x1c\n#define AMCC_OP_REG_FIFO         0x20\n#define AMCC_OP_REG_MWAR         0x24\n#define AMCC_OP_REG_MWTC         0x28\n#define AMCC_OP_REG_MRAR         0x2c\n#define AMCC_OP_REG_MRTC         0x30\n#define AMCC_OP_REG_MBEF         0x34\n#define AMCC_OP_REG_INTCSR       0x38\n#define  AMCC_OP_REG_INTCSR_SRC  (AMCC_OP_REG_INTCSR + 2)\t \n#define  AMCC_OP_REG_INTCSR_FEC  (AMCC_OP_REG_INTCSR + 3)\t \n#define AMCC_OP_REG_MCSR         0x3c\n#define  AMCC_OP_REG_MCSR_NVDATA (AMCC_OP_REG_MCSR + 2)\t \n#define  AMCC_OP_REG_MCSR_NVCMD  (AMCC_OP_REG_MCSR + 3)\t \n\n#define AMCC_FIFO_DEPTH_DWORD\t8\n#define AMCC_FIFO_DEPTH_BYTES\t(8 * sizeof(u32))\n\n \n \n \n#define INTCSR_OUTBOX_BYTE(x)\t((x) & 0x3)\n#define INTCSR_OUTBOX_SELECT(x)\t(((x) & 0x3) << 2)\n#define INTCSR_OUTBOX_EMPTY_INT\t0x10\t \n#define INTCSR_INBOX_BYTE(x)\t(((x) & 0x3) << 8)\n#define INTCSR_INBOX_SELECT(x)\t(((x) & 0x3) << 10)\n#define INTCSR_INBOX_FULL_INT\t0x1000\t \n \n#define INTCSR_INBOX_INTR_STATUS\t0x20000\n \n#define INTCSR_INTR_ASSERTED\t0x800000\n\n \n \n \n#define MCSR_NV_LOAD_LOW_ADDR\t0x0\n#define MCSR_NV_LOAD_HIGH_ADDR\t0x20\n#define MCSR_NV_WRITE\t0x40\n#define MCSR_NV_READ\t0x60\n#define MCSR_NV_MASK\t0x60\n#define MCSR_NV_ENABLE\t0x80\n#define MCSR_NV_BUSY\tMCSR_NV_ENABLE\n\n \n \n \n\n#define AMCC_OP_REG_SIZE\t 64\t \n\n \n \n \n\n#define AMCC_OP_REG_AIMB1         0x00\n#define AMCC_OP_REG_AIMB2         0x04\n#define AMCC_OP_REG_AIMB3         0x08\n#define AMCC_OP_REG_AIMB4         0x0c\n#define AMCC_OP_REG_AOMB1         0x10\n#define AMCC_OP_REG_AOMB2         0x14\n#define AMCC_OP_REG_AOMB3         0x18\n#define AMCC_OP_REG_AOMB4         0x1c\n#define AMCC_OP_REG_AFIFO         0x20\n#define AMCC_OP_REG_AMWAR         0x24\n#define AMCC_OP_REG_APTA          0x28\n#define AMCC_OP_REG_APTD          0x2c\n#define AMCC_OP_REG_AMRAR         0x30\n#define AMCC_OP_REG_AMBEF         0x34\n#define AMCC_OP_REG_AINT          0x38\n#define AMCC_OP_REG_AGCSTS        0x3c\n#define AMCC_OP_REG_AMWTC         0x58\n#define AMCC_OP_REG_AMRTC         0x5c\n\n \n \n \n\n#define AGCSTS_CONTROL_MASK\t0xfffff000\n#define  AGCSTS_NV_ACC_MASK\t0xe0000000\n#define  AGCSTS_RESET_MASK\t0x0e000000\n#define  AGCSTS_NV_DA_MASK\t0x00ff0000\n#define  AGCSTS_BIST_MASK\t0x0000f000\n#define AGCSTS_STATUS_MASK\t0x000000ff\n#define  AGCSTS_TCZERO_MASK\t0x000000c0\n#define  AGCSTS_FIFO_ST_MASK\t0x0000003f\n\n#define AGCSTS_TC_ENABLE\t0x10000000\n\n#define AGCSTS_RESET_MBFLAGS\t0x08000000\n#define AGCSTS_RESET_P2A_FIFO\t0x04000000\n#define AGCSTS_RESET_A2P_FIFO\t0x02000000\n#define AGCSTS_RESET_FIFOS\t(AGCSTS_RESET_A2P_FIFO | AGCSTS_RESET_P2A_FIFO)\n\n#define AGCSTS_A2P_TCOUNT\t0x00000080\n#define AGCSTS_P2A_TCOUNT\t0x00000040\n\n#define AGCSTS_FS_P2A_EMPTY\t0x00000020\n#define AGCSTS_FS_P2A_HALF\t0x00000010\n#define AGCSTS_FS_P2A_FULL\t0x00000008\n\n#define AGCSTS_FS_A2P_EMPTY\t0x00000004\n#define AGCSTS_FS_A2P_HALF\t0x00000002\n#define AGCSTS_FS_A2P_FULL\t0x00000001\n\n \n \n \n\n#define AINT_INT_MASK\t\t0x00ff0000\n#define AINT_SEL_MASK\t\t0x0000ffff\n#define  AINT_IS_ENSEL_MASK\t0x00001f1f\n\n#define AINT_INT_ASSERTED\t0x00800000\n#define AINT_BM_ERROR\t\t0x00200000\n#define AINT_BIST_INT\t\t0x00100000\n\n#define AINT_RT_COMPLETE\t0x00080000\n#define AINT_WT_COMPLETE\t0x00040000\n\n#define AINT_OUT_MB_INT\t\t0x00020000\n#define AINT_IN_MB_INT\t\t0x00010000\n\n#define AINT_READ_COMPL\t\t0x00008000\n#define AINT_WRITE_COMPL\t0x00004000\n\n#define AINT_OMB_ENABLE\t\t0x00001000\n#define AINT_OMB_SELECT\t\t0x00000c00\n#define AINT_OMB_BYTE\t\t0x00000300\n\n#define AINT_IMB_ENABLE\t\t0x00000010\n#define AINT_IMB_SELECT\t\t0x0000000c\n#define AINT_IMB_BYTE\t\t0x00000003\n\n \n \n#define EN_A2P_TRANSFERS\t0x00000400\n \n#define RESET_A2P_FLAGS\t\t0x04000000L\n \n#define A2P_HI_PRIORITY\t\t0x00000100L\n \n#define ANY_S593X_INT\t\t0x00800000L\n#define READ_TC_INT\t\t0x00080000L\n#define WRITE_TC_INT\t\t0x00040000L\n#define IN_MB_INT\t\t0x00020000L\n#define MASTER_ABORT_INT\t0x00100000L\n#define TARGET_ABORT_INT\t0x00200000L\n#define BUS_MASTER_INT\t\t0x00200000L\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}