
*** Running vivado
    with args -log soc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/I_CHIP_2024/manufactured_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.418 ; gain = 31.680
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 385.691 ; gain = 35.273
Command: synth_design -top soc_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 498.715 ; gain = 106.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_wrapper' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/imports/hdl/soc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'soc' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1387]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_bram_ctrl_0_8' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_bram_ctrl_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_bram_ctrl_0_8' (1#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_bram_ctrl_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_bram_ctrl_0_bram_7' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_bram_ctrl_0_bram_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_bram_ctrl_0_bram_7' (2#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_bram_ctrl_0_bram_7_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'soc_axi_bram_ctrl_0_bram_7' requires 16 connections, but only 14 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1634]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_intc_0_1' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_intc_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_intc_0_1' (3#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_intc_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_mem_intercon_6' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2017]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_V6Q5A7' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:158]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_V6Q5A7' (4#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:158]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1C9G52Y' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:304]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1C9G52Y' (5#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:304]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_4I3QES' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:582]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_4I3QES' (6#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:582]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OC81Z9' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:948]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OC81Z9' (7#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:948]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1CQYKG' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1240]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1CQYKG' (8#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1240]
INFO: [Synth 8-6157] synthesizing module 'soc_xbar_12' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_xbar_12_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_xbar_12' (9#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_xbar_12_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (9) of module 'soc_xbar_12' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2714]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (9) of module 'soc_xbar_12' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2718]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_mem_intercon_6' (10#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2017]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_uartlite_0_4' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_uartlite_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_uartlite_0_4' (11#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_axi_uartlite_0_4_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'soc_axi_uartlite_0_4' requires 22 connections, but only 21 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1775]
INFO: [Synth 8-6157] synthesizing module 'soc_clk_wiz_1_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'soc_clk_wiz_1_2' (12#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'soc_hardware_accelerator_0_6' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_hardware_accelerator_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hardware_accelerator_0_6' (13#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_hardware_accelerator_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_mdm_1_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_mdm_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_mdm_1_2' (14#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_mdm_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_microblaze_0_1' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_microblaze_0_1' (15#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'soc_microblaze_0_1' requires 52 connections, but only 51 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1862]
INFO: [Synth 8-6157] synthesizing module 'soc_microblaze_0_axi_periph_14' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2753]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ER5PWT' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ER5PWT' (16#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_TTL1PK' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:436]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_TTL1PK' (17#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:436]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8VJLG7' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1094]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8VJLG7' (18#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1094]
INFO: [Synth 8-6157] synthesizing module 'soc_xbar_26' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_xbar_26_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_xbar_26' (19#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_xbar_26_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_microblaze_0_axi_periph_14' (20#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2753]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_QCWR2N' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:714]
INFO: [Synth 8-6157] synthesizing module 'soc_dlmb_bram_if_cntlr_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_dlmb_bram_if_cntlr_2' (21#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_dlmb_v10_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_dlmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_dlmb_v10_2' (22#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_dlmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'soc_dlmb_v10_2' requires 25 connections, but only 24 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:860]
INFO: [Synth 8-6157] synthesizing module 'soc_ilmb_bram_if_cntlr_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_ilmb_bram_if_cntlr_2' (23#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_ilmb_v10_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_ilmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_ilmb_v10_2' (24#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_ilmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'soc_ilmb_v10_2' requires 25 connections, but only 24 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:906]
INFO: [Synth 8-6157] synthesizing module 'soc_lmb_bram_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_lmb_bram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_lmb_bram_2' (25#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_lmb_bram_2_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'soc_lmb_bram_2' requires 16 connections, but only 14 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:931]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_QCWR2N' (26#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:714]
INFO: [Synth 8-6157] synthesizing module 'soc_rst_clk_wiz_1_100M_2' [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_rst_clk_wiz_1_100M_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_rst_clk_wiz_1_100M_2' (27#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/.Xil/Vivado-16896-LAPTOP-7P8LB6PD/realtime/soc_rst_clk_wiz_1_100M_2_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'soc_rst_clk_wiz_1_100M_2' requires 10 connections, but only 8 given [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:2002]
INFO: [Synth 8-6157] synthesizing module 'soc_xlconcat_0_0' [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_0/synth/soc_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (28#1) [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'soc_xlconcat_0_0' (29#1) [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xlconcat_0_0/synth/soc_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'soc' (30#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/synth/soc.v:1387]
INFO: [Synth 8-6155] done synthesizing module 'soc_wrapper' (31#1) [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/imports/hdl/soc_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_8VJLG7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8VJLG7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8VJLG7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8VJLG7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TTL1PK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TTL1PK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_TTL1PK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_TTL1PK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1ER5PWT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1ER5PWT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1ER5PWT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1ER5PWT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1CQYKG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1CQYKG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1CQYKG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1CQYKG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1OC81Z9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OC81Z9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1OC81Z9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OC81Z9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4I3QES has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4I3QES has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_4I3QES has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_4I3QES has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1C9G52Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1C9G52Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1C9G52Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1C9G52Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_V6Q5A7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_V6Q5A7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_V6Q5A7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_V6Q5A7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 555.078 ; gain = 162.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 555.078 ; gain = 162.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 555.078 ; gain = 162.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/soc_microblaze_0_1/soc_microblaze_0_1_in_context.xdc] for cell 'soc_i/microblaze_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_microblaze_0_1/soc_microblaze_0_1/soc_microblaze_0_1_in_context.xdc] for cell 'soc_i/microblaze_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2/soc_mdm_1_2_in_context.xdc] for cell 'soc_i/mdm_1'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_mdm_1_2/soc_mdm_1_2/soc_mdm_1_2_in_context.xdc] for cell 'soc_i/mdm_1'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2/soc_clk_wiz_1_2_in_context.xdc] for cell 'soc_i/clk_wiz_1'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2/soc_clk_wiz_1_2_in_context.xdc] for cell 'soc_i/clk_wiz_1'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'soc_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2/soc_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'soc_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_12/soc_xbar_12/soc_xbar_12_in_context.xdc] for cell 'soc_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_12/soc_xbar_12/soc_xbar_12_in_context.xdc] for cell 'soc_i/axi_mem_intercon/xbar'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_hardware_accelerator_0_6/soc_hardware_accelerator_0_6/soc_hardware_accelerator_0_6_in_context.xdc] for cell 'soc_i/hardware_accelerator_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_hardware_accelerator_0_6/soc_hardware_accelerator_0_6/soc_hardware_accelerator_0_6_in_context.xdc] for cell 'soc_i/hardware_accelerator_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_26/soc_xbar_26/soc_xbar_26_in_context.xdc] for cell 'soc_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_xbar_26/soc_xbar_26/soc_xbar_26_in_context.xdc] for cell 'soc_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_8/soc_axi_bram_ctrl_0_8/soc_axi_bram_ctrl_0_8_in_context.xdc] for cell 'soc_i/axi_bram_ctrl_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_8/soc_axi_bram_ctrl_0_8/soc_axi_bram_ctrl_0_8_in_context.xdc] for cell 'soc_i/axi_bram_ctrl_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_7/soc_axi_bram_ctrl_0_bram_7/soc_axi_bram_ctrl_0_bram_7_in_context.xdc] for cell 'soc_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_bram_ctrl_0_bram_7/soc_axi_bram_ctrl_0_bram_7/soc_axi_bram_ctrl_0_bram_7_in_context.xdc] for cell 'soc_i/axi_bram_ctrl_0_bram'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4_in_context.xdc] for cell 'soc_i/axi_uartlite_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4/soc_axi_uartlite_0_4_in_context.xdc] for cell 'soc_i/axi_uartlite_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1/soc_axi_intc_0_1_in_context.xdc] for cell 'soc_i/axi_intc_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_axi_intc_0_1/soc_axi_intc_0_1/soc_axi_intc_0_1_in_context.xdc] for cell 'soc_i/axi_intc_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_v10_2/soc_dlmb_v10_2/soc_ilmb_v10_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_v10_2/soc_dlmb_v10_2/soc_ilmb_v10_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_v10_2/soc_ilmb_v10_2/soc_ilmb_v10_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_v10_2/soc_ilmb_v10_2/soc_ilmb_v10_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_bram_if_cntlr_2/soc_dlmb_bram_if_cntlr_2/soc_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_dlmb_bram_if_cntlr_2/soc_dlmb_bram_if_cntlr_2/soc_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_bram_if_cntlr_2/soc_ilmb_bram_if_cntlr_2/soc_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_ilmb_bram_if_cntlr_2/soc_ilmb_bram_if_cntlr_2/soc_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_lmb_bram_2/soc_lmb_bram_2/soc_lmb_bram_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_lmb_bram_2/soc_lmb_bram_2/soc_lmb_bram_2_in_context.xdc] for cell 'soc_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1647.555 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1647.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'soc_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'soc_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.555 ; gain = 1254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.555 ; gain = 1254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2/soc_clk_wiz_1_2_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {e:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/ip/soc_clk_wiz_1_2/soc_clk_wiz_1_2/soc_clk_wiz_1_2_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for soc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/hardware_accelerator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.555 ; gain = 1254.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1647.555 ; gain = 1254.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design soc_microblaze_0_axi_periph_14 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design soc_axi_mem_intercon_6 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1647.555 ; gain = 1254.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/mdm_1/Dbg_Clk_0' to pin 'soc_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/mdm_1/Dbg_Update_0' to pin 'soc_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/clk_wiz_1/clk_out1' to pin 'soc_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/axi_bram_ctrl_0/bram_clk_a' to pin 'soc_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/axi_bram_ctrl_0/bram_clk_b' to pin 'soc_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'soc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'soc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2058.027 ; gain = 1665.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2058.176 ; gain = 1665.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |soc_xbar_12                  |         1|
|2     |soc_xbar_26                  |         1|
|3     |soc_axi_bram_ctrl_0_8        |         1|
|4     |soc_axi_bram_ctrl_0_bram_7   |         1|
|5     |soc_axi_intc_0_1             |         1|
|6     |soc_axi_uartlite_0_4         |         1|
|7     |soc_clk_wiz_1_2              |         1|
|8     |soc_hardware_accelerator_0_6 |         1|
|9     |soc_mdm_1_2                  |         1|
|10    |soc_microblaze_0_1           |         1|
|11    |soc_rst_clk_wiz_1_100M_2     |         1|
|12    |soc_dlmb_bram_if_cntlr_2     |         1|
|13    |soc_dlmb_v10_2               |         1|
|14    |soc_ilmb_bram_if_cntlr_2     |         1|
|15    |soc_ilmb_v10_2               |         1|
|16    |soc_lmb_bram_2               |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |soc_axi_bram_ctrl_0_8        |     1|
|2     |soc_axi_bram_ctrl_0_bram_7   |     1|
|3     |soc_axi_intc_0_1             |     1|
|4     |soc_axi_uartlite_0_4         |     1|
|5     |soc_clk_wiz_1_2              |     1|
|6     |soc_dlmb_bram_if_cntlr_2     |     1|
|7     |soc_dlmb_v10_2               |     1|
|8     |soc_hardware_accelerator_0_6 |     1|
|9     |soc_ilmb_bram_if_cntlr_2     |     1|
|10    |soc_ilmb_v10_2               |     1|
|11    |soc_lmb_bram_2               |     1|
|12    |soc_mdm_1_2                  |     1|
|13    |soc_microblaze_0_1           |     1|
|14    |soc_rst_clk_wiz_1_100M_2     |     1|
|15    |soc_xbar_12                  |     1|
|16    |soc_xbar_26                  |     1|
|17    |IBUF                         |     2|
|18    |OBUF                         |     4|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1880|
|2     |  soc_i                       |soc                                  |  1874|
|3     |    axi_mem_intercon          |soc_axi_mem_intercon_6               |   415|
|4     |    microblaze_0_axi_periph   |soc_microblaze_0_axi_periph_14       |   263|
|5     |    xlconcat_0                |soc_xlconcat_0_0                     |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_QCWR2N |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2068.668 ; gain = 583.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 2068.668 ; gain = 1676.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 2107.586 ; gain = 1721.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.runs/synth_1/soc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_wrapper_utilization_synth.rpt -pb soc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 23 22:31:25 2025...
