#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 17 17:02:53 2025
# Process ID: 8580
# Current directory: C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.runs/synth_1
# Command line: vivado.exe -log svpwm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source svpwm.tcl
# Log file: C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.runs/synth_1/svpwm.vds
# Journal file: C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.runs/synth_1\vivado.jou
# Running On        :DESKTOP-1FUVVL9
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10400F CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17037 MB
# Swap memory       :14495 MB
# Total Virtual     :31533 MB
# Available Virtual :16530 MB
#-----------------------------------------------------------
source svpwm.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 515.375 ; gain = 197.684
Command: synth_design -top svpwm -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25588
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 971.703 ; gain = 453.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'svpwm' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:21]
INFO: [Synth 8-3491] module 'clarke_transform' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/clarke_transform.vhd:5' bound to instance 'clarke_inst' of component 'clarke_transform' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:95]
INFO: [Synth 8-638] synthesizing module 'clarke_transform' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/clarke_transform.vhd:17]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/clarke_transform.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clarke_transform' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/clarke_transform.vhd:17]
INFO: [Synth 8-3491] module 'vector_processor' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:5' bound to instance 'vector_processor_inst' of component 'vector_processor' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vector_processor' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:18]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'vector_processor' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:18]
INFO: [Synth 8-3491] module 'switching_time_processor' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:6' bound to instance 'time_processor_inst' of component 'switching_time_processor' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:118]
INFO: [Synth 8-638] synthesizing module 'switching_time_processor' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:20]
INFO: [Synth 8-3491] module 'cordic_sin_cos' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:5' bound to instance 'cordic_inst' of component 'cordic_sin_cos' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:72]
INFO: [Synth 8-638] synthesizing module 'cordic_sin_cos' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:56]
WARNING: [Synth 8-614] signal 'iterations' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'cordic_sin_cos' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:16]
	Parameter data_len bound to: 32 - type: integer 
	Parameter delay_len bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'shift_reg_vref' of component 'shift_register' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:82]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:18]
	Parameter data_len bound to: 32 - type: integer 
	Parameter delay_len bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:18]
	Parameter data_len bound to: 3 - type: integer 
	Parameter delay_len bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'shift_reg_sector' of component 'shift_register' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:94]
INFO: [Synth 8-638] synthesizing module 'shift_register__parameterized1' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:18]
	Parameter data_len bound to: 3 - type: integer 
	Parameter delay_len bound to: 18 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'shift_register__parameterized1' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/shift_register.vhd:18]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'switching_time_processor' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/switching_time_processor.vhd:20]
INFO: [Synth 8-3491] module 'transistor_driver' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:6' bound to instance 'driver_inst' of component 'transistor_driver' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:131]
INFO: [Synth 8-638] synthesizing module 'transistor_driver' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:23]
INFO: [Synth 8-3491] module 'center_pwm' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:6' bound to instance 'HB1' of component 'center_pwm' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:43]
INFO: [Synth 8-638] synthesizing module 'center_pwm' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'center_pwm' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:16]
INFO: [Synth 8-3491] module 'center_pwm' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:6' bound to instance 'HB2' of component 'center_pwm' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:52]
INFO: [Synth 8-3491] module 'center_pwm' declared at 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/center_pwm.vhd:6' bound to instance 'HB3' of component 'center_pwm' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:61]
WARNING: [Synth 8-614] signal 'T1' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:70]
WARNING: [Synth 8-614] signal 'T2' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:70]
WARNING: [Synth 8-614] signal 'T0' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:70]
WARNING: [Synth 8-614] signal 'sector' is read in the process but is not in the sensitivity list [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'transistor_driver' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/transistor_driver.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'svpwm' (0#1) [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/svpwm.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element pipeline_reg[15][pip_theta] was removed.  [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/cordic_sin_cos.vhd:59]
WARNING: [Synth 8-7129] Port iterations[4] in module cordic_sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port iterations[4] in module vector_processor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1101.938 ; gain = 583.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.938 ; gain = 583.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.938 ; gain = 583.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-3936] Found unconnected internal register 'magnitude_int_reg' and it is trimmed from '64' to '34' bits. [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'pipeline_reg[0][pip_Z]' [C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.srcs/sources_1/new/vector_processor.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.938 ; gain = 583.637
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   3 Input   64 Bit       Adders := 32    
	   2 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 36    
	   3 Input   32 Bit       Adders := 30    
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 35    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 85    
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 10    
+---Multipliers : 
	              31x64  Multipliers := 4     
	              26x64  Multipliers := 1     
	              17x64  Multipliers := 1     
	              32x32  Multipliers := 1     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 30    
	   2 Input   32 Bit        Muxes := 32    
	   4 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   6 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG, operation Mode is: (A:0x14edb)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x14edb).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x14edb).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x14edb).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG0, operation Mode is: A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x107ff)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x107ff)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x107ff)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x107ff)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0x107ff).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: A*(B:0x2aad).
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: A*(B:0x1555).
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: A*(B:0x1555).
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: PCIN-A:B-C.
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: A*(B:0x24f5).
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: Generating DSP clarke_inst/ARG, operation Mode is: PCIN-A*(B:0x24f5).
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
DSP Report: operator clarke_inst/ARG is absorbed into DSP clarke_inst/ARG.
WARNING: [Synth 8-7129] Port T0[0] in module transistor_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port iterations[4] in module cordic_sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port iterations[4] in module vector_processor is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (pipeline_reg[0][pip_Z][31]) is unused and will be removed from module vector_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1351.734 ; gain = 833.434
---------------------------------------------------------------------------------
 Sort Area is  ARG_10 : 0 0 : 1995 5987 : Used 1 time 0
 Sort Area is  ARG_10 : 0 1 : 1993 5987 : Used 1 time 0
 Sort Area is  ARG_10 : 0 2 : 1999 5987 : Used 1 time 0
 Sort Area is  ARG_16 : 0 0 : 1995 5987 : Used 1 time 0
 Sort Area is  ARG_16 : 0 1 : 1993 5987 : Used 1 time 0
 Sort Area is  ARG_16 : 0 2 : 1999 5987 : Used 1 time 0
 Sort Area is  ARG_1b : 0 0 : 1995 5987 : Used 1 time 0
 Sort Area is  ARG_1b : 0 1 : 1993 5987 : Used 1 time 0
 Sort Area is  ARG_1b : 0 2 : 1999 5987 : Used 1 time 0
 Sort Area is  ARG_1e : 0 0 : 1995 5987 : Used 1 time 0
 Sort Area is  ARG_1e : 0 1 : 1993 5987 : Used 1 time 0
 Sort Area is  ARG_1e : 0 2 : 1999 5987 : Used 1 time 0
 Sort Area is  ARG_15 : 0 0 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_15 : 0 1 : 1999 5985 : Used 1 time 0
 Sort Area is  ARG_15 : 0 2 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_1a : 0 0 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_1a : 0 1 : 1999 5985 : Used 1 time 0
 Sort Area is  ARG_1a : 0 2 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_1d : 0 0 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_1d : 0 1 : 1999 5985 : Used 1 time 0
 Sort Area is  ARG_1d : 0 2 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_e : 0 0 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_e : 0 1 : 1999 5985 : Used 1 time 0
 Sort Area is  ARG_e : 0 2 : 1993 5985 : Used 1 time 0
 Sort Area is  ARG_0 : 0 0 : 1993 5628 : Used 1 time 0
 Sort Area is  ARG_0 : 0 1 : 1642 5628 : Used 1 time 0
 Sort Area is  ARG_0 : 0 2 : 1993 5628 : Used 1 time 0
 Sort Area is  ARG_4 : 0 0 : 1623 5258 : Used 1 time 0
 Sort Area is  ARG_4 : 0 1 : 1993 5258 : Used 1 time 0
 Sort Area is  ARG_4 : 0 2 : 1642 5258 : Used 1 time 0
 Sort Area is  ARG0_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  ARG0_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is  ARG0_9 : 0 0 : 1993 4646 : Used 1 time 0
 Sort Area is  ARG0_9 : 0 1 : 2653 4646 : Used 1 time 0
 Sort Area is  ARG_17 : 0 0 : 1678 3607 : Used 1 time 0
 Sort Area is  ARG_17 : 0 1 : 1929 3607 : Used 1 time 0
 Sort Area is  ARG_6 : 0 0 : 1486 2897 : Used 1 time 0
 Sort Area is  ARG_6 : 0 1 : 1411 2897 : Used 1 time 0
 Sort Area is  ARG_12 : 0 0 : 1130 2625 : Used 1 time 0
 Sort Area is  ARG_12 : 0 1 : 1495 2625 : Used 1 time 0
 Sort Area is  ARG_1c : 0 0 : 1130 2625 : Used 1 time 0
 Sort Area is  ARG_1c : 0 1 : 1495 2625 : Used 1 time 0
 Sort Area is  ARG_1f : 0 0 : 1130 2625 : Used 1 time 0
 Sort Area is  ARG_1f : 0 1 : 1495 2625 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_26 : 0 0 : 975 2192 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_26 : 0 1 : 1217 2192 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_23 : 0 0 : 975 1476 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_23 : 0 1 : 501 1476 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_20 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  clarke_inst/ARG_22 : 0 0 : 918 918 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vector_processor         | (A:0x14edb)*B      | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | (PCIN>>17)+A*B     | 11     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | A*B                | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN+A*(B:0x14edb) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | (PCIN>>17)+A*B     | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | A*(B:0x14edb)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | (PCIN>>17)+A*B     | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN+A*(B:0x14edb) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | A*B                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (A:0x107ff)*B      | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B                | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*(B:0x107ff)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (A:0x107ff)*B      | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B                | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*(B:0x107ff)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (A:0x107ff)*B      | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 14     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B                | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*(B:0x107ff)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (A:0x107ff)*B      | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B                | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*(B:0x107ff)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | (PCIN>>17)+A*B     | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*(B:0x107ff) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | A*(B:0x2aad)       | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | A*(B:0x1555)       | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | A*(B:0x1555)       | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|svpwm                    | PCIN-A:B-C         | 12     | 18     | 30     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clarke_transform         | A*(B:0x24f5)       | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | PCIN-A*(B:0x24f5)  | 16     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1351.734 ; gain = 833.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1351.734 ; gain = 833.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|svpwm       | vector_processor_inst/pipeline_reg[13][pip_Z][14]                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|svpwm       | vector_processor_inst/pipeline_reg[14][pip_Z][13]                 | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|svpwm       | vector_processor_inst/pipeline_reg[15][pip_Z][12]                 | 6      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|svpwm       | vector_processor_inst/pipeline_reg[15][pip_quadrant][1]           | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|svpwm       | time_processor_inst/cordic_inst/pipeline_reg[15][pip_quadrant][1] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|svpwm       | time_processor_inst/cordic_inst/pipeline_reg[13][pip_theta][14]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|svpwm       | time_processor_inst/shift_reg_vref/sig_delay_reg[31]              | 17     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|svpwm       | time_processor_inst/shift_reg_sector/sig_delay_reg[2]             | 19     | 3     | YES          | NO                 | YES               | 0      | 3       | 
+------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clarke_transform         | A*B             | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | A*B             | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | A*B             | 30     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|svpwm                    | (PCIN-(A:B+C))' | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clarke_transform         | A*B             | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clarke_transform         | (PCIN-(A*B))'   | 30     | 0      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|transistor_driver        | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN>>17+A*B    | 0      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|transistor_driver        | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | PCIN>>17+A*B    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|switching_time_processor | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | A*B             | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN>>17+A*B    | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN>>17+A*B    | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vector_processor         | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1334|
|3     |DSP48E1 |    49|
|4     |LUT1    |   658|
|5     |LUT2    |  1837|
|6     |LUT3    |  3046|
|7     |LUT4    |   434|
|8     |LUT5    |   156|
|9     |LUT6    |   353|
|10    |SRL16E  |    51|
|11    |SRLC32E |     3|
|12    |FDCE    |  4000|
|13    |FDPE    |     3|
|14    |FDRE    |   239|
|15    |IBUF    |    50|
|16    |OBUF    |     6|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               | 12220|
|2     |  clarke_inst           |clarke_transform               |   244|
|3     |  driver_inst           |transistor_driver              |   928|
|4     |    HB1                 |center_pwm                     |   153|
|5     |    HB2                 |center_pwm_0                   |    98|
|6     |    HB3                 |center_pwm_1                   |   133|
|7     |  time_processor_inst   |switching_time_processor       |  4659|
|8     |    cordic_inst         |cordic_sin_cos                 |  3344|
|9     |    shift_reg_sector    |shift_register__parameterized1 |    46|
|10    |    shift_reg_vref      |shift_register                 |   128|
|11    |  vector_processor_inst |vector_processor               |  6330|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1356.152 ; gain = 837.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1368.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1457.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6da8ebfe
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1457.566 ; gain = 942.191
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1457.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jan/Desktop/SVPWM/svpwm/svpwm/svpwm.runs/synth_1/svpwm.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file svpwm_utilization_synth.rpt -pb svpwm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 17:03:52 2025...
