$date
	Sun Apr 13 15:34:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module program_counter_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ pc_write $end
$var reg 1 % rst_n $end
$scope module pc_inst $end
$var wire 1 " clk $end
$var wire 32 & next_pc [31:0] $end
$var wire 1 $ pc_write $end
$var wire 1 % rst_n $end
$var reg 32 ' pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
1%
0$
b0 #
0"
bx !
$end
#5
1"
#10
b0 !
b0 '
0"
0%
#15
1"
#20
0"
1%
#25
1"
#30
0"
b100 #
b100 &
1$
#35
b100 !
b100 '
1"
#40
0"
b1000 #
b1000 &
#45
b1000 !
b1000 '
1"
#50
0"
b1100 #
b1100 &
#55
b1100 !
b1100 '
1"
#60
0"
b1000000000000 #
b1000000000000 &
#65
b1000000000000 !
b1000000000000 '
1"
#70
0"
b1000000000100 #
b1000000000100 &
0$
#75
1"
#80
0"
#85
1"
#90
0"
1$
#95
b1000000000100 !
b1000000000100 '
1"
#100
0"
#105
1"
#110
0"
