
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451375                       # Number of seconds simulated
sim_ticks                                451374589000                       # Number of ticks simulated
final_tick                               451374589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315796                       # Simulator instruction rate (inst/s)
host_op_rate                                   315956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87697512                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680572                       # Number of bytes of host memory used
host_seconds                                  5146.95                       # Real time elapsed on the host
sim_insts                                  1625385210                       # Number of instructions simulated
sim_ops                                    1626207280                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           28800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1158                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              63805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              28641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         71745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                164192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         63805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             63805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             28641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        71745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               164192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  74112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  451374496000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.914894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.381552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.194593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     34.04%     34.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     22.34%     56.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15      7.98%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.32%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.72%     73.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.60%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.19%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.53%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40     21.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          188                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     36403673                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                58116173                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31436.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50186.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  389787993.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5554920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             11408550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               791040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        29604660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15061920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     108301168800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           108377578995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.105627                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         451347420771                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1423000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5490000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 451243366000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     39223000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      20157479                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     64929521                       # Time in different power states
system.mem_ctrls_1.actEnergy                   692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2713200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             10796370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2378400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        67240620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        56427360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     108262016220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           108438266805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.240078                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         451344667250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4981000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15188000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 451050319000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    146950750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       9685500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    147464750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               213880141                       # Number of BP lookups
system.cpu.branchPred.condPredicted         201828369                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6845687                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            199045963                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               199041400                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997708                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3077594                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                401                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                792                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               85                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      4194781                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        902749179                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6182205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1948404808                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   213880141                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          202119786                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     889661472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                13725636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          586                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 620652715                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   325                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          902708240                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.159704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.956297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15750884      1.74%      1.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                304941083     33.78%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                101407588     11.23%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                480608685     53.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            902708240                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.236921                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.158301                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 55432556                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              75207420                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 706750358                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              58455631                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6862275                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            189974302                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   549                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             1864574606                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              31164638                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6862275                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                101007799                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                23342504                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16107                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 717254595                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              54224960                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1832184918                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              14418531                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              32819453                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  13442                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1402                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          2100018605                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2478520232                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1909474739                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups            12096                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            1870571236                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                229447369                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                661                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            439                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 100177131                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            652583796                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           103955698                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         176652867                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6429353                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1817193484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 436                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1749110260                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3883927                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       190986639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    140399295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     902708240                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.937625                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.926378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            77848688      8.62%      8.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           181619522     20.12%     28.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           364313838     40.36%     69.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           276841904     30.67%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2084090      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 198      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       902708240                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                82211468     21.39%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    203      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              300570190     78.20%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1577448      0.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               402      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1018683420     58.24%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  704      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  811      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1608      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1608      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1207      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            631880415     36.13%     94.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            98540081      5.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1749110260                       # Type of FU issued
system.cpu.iq.rate                           1.937537                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   384359310                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.219746                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         4789148782                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2008188710                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1726906881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2133456014                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads        259877701                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     67560433                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses      1310416                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        18191                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     13119332                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          509                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6862275                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                17921929                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1817416958                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             652583796                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            103955698                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                435                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    92                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          18191                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5196000                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1977786                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7173786                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1734340810                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             622815700                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14769450                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        223038                       # number of nop insts executed
system.cpu.iew.exec_refs                    720048305                       # number of memory reference insts executed
system.cpu.iew.exec_branches                184838566                       # Number of branches executed
system.cpu.iew.exec_stores                   97232605                       # Number of stores executed
system.cpu.iew.exec_rate                     1.921177                       # Inst execution rate
system.cpu.iew.wb_sent                     1730297338                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1726916529                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1413864486                       # num instructions producing a value
system.cpu.iew.wb_consumers                1768130663                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.912953                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.799638                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       175399563                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6845144                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    877924057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.852559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.641613                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    349990312     39.87%     39.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    281918843     32.11%     71.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     68504356      7.80%     79.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8841505      1.01%     80.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     13603385      1.55%     82.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6786797      0.77%     83.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     15479221      1.76%     84.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     62665945      7.14%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     70133693      7.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    877924057                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1625584010                       # Number of instructions committed
system.cpu.commit.committedOps             1626406080                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      675859729                       # Number of memory references committed
system.cpu.commit.loads                     585023363                       # Number of loads committed
system.cpu.commit.membars                         416                       # Number of memory barriers committed
system.cpu.commit.branches                  178676239                       # Number of branches committed
system.cpu.commit.vec_insts                      9648                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1451808722                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2135792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          402      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        950540108     58.44%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             604      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             811      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1608      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1608      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1207      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       585023363     35.97%     94.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       90836366      5.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1626406080                       # Class of committed instruction
system.cpu.commit.bw_lim_events              70133693                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2609595864                       # The number of ROB reads
system.cpu.rob.rob_writes                  3628476839                       # The number of ROB writes
system.cpu.timesIdled                             340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1625385210                       # Number of Instructions Simulated
system.cpu.committedOps                    1626207280                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.555406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.555406                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.800484                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.800484                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1799384312                       # number of integer regfile reads
system.cpu.int_regfile_writes              1451107611                       # number of integer regfile writes
system.cpu.vec_regfile_reads                    12069                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6437                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 523000332                       # number of cc regfile reads
system.cpu.cc_regfile_writes                526137126                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1776568717                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    831                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               323                       # number of replacements
system.cpu.dcache.tags.tagsinuse           642.531465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           453771840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          460214.847870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   642.531465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.627472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.627472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          644                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         907549450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        907549450                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    362937173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       362937173                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     90833835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       90833835                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          417                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          417                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          415                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     453771008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        453771008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    453771008                       # number of overall hits
system.cpu.dcache.overall_hits::total       453771008                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2116                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2390                       # number of overall misses
system.cpu.dcache.overall_misses::total          2390                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19251000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     53378969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53378969                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     72629969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     72629969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     72629969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     72629969                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    362937447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    362937447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     90835951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     90835951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    453773398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    453773398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    453773398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    453773398                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70259.124088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70259.124088                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25226.355860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25226.355860                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30389.108368                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30389.108368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30389.108368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30389.108368                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.764706                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu.dcache.writebacks::total               323                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1237                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1405                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          879                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     19066970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19066970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28221470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28221470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28221470                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28221470                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002387                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 86363.207547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86363.207547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21691.660978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21691.660978                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28651.238579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28651.238579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28651.238579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28651.238579                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               133                       # number of replacements
system.cpu.icache.tags.tagsinuse           321.317510                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           620652076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1284993.946170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   321.317510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.627573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.627573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1241305903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1241305903                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    620652076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       620652076                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     620652076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        620652076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    620652076                       # number of overall hits
system.cpu.icache.overall_hits::total       620652076                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           634                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          634                       # number of overall misses
system.cpu.icache.overall_misses::total           634                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46300985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46300985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46300985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46300985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46300985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46300985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    620652710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    620652710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    620652710                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    620652710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    620652710                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    620652710                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73029.944795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73029.944795                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73029.944795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73029.944795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73029.944795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73029.944795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16029                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.312500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          133                       # number of writebacks
system.cpu.icache.writebacks::total               133                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     38246489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38246489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     38246489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38246489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     38246489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38246489                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79021.671488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79021.671488                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79021.671488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79021.671488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79021.671488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79021.671488                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             3649                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3650                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   262                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   108.672803                       # Cycle average of tags in use
system.l2.tags.total_refs                         122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.853147                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       81.514052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    27.158752                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000885                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.003479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16334                       # Number of tag accesses
system.l2.tags.data_accesses                    16334                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              310                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              142                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   774                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   781                       # number of demand (read+write) hits
system.l2.demand_hits::total                      814                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   33                       # number of overall hits
system.l2.overall_hits::cpu.data                  781                       # number of overall hits
system.l2.overall_hits::total                     814                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 105                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              451                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             100                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 451                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 205                       # number of demand (read+write) misses
system.l2.demand_misses::total                    656                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                451                       # number of overall misses
system.l2.overall_misses::cpu.data                205                       # number of overall misses
system.l2.overall_misses::total                   656                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12691000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     37535000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37535000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9042000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      37535000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59268000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     37535000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21733000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59268000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          142                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1470                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1470                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.119454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.119454                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.931818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931818                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.934579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.934579                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.207911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446259                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.207911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446259                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 120866.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120866.666667                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83226.164080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83226.164080                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        90420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        90420                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83226.164080                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 106014.634146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90347.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83226.164080                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 106014.634146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90347.560976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          527                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            527                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          451                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           98                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1180                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     42915997                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     42915997                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     34835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8324500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8324500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34835000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55211500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34835000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     42915997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     98127497                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.931818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.915888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915888                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.204868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.444218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.204868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.802721                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 81434.529412                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81434.529412                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 115884.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115884.615385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77239.467849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77239.467849                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84943.877551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84943.877551                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77239.467849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 100873.762376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84550.535988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77239.467849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 100873.762376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 81434.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83158.895763                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1054                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1054                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        74112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1158                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1624074                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6099014                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 451374589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          146                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        83776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 123200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             603                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016884                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2038     98.31%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      1.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2073                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1419000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            724500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1479998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
