|basic
CLK_50MHZ => altpll0:U1.inclk0
CLK_50MHZ => deserializer:U14.I_CLK
CLK_50MHZ => altpll1:U18.inclk0
TMDS[0] <= hdmi:U2.O_TMDS[0]
TMDS[1] <= hdmi:U2.O_TMDS[1]
TMDS[2] <= hdmi:U2.O_TMDS[2]
TMDS[3] <= hdmi:U2.O_TMDS[3]
TMDS[4] <= hdmi:U2.O_TMDS[4]
TMDS[5] <= hdmi:U2.O_TMDS[5]
TMDS[6] <= hdmi:U2.O_TMDS[6]
TMDS[7] <= hdmi:U2.O_TMDS[7]
USB_IO3 => deserializer:U14.I_NEWFRAME
USB_TXD => deserializer:U14.I_RX
DRAM_DQ[0] <> sdram:U7.IO_DQ[0]
DRAM_DQ[1] <> sdram:U7.IO_DQ[1]
DRAM_DQ[2] <> sdram:U7.IO_DQ[2]
DRAM_DQ[3] <> sdram:U7.IO_DQ[3]
DRAM_DQ[4] <> sdram:U7.IO_DQ[4]
DRAM_DQ[5] <> sdram:U7.IO_DQ[5]
DRAM_DQ[6] <> sdram:U7.IO_DQ[6]
DRAM_DQ[7] <> sdram:U7.IO_DQ[7]
DRAM_A[0] <= sdram:U7.O_MA[0]
DRAM_A[1] <= sdram:U7.O_MA[1]
DRAM_A[2] <= sdram:U7.O_MA[2]
DRAM_A[3] <= sdram:U7.O_MA[3]
DRAM_A[4] <= sdram:U7.O_MA[4]
DRAM_A[5] <= sdram:U7.O_MA[5]
DRAM_A[6] <= sdram:U7.O_MA[6]
DRAM_A[7] <= sdram:U7.O_MA[7]
DRAM_A[8] <= sdram:U7.O_MA[8]
DRAM_A[9] <= sdram:U7.O_MA[9]
DRAM_A[10] <= sdram:U7.O_MA[10]
DRAM_A[11] <= sdram:U7.O_MA[11]
DRAM_A[12] <= sdram:U7.O_MA[12]
DRAM_BA[0] <= sdram:U7.O_BA[0]
DRAM_BA[1] <= sdram:U7.O_BA[1]
DRAM_DQM <= sdram:U7.O_DQM
DRAM_CLK <= sdram:U7.O_CLK
DRAM_NWE <= sdram:U7.O_WE
DRAM_NCAS <= sdram:U7.O_CAS
DRAM_NRAS <= sdram:U7.O_RAS
BUF_NRESET => reg_reset_n_i.DATAIN
BUF_DIR[0] <= <GND>
BUF_DIR[1] <= BUF_DIR.DB_MAX_OUTPUT_PORT_TYPE
BUS_D[0] <> BUS_D[0]
BUS_D[1] <> BUS_D[1]
BUS_D[2] <> BUS_D[2]
BUS_D[3] <> BUS_D[3]
BUS_D[4] <> BUS_D[4]
BUS_D[5] <> BUS_D[5]
BUS_D[6] <> BUS_D[6]
BUS_D[7] <> BUS_D[7]
BUS_A[0] <> BUS_A[0]
BUS_A[1] <> BUS_A[1]
BUS_A[2] <> BUS_A[2]
BUS_A[3] <> BUS_A[3]
BUS_A[4] <> BUS_A[4]
BUS_A[5] <> BUS_A[5]
BUS_A[6] <> BUS_A[6]
BUS_A[7] <> BUS_A[7]
BUS_A[8] <> BUS_A[8]
BUS_A[9] <> BUS_A[9]
BUS_A[10] <> BUS_A[10]
BUS_A[11] <> BUS_A[11]
BUS_A[12] <> BUS_A[12]
BUS_A[13] <> BUS_A[13]
BUS_A[14] <> BUS_A[14]
BUS_A[15] <> BUS_A[15]
BUS_NMREQ <> BUS_NMREQ
BUS_NIORQ <> BUS_NIORQ
BUS_NRD <> BUS_NRD
BUS_NWR <> BUS_NWR
BUS_NM1 <> BUS_NM1
BUS_NRFSH <> BUS_NRFSH
BUS_NINT <= <VCC>
BUS_NWAIT <= <VCC>
BUS_NBUSRQ <= <VCC>
BUS_NROMOE <= BUF_DIR.DB_MAX_OUTPUT_PORT_TYPE
BUS_NIORQGE <= BUS_NIORQGE.DB_MAX_OUTPUT_PORT_TYPE


|basic|altpll0:U1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
locked <= altpll:altpll_component.locked


|basic|altpll0:U1|altpll:altpll_component
inclk[0] => altpll_utv2:auto_generated.inclk[0]
inclk[1] => altpll_utv2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_utv2:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_utv2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|basic|altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2
I_CLK_VGA => hdmidataencoder:dataenc.i_pixclk
I_CLK_VGA => q_pipe[10][0].CLK
I_CLK_VGA => q_pipe[10][1].CLK
I_CLK_VGA => q_pipe[10][2].CLK
I_CLK_VGA => q_pipe[10][3].CLK
I_CLK_VGA => q_pipe[10][4].CLK
I_CLK_VGA => q_pipe[10][5].CLK
I_CLK_VGA => q_pipe[10][6].CLK
I_CLK_VGA => q_pipe[10][7].CLK
I_CLK_VGA => q_pipe[10][8].CLK
I_CLK_VGA => q_pipe[10][9].CLK
I_CLK_VGA => q_pipe[10][10].CLK
I_CLK_VGA => q_pipe[10][11].CLK
I_CLK_VGA => q_pipe[10][12].CLK
I_CLK_VGA => q_pipe[10][13].CLK
I_CLK_VGA => q_pipe[10][14].CLK
I_CLK_VGA => q_pipe[10][15].CLK
I_CLK_VGA => q_pipe[10][16].CLK
I_CLK_VGA => q_pipe[10][17].CLK
I_CLK_VGA => q_pipe[10][18].CLK
I_CLK_VGA => q_pipe[10][19].CLK
I_CLK_VGA => q_pipe[10][20].CLK
I_CLK_VGA => q_pipe[10][21].CLK
I_CLK_VGA => q_pipe[10][22].CLK
I_CLK_VGA => q_pipe[10][23].CLK
I_CLK_VGA => q_pipe[10][24].CLK
I_CLK_VGA => q_pipe[10][25].CLK
I_CLK_VGA => q_pipe[10][26].CLK
I_CLK_VGA => q_pipe[10][27].CLK
I_CLK_VGA => q_pipe[10][28].CLK
I_CLK_VGA => q_pipe[10][29].CLK
I_CLK_VGA => q_pipe[10][30].CLK
I_CLK_VGA => q_pipe[10][31].CLK
I_CLK_VGA => q_pipe[10][32].CLK
I_CLK_VGA => q_pipe[10][33].CLK
I_CLK_VGA => q_pipe[10][34].CLK
I_CLK_VGA => q_pipe[10][35].CLK
I_CLK_VGA => q_pipe[10][36].CLK
I_CLK_VGA => q_pipe[10][37].CLK
I_CLK_VGA => q_pipe[10][38].CLK
I_CLK_VGA => q_pipe[10][39].CLK
I_CLK_VGA => q_pipe[9][0].CLK
I_CLK_VGA => q_pipe[9][1].CLK
I_CLK_VGA => q_pipe[9][2].CLK
I_CLK_VGA => q_pipe[9][3].CLK
I_CLK_VGA => q_pipe[9][4].CLK
I_CLK_VGA => q_pipe[9][5].CLK
I_CLK_VGA => q_pipe[9][6].CLK
I_CLK_VGA => q_pipe[9][7].CLK
I_CLK_VGA => q_pipe[9][8].CLK
I_CLK_VGA => q_pipe[9][9].CLK
I_CLK_VGA => q_pipe[9][10].CLK
I_CLK_VGA => q_pipe[9][11].CLK
I_CLK_VGA => q_pipe[9][12].CLK
I_CLK_VGA => q_pipe[9][13].CLK
I_CLK_VGA => q_pipe[9][14].CLK
I_CLK_VGA => q_pipe[9][15].CLK
I_CLK_VGA => q_pipe[9][16].CLK
I_CLK_VGA => q_pipe[9][17].CLK
I_CLK_VGA => q_pipe[9][18].CLK
I_CLK_VGA => q_pipe[9][19].CLK
I_CLK_VGA => q_pipe[9][20].CLK
I_CLK_VGA => q_pipe[9][21].CLK
I_CLK_VGA => q_pipe[9][22].CLK
I_CLK_VGA => q_pipe[9][23].CLK
I_CLK_VGA => q_pipe[9][24].CLK
I_CLK_VGA => q_pipe[9][25].CLK
I_CLK_VGA => q_pipe[9][26].CLK
I_CLK_VGA => q_pipe[9][27].CLK
I_CLK_VGA => q_pipe[9][28].CLK
I_CLK_VGA => q_pipe[9][29].CLK
I_CLK_VGA => q_pipe[9][30].CLK
I_CLK_VGA => q_pipe[9][31].CLK
I_CLK_VGA => q_pipe[9][32].CLK
I_CLK_VGA => q_pipe[9][33].CLK
I_CLK_VGA => q_pipe[9][34].CLK
I_CLK_VGA => q_pipe[9][35].CLK
I_CLK_VGA => q_pipe[9][36].CLK
I_CLK_VGA => q_pipe[9][37].CLK
I_CLK_VGA => q_pipe[9][38].CLK
I_CLK_VGA => q_pipe[9][39].CLK
I_CLK_VGA => q_pipe[8][0].CLK
I_CLK_VGA => q_pipe[8][1].CLK
I_CLK_VGA => q_pipe[8][2].CLK
I_CLK_VGA => q_pipe[8][3].CLK
I_CLK_VGA => q_pipe[8][4].CLK
I_CLK_VGA => q_pipe[8][5].CLK
I_CLK_VGA => q_pipe[8][6].CLK
I_CLK_VGA => q_pipe[8][7].CLK
I_CLK_VGA => q_pipe[8][8].CLK
I_CLK_VGA => q_pipe[8][9].CLK
I_CLK_VGA => q_pipe[8][10].CLK
I_CLK_VGA => q_pipe[8][11].CLK
I_CLK_VGA => q_pipe[8][12].CLK
I_CLK_VGA => q_pipe[8][13].CLK
I_CLK_VGA => q_pipe[8][14].CLK
I_CLK_VGA => q_pipe[8][15].CLK
I_CLK_VGA => q_pipe[8][16].CLK
I_CLK_VGA => q_pipe[8][17].CLK
I_CLK_VGA => q_pipe[8][18].CLK
I_CLK_VGA => q_pipe[8][19].CLK
I_CLK_VGA => q_pipe[8][20].CLK
I_CLK_VGA => q_pipe[8][21].CLK
I_CLK_VGA => q_pipe[8][22].CLK
I_CLK_VGA => q_pipe[8][23].CLK
I_CLK_VGA => q_pipe[8][24].CLK
I_CLK_VGA => q_pipe[8][25].CLK
I_CLK_VGA => q_pipe[8][26].CLK
I_CLK_VGA => q_pipe[8][27].CLK
I_CLK_VGA => q_pipe[8][28].CLK
I_CLK_VGA => q_pipe[8][29].CLK
I_CLK_VGA => q_pipe[8][30].CLK
I_CLK_VGA => q_pipe[8][31].CLK
I_CLK_VGA => q_pipe[8][32].CLK
I_CLK_VGA => q_pipe[8][33].CLK
I_CLK_VGA => q_pipe[8][34].CLK
I_CLK_VGA => q_pipe[8][35].CLK
I_CLK_VGA => q_pipe[8][36].CLK
I_CLK_VGA => q_pipe[8][37].CLK
I_CLK_VGA => q_pipe[8][38].CLK
I_CLK_VGA => q_pipe[8][39].CLK
I_CLK_VGA => q_pipe[7][0].CLK
I_CLK_VGA => q_pipe[7][1].CLK
I_CLK_VGA => q_pipe[7][2].CLK
I_CLK_VGA => q_pipe[7][3].CLK
I_CLK_VGA => q_pipe[7][4].CLK
I_CLK_VGA => q_pipe[7][5].CLK
I_CLK_VGA => q_pipe[7][6].CLK
I_CLK_VGA => q_pipe[7][7].CLK
I_CLK_VGA => q_pipe[7][8].CLK
I_CLK_VGA => q_pipe[7][9].CLK
I_CLK_VGA => q_pipe[7][10].CLK
I_CLK_VGA => q_pipe[7][11].CLK
I_CLK_VGA => q_pipe[7][12].CLK
I_CLK_VGA => q_pipe[7][13].CLK
I_CLK_VGA => q_pipe[7][14].CLK
I_CLK_VGA => q_pipe[7][15].CLK
I_CLK_VGA => q_pipe[7][16].CLK
I_CLK_VGA => q_pipe[7][17].CLK
I_CLK_VGA => q_pipe[7][18].CLK
I_CLK_VGA => q_pipe[7][19].CLK
I_CLK_VGA => q_pipe[7][20].CLK
I_CLK_VGA => q_pipe[7][21].CLK
I_CLK_VGA => q_pipe[7][22].CLK
I_CLK_VGA => q_pipe[7][23].CLK
I_CLK_VGA => q_pipe[7][24].CLK
I_CLK_VGA => q_pipe[7][25].CLK
I_CLK_VGA => q_pipe[7][26].CLK
I_CLK_VGA => q_pipe[7][27].CLK
I_CLK_VGA => q_pipe[7][28].CLK
I_CLK_VGA => q_pipe[7][29].CLK
I_CLK_VGA => q_pipe[7][30].CLK
I_CLK_VGA => q_pipe[7][31].CLK
I_CLK_VGA => q_pipe[7][32].CLK
I_CLK_VGA => q_pipe[7][33].CLK
I_CLK_VGA => q_pipe[7][34].CLK
I_CLK_VGA => q_pipe[7][35].CLK
I_CLK_VGA => q_pipe[7][36].CLK
I_CLK_VGA => q_pipe[7][37].CLK
I_CLK_VGA => q_pipe[7][38].CLK
I_CLK_VGA => q_pipe[7][39].CLK
I_CLK_VGA => q_pipe[6][0].CLK
I_CLK_VGA => q_pipe[6][1].CLK
I_CLK_VGA => q_pipe[6][2].CLK
I_CLK_VGA => q_pipe[6][3].CLK
I_CLK_VGA => q_pipe[6][4].CLK
I_CLK_VGA => q_pipe[6][5].CLK
I_CLK_VGA => q_pipe[6][6].CLK
I_CLK_VGA => q_pipe[6][7].CLK
I_CLK_VGA => q_pipe[6][8].CLK
I_CLK_VGA => q_pipe[6][9].CLK
I_CLK_VGA => q_pipe[6][10].CLK
I_CLK_VGA => q_pipe[6][11].CLK
I_CLK_VGA => q_pipe[6][12].CLK
I_CLK_VGA => q_pipe[6][13].CLK
I_CLK_VGA => q_pipe[6][14].CLK
I_CLK_VGA => q_pipe[6][15].CLK
I_CLK_VGA => q_pipe[6][16].CLK
I_CLK_VGA => q_pipe[6][17].CLK
I_CLK_VGA => q_pipe[6][18].CLK
I_CLK_VGA => q_pipe[6][19].CLK
I_CLK_VGA => q_pipe[6][20].CLK
I_CLK_VGA => q_pipe[6][21].CLK
I_CLK_VGA => q_pipe[6][22].CLK
I_CLK_VGA => q_pipe[6][23].CLK
I_CLK_VGA => q_pipe[6][24].CLK
I_CLK_VGA => q_pipe[6][25].CLK
I_CLK_VGA => q_pipe[6][26].CLK
I_CLK_VGA => q_pipe[6][27].CLK
I_CLK_VGA => q_pipe[6][28].CLK
I_CLK_VGA => q_pipe[6][29].CLK
I_CLK_VGA => q_pipe[6][30].CLK
I_CLK_VGA => q_pipe[6][31].CLK
I_CLK_VGA => q_pipe[6][32].CLK
I_CLK_VGA => q_pipe[6][33].CLK
I_CLK_VGA => q_pipe[6][34].CLK
I_CLK_VGA => q_pipe[6][35].CLK
I_CLK_VGA => q_pipe[6][36].CLK
I_CLK_VGA => q_pipe[6][37].CLK
I_CLK_VGA => q_pipe[6][38].CLK
I_CLK_VGA => q_pipe[6][39].CLK
I_CLK_VGA => q_pipe[5][0].CLK
I_CLK_VGA => q_pipe[5][1].CLK
I_CLK_VGA => q_pipe[5][2].CLK
I_CLK_VGA => q_pipe[5][3].CLK
I_CLK_VGA => q_pipe[5][4].CLK
I_CLK_VGA => q_pipe[5][5].CLK
I_CLK_VGA => q_pipe[5][6].CLK
I_CLK_VGA => q_pipe[5][7].CLK
I_CLK_VGA => q_pipe[5][8].CLK
I_CLK_VGA => q_pipe[5][9].CLK
I_CLK_VGA => q_pipe[5][10].CLK
I_CLK_VGA => q_pipe[5][11].CLK
I_CLK_VGA => q_pipe[5][12].CLK
I_CLK_VGA => q_pipe[5][13].CLK
I_CLK_VGA => q_pipe[5][14].CLK
I_CLK_VGA => q_pipe[5][15].CLK
I_CLK_VGA => q_pipe[5][16].CLK
I_CLK_VGA => q_pipe[5][17].CLK
I_CLK_VGA => q_pipe[5][18].CLK
I_CLK_VGA => q_pipe[5][19].CLK
I_CLK_VGA => q_pipe[5][20].CLK
I_CLK_VGA => q_pipe[5][21].CLK
I_CLK_VGA => q_pipe[5][22].CLK
I_CLK_VGA => q_pipe[5][23].CLK
I_CLK_VGA => q_pipe[5][24].CLK
I_CLK_VGA => q_pipe[5][25].CLK
I_CLK_VGA => q_pipe[5][26].CLK
I_CLK_VGA => q_pipe[5][27].CLK
I_CLK_VGA => q_pipe[5][28].CLK
I_CLK_VGA => q_pipe[5][29].CLK
I_CLK_VGA => q_pipe[5][30].CLK
I_CLK_VGA => q_pipe[5][31].CLK
I_CLK_VGA => q_pipe[5][32].CLK
I_CLK_VGA => q_pipe[5][33].CLK
I_CLK_VGA => q_pipe[5][34].CLK
I_CLK_VGA => q_pipe[5][35].CLK
I_CLK_VGA => q_pipe[5][36].CLK
I_CLK_VGA => q_pipe[5][37].CLK
I_CLK_VGA => q_pipe[5][38].CLK
I_CLK_VGA => q_pipe[5][39].CLK
I_CLK_VGA => q_pipe[4][0].CLK
I_CLK_VGA => q_pipe[4][1].CLK
I_CLK_VGA => q_pipe[4][2].CLK
I_CLK_VGA => q_pipe[4][3].CLK
I_CLK_VGA => q_pipe[4][4].CLK
I_CLK_VGA => q_pipe[4][5].CLK
I_CLK_VGA => q_pipe[4][6].CLK
I_CLK_VGA => q_pipe[4][7].CLK
I_CLK_VGA => q_pipe[4][8].CLK
I_CLK_VGA => q_pipe[4][9].CLK
I_CLK_VGA => q_pipe[4][10].CLK
I_CLK_VGA => q_pipe[4][11].CLK
I_CLK_VGA => q_pipe[4][12].CLK
I_CLK_VGA => q_pipe[4][13].CLK
I_CLK_VGA => q_pipe[4][14].CLK
I_CLK_VGA => q_pipe[4][15].CLK
I_CLK_VGA => q_pipe[4][16].CLK
I_CLK_VGA => q_pipe[4][17].CLK
I_CLK_VGA => q_pipe[4][18].CLK
I_CLK_VGA => q_pipe[4][19].CLK
I_CLK_VGA => q_pipe[4][20].CLK
I_CLK_VGA => q_pipe[4][21].CLK
I_CLK_VGA => q_pipe[4][22].CLK
I_CLK_VGA => q_pipe[4][23].CLK
I_CLK_VGA => q_pipe[4][24].CLK
I_CLK_VGA => q_pipe[4][25].CLK
I_CLK_VGA => q_pipe[4][26].CLK
I_CLK_VGA => q_pipe[4][27].CLK
I_CLK_VGA => q_pipe[4][28].CLK
I_CLK_VGA => q_pipe[4][29].CLK
I_CLK_VGA => q_pipe[4][30].CLK
I_CLK_VGA => q_pipe[4][31].CLK
I_CLK_VGA => q_pipe[4][32].CLK
I_CLK_VGA => q_pipe[4][33].CLK
I_CLK_VGA => q_pipe[4][34].CLK
I_CLK_VGA => q_pipe[4][35].CLK
I_CLK_VGA => q_pipe[4][36].CLK
I_CLK_VGA => q_pipe[4][37].CLK
I_CLK_VGA => q_pipe[4][38].CLK
I_CLK_VGA => q_pipe[4][39].CLK
I_CLK_VGA => q_pipe[3][0].CLK
I_CLK_VGA => q_pipe[3][1].CLK
I_CLK_VGA => q_pipe[3][2].CLK
I_CLK_VGA => q_pipe[3][3].CLK
I_CLK_VGA => q_pipe[3][4].CLK
I_CLK_VGA => q_pipe[3][5].CLK
I_CLK_VGA => q_pipe[3][6].CLK
I_CLK_VGA => q_pipe[3][7].CLK
I_CLK_VGA => q_pipe[3][8].CLK
I_CLK_VGA => q_pipe[3][9].CLK
I_CLK_VGA => q_pipe[3][10].CLK
I_CLK_VGA => q_pipe[3][11].CLK
I_CLK_VGA => q_pipe[3][12].CLK
I_CLK_VGA => q_pipe[3][13].CLK
I_CLK_VGA => q_pipe[3][14].CLK
I_CLK_VGA => q_pipe[3][15].CLK
I_CLK_VGA => q_pipe[3][16].CLK
I_CLK_VGA => q_pipe[3][17].CLK
I_CLK_VGA => q_pipe[3][18].CLK
I_CLK_VGA => q_pipe[3][19].CLK
I_CLK_VGA => q_pipe[3][20].CLK
I_CLK_VGA => q_pipe[3][21].CLK
I_CLK_VGA => q_pipe[3][22].CLK
I_CLK_VGA => q_pipe[3][23].CLK
I_CLK_VGA => q_pipe[3][24].CLK
I_CLK_VGA => q_pipe[3][25].CLK
I_CLK_VGA => q_pipe[3][26].CLK
I_CLK_VGA => q_pipe[3][27].CLK
I_CLK_VGA => q_pipe[3][28].CLK
I_CLK_VGA => q_pipe[3][29].CLK
I_CLK_VGA => q_pipe[3][30].CLK
I_CLK_VGA => q_pipe[3][31].CLK
I_CLK_VGA => q_pipe[3][32].CLK
I_CLK_VGA => q_pipe[3][33].CLK
I_CLK_VGA => q_pipe[3][34].CLK
I_CLK_VGA => q_pipe[3][35].CLK
I_CLK_VGA => q_pipe[3][36].CLK
I_CLK_VGA => q_pipe[3][37].CLK
I_CLK_VGA => q_pipe[3][38].CLK
I_CLK_VGA => q_pipe[3][39].CLK
I_CLK_VGA => q_pipe[2][0].CLK
I_CLK_VGA => q_pipe[2][1].CLK
I_CLK_VGA => q_pipe[2][2].CLK
I_CLK_VGA => q_pipe[2][3].CLK
I_CLK_VGA => q_pipe[2][4].CLK
I_CLK_VGA => q_pipe[2][5].CLK
I_CLK_VGA => q_pipe[2][6].CLK
I_CLK_VGA => q_pipe[2][7].CLK
I_CLK_VGA => q_pipe[2][8].CLK
I_CLK_VGA => q_pipe[2][9].CLK
I_CLK_VGA => q_pipe[2][10].CLK
I_CLK_VGA => q_pipe[2][11].CLK
I_CLK_VGA => q_pipe[2][12].CLK
I_CLK_VGA => q_pipe[2][13].CLK
I_CLK_VGA => q_pipe[2][14].CLK
I_CLK_VGA => q_pipe[2][15].CLK
I_CLK_VGA => q_pipe[2][16].CLK
I_CLK_VGA => q_pipe[2][17].CLK
I_CLK_VGA => q_pipe[2][18].CLK
I_CLK_VGA => q_pipe[2][19].CLK
I_CLK_VGA => q_pipe[2][20].CLK
I_CLK_VGA => q_pipe[2][21].CLK
I_CLK_VGA => q_pipe[2][22].CLK
I_CLK_VGA => q_pipe[2][23].CLK
I_CLK_VGA => q_pipe[2][24].CLK
I_CLK_VGA => q_pipe[2][25].CLK
I_CLK_VGA => q_pipe[2][26].CLK
I_CLK_VGA => q_pipe[2][27].CLK
I_CLK_VGA => q_pipe[2][28].CLK
I_CLK_VGA => q_pipe[2][29].CLK
I_CLK_VGA => q_pipe[2][30].CLK
I_CLK_VGA => q_pipe[2][31].CLK
I_CLK_VGA => q_pipe[2][32].CLK
I_CLK_VGA => q_pipe[2][33].CLK
I_CLK_VGA => q_pipe[2][34].CLK
I_CLK_VGA => q_pipe[2][35].CLK
I_CLK_VGA => q_pipe[2][36].CLK
I_CLK_VGA => q_pipe[2][37].CLK
I_CLK_VGA => q_pipe[2][38].CLK
I_CLK_VGA => q_pipe[2][39].CLK
I_CLK_VGA => q_pipe[1][0].CLK
I_CLK_VGA => q_pipe[1][1].CLK
I_CLK_VGA => q_pipe[1][2].CLK
I_CLK_VGA => q_pipe[1][3].CLK
I_CLK_VGA => q_pipe[1][4].CLK
I_CLK_VGA => q_pipe[1][5].CLK
I_CLK_VGA => q_pipe[1][6].CLK
I_CLK_VGA => q_pipe[1][7].CLK
I_CLK_VGA => q_pipe[1][8].CLK
I_CLK_VGA => q_pipe[1][9].CLK
I_CLK_VGA => q_pipe[1][10].CLK
I_CLK_VGA => q_pipe[1][11].CLK
I_CLK_VGA => q_pipe[1][12].CLK
I_CLK_VGA => q_pipe[1][13].CLK
I_CLK_VGA => q_pipe[1][14].CLK
I_CLK_VGA => q_pipe[1][15].CLK
I_CLK_VGA => q_pipe[1][16].CLK
I_CLK_VGA => q_pipe[1][17].CLK
I_CLK_VGA => q_pipe[1][18].CLK
I_CLK_VGA => q_pipe[1][19].CLK
I_CLK_VGA => q_pipe[1][20].CLK
I_CLK_VGA => q_pipe[1][21].CLK
I_CLK_VGA => q_pipe[1][22].CLK
I_CLK_VGA => q_pipe[1][23].CLK
I_CLK_VGA => q_pipe[1][24].CLK
I_CLK_VGA => q_pipe[1][25].CLK
I_CLK_VGA => q_pipe[1][26].CLK
I_CLK_VGA => q_pipe[1][27].CLK
I_CLK_VGA => q_pipe[1][28].CLK
I_CLK_VGA => q_pipe[1][29].CLK
I_CLK_VGA => q_pipe[1][30].CLK
I_CLK_VGA => q_pipe[1][31].CLK
I_CLK_VGA => q_pipe[1][32].CLK
I_CLK_VGA => q_pipe[1][33].CLK
I_CLK_VGA => q_pipe[1][34].CLK
I_CLK_VGA => q_pipe[1][35].CLK
I_CLK_VGA => q_pipe[1][36].CLK
I_CLK_VGA => q_pipe[1][37].CLK
I_CLK_VGA => q_pipe[1][38].CLK
I_CLK_VGA => q_pipe[1][39].CLK
I_CLK_VGA => q_pipe[0][0].CLK
I_CLK_VGA => q_pipe[0][1].CLK
I_CLK_VGA => q_pipe[0][2].CLK
I_CLK_VGA => q_pipe[0][3].CLK
I_CLK_VGA => q_pipe[0][4].CLK
I_CLK_VGA => q_pipe[0][5].CLK
I_CLK_VGA => q_pipe[0][6].CLK
I_CLK_VGA => q_pipe[0][7].CLK
I_CLK_VGA => q_pipe[0][8].CLK
I_CLK_VGA => q_pipe[0][9].CLK
I_CLK_VGA => q_pipe[0][10].CLK
I_CLK_VGA => q_pipe[0][11].CLK
I_CLK_VGA => q_pipe[0][12].CLK
I_CLK_VGA => q_pipe[0][13].CLK
I_CLK_VGA => q_pipe[0][14].CLK
I_CLK_VGA => q_pipe[0][15].CLK
I_CLK_VGA => q_pipe[0][16].CLK
I_CLK_VGA => q_pipe[0][17].CLK
I_CLK_VGA => q_pipe[0][18].CLK
I_CLK_VGA => q_pipe[0][19].CLK
I_CLK_VGA => q_pipe[0][20].CLK
I_CLK_VGA => q_pipe[0][21].CLK
I_CLK_VGA => q_pipe[0][22].CLK
I_CLK_VGA => q_pipe[0][23].CLK
I_CLK_VGA => q_pipe[0][24].CLK
I_CLK_VGA => q_pipe[0][25].CLK
I_CLK_VGA => q_pipe[0][26].CLK
I_CLK_VGA => q_pipe[0][27].CLK
I_CLK_VGA => q_pipe[0][28].CLK
I_CLK_VGA => q_pipe[0][29].CLK
I_CLK_VGA => q_pipe[0][30].CLK
I_CLK_VGA => q_pipe[0][31].CLK
I_CLK_VGA => q_pipe[0][32].CLK
I_CLK_VGA => q_pipe[0][33].CLK
I_CLK_VGA => q_pipe[0][34].CLK
I_CLK_VGA => q_pipe[0][35].CLK
I_CLK_VGA => q_pipe[0][36].CLK
I_CLK_VGA => q_pipe[0][37].CLK
I_CLK_VGA => q_pipe[0][38].CLK
I_CLK_VGA => q_pipe[0][39].CLK
I_CLK_VGA => prevData.CLK
I_CLK_VGA => prevBlank.CLK
I_CLK_VGA => ctl3.CLK
I_CLK_VGA => ctl2.CLK
I_CLK_VGA => ctl1.CLK
I_CLK_VGA => ctl0.CLK
I_CLK_VGA => clockCounter[0].CLK
I_CLK_VGA => clockCounter[1].CLK
I_CLK_VGA => clockCounter[2].CLK
I_CLK_VGA => clockCounter[3].CLK
I_CLK_VGA => clockCounter[4].CLK
I_CLK_VGA => clockCounter[5].CLK
I_CLK_VGA => clockCounter[6].CLK
I_CLK_VGA => clockCounter[7].CLK
I_CLK_VGA => clockCounter[8].CLK
I_CLK_VGA => clockCounter[9].CLK
I_CLK_VGA => clockCounter[10].CLK
I_CLK_VGA => encoder:enc0.CLK
I_CLK_VGA => encoder:enc1.CLK
I_CLK_VGA => encoder:enc2.CLK
I_CLK_VGA => altddio_out1:ddio_inst.datain_h[1]
I_CLK_VGA => altddio_out1:ddio_inst.datain_l[1]
I_CLK_VGA => state~9.DATAIN
I_CLK_VGA => altddio_out1:ddio_inst.datain_h[0]
I_CLK_VGA => altddio_out1:ddio_inst.datain_l[0]
I_CLK_TMDS => altddio_out1:ddio_inst.outclock
I_CLK_TMDS => shift_b[0].CLK
I_CLK_TMDS => shift_b[1].CLK
I_CLK_TMDS => shift_b[2].CLK
I_CLK_TMDS => shift_b[3].CLK
I_CLK_TMDS => shift_b[4].CLK
I_CLK_TMDS => shift_b[5].CLK
I_CLK_TMDS => shift_b[6].CLK
I_CLK_TMDS => shift_b[7].CLK
I_CLK_TMDS => shift_b[8].CLK
I_CLK_TMDS => shift_b[9].CLK
I_CLK_TMDS => shift_g[0].CLK
I_CLK_TMDS => shift_g[1].CLK
I_CLK_TMDS => shift_g[2].CLK
I_CLK_TMDS => shift_g[3].CLK
I_CLK_TMDS => shift_g[4].CLK
I_CLK_TMDS => shift_g[5].CLK
I_CLK_TMDS => shift_g[6].CLK
I_CLK_TMDS => shift_g[7].CLK
I_CLK_TMDS => shift_g[8].CLK
I_CLK_TMDS => shift_g[9].CLK
I_CLK_TMDS => shift_r[0].CLK
I_CLK_TMDS => shift_r[1].CLK
I_CLK_TMDS => shift_r[2].CLK
I_CLK_TMDS => shift_r[3].CLK
I_CLK_TMDS => shift_r[4].CLK
I_CLK_TMDS => shift_r[5].CLK
I_CLK_TMDS => shift_r[6].CLK
I_CLK_TMDS => shift_r[7].CLK
I_CLK_TMDS => shift_r[8].CLK
I_CLK_TMDS => shift_r[9].CLK
I_CLK_TMDS => mod5[0].CLK
I_CLK_TMDS => mod5[1].CLK
I_CLK_TMDS => mod5[2].CLK
I_HSYNC => q_pipe[0][15].DATAIN
I_HSYNC => hdmidataencoder:dataenc.i_hSync
I_VSYNC => q_pipe[0][14].DATAIN
I_VSYNC => hdmidataencoder:dataenc.i_vSync
I_BLANK => FSA.IN1
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => clockCounter.OUTPUTSELECT
I_BLANK => hdmidataencoder:dataenc.i_blank
I_BLANK => prevBlank.DATAIN
I_BLANK => q_pipe[0][13].DATAIN
I_BLANK => FSA.IN1
I_RED[0] => q_pipe[0][32].DATAIN
I_RED[1] => q_pipe[0][33].DATAIN
I_RED[2] => q_pipe[0][34].DATAIN
I_RED[3] => q_pipe[0][35].DATAIN
I_RED[4] => q_pipe[0][36].DATAIN
I_RED[5] => q_pipe[0][37].DATAIN
I_RED[6] => q_pipe[0][38].DATAIN
I_RED[7] => q_pipe[0][39].DATAIN
I_GREEN[0] => q_pipe[0][24].DATAIN
I_GREEN[1] => q_pipe[0][25].DATAIN
I_GREEN[2] => q_pipe[0][26].DATAIN
I_GREEN[3] => q_pipe[0][27].DATAIN
I_GREEN[4] => q_pipe[0][28].DATAIN
I_GREEN[5] => q_pipe[0][29].DATAIN
I_GREEN[6] => q_pipe[0][30].DATAIN
I_GREEN[7] => q_pipe[0][31].DATAIN
I_BLUE[0] => q_pipe[0][16].DATAIN
I_BLUE[1] => q_pipe[0][17].DATAIN
I_BLUE[2] => q_pipe[0][18].DATAIN
I_BLUE[3] => q_pipe[0][19].DATAIN
I_BLUE[4] => q_pipe[0][20].DATAIN
I_BLUE[5] => q_pipe[0][21].DATAIN
I_BLUE[6] => q_pipe[0][22].DATAIN
I_BLUE[7] => q_pipe[0][23].DATAIN
I_AUDIO_PCM_L[0] => hdmidataencoder:dataenc.i_audioL[0]
I_AUDIO_PCM_L[1] => hdmidataencoder:dataenc.i_audioL[1]
I_AUDIO_PCM_L[2] => hdmidataencoder:dataenc.i_audioL[2]
I_AUDIO_PCM_L[3] => hdmidataencoder:dataenc.i_audioL[3]
I_AUDIO_PCM_L[4] => hdmidataencoder:dataenc.i_audioL[4]
I_AUDIO_PCM_L[5] => hdmidataencoder:dataenc.i_audioL[5]
I_AUDIO_PCM_L[6] => hdmidataencoder:dataenc.i_audioL[6]
I_AUDIO_PCM_L[7] => hdmidataencoder:dataenc.i_audioL[7]
I_AUDIO_PCM_L[8] => hdmidataencoder:dataenc.i_audioL[8]
I_AUDIO_PCM_L[9] => hdmidataencoder:dataenc.i_audioL[9]
I_AUDIO_PCM_L[10] => hdmidataencoder:dataenc.i_audioL[10]
I_AUDIO_PCM_L[11] => hdmidataencoder:dataenc.i_audioL[11]
I_AUDIO_PCM_L[12] => hdmidataencoder:dataenc.i_audioL[12]
I_AUDIO_PCM_L[13] => hdmidataencoder:dataenc.i_audioL[13]
I_AUDIO_PCM_L[14] => hdmidataencoder:dataenc.i_audioL[14]
I_AUDIO_PCM_L[15] => hdmidataencoder:dataenc.i_audioL[15]
I_AUDIO_PCM_R[0] => hdmidataencoder:dataenc.i_audioR[0]
I_AUDIO_PCM_R[1] => hdmidataencoder:dataenc.i_audioR[1]
I_AUDIO_PCM_R[2] => hdmidataencoder:dataenc.i_audioR[2]
I_AUDIO_PCM_R[3] => hdmidataencoder:dataenc.i_audioR[3]
I_AUDIO_PCM_R[4] => hdmidataencoder:dataenc.i_audioR[4]
I_AUDIO_PCM_R[5] => hdmidataencoder:dataenc.i_audioR[5]
I_AUDIO_PCM_R[6] => hdmidataencoder:dataenc.i_audioR[6]
I_AUDIO_PCM_R[7] => hdmidataencoder:dataenc.i_audioR[7]
I_AUDIO_PCM_R[8] => hdmidataencoder:dataenc.i_audioR[8]
I_AUDIO_PCM_R[9] => hdmidataencoder:dataenc.i_audioR[9]
I_AUDIO_PCM_R[10] => hdmidataencoder:dataenc.i_audioR[10]
I_AUDIO_PCM_R[11] => hdmidataencoder:dataenc.i_audioR[11]
I_AUDIO_PCM_R[12] => hdmidataencoder:dataenc.i_audioR[12]
I_AUDIO_PCM_R[13] => hdmidataencoder:dataenc.i_audioR[13]
I_AUDIO_PCM_R[14] => hdmidataencoder:dataenc.i_audioR[14]
I_AUDIO_PCM_R[15] => hdmidataencoder:dataenc.i_audioR[15]
O_TMDS[0] <= altddio_out1:ddio_inst.dataout[0]
O_TMDS[1] <= altddio_out1:ddio_inst.dataout[1]
O_TMDS[2] <= altddio_out1:ddio_inst.dataout[2]
O_TMDS[3] <= altddio_out1:ddio_inst.dataout[3]
O_TMDS[4] <= altddio_out1:ddio_inst.dataout[4]
O_TMDS[5] <= altddio_out1:ddio_inst.dataout[5]
O_TMDS[6] <= altddio_out1:ddio_inst.dataout[6]
O_TMDS[7] <= altddio_out1:ddio_inst.dataout[7]


|basic|hdmi:U2|hdmidataencoder:dataenc
i_pixclk => prevHSync.CLK
i_pixclk => prevBlank.CLK
i_pixclk => counterX[0].CLK
i_pixclk => counterX[1].CLK
i_pixclk => counterX[2].CLK
i_pixclk => counterX[3].CLK
i_pixclk => counterX[4].CLK
i_pixclk => counterX[5].CLK
i_pixclk => counterX[6].CLK
i_pixclk => counterX[7].CLK
i_pixclk => counterX[8].CLK
i_pixclk => counterX[9].CLK
i_pixclk => counterX[10].CLK
i_pixclk => counterX[11].CLK
i_pixclk => counterX[12].CLK
i_pixclk => counterX[13].CLK
i_pixclk => counterX[14].CLK
i_pixclk => counterX[15].CLK
i_pixclk => oddLine.CLK
i_pixclk => allowGeneration.CLK
i_pixclk => firstHSyncChange.CLK
i_pixclk => ctsTimer[0].CLK
i_pixclk => ctsTimer[1].CLK
i_pixclk => ctsTimer[2].CLK
i_pixclk => ctsTimer[3].CLK
i_pixclk => ctsTimer[4].CLK
i_pixclk => ctsTimer[5].CLK
i_pixclk => ctsTimer[6].CLK
i_pixclk => ctsTimer[7].CLK
i_pixclk => ctsTimer[8].CLK
i_pixclk => ctsTimer[9].CLK
i_pixclk => ctsTimer[10].CLK
i_pixclk => ctsTimer[11].CLK
i_pixclk => ctsTimer[12].CLK
i_pixclk => ctsTimer[13].CLK
i_pixclk => ctsTimer[14].CLK
i_pixclk => ctsTimer[15].CLK
i_pixclk => ctsTimer[16].CLK
i_pixclk => dataOffset[0].CLK
i_pixclk => dataOffset[1].CLK
i_pixclk => dataOffset[2].CLK
i_pixclk => dataOffset[3].CLK
i_pixclk => dataOffset[4].CLK
i_pixclk => bchCode[0][0].CLK
i_pixclk => bchCode[0][1].CLK
i_pixclk => bchCode[0][2].CLK
i_pixclk => bchCode[0][3].CLK
i_pixclk => bchCode[0][4].CLK
i_pixclk => bchCode[0][5].CLK
i_pixclk => bchCode[0][6].CLK
i_pixclk => bchCode[0][7].CLK
i_pixclk => bchCode[1][0].CLK
i_pixclk => bchCode[1][1].CLK
i_pixclk => bchCode[1][2].CLK
i_pixclk => bchCode[1][3].CLK
i_pixclk => bchCode[1][4].CLK
i_pixclk => bchCode[1][5].CLK
i_pixclk => bchCode[1][6].CLK
i_pixclk => bchCode[1][7].CLK
i_pixclk => bchCode[2][0].CLK
i_pixclk => bchCode[2][1].CLK
i_pixclk => bchCode[2][2].CLK
i_pixclk => bchCode[2][3].CLK
i_pixclk => bchCode[2][4].CLK
i_pixclk => bchCode[2][5].CLK
i_pixclk => bchCode[2][6].CLK
i_pixclk => bchCode[2][7].CLK
i_pixclk => bchCode[3][0].CLK
i_pixclk => bchCode[3][1].CLK
i_pixclk => bchCode[3][2].CLK
i_pixclk => bchCode[3][3].CLK
i_pixclk => bchCode[3][4].CLK
i_pixclk => bchCode[3][5].CLK
i_pixclk => bchCode[3][6].CLK
i_pixclk => bchCode[3][7].CLK
i_pixclk => dataChannel2[0].CLK
i_pixclk => dataChannel2[1].CLK
i_pixclk => dataChannel2[2].CLK
i_pixclk => dataChannel2[3].CLK
i_pixclk => dataChannel1[0].CLK
i_pixclk => dataChannel1[1].CLK
i_pixclk => dataChannel1[2].CLK
i_pixclk => dataChannel1[3].CLK
i_pixclk => bchHdr[0].CLK
i_pixclk => bchHdr[1].CLK
i_pixclk => bchHdr[2].CLK
i_pixclk => bchHdr[3].CLK
i_pixclk => bchHdr[4].CLK
i_pixclk => bchHdr[5].CLK
i_pixclk => bchHdr[6].CLK
i_pixclk => bchHdr[7].CLK
i_pixclk => dataChannel0[0].CLK
i_pixclk => dataChannel0[1].CLK
i_pixclk => dataChannel0[2].CLK
i_pixclk => dataChannel0[3].CLK
i_pixclk => subpacket[0][0].CLK
i_pixclk => subpacket[0][1].CLK
i_pixclk => subpacket[0][2].CLK
i_pixclk => subpacket[0][3].CLK
i_pixclk => subpacket[0][4].CLK
i_pixclk => subpacket[0][5].CLK
i_pixclk => subpacket[0][6].CLK
i_pixclk => subpacket[0][7].CLK
i_pixclk => subpacket[0][8].CLK
i_pixclk => subpacket[0][9].CLK
i_pixclk => subpacket[0][10].CLK
i_pixclk => subpacket[0][11].CLK
i_pixclk => subpacket[0][12].CLK
i_pixclk => subpacket[0][13].CLK
i_pixclk => subpacket[0][14].CLK
i_pixclk => subpacket[0][15].CLK
i_pixclk => subpacket[0][16].CLK
i_pixclk => subpacket[0][17].CLK
i_pixclk => subpacket[0][18].CLK
i_pixclk => subpacket[0][19].CLK
i_pixclk => subpacket[0][20].CLK
i_pixclk => subpacket[0][21].CLK
i_pixclk => subpacket[0][22].CLK
i_pixclk => subpacket[0][23].CLK
i_pixclk => subpacket[0][24].CLK
i_pixclk => subpacket[0][25].CLK
i_pixclk => subpacket[0][26].CLK
i_pixclk => subpacket[0][27].CLK
i_pixclk => subpacket[0][28].CLK
i_pixclk => subpacket[0][29].CLK
i_pixclk => subpacket[0][30].CLK
i_pixclk => subpacket[0][31].CLK
i_pixclk => subpacket[0][32].CLK
i_pixclk => subpacket[0][33].CLK
i_pixclk => subpacket[0][34].CLK
i_pixclk => subpacket[0][35].CLK
i_pixclk => subpacket[0][36].CLK
i_pixclk => subpacket[0][37].CLK
i_pixclk => subpacket[0][38].CLK
i_pixclk => subpacket[0][39].CLK
i_pixclk => subpacket[0][40].CLK
i_pixclk => subpacket[0][41].CLK
i_pixclk => subpacket[0][42].CLK
i_pixclk => subpacket[0][43].CLK
i_pixclk => subpacket[0][44].CLK
i_pixclk => subpacket[0][45].CLK
i_pixclk => subpacket[0][46].CLK
i_pixclk => subpacket[0][47].CLK
i_pixclk => subpacket[0][48].CLK
i_pixclk => subpacket[0][49].CLK
i_pixclk => subpacket[0][50].CLK
i_pixclk => subpacket[0][51].CLK
i_pixclk => subpacket[0][52].CLK
i_pixclk => subpacket[0][53].CLK
i_pixclk => subpacket[0][54].CLK
i_pixclk => subpacket[0][55].CLK
i_pixclk => subpacket[1][0].CLK
i_pixclk => subpacket[1][1].CLK
i_pixclk => subpacket[1][2].CLK
i_pixclk => subpacket[1][3].CLK
i_pixclk => subpacket[1][4].CLK
i_pixclk => subpacket[1][5].CLK
i_pixclk => subpacket[1][6].CLK
i_pixclk => subpacket[1][7].CLK
i_pixclk => subpacket[1][8].CLK
i_pixclk => subpacket[1][9].CLK
i_pixclk => subpacket[1][10].CLK
i_pixclk => subpacket[1][11].CLK
i_pixclk => subpacket[1][12].CLK
i_pixclk => subpacket[1][13].CLK
i_pixclk => subpacket[1][14].CLK
i_pixclk => subpacket[1][15].CLK
i_pixclk => subpacket[1][16].CLK
i_pixclk => subpacket[1][17].CLK
i_pixclk => subpacket[1][18].CLK
i_pixclk => subpacket[1][19].CLK
i_pixclk => subpacket[1][20].CLK
i_pixclk => subpacket[1][21].CLK
i_pixclk => subpacket[1][22].CLK
i_pixclk => subpacket[1][23].CLK
i_pixclk => subpacket[1][24].CLK
i_pixclk => subpacket[1][25].CLK
i_pixclk => subpacket[1][26].CLK
i_pixclk => subpacket[1][27].CLK
i_pixclk => subpacket[1][28].CLK
i_pixclk => subpacket[1][29].CLK
i_pixclk => subpacket[1][30].CLK
i_pixclk => subpacket[1][31].CLK
i_pixclk => subpacket[1][32].CLK
i_pixclk => subpacket[1][33].CLK
i_pixclk => subpacket[1][34].CLK
i_pixclk => subpacket[1][35].CLK
i_pixclk => subpacket[1][36].CLK
i_pixclk => subpacket[1][37].CLK
i_pixclk => subpacket[1][38].CLK
i_pixclk => subpacket[1][39].CLK
i_pixclk => subpacket[1][40].CLK
i_pixclk => subpacket[1][41].CLK
i_pixclk => subpacket[1][42].CLK
i_pixclk => subpacket[1][43].CLK
i_pixclk => subpacket[1][44].CLK
i_pixclk => subpacket[1][45].CLK
i_pixclk => subpacket[1][46].CLK
i_pixclk => subpacket[1][47].CLK
i_pixclk => subpacket[1][48].CLK
i_pixclk => subpacket[1][49].CLK
i_pixclk => subpacket[1][50].CLK
i_pixclk => subpacket[1][51].CLK
i_pixclk => subpacket[1][52].CLK
i_pixclk => subpacket[1][53].CLK
i_pixclk => subpacket[1][54].CLK
i_pixclk => subpacket[1][55].CLK
i_pixclk => subpacket[2][0].CLK
i_pixclk => subpacket[2][1].CLK
i_pixclk => subpacket[2][2].CLK
i_pixclk => subpacket[2][3].CLK
i_pixclk => subpacket[2][4].CLK
i_pixclk => subpacket[2][5].CLK
i_pixclk => subpacket[2][6].CLK
i_pixclk => subpacket[2][7].CLK
i_pixclk => subpacket[2][8].CLK
i_pixclk => subpacket[2][9].CLK
i_pixclk => subpacket[2][10].CLK
i_pixclk => subpacket[2][11].CLK
i_pixclk => subpacket[2][12].CLK
i_pixclk => subpacket[2][13].CLK
i_pixclk => subpacket[2][14].CLK
i_pixclk => subpacket[2][15].CLK
i_pixclk => subpacket[2][16].CLK
i_pixclk => subpacket[2][17].CLK
i_pixclk => subpacket[2][18].CLK
i_pixclk => subpacket[2][19].CLK
i_pixclk => subpacket[2][20].CLK
i_pixclk => subpacket[2][21].CLK
i_pixclk => subpacket[2][22].CLK
i_pixclk => subpacket[2][23].CLK
i_pixclk => subpacket[2][24].CLK
i_pixclk => subpacket[2][25].CLK
i_pixclk => subpacket[2][26].CLK
i_pixclk => subpacket[2][27].CLK
i_pixclk => subpacket[2][28].CLK
i_pixclk => subpacket[2][29].CLK
i_pixclk => subpacket[2][30].CLK
i_pixclk => subpacket[2][31].CLK
i_pixclk => subpacket[2][32].CLK
i_pixclk => subpacket[2][33].CLK
i_pixclk => subpacket[2][34].CLK
i_pixclk => subpacket[2][35].CLK
i_pixclk => subpacket[2][36].CLK
i_pixclk => subpacket[2][37].CLK
i_pixclk => subpacket[2][38].CLK
i_pixclk => subpacket[2][39].CLK
i_pixclk => subpacket[2][40].CLK
i_pixclk => subpacket[2][41].CLK
i_pixclk => subpacket[2][42].CLK
i_pixclk => subpacket[2][43].CLK
i_pixclk => subpacket[2][44].CLK
i_pixclk => subpacket[2][45].CLK
i_pixclk => subpacket[2][46].CLK
i_pixclk => subpacket[2][47].CLK
i_pixclk => subpacket[2][48].CLK
i_pixclk => subpacket[2][49].CLK
i_pixclk => subpacket[2][50].CLK
i_pixclk => subpacket[2][51].CLK
i_pixclk => subpacket[2][52].CLK
i_pixclk => subpacket[2][53].CLK
i_pixclk => subpacket[2][54].CLK
i_pixclk => subpacket[2][55].CLK
i_pixclk => subpacket[3][0].CLK
i_pixclk => subpacket[3][1].CLK
i_pixclk => subpacket[3][2].CLK
i_pixclk => subpacket[3][3].CLK
i_pixclk => subpacket[3][4].CLK
i_pixclk => subpacket[3][5].CLK
i_pixclk => subpacket[3][6].CLK
i_pixclk => subpacket[3][7].CLK
i_pixclk => subpacket[3][8].CLK
i_pixclk => subpacket[3][9].CLK
i_pixclk => subpacket[3][10].CLK
i_pixclk => subpacket[3][11].CLK
i_pixclk => subpacket[3][12].CLK
i_pixclk => subpacket[3][13].CLK
i_pixclk => subpacket[3][14].CLK
i_pixclk => subpacket[3][15].CLK
i_pixclk => subpacket[3][16].CLK
i_pixclk => subpacket[3][17].CLK
i_pixclk => subpacket[3][18].CLK
i_pixclk => subpacket[3][19].CLK
i_pixclk => subpacket[3][20].CLK
i_pixclk => subpacket[3][21].CLK
i_pixclk => subpacket[3][22].CLK
i_pixclk => subpacket[3][23].CLK
i_pixclk => subpacket[3][24].CLK
i_pixclk => subpacket[3][25].CLK
i_pixclk => subpacket[3][26].CLK
i_pixclk => subpacket[3][27].CLK
i_pixclk => subpacket[3][28].CLK
i_pixclk => subpacket[3][29].CLK
i_pixclk => subpacket[3][30].CLK
i_pixclk => subpacket[3][31].CLK
i_pixclk => subpacket[3][32].CLK
i_pixclk => subpacket[3][33].CLK
i_pixclk => subpacket[3][34].CLK
i_pixclk => subpacket[3][35].CLK
i_pixclk => subpacket[3][36].CLK
i_pixclk => subpacket[3][37].CLK
i_pixclk => subpacket[3][38].CLK
i_pixclk => subpacket[3][39].CLK
i_pixclk => subpacket[3][40].CLK
i_pixclk => subpacket[3][41].CLK
i_pixclk => subpacket[3][42].CLK
i_pixclk => subpacket[3][43].CLK
i_pixclk => subpacket[3][44].CLK
i_pixclk => subpacket[3][45].CLK
i_pixclk => subpacket[3][46].CLK
i_pixclk => subpacket[3][47].CLK
i_pixclk => subpacket[3][48].CLK
i_pixclk => subpacket[3][49].CLK
i_pixclk => subpacket[3][50].CLK
i_pixclk => subpacket[3][51].CLK
i_pixclk => subpacket[3][52].CLK
i_pixclk => subpacket[3][53].CLK
i_pixclk => subpacket[3][54].CLK
i_pixclk => subpacket[3][55].CLK
i_pixclk => packetHeader[0].CLK
i_pixclk => packetHeader[1].CLK
i_pixclk => packetHeader[2].CLK
i_pixclk => packetHeader[3].CLK
i_pixclk => packetHeader[4].CLK
i_pixclk => packetHeader[5].CLK
i_pixclk => packetHeader[6].CLK
i_pixclk => packetHeader[7].CLK
i_pixclk => packetHeader[8].CLK
i_pixclk => packetHeader[9].CLK
i_pixclk => packetHeader[10].CLK
i_pixclk => packetHeader[11].CLK
i_pixclk => packetHeader[12].CLK
i_pixclk => packetHeader[13].CLK
i_pixclk => packetHeader[14].CLK
i_pixclk => packetHeader[15].CLK
i_pixclk => packetHeader[16].CLK
i_pixclk => packetHeader[17].CLK
i_pixclk => packetHeader[18].CLK
i_pixclk => packetHeader[19].CLK
i_pixclk => packetHeader[20].CLK
i_pixclk => packetHeader[21].CLK
i_pixclk => packetHeader[22].CLK
i_pixclk => packetHeader[23].CLK
i_pixclk => tercData.CLK
i_pixclk => audioRAvg[0].CLK
i_pixclk => audioRAvg[1].CLK
i_pixclk => audioRAvg[2].CLK
i_pixclk => audioRAvg[3].CLK
i_pixclk => audioRAvg[4].CLK
i_pixclk => audioRAvg[5].CLK
i_pixclk => audioRAvg[6].CLK
i_pixclk => audioRAvg[7].CLK
i_pixclk => audioRAvg[8].CLK
i_pixclk => audioRAvg[9].CLK
i_pixclk => audioRAvg[10].CLK
i_pixclk => audioRAvg[11].CLK
i_pixclk => audioRAvg[12].CLK
i_pixclk => audioRAvg[13].CLK
i_pixclk => audioRAvg[14].CLK
i_pixclk => audioRAvg[15].CLK
i_pixclk => audioLAvg[0].CLK
i_pixclk => audioLAvg[1].CLK
i_pixclk => audioLAvg[2].CLK
i_pixclk => audioLAvg[3].CLK
i_pixclk => audioLAvg[4].CLK
i_pixclk => audioLAvg[5].CLK
i_pixclk => audioLAvg[6].CLK
i_pixclk => audioLAvg[7].CLK
i_pixclk => audioLAvg[8].CLK
i_pixclk => audioLAvg[9].CLK
i_pixclk => audioLAvg[10].CLK
i_pixclk => audioLAvg[11].CLK
i_pixclk => audioLAvg[12].CLK
i_pixclk => audioLAvg[13].CLK
i_pixclk => audioLAvg[14].CLK
i_pixclk => audioLAvg[15].CLK
i_pixclk => audioAvgCnt[0].CLK
i_pixclk => audioAvgCnt[1].CLK
i_pixclk => audioAvgCnt[2].CLK
i_pixclk => audioAvgCnt[3].CLK
i_pixclk => audioAvgCnt[4].CLK
i_pixclk => audioAvgCnt[5].CLK
i_pixclk => audioAvgCnt[6].CLK
i_pixclk => audioAvgCnt[7].CLK
i_pixclk => audioAvgCnt[8].CLK
i_pixclk => audioAvgCnt[9].CLK
i_pixclk => audioAvgCnt[10].CLK
i_pixclk => audioRAvgSum[0].CLK
i_pixclk => audioRAvgSum[1].CLK
i_pixclk => audioRAvgSum[2].CLK
i_pixclk => audioRAvgSum[3].CLK
i_pixclk => audioRAvgSum[4].CLK
i_pixclk => audioRAvgSum[5].CLK
i_pixclk => audioRAvgSum[6].CLK
i_pixclk => audioRAvgSum[7].CLK
i_pixclk => audioRAvgSum[8].CLK
i_pixclk => audioRAvgSum[9].CLK
i_pixclk => audioRAvgSum[10].CLK
i_pixclk => audioRAvgSum[11].CLK
i_pixclk => audioRAvgSum[12].CLK
i_pixclk => audioRAvgSum[13].CLK
i_pixclk => audioRAvgSum[14].CLK
i_pixclk => audioRAvgSum[15].CLK
i_pixclk => audioRAvgSum[16].CLK
i_pixclk => audioRAvgSum[17].CLK
i_pixclk => audioRAvgSum[18].CLK
i_pixclk => audioRAvgSum[19].CLK
i_pixclk => audioRAvgSum[20].CLK
i_pixclk => audioRAvgSum[21].CLK
i_pixclk => audioRAvgSum[22].CLK
i_pixclk => audioRAvgSum[23].CLK
i_pixclk => audioRAvgSum[24].CLK
i_pixclk => audioRAvgSum[25].CLK
i_pixclk => audioLAvgSum[0].CLK
i_pixclk => audioLAvgSum[1].CLK
i_pixclk => audioLAvgSum[2].CLK
i_pixclk => audioLAvgSum[3].CLK
i_pixclk => audioLAvgSum[4].CLK
i_pixclk => audioLAvgSum[5].CLK
i_pixclk => audioLAvgSum[6].CLK
i_pixclk => audioLAvgSum[7].CLK
i_pixclk => audioLAvgSum[8].CLK
i_pixclk => audioLAvgSum[9].CLK
i_pixclk => audioLAvgSum[10].CLK
i_pixclk => audioLAvgSum[11].CLK
i_pixclk => audioLAvgSum[12].CLK
i_pixclk => audioLAvgSum[13].CLK
i_pixclk => audioLAvgSum[14].CLK
i_pixclk => audioLAvgSum[15].CLK
i_pixclk => audioLAvgSum[16].CLK
i_pixclk => audioLAvgSum[17].CLK
i_pixclk => audioLAvgSum[18].CLK
i_pixclk => audioLAvgSum[19].CLK
i_pixclk => audioLAvgSum[20].CLK
i_pixclk => audioLAvgSum[21].CLK
i_pixclk => audioLAvgSum[22].CLK
i_pixclk => audioLAvgSum[23].CLK
i_pixclk => audioLAvgSum[24].CLK
i_pixclk => audioLAvgSum[25].CLK
i_pixclk => samplesHead[0].CLK
i_pixclk => samplesHead[1].CLK
i_pixclk => channelStatusIdx[0].CLK
i_pixclk => channelStatusIdx[1].CLK
i_pixclk => channelStatusIdx[2].CLK
i_pixclk => channelStatusIdx[3].CLK
i_pixclk => channelStatusIdx[4].CLK
i_pixclk => channelStatusIdx[5].CLK
i_pixclk => channelStatusIdx[6].CLK
i_pixclk => channelStatusIdx[7].CLK
i_pixclk => audioSubPacket[0][0].CLK
i_pixclk => audioSubPacket[0][1].CLK
i_pixclk => audioSubPacket[0][2].CLK
i_pixclk => audioSubPacket[0][3].CLK
i_pixclk => audioSubPacket[0][4].CLK
i_pixclk => audioSubPacket[0][5].CLK
i_pixclk => audioSubPacket[0][6].CLK
i_pixclk => audioSubPacket[0][7].CLK
i_pixclk => audioSubPacket[0][8].CLK
i_pixclk => audioSubPacket[0][9].CLK
i_pixclk => audioSubPacket[0][10].CLK
i_pixclk => audioSubPacket[0][11].CLK
i_pixclk => audioSubPacket[0][12].CLK
i_pixclk => audioSubPacket[0][13].CLK
i_pixclk => audioSubPacket[0][14].CLK
i_pixclk => audioSubPacket[0][15].CLK
i_pixclk => audioSubPacket[0][16].CLK
i_pixclk => audioSubPacket[0][17].CLK
i_pixclk => audioSubPacket[0][18].CLK
i_pixclk => audioSubPacket[0][19].CLK
i_pixclk => audioSubPacket[0][20].CLK
i_pixclk => audioSubPacket[0][21].CLK
i_pixclk => audioSubPacket[0][22].CLK
i_pixclk => audioSubPacket[0][23].CLK
i_pixclk => audioSubPacket[0][24].CLK
i_pixclk => audioSubPacket[0][25].CLK
i_pixclk => audioSubPacket[0][26].CLK
i_pixclk => audioSubPacket[0][27].CLK
i_pixclk => audioSubPacket[0][28].CLK
i_pixclk => audioSubPacket[0][29].CLK
i_pixclk => audioSubPacket[0][30].CLK
i_pixclk => audioSubPacket[0][31].CLK
i_pixclk => audioSubPacket[0][32].CLK
i_pixclk => audioSubPacket[0][33].CLK
i_pixclk => audioSubPacket[0][34].CLK
i_pixclk => audioSubPacket[0][35].CLK
i_pixclk => audioSubPacket[0][36].CLK
i_pixclk => audioSubPacket[0][37].CLK
i_pixclk => audioSubPacket[0][38].CLK
i_pixclk => audioSubPacket[0][39].CLK
i_pixclk => audioSubPacket[0][40].CLK
i_pixclk => audioSubPacket[0][41].CLK
i_pixclk => audioSubPacket[0][42].CLK
i_pixclk => audioSubPacket[0][43].CLK
i_pixclk => audioSubPacket[0][44].CLK
i_pixclk => audioSubPacket[0][45].CLK
i_pixclk => audioSubPacket[0][46].CLK
i_pixclk => audioSubPacket[0][47].CLK
i_pixclk => audioSubPacket[0][48].CLK
i_pixclk => audioSubPacket[0][49].CLK
i_pixclk => audioSubPacket[0][50].CLK
i_pixclk => audioSubPacket[0][51].CLK
i_pixclk => audioSubPacket[0][52].CLK
i_pixclk => audioSubPacket[0][53].CLK
i_pixclk => audioSubPacket[0][54].CLK
i_pixclk => audioSubPacket[0][55].CLK
i_pixclk => audioSubPacket[1][0].CLK
i_pixclk => audioSubPacket[1][1].CLK
i_pixclk => audioSubPacket[1][2].CLK
i_pixclk => audioSubPacket[1][3].CLK
i_pixclk => audioSubPacket[1][4].CLK
i_pixclk => audioSubPacket[1][5].CLK
i_pixclk => audioSubPacket[1][6].CLK
i_pixclk => audioSubPacket[1][7].CLK
i_pixclk => audioSubPacket[1][8].CLK
i_pixclk => audioSubPacket[1][9].CLK
i_pixclk => audioSubPacket[1][10].CLK
i_pixclk => audioSubPacket[1][11].CLK
i_pixclk => audioSubPacket[1][12].CLK
i_pixclk => audioSubPacket[1][13].CLK
i_pixclk => audioSubPacket[1][14].CLK
i_pixclk => audioSubPacket[1][15].CLK
i_pixclk => audioSubPacket[1][16].CLK
i_pixclk => audioSubPacket[1][17].CLK
i_pixclk => audioSubPacket[1][18].CLK
i_pixclk => audioSubPacket[1][19].CLK
i_pixclk => audioSubPacket[1][20].CLK
i_pixclk => audioSubPacket[1][21].CLK
i_pixclk => audioSubPacket[1][22].CLK
i_pixclk => audioSubPacket[1][23].CLK
i_pixclk => audioSubPacket[1][24].CLK
i_pixclk => audioSubPacket[1][25].CLK
i_pixclk => audioSubPacket[1][26].CLK
i_pixclk => audioSubPacket[1][27].CLK
i_pixclk => audioSubPacket[1][28].CLK
i_pixclk => audioSubPacket[1][29].CLK
i_pixclk => audioSubPacket[1][30].CLK
i_pixclk => audioSubPacket[1][31].CLK
i_pixclk => audioSubPacket[1][32].CLK
i_pixclk => audioSubPacket[1][33].CLK
i_pixclk => audioSubPacket[1][34].CLK
i_pixclk => audioSubPacket[1][35].CLK
i_pixclk => audioSubPacket[1][36].CLK
i_pixclk => audioSubPacket[1][37].CLK
i_pixclk => audioSubPacket[1][38].CLK
i_pixclk => audioSubPacket[1][39].CLK
i_pixclk => audioSubPacket[1][40].CLK
i_pixclk => audioSubPacket[1][41].CLK
i_pixclk => audioSubPacket[1][42].CLK
i_pixclk => audioSubPacket[1][43].CLK
i_pixclk => audioSubPacket[1][44].CLK
i_pixclk => audioSubPacket[1][45].CLK
i_pixclk => audioSubPacket[1][46].CLK
i_pixclk => audioSubPacket[1][47].CLK
i_pixclk => audioSubPacket[1][48].CLK
i_pixclk => audioSubPacket[1][49].CLK
i_pixclk => audioSubPacket[1][50].CLK
i_pixclk => audioSubPacket[1][51].CLK
i_pixclk => audioSubPacket[1][52].CLK
i_pixclk => audioSubPacket[1][53].CLK
i_pixclk => audioSubPacket[1][54].CLK
i_pixclk => audioSubPacket[1][55].CLK
i_pixclk => audioSubPacket[2][0].CLK
i_pixclk => audioSubPacket[2][1].CLK
i_pixclk => audioSubPacket[2][2].CLK
i_pixclk => audioSubPacket[2][3].CLK
i_pixclk => audioSubPacket[2][4].CLK
i_pixclk => audioSubPacket[2][5].CLK
i_pixclk => audioSubPacket[2][6].CLK
i_pixclk => audioSubPacket[2][7].CLK
i_pixclk => audioSubPacket[2][8].CLK
i_pixclk => audioSubPacket[2][9].CLK
i_pixclk => audioSubPacket[2][10].CLK
i_pixclk => audioSubPacket[2][11].CLK
i_pixclk => audioSubPacket[2][12].CLK
i_pixclk => audioSubPacket[2][13].CLK
i_pixclk => audioSubPacket[2][14].CLK
i_pixclk => audioSubPacket[2][15].CLK
i_pixclk => audioSubPacket[2][16].CLK
i_pixclk => audioSubPacket[2][17].CLK
i_pixclk => audioSubPacket[2][18].CLK
i_pixclk => audioSubPacket[2][19].CLK
i_pixclk => audioSubPacket[2][20].CLK
i_pixclk => audioSubPacket[2][21].CLK
i_pixclk => audioSubPacket[2][22].CLK
i_pixclk => audioSubPacket[2][23].CLK
i_pixclk => audioSubPacket[2][24].CLK
i_pixclk => audioSubPacket[2][25].CLK
i_pixclk => audioSubPacket[2][26].CLK
i_pixclk => audioSubPacket[2][27].CLK
i_pixclk => audioSubPacket[2][28].CLK
i_pixclk => audioSubPacket[2][29].CLK
i_pixclk => audioSubPacket[2][30].CLK
i_pixclk => audioSubPacket[2][31].CLK
i_pixclk => audioSubPacket[2][32].CLK
i_pixclk => audioSubPacket[2][33].CLK
i_pixclk => audioSubPacket[2][34].CLK
i_pixclk => audioSubPacket[2][35].CLK
i_pixclk => audioSubPacket[2][36].CLK
i_pixclk => audioSubPacket[2][37].CLK
i_pixclk => audioSubPacket[2][38].CLK
i_pixclk => audioSubPacket[2][39].CLK
i_pixclk => audioSubPacket[2][40].CLK
i_pixclk => audioSubPacket[2][41].CLK
i_pixclk => audioSubPacket[2][42].CLK
i_pixclk => audioSubPacket[2][43].CLK
i_pixclk => audioSubPacket[2][44].CLK
i_pixclk => audioSubPacket[2][45].CLK
i_pixclk => audioSubPacket[2][46].CLK
i_pixclk => audioSubPacket[2][47].CLK
i_pixclk => audioSubPacket[2][48].CLK
i_pixclk => audioSubPacket[2][49].CLK
i_pixclk => audioSubPacket[2][50].CLK
i_pixclk => audioSubPacket[2][51].CLK
i_pixclk => audioSubPacket[2][52].CLK
i_pixclk => audioSubPacket[2][53].CLK
i_pixclk => audioSubPacket[2][54].CLK
i_pixclk => audioSubPacket[2][55].CLK
i_pixclk => audioSubPacket[3][0].CLK
i_pixclk => audioSubPacket[3][1].CLK
i_pixclk => audioSubPacket[3][2].CLK
i_pixclk => audioSubPacket[3][3].CLK
i_pixclk => audioSubPacket[3][4].CLK
i_pixclk => audioSubPacket[3][5].CLK
i_pixclk => audioSubPacket[3][6].CLK
i_pixclk => audioSubPacket[3][7].CLK
i_pixclk => audioSubPacket[3][8].CLK
i_pixclk => audioSubPacket[3][9].CLK
i_pixclk => audioSubPacket[3][10].CLK
i_pixclk => audioSubPacket[3][11].CLK
i_pixclk => audioSubPacket[3][12].CLK
i_pixclk => audioSubPacket[3][13].CLK
i_pixclk => audioSubPacket[3][14].CLK
i_pixclk => audioSubPacket[3][15].CLK
i_pixclk => audioSubPacket[3][16].CLK
i_pixclk => audioSubPacket[3][17].CLK
i_pixclk => audioSubPacket[3][18].CLK
i_pixclk => audioSubPacket[3][19].CLK
i_pixclk => audioSubPacket[3][20].CLK
i_pixclk => audioSubPacket[3][21].CLK
i_pixclk => audioSubPacket[3][22].CLK
i_pixclk => audioSubPacket[3][23].CLK
i_pixclk => audioSubPacket[3][24].CLK
i_pixclk => audioSubPacket[3][25].CLK
i_pixclk => audioSubPacket[3][26].CLK
i_pixclk => audioSubPacket[3][27].CLK
i_pixclk => audioSubPacket[3][28].CLK
i_pixclk => audioSubPacket[3][29].CLK
i_pixclk => audioSubPacket[3][30].CLK
i_pixclk => audioSubPacket[3][31].CLK
i_pixclk => audioSubPacket[3][32].CLK
i_pixclk => audioSubPacket[3][33].CLK
i_pixclk => audioSubPacket[3][34].CLK
i_pixclk => audioSubPacket[3][35].CLK
i_pixclk => audioSubPacket[3][36].CLK
i_pixclk => audioSubPacket[3][37].CLK
i_pixclk => audioSubPacket[3][38].CLK
i_pixclk => audioSubPacket[3][39].CLK
i_pixclk => audioSubPacket[3][40].CLK
i_pixclk => audioSubPacket[3][41].CLK
i_pixclk => audioSubPacket[3][42].CLK
i_pixclk => audioSubPacket[3][43].CLK
i_pixclk => audioSubPacket[3][44].CLK
i_pixclk => audioSubPacket[3][45].CLK
i_pixclk => audioSubPacket[3][46].CLK
i_pixclk => audioSubPacket[3][47].CLK
i_pixclk => audioSubPacket[3][48].CLK
i_pixclk => audioSubPacket[3][49].CLK
i_pixclk => audioSubPacket[3][50].CLK
i_pixclk => audioSubPacket[3][51].CLK
i_pixclk => audioSubPacket[3][52].CLK
i_pixclk => audioSubPacket[3][53].CLK
i_pixclk => audioSubPacket[3][54].CLK
i_pixclk => audioSubPacket[3][55].CLK
i_pixclk => audioPacketHeader[0].CLK
i_pixclk => audioPacketHeader[1].CLK
i_pixclk => audioPacketHeader[2].CLK
i_pixclk => audioPacketHeader[3].CLK
i_pixclk => audioPacketHeader[4].CLK
i_pixclk => audioPacketHeader[5].CLK
i_pixclk => audioPacketHeader[6].CLK
i_pixclk => audioPacketHeader[7].CLK
i_pixclk => audioPacketHeader[8].CLK
i_pixclk => audioPacketHeader[9].CLK
i_pixclk => audioPacketHeader[10].CLK
i_pixclk => audioPacketHeader[11].CLK
i_pixclk => audioPacketHeader[12].CLK
i_pixclk => audioPacketHeader[13].CLK
i_pixclk => audioPacketHeader[14].CLK
i_pixclk => audioPacketHeader[15].CLK
i_pixclk => audioPacketHeader[16].CLK
i_pixclk => audioPacketHeader[17].CLK
i_pixclk => audioPacketHeader[18].CLK
i_pixclk => audioPacketHeader[19].CLK
i_pixclk => audioPacketHeader[20].CLK
i_pixclk => audioPacketHeader[21].CLK
i_pixclk => audioPacketHeader[22].CLK
i_pixclk => audioPacketHeader[23].CLK
i_pixclk => audioTimer[4].CLK
i_pixclk => audioTimer[5].CLK
i_pixclk => audioTimer[6].CLK
i_pixclk => audioTimer[7].CLK
i_pixclk => audioTimer[8].CLK
i_pixclk => audioTimer[9].CLK
i_pixclk => audioTimer[10].CLK
i_pixclk => audioTimer[11].CLK
i_pixclk => audioTimer[12].CLK
i_pixclk => audioTimer[13].CLK
i_pixclk => audioTimer[14].CLK
i_pixclk => audioTimer[15].CLK
i_pixclk => audioTimer[16].CLK
i_hSync => dataChannel0.DATAB
i_hSync => dataChannel0.DATAB
i_hSync => always0.IN1
i_hSync => prevHSync.DATAIN
i_vSync => dataChannel0.DATAB
i_vSync => dataChannel0.DATAB
i_blank => always0.IN1
i_blank => prevBlank.DATAIN
i_blank => always0.IN1
i_audioL[0] => Add5.IN26
i_audioL[1] => Add5.IN25
i_audioL[2] => Add5.IN24
i_audioL[3] => Add5.IN23
i_audioL[4] => Add5.IN22
i_audioL[5] => Add5.IN21
i_audioL[6] => Add5.IN20
i_audioL[7] => Add5.IN19
i_audioL[8] => Add5.IN18
i_audioL[9] => Add5.IN17
i_audioL[10] => Add5.IN16
i_audioL[11] => Add5.IN15
i_audioL[12] => Add5.IN14
i_audioL[13] => Add5.IN13
i_audioL[14] => Add5.IN12
i_audioL[15] => Add5.IN11
i_audioR[0] => Add6.IN26
i_audioR[1] => Add6.IN25
i_audioR[2] => Add6.IN24
i_audioR[3] => Add6.IN23
i_audioR[4] => Add6.IN22
i_audioR[5] => Add6.IN21
i_audioR[6] => Add6.IN20
i_audioR[7] => Add6.IN19
i_audioR[8] => Add6.IN18
i_audioR[9] => Add6.IN17
i_audioR[10] => Add6.IN16
i_audioR[11] => Add6.IN15
i_audioR[12] => Add6.IN14
i_audioR[13] => Add6.IN13
i_audioR[14] => Add6.IN12
i_audioR[15] => Add6.IN11
o_d0[0] <= dataChannel0[0].DB_MAX_OUTPUT_PORT_TYPE
o_d0[1] <= dataChannel0[1].DB_MAX_OUTPUT_PORT_TYPE
o_d0[2] <= dataChannel0[2].DB_MAX_OUTPUT_PORT_TYPE
o_d0[3] <= dataChannel0[3].DB_MAX_OUTPUT_PORT_TYPE
o_d1[0] <= dataChannel1[0].DB_MAX_OUTPUT_PORT_TYPE
o_d1[1] <= dataChannel1[1].DB_MAX_OUTPUT_PORT_TYPE
o_d1[2] <= dataChannel1[2].DB_MAX_OUTPUT_PORT_TYPE
o_d1[3] <= dataChannel1[3].DB_MAX_OUTPUT_PORT_TYPE
o_d2[0] <= dataChannel2[0].DB_MAX_OUTPUT_PORT_TYPE
o_d2[1] <= dataChannel2[1].DB_MAX_OUTPUT_PORT_TYPE
o_d2[2] <= dataChannel2[2].DB_MAX_OUTPUT_PORT_TYPE
o_d2[3] <= dataChannel2[3].DB_MAX_OUTPUT_PORT_TYPE
o_data <= tercData.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc0
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc1
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|encoder:enc2
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|basic|hdmi:U2|altddio_out1:ddio_inst
datain_h[0] => altddio_out:ALTDDIO_OUT_component.datain_h[0]
datain_h[1] => altddio_out:ALTDDIO_OUT_component.datain_h[1]
datain_h[2] => altddio_out:ALTDDIO_OUT_component.datain_h[2]
datain_h[3] => altddio_out:ALTDDIO_OUT_component.datain_h[3]
datain_h[4] => altddio_out:ALTDDIO_OUT_component.datain_h[4]
datain_h[5] => altddio_out:ALTDDIO_OUT_component.datain_h[5]
datain_h[6] => altddio_out:ALTDDIO_OUT_component.datain_h[6]
datain_h[7] => altddio_out:ALTDDIO_OUT_component.datain_h[7]
datain_l[0] => altddio_out:ALTDDIO_OUT_component.datain_l[0]
datain_l[1] => altddio_out:ALTDDIO_OUT_component.datain_l[1]
datain_l[2] => altddio_out:ALTDDIO_OUT_component.datain_l[2]
datain_l[3] => altddio_out:ALTDDIO_OUT_component.datain_l[3]
datain_l[4] => altddio_out:ALTDDIO_OUT_component.datain_l[4]
datain_l[5] => altddio_out:ALTDDIO_OUT_component.datain_l[5]
datain_l[6] => altddio_out:ALTDDIO_OUT_component.datain_l[6]
datain_l[7] => altddio_out:ALTDDIO_OUT_component.datain_l[7]
outclock => altddio_out:ALTDDIO_OUT_component.outclock
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout[0]
dataout[1] <= altddio_out:ALTDDIO_OUT_component.dataout[1]
dataout[2] <= altddio_out:ALTDDIO_OUT_component.dataout[2]
dataout[3] <= altddio_out:ALTDDIO_OUT_component.dataout[3]
dataout[4] <= altddio_out:ALTDDIO_OUT_component.dataout[4]
dataout[5] <= altddio_out:ALTDDIO_OUT_component.dataout[5]
dataout[6] <= altddio_out:ALTDDIO_OUT_component.dataout[6]
dataout[7] <= altddio_out:ALTDDIO_OUT_component.dataout[7]


|basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_0aj:auto_generated.datain_h[0]
datain_h[1] => ddio_out_0aj:auto_generated.datain_h[1]
datain_h[2] => ddio_out_0aj:auto_generated.datain_h[2]
datain_h[3] => ddio_out_0aj:auto_generated.datain_h[3]
datain_h[4] => ddio_out_0aj:auto_generated.datain_h[4]
datain_h[5] => ddio_out_0aj:auto_generated.datain_h[5]
datain_h[6] => ddio_out_0aj:auto_generated.datain_h[6]
datain_h[7] => ddio_out_0aj:auto_generated.datain_h[7]
datain_l[0] => ddio_out_0aj:auto_generated.datain_l[0]
datain_l[1] => ddio_out_0aj:auto_generated.datain_l[1]
datain_l[2] => ddio_out_0aj:auto_generated.datain_l[2]
datain_l[3] => ddio_out_0aj:auto_generated.datain_l[3]
datain_l[4] => ddio_out_0aj:auto_generated.datain_l[4]
datain_l[5] => ddio_out_0aj:auto_generated.datain_l[5]
datain_l[6] => ddio_out_0aj:auto_generated.datain_l[6]
datain_l[7] => ddio_out_0aj:auto_generated.datain_l[7]
outclock => ddio_out_0aj:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_0aj:auto_generated.dataout[0]
dataout[1] <> ddio_out_0aj:auto_generated.dataout[1]
dataout[2] <> ddio_out_0aj:auto_generated.dataout[2]
dataout[3] <> ddio_out_0aj:auto_generated.dataout[3]
dataout[4] <> ddio_out_0aj:auto_generated.dataout[4]
dataout[5] <> ddio_out_0aj:auto_generated.dataout[5]
dataout[6] <> ddio_out_0aj:auto_generated.dataout[6]
dataout[7] <> ddio_out_0aj:auto_generated.dataout[7]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>


|basic|hdmi:U2|altddio_out1:ddio_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
dataout[5] <= ddio_outa[5].DATAOUT
dataout[6] <= ddio_outa[6].DATAOUT
dataout[7] <= ddio_outa[7].DATAOUT
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|basic|sync:U3
I_CLK => counter[0].CLK
I_CLK => counter[1].CLK
I_CLK => counter[2].CLK
I_CLK => counter[3].CLK
I_CLK => counter[4].CLK
I_CLK => counter[5].CLK
I_CLK => vcnt[0].CLK
I_CLK => vcnt[1].CLK
I_CLK => vcnt[2].CLK
I_CLK => vcnt[3].CLK
I_CLK => vcnt[4].CLK
I_CLK => vcnt[5].CLK
I_CLK => vcnt[6].CLK
I_CLK => vcnt[7].CLK
I_CLK => vcnt[8].CLK
I_CLK => vcnt[9].CLK
I_CLK => hcnt[0].CLK
I_CLK => hcnt[1].CLK
I_CLK => hcnt[2].CLK
I_CLK => hcnt[3].CLK
I_CLK => hcnt[4].CLK
I_CLK => hcnt[5].CLK
I_CLK => hcnt[6].CLK
I_CLK => hcnt[7].CLK
I_CLK => hcnt[8].CLK
I_CLK => hcnt[9].CLK
I_CLK => h[0].CLK
I_CLK => h[1].CLK
I_CLK => h[2].CLK
I_CLK => h[3].CLK
I_CLK => h[4].CLK
I_CLK => h[5].CLK
I_CLK => h[6].CLK
I_CLK => h[7].CLK
I_CLK => h[8].CLK
I_CLK => h[9].CLK
I_EN => counter[5].ENA
I_EN => counter[4].ENA
I_EN => counter[3].ENA
I_EN => counter[2].ENA
I_EN => counter[1].ENA
I_EN => counter[0].ENA
I_EN => vcnt[0].ENA
I_EN => vcnt[1].ENA
I_EN => vcnt[2].ENA
I_EN => vcnt[3].ENA
I_EN => vcnt[4].ENA
I_EN => vcnt[5].ENA
I_EN => vcnt[6].ENA
I_EN => vcnt[7].ENA
I_EN => vcnt[8].ENA
I_EN => vcnt[9].ENA
I_EN => hcnt[0].ENA
I_EN => hcnt[1].ENA
I_EN => hcnt[2].ENA
I_EN => hcnt[3].ENA
I_EN => hcnt[4].ENA
I_EN => hcnt[5].ENA
I_EN => hcnt[6].ENA
I_EN => hcnt[7].ENA
I_EN => hcnt[8].ENA
I_EN => hcnt[9].ENA
I_EN => h[0].ENA
I_EN => h[1].ENA
I_EN => h[2].ENA
I_EN => h[3].ENA
I_EN => h[4].ENA
I_EN => h[5].ENA
I_EN => h[6].ENA
I_EN => h[7].ENA
I_EN => h[8].ENA
I_EN => h[9].ENA
O_H[0] <= h[0].DB_MAX_OUTPUT_PORT_TYPE
O_H[1] <= h[1].DB_MAX_OUTPUT_PORT_TYPE
O_H[2] <= h[2].DB_MAX_OUTPUT_PORT_TYPE
O_H[3] <= h[3].DB_MAX_OUTPUT_PORT_TYPE
O_H[4] <= h[4].DB_MAX_OUTPUT_PORT_TYPE
O_H[5] <= h[5].DB_MAX_OUTPUT_PORT_TYPE
O_H[6] <= h[6].DB_MAX_OUTPUT_PORT_TYPE
O_H[7] <= h[7].DB_MAX_OUTPUT_PORT_TYPE
O_H[8] <= h[8].DB_MAX_OUTPUT_PORT_TYPE
O_H[9] <= h[9].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_HCNT[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
O_VCNT[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
O_INT <= int.DB_MAX_OUTPUT_PORT_TYPE
O_FLASH <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
O_BLANK <= blank.DB_MAX_OUTPUT_PORT_TYPE
O_HSYNC <= hsync.DB_MAX_OUTPUT_PORT_TYPE
O_VSYNC <= vsync.DB_MAX_OUTPUT_PORT_TYPE


|basic|vga_zx:U4
I_CLK => paper1.CLK
I_CLK => attr_reg[0].CLK
I_CLK => attr_reg[1].CLK
I_CLK => attr_reg[2].CLK
I_CLK => attr_reg[3].CLK
I_CLK => attr_reg[4].CLK
I_CLK => attr_reg[5].CLK
I_CLK => attr_reg[6].CLK
I_CLK => attr_reg[7].CLK
I_CLK => pixel_reg[0].CLK
I_CLK => pixel_reg[1].CLK
I_CLK => pixel_reg[2].CLK
I_CLK => pixel_reg[3].CLK
I_CLK => pixel_reg[4].CLK
I_CLK => pixel_reg[5].CLK
I_CLK => pixel_reg[6].CLK
I_CLK => escr_vid_reg2[0].CLK
I_CLK => escr_vid_reg2[1].CLK
I_CLK => escr_vid_reg2[2].CLK
I_CLK => escr_vid_reg2[3].CLK
I_CLK => escr_vid_reg2[4].CLK
I_CLK => escr_vid_reg2[5].CLK
I_CLK => escr_vid_reg2[6].CLK
I_CLK => escr_vid_reg2[7].CLK
I_CLK => vid_reg[0].CLK
I_CLK => vid_reg[1].CLK
I_CLK => vid_reg[2].CLK
I_CLK => vid_reg[3].CLK
I_CLK => vid_reg[4].CLK
I_CLK => vid_reg[5].CLK
I_CLK => vid_reg[6].CLK
I_CLK => vid_reg[7].CLK
I_CLK => escr_vid_reg1[0].CLK
I_CLK => escr_vid_reg1[1].CLK
I_CLK => escr_vid_reg1[2].CLK
I_CLK => escr_vid_reg1[3].CLK
I_CLK => escr_vid_reg1[4].CLK
I_CLK => escr_vid_reg1[5].CLK
I_CLK => escr_vid_reg1[6].CLK
I_CLK => escr_vid_reg1[7].CLK
I_CLK => addr_reg[0].CLK
I_CLK => addr_reg[1].CLK
I_CLK => addr_reg[2].CLK
I_CLK => addr_reg[3].CLK
I_CLK => addr_reg[4].CLK
I_CLK => addr_reg[5].CLK
I_CLK => addr_reg[6].CLK
I_CLK => addr_reg[7].CLK
I_CLK => addr_reg[8].CLK
I_CLK => addr_reg[9].CLK
I_CLK => addr_reg[10].CLK
I_CLK => addr_reg[11].CLK
I_CLK => addr_reg[12].CLK
I_CLK => escr_vid_reg0[0].CLK
I_CLK => escr_vid_reg0[1].CLK
I_CLK => escr_vid_reg0[2].CLK
I_CLK => escr_vid_reg0[3].CLK
I_CLK => escr_vid_reg0[4].CLK
I_CLK => escr_vid_reg0[5].CLK
I_CLK => escr_vid_reg0[6].CLK
I_CLK => escr_vid_reg0[7].CLK
I_CLK => addr_vram_escr_rd_reg[0].CLK
I_CLK => addr_vram_escr_rd_reg[1].CLK
I_CLK => addr_vram_escr_rd_reg[2].CLK
I_CLK => addr_vram_escr_rd_reg[3].CLK
I_CLK => addr_vram_escr_rd_reg[4].CLK
I_CLK => addr_vram_escr_rd_reg[5].CLK
I_CLK => addr_vram_escr_rd_reg[6].CLK
I_CLK => addr_vram_escr_rd_reg[7].CLK
I_CLK => addr_vram_escr_rd_reg[8].CLK
I_CLK => addr_vram_escr_rd_reg[9].CLK
I_CLK => addr_vram_escr_rd_reg[10].CLK
I_CLK => addr_vram_escr_rd_reg[11].CLK
I_CLK => addr_vram_escr_rd_reg[12].CLK
I_CLK => addr_vram_escr_rd_reg[13].CLK
I_CLK => addr_vram_escr_rd_reg[14].CLK
I_CLK => escr_vid_reg[0].CLK
I_CLK => escr_vid_reg[1].CLK
I_CLK => escr_vid_reg[2].CLK
I_CLK => escr_vid_reg[3].CLK
I_CLK => escr_vid_reg[4].CLK
I_CLK => escr_vid_reg[5].CLK
I_CLK => escr_vid_reg[6].CLK
I_CLK => escr_vid_reg[7].CLK
I_CLK => escr_vid_reg3[0].CLK
I_CLK => escr_vid_reg3[1].CLK
I_CLK => escr_vid_reg3[2].CLK
I_CLK => escr_vid_reg3[3].CLK
I_CLK => escr_vid_reg3[4].CLK
I_CLK => escr_vid_reg3[5].CLK
I_CLK => escr_vid_reg3[6].CLK
I_CLK => escr_vid_reg3[7].CLK
I_CLK => pixel.CLK
I_CLK => spec_v_count_reg2[0].CLK
I_CLK => spec_v_count_reg2[1].CLK
I_CLK => spec_v_count_reg2[2].CLK
I_CLK => spec_v_count_reg2[3].CLK
I_CLK => spec_v_count_reg2[4].CLK
I_CLK => spec_v_count_reg2[5].CLK
I_CLK => spec_v_count_reg2[6].CLK
I_CLK => spec_v_count_reg2[7].CLK
I_CLK => spec_v_count_reg2[8].CLK
I_CLK => spec_v_count_reg2[9].CLK
I_CLK => spec_h_count_reg2[0].CLK
I_CLK => spec_h_count_reg2[1].CLK
I_CLK => spec_h_count_reg2[2].CLK
I_CLK => spec_h_count_reg2[3].CLK
I_CLK => spec_h_count_reg2[4].CLK
I_CLK => spec_h_count_reg2[5].CLK
I_CLK => spec_h_count_reg2[6].CLK
I_CLK => spec_h_count_reg2[7].CLK
I_CLK => spec_h_count_reg2[8].CLK
I_CLK => spec_h_count_reg2[9].CLK
I_CLK => spec_v_count_reg[0].CLK
I_CLK => spec_v_count_reg[1].CLK
I_CLK => spec_v_count_reg[2].CLK
I_CLK => spec_v_count_reg[3].CLK
I_CLK => spec_v_count_reg[4].CLK
I_CLK => spec_v_count_reg[5].CLK
I_CLK => spec_v_count_reg[6].CLK
I_CLK => spec_v_count_reg[7].CLK
I_CLK => spec_v_count_reg[8].CLK
I_CLK => spec_v_count_reg[9].CLK
I_CLK => spec_h_count_reg[0].CLK
I_CLK => spec_h_count_reg[1].CLK
I_CLK => spec_h_count_reg[2].CLK
I_CLK => spec_h_count_reg[3].CLK
I_CLK => spec_h_count_reg[4].CLK
I_CLK => spec_h_count_reg[5].CLK
I_CLK => spec_h_count_reg[6].CLK
I_CLK => spec_h_count_reg[7].CLK
I_CLK => spec_h_count_reg[8].CLK
I_CLK => spec_h_count_reg[9].CLK
I_CLKEN => attr_reg[4].ENA
I_CLKEN => attr_reg[3].ENA
I_CLKEN => attr_reg[2].ENA
I_CLKEN => attr_reg[1].ENA
I_CLKEN => attr_reg[0].ENA
I_CLKEN => paper1.ENA
I_CLKEN => attr_reg[5].ENA
I_CLKEN => attr_reg[6].ENA
I_CLKEN => attr_reg[7].ENA
I_CLKEN => pixel_reg[0].ENA
I_CLKEN => pixel_reg[1].ENA
I_CLKEN => pixel_reg[2].ENA
I_CLKEN => pixel_reg[3].ENA
I_CLKEN => pixel_reg[4].ENA
I_CLKEN => pixel_reg[5].ENA
I_CLKEN => pixel_reg[6].ENA
I_CLKEN => escr_vid_reg2[0].ENA
I_CLKEN => escr_vid_reg2[1].ENA
I_CLKEN => escr_vid_reg2[2].ENA
I_CLKEN => escr_vid_reg2[3].ENA
I_CLKEN => escr_vid_reg2[4].ENA
I_CLKEN => escr_vid_reg2[5].ENA
I_CLKEN => escr_vid_reg2[6].ENA
I_CLKEN => escr_vid_reg2[7].ENA
I_CLKEN => vid_reg[0].ENA
I_CLKEN => vid_reg[1].ENA
I_CLKEN => vid_reg[2].ENA
I_CLKEN => vid_reg[3].ENA
I_CLKEN => vid_reg[4].ENA
I_CLKEN => vid_reg[5].ENA
I_CLKEN => vid_reg[6].ENA
I_CLKEN => vid_reg[7].ENA
I_CLKEN => escr_vid_reg1[0].ENA
I_CLKEN => escr_vid_reg1[1].ENA
I_CLKEN => escr_vid_reg1[2].ENA
I_CLKEN => escr_vid_reg1[3].ENA
I_CLKEN => escr_vid_reg1[4].ENA
I_CLKEN => escr_vid_reg1[5].ENA
I_CLKEN => escr_vid_reg1[6].ENA
I_CLKEN => escr_vid_reg1[7].ENA
I_CLKEN => addr_reg[0].ENA
I_CLKEN => addr_reg[1].ENA
I_CLKEN => addr_reg[2].ENA
I_CLKEN => addr_reg[3].ENA
I_CLKEN => addr_reg[4].ENA
I_CLKEN => addr_reg[5].ENA
I_CLKEN => addr_reg[6].ENA
I_CLKEN => addr_reg[7].ENA
I_CLKEN => addr_reg[8].ENA
I_CLKEN => addr_reg[9].ENA
I_CLKEN => addr_reg[10].ENA
I_CLKEN => addr_reg[11].ENA
I_CLKEN => addr_reg[12].ENA
I_CLKEN => escr_vid_reg0[0].ENA
I_CLKEN => escr_vid_reg0[1].ENA
I_CLKEN => escr_vid_reg0[2].ENA
I_CLKEN => escr_vid_reg0[3].ENA
I_CLKEN => escr_vid_reg0[4].ENA
I_CLKEN => escr_vid_reg0[5].ENA
I_CLKEN => escr_vid_reg0[6].ENA
I_CLKEN => escr_vid_reg0[7].ENA
I_CLKEN => addr_vram_escr_rd_reg[0].ENA
I_CLKEN => addr_vram_escr_rd_reg[1].ENA
I_CLKEN => addr_vram_escr_rd_reg[2].ENA
I_CLKEN => addr_vram_escr_rd_reg[3].ENA
I_CLKEN => addr_vram_escr_rd_reg[4].ENA
I_CLKEN => addr_vram_escr_rd_reg[5].ENA
I_CLKEN => addr_vram_escr_rd_reg[6].ENA
I_CLKEN => addr_vram_escr_rd_reg[7].ENA
I_CLKEN => addr_vram_escr_rd_reg[8].ENA
I_CLKEN => addr_vram_escr_rd_reg[9].ENA
I_CLKEN => addr_vram_escr_rd_reg[10].ENA
I_CLKEN => addr_vram_escr_rd_reg[11].ENA
I_CLKEN => addr_vram_escr_rd_reg[12].ENA
I_CLKEN => addr_vram_escr_rd_reg[13].ENA
I_CLKEN => addr_vram_escr_rd_reg[14].ENA
I_CLKEN => escr_vid_reg[0].ENA
I_CLKEN => escr_vid_reg[1].ENA
I_CLKEN => escr_vid_reg[2].ENA
I_CLKEN => escr_vid_reg[3].ENA
I_CLKEN => escr_vid_reg[4].ENA
I_CLKEN => escr_vid_reg[5].ENA
I_CLKEN => escr_vid_reg[6].ENA
I_CLKEN => escr_vid_reg[7].ENA
I_CLKEN => escr_vid_reg3[0].ENA
I_CLKEN => escr_vid_reg3[1].ENA
I_CLKEN => escr_vid_reg3[2].ENA
I_CLKEN => escr_vid_reg3[3].ENA
I_CLKEN => escr_vid_reg3[4].ENA
I_CLKEN => escr_vid_reg3[5].ENA
I_CLKEN => escr_vid_reg3[6].ENA
I_CLKEN => escr_vid_reg3[7].ENA
I_CLKEN => pixel.ENA
I_CLKEN => spec_v_count_reg2[0].ENA
I_CLKEN => spec_v_count_reg2[1].ENA
I_CLKEN => spec_v_count_reg2[2].ENA
I_CLKEN => spec_v_count_reg2[3].ENA
I_CLKEN => spec_v_count_reg2[4].ENA
I_CLKEN => spec_v_count_reg2[5].ENA
I_CLKEN => spec_v_count_reg2[6].ENA
I_CLKEN => spec_v_count_reg2[7].ENA
I_CLKEN => spec_v_count_reg2[8].ENA
I_CLKEN => spec_v_count_reg2[9].ENA
I_CLKEN => spec_h_count_reg2[0].ENA
I_CLKEN => spec_h_count_reg2[1].ENA
I_CLKEN => spec_h_count_reg2[2].ENA
I_CLKEN => spec_h_count_reg2[3].ENA
I_CLKEN => spec_h_count_reg2[4].ENA
I_CLKEN => spec_h_count_reg2[5].ENA
I_CLKEN => spec_h_count_reg2[6].ENA
I_CLKEN => spec_h_count_reg2[7].ENA
I_CLKEN => spec_h_count_reg2[8].ENA
I_CLKEN => spec_h_count_reg2[9].ENA
I_CLKEN => spec_v_count_reg[0].ENA
I_CLKEN => spec_v_count_reg[1].ENA
I_CLKEN => spec_v_count_reg[2].ENA
I_CLKEN => spec_v_count_reg[3].ENA
I_CLKEN => spec_v_count_reg[4].ENA
I_CLKEN => spec_v_count_reg[5].ENA
I_CLKEN => spec_v_count_reg[6].ENA
I_CLKEN => spec_v_count_reg[7].ENA
I_CLKEN => spec_v_count_reg[8].ENA
I_CLKEN => spec_v_count_reg[9].ENA
I_CLKEN => spec_h_count_reg[0].ENA
I_CLKEN => spec_h_count_reg[1].ENA
I_CLKEN => spec_h_count_reg[2].ENA
I_CLKEN => spec_h_count_reg[3].ENA
I_CLKEN => spec_h_count_reg[4].ENA
I_CLKEN => spec_h_count_reg[5].ENA
I_CLKEN => spec_h_count_reg[6].ENA
I_CLKEN => spec_h_count_reg[7].ENA
I_CLKEN => spec_h_count_reg[8].ENA
I_CLKEN => spec_h_count_reg[9].ENA
I_DATA[0] => Mux117.IN0
I_DATA[0] => Mux140.IN0
I_DATA[1] => Mux116.IN0
I_DATA[1] => Mux139.IN0
I_DATA[2] => Mux115.IN0
I_DATA[2] => Mux138.IN0
I_DATA[3] => Mux114.IN0
I_DATA[3] => Mux137.IN0
I_DATA[4] => Mux113.IN0
I_DATA[4] => Mux136.IN0
I_DATA[5] => Mux112.IN0
I_DATA[5] => Mux135.IN0
I_DATA[6] => Mux111.IN0
I_DATA[6] => Mux134.IN0
I_DATA[7] => Mux110.IN0
I_DATA[7] => Mux133.IN0
I_DATA_SDRAM_ESCR[0] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[1] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[2] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[3] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[4] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[5] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[6] => ~NO_FANOUT~
I_DATA_SDRAM_ESCR[7] => ~NO_FANOUT~
I_DATA_ESCR_OK => ~NO_FANOUT~
I_ESCR_PORT_00[0] => vga_rgb.IN1
I_ESCR_PORT_00[1] => ~NO_FANOUT~
I_ESCR_PORT_00[2] => ~NO_FANOUT~
I_ESCR_PORT_00[3] => ~NO_FANOUT~
I_ESCR_PORT_00[4] => ~NO_FANOUT~
I_ESCR_PORT_00[5] => ~NO_FANOUT~
I_ESCR_PORT_00[6] => ~NO_FANOUT~
I_ESCR_PORT_00[7] => ~NO_FANOUT~
I_ESCR_PORT_03[0] => spec_h_count_reg2.DATAB
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[0] => escr_vid_reg.OUTPUTSELECT
I_ESCR_PORT_03[1] => spec_h_count_reg2.DATAB
I_ESCR_PORT_03[2] => spec_h_count_reg2.DATAB
I_ESCR_PORT_03[3] => Add2.IN10
I_ESCR_PORT_03[4] => Add2.IN9
I_ESCR_PORT_03[5] => Add2.IN8
I_ESCR_PORT_03[6] => Add2.IN7
I_ESCR_PORT_03[7] => Add2.IN6
I_ESCR_PORT_04[0] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[1] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[2] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[3] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[4] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[5] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[6] => spec_v_count_reg2.DATAB
I_ESCR_PORT_04[7] => spec_v_count_reg2.DATAB
I_ESCR_PORT_05[0] => Equal4.IN7
I_ESCR_PORT_05[1] => Equal4.IN6
I_ESCR_PORT_05[2] => Equal4.IN5
I_ESCR_PORT_05[3] => Equal4.IN4
I_ESCR_PORT_05[4] => Equal4.IN3
I_ESCR_PORT_05[5] => Equal4.IN2
I_ESCR_PORT_05[6] => Equal4.IN1
I_ESCR_PORT_05[7] => Equal4.IN0
I_ESCR_PORT_10[0] => Mux7.IN0
I_ESCR_PORT_10[0] => Mux15.IN0
I_ESCR_PORT_10[0] => Mux23.IN0
I_ESCR_PORT_10[0] => Mux31.IN0
I_ESCR_PORT_10[0] => Mux39.IN0
I_ESCR_PORT_10[0] => Mux47.IN0
I_ESCR_PORT_10[0] => Mux55.IN0
I_ESCR_PORT_10[0] => Mux63.IN0
I_ESCR_PORT_10[1] => Mux6.IN0
I_ESCR_PORT_10[1] => Mux14.IN0
I_ESCR_PORT_10[1] => Mux22.IN0
I_ESCR_PORT_10[1] => Mux30.IN0
I_ESCR_PORT_10[1] => Mux38.IN0
I_ESCR_PORT_10[1] => Mux46.IN0
I_ESCR_PORT_10[1] => Mux54.IN0
I_ESCR_PORT_10[1] => Mux62.IN0
I_ESCR_PORT_10[2] => Mux5.IN0
I_ESCR_PORT_10[2] => Mux13.IN0
I_ESCR_PORT_10[2] => Mux21.IN0
I_ESCR_PORT_10[2] => Mux29.IN0
I_ESCR_PORT_10[2] => Mux37.IN0
I_ESCR_PORT_10[2] => Mux45.IN0
I_ESCR_PORT_10[2] => Mux53.IN0
I_ESCR_PORT_10[2] => Mux61.IN0
I_ESCR_PORT_10[3] => Mux4.IN0
I_ESCR_PORT_10[3] => Mux12.IN0
I_ESCR_PORT_10[3] => Mux20.IN0
I_ESCR_PORT_10[3] => Mux28.IN0
I_ESCR_PORT_10[3] => Mux36.IN0
I_ESCR_PORT_10[3] => Mux44.IN0
I_ESCR_PORT_10[3] => Mux52.IN0
I_ESCR_PORT_10[3] => Mux60.IN0
I_ESCR_PORT_10[4] => Mux3.IN0
I_ESCR_PORT_10[4] => Mux11.IN0
I_ESCR_PORT_10[4] => Mux19.IN0
I_ESCR_PORT_10[4] => Mux27.IN0
I_ESCR_PORT_10[4] => Mux35.IN0
I_ESCR_PORT_10[4] => Mux43.IN0
I_ESCR_PORT_10[4] => Mux51.IN0
I_ESCR_PORT_10[4] => Mux59.IN0
I_ESCR_PORT_10[5] => Mux2.IN0
I_ESCR_PORT_10[5] => Mux10.IN0
I_ESCR_PORT_10[5] => Mux18.IN0
I_ESCR_PORT_10[5] => Mux26.IN0
I_ESCR_PORT_10[5] => Mux34.IN0
I_ESCR_PORT_10[5] => Mux42.IN0
I_ESCR_PORT_10[5] => Mux50.IN0
I_ESCR_PORT_10[5] => Mux58.IN0
I_ESCR_PORT_10[6] => Mux1.IN0
I_ESCR_PORT_10[6] => Mux9.IN0
I_ESCR_PORT_10[6] => Mux17.IN0
I_ESCR_PORT_10[6] => Mux25.IN0
I_ESCR_PORT_10[6] => Mux33.IN0
I_ESCR_PORT_10[6] => Mux41.IN0
I_ESCR_PORT_10[6] => Mux49.IN0
I_ESCR_PORT_10[6] => Mux57.IN0
I_ESCR_PORT_10[7] => Mux0.IN0
I_ESCR_PORT_10[7] => Mux8.IN0
I_ESCR_PORT_10[7] => Mux16.IN0
I_ESCR_PORT_10[7] => Mux24.IN0
I_ESCR_PORT_10[7] => Mux32.IN0
I_ESCR_PORT_10[7] => Mux40.IN0
I_ESCR_PORT_10[7] => Mux48.IN0
I_ESCR_PORT_10[7] => Mux56.IN0
I_ESCR_PORT_11[0] => Mux7.IN1
I_ESCR_PORT_11[0] => Mux15.IN1
I_ESCR_PORT_11[0] => Mux23.IN1
I_ESCR_PORT_11[0] => Mux31.IN1
I_ESCR_PORT_11[0] => Mux39.IN1
I_ESCR_PORT_11[0] => Mux47.IN1
I_ESCR_PORT_11[0] => Mux55.IN1
I_ESCR_PORT_11[0] => Mux63.IN1
I_ESCR_PORT_11[1] => Mux6.IN1
I_ESCR_PORT_11[1] => Mux14.IN1
I_ESCR_PORT_11[1] => Mux22.IN1
I_ESCR_PORT_11[1] => Mux30.IN1
I_ESCR_PORT_11[1] => Mux38.IN1
I_ESCR_PORT_11[1] => Mux46.IN1
I_ESCR_PORT_11[1] => Mux54.IN1
I_ESCR_PORT_11[1] => Mux62.IN1
I_ESCR_PORT_11[2] => Mux5.IN1
I_ESCR_PORT_11[2] => Mux13.IN1
I_ESCR_PORT_11[2] => Mux21.IN1
I_ESCR_PORT_11[2] => Mux29.IN1
I_ESCR_PORT_11[2] => Mux37.IN1
I_ESCR_PORT_11[2] => Mux45.IN1
I_ESCR_PORT_11[2] => Mux53.IN1
I_ESCR_PORT_11[2] => Mux61.IN1
I_ESCR_PORT_11[3] => Mux4.IN1
I_ESCR_PORT_11[3] => Mux12.IN1
I_ESCR_PORT_11[3] => Mux20.IN1
I_ESCR_PORT_11[3] => Mux28.IN1
I_ESCR_PORT_11[3] => Mux36.IN1
I_ESCR_PORT_11[3] => Mux44.IN1
I_ESCR_PORT_11[3] => Mux52.IN1
I_ESCR_PORT_11[3] => Mux60.IN1
I_ESCR_PORT_11[4] => Mux3.IN1
I_ESCR_PORT_11[4] => Mux11.IN1
I_ESCR_PORT_11[4] => Mux19.IN1
I_ESCR_PORT_11[4] => Mux27.IN1
I_ESCR_PORT_11[4] => Mux35.IN1
I_ESCR_PORT_11[4] => Mux43.IN1
I_ESCR_PORT_11[4] => Mux51.IN1
I_ESCR_PORT_11[4] => Mux59.IN1
I_ESCR_PORT_11[5] => Mux2.IN1
I_ESCR_PORT_11[5] => Mux10.IN1
I_ESCR_PORT_11[5] => Mux18.IN1
I_ESCR_PORT_11[5] => Mux26.IN1
I_ESCR_PORT_11[5] => Mux34.IN1
I_ESCR_PORT_11[5] => Mux42.IN1
I_ESCR_PORT_11[5] => Mux50.IN1
I_ESCR_PORT_11[5] => Mux58.IN1
I_ESCR_PORT_11[6] => Mux1.IN1
I_ESCR_PORT_11[6] => Mux9.IN1
I_ESCR_PORT_11[6] => Mux17.IN1
I_ESCR_PORT_11[6] => Mux25.IN1
I_ESCR_PORT_11[6] => Mux33.IN1
I_ESCR_PORT_11[6] => Mux41.IN1
I_ESCR_PORT_11[6] => Mux49.IN1
I_ESCR_PORT_11[6] => Mux57.IN1
I_ESCR_PORT_11[7] => Mux0.IN1
I_ESCR_PORT_11[7] => Mux8.IN1
I_ESCR_PORT_11[7] => Mux16.IN1
I_ESCR_PORT_11[7] => Mux24.IN1
I_ESCR_PORT_11[7] => Mux32.IN1
I_ESCR_PORT_11[7] => Mux40.IN1
I_ESCR_PORT_11[7] => Mux48.IN1
I_ESCR_PORT_11[7] => Mux56.IN1
I_ESCR_PORT_12[0] => Mux7.IN2
I_ESCR_PORT_12[0] => Mux15.IN2
I_ESCR_PORT_12[0] => Mux23.IN2
I_ESCR_PORT_12[0] => Mux31.IN2
I_ESCR_PORT_12[0] => Mux39.IN2
I_ESCR_PORT_12[0] => Mux47.IN2
I_ESCR_PORT_12[0] => Mux55.IN2
I_ESCR_PORT_12[0] => Mux63.IN2
I_ESCR_PORT_12[1] => Mux6.IN2
I_ESCR_PORT_12[1] => Mux14.IN2
I_ESCR_PORT_12[1] => Mux22.IN2
I_ESCR_PORT_12[1] => Mux30.IN2
I_ESCR_PORT_12[1] => Mux38.IN2
I_ESCR_PORT_12[1] => Mux46.IN2
I_ESCR_PORT_12[1] => Mux54.IN2
I_ESCR_PORT_12[1] => Mux62.IN2
I_ESCR_PORT_12[2] => Mux5.IN2
I_ESCR_PORT_12[2] => Mux13.IN2
I_ESCR_PORT_12[2] => Mux21.IN2
I_ESCR_PORT_12[2] => Mux29.IN2
I_ESCR_PORT_12[2] => Mux37.IN2
I_ESCR_PORT_12[2] => Mux45.IN2
I_ESCR_PORT_12[2] => Mux53.IN2
I_ESCR_PORT_12[2] => Mux61.IN2
I_ESCR_PORT_12[3] => Mux4.IN2
I_ESCR_PORT_12[3] => Mux12.IN2
I_ESCR_PORT_12[3] => Mux20.IN2
I_ESCR_PORT_12[3] => Mux28.IN2
I_ESCR_PORT_12[3] => Mux36.IN2
I_ESCR_PORT_12[3] => Mux44.IN2
I_ESCR_PORT_12[3] => Mux52.IN2
I_ESCR_PORT_12[3] => Mux60.IN2
I_ESCR_PORT_12[4] => Mux3.IN2
I_ESCR_PORT_12[4] => Mux11.IN2
I_ESCR_PORT_12[4] => Mux19.IN2
I_ESCR_PORT_12[4] => Mux27.IN2
I_ESCR_PORT_12[4] => Mux35.IN2
I_ESCR_PORT_12[4] => Mux43.IN2
I_ESCR_PORT_12[4] => Mux51.IN2
I_ESCR_PORT_12[4] => Mux59.IN2
I_ESCR_PORT_12[5] => Mux2.IN2
I_ESCR_PORT_12[5] => Mux10.IN2
I_ESCR_PORT_12[5] => Mux18.IN2
I_ESCR_PORT_12[5] => Mux26.IN2
I_ESCR_PORT_12[5] => Mux34.IN2
I_ESCR_PORT_12[5] => Mux42.IN2
I_ESCR_PORT_12[5] => Mux50.IN2
I_ESCR_PORT_12[5] => Mux58.IN2
I_ESCR_PORT_12[6] => Mux1.IN2
I_ESCR_PORT_12[6] => Mux9.IN2
I_ESCR_PORT_12[6] => Mux17.IN2
I_ESCR_PORT_12[6] => Mux25.IN2
I_ESCR_PORT_12[6] => Mux33.IN2
I_ESCR_PORT_12[6] => Mux41.IN2
I_ESCR_PORT_12[6] => Mux49.IN2
I_ESCR_PORT_12[6] => Mux57.IN2
I_ESCR_PORT_12[7] => Mux0.IN2
I_ESCR_PORT_12[7] => Mux8.IN2
I_ESCR_PORT_12[7] => Mux16.IN2
I_ESCR_PORT_12[7] => Mux24.IN2
I_ESCR_PORT_12[7] => Mux32.IN2
I_ESCR_PORT_12[7] => Mux40.IN2
I_ESCR_PORT_12[7] => Mux48.IN2
I_ESCR_PORT_12[7] => Mux56.IN2
I_ESCR_PORT_13[0] => Mux7.IN3
I_ESCR_PORT_13[0] => Mux15.IN3
I_ESCR_PORT_13[0] => Mux23.IN3
I_ESCR_PORT_13[0] => Mux31.IN3
I_ESCR_PORT_13[0] => Mux39.IN3
I_ESCR_PORT_13[0] => Mux47.IN3
I_ESCR_PORT_13[0] => Mux55.IN3
I_ESCR_PORT_13[0] => Mux63.IN3
I_ESCR_PORT_13[1] => Mux6.IN3
I_ESCR_PORT_13[1] => Mux14.IN3
I_ESCR_PORT_13[1] => Mux22.IN3
I_ESCR_PORT_13[1] => Mux30.IN3
I_ESCR_PORT_13[1] => Mux38.IN3
I_ESCR_PORT_13[1] => Mux46.IN3
I_ESCR_PORT_13[1] => Mux54.IN3
I_ESCR_PORT_13[1] => Mux62.IN3
I_ESCR_PORT_13[2] => Mux5.IN3
I_ESCR_PORT_13[2] => Mux13.IN3
I_ESCR_PORT_13[2] => Mux21.IN3
I_ESCR_PORT_13[2] => Mux29.IN3
I_ESCR_PORT_13[2] => Mux37.IN3
I_ESCR_PORT_13[2] => Mux45.IN3
I_ESCR_PORT_13[2] => Mux53.IN3
I_ESCR_PORT_13[2] => Mux61.IN3
I_ESCR_PORT_13[3] => Mux4.IN3
I_ESCR_PORT_13[3] => Mux12.IN3
I_ESCR_PORT_13[3] => Mux20.IN3
I_ESCR_PORT_13[3] => Mux28.IN3
I_ESCR_PORT_13[3] => Mux36.IN3
I_ESCR_PORT_13[3] => Mux44.IN3
I_ESCR_PORT_13[3] => Mux52.IN3
I_ESCR_PORT_13[3] => Mux60.IN3
I_ESCR_PORT_13[4] => Mux3.IN3
I_ESCR_PORT_13[4] => Mux11.IN3
I_ESCR_PORT_13[4] => Mux19.IN3
I_ESCR_PORT_13[4] => Mux27.IN3
I_ESCR_PORT_13[4] => Mux35.IN3
I_ESCR_PORT_13[4] => Mux43.IN3
I_ESCR_PORT_13[4] => Mux51.IN3
I_ESCR_PORT_13[4] => Mux59.IN3
I_ESCR_PORT_13[5] => Mux2.IN3
I_ESCR_PORT_13[5] => Mux10.IN3
I_ESCR_PORT_13[5] => Mux18.IN3
I_ESCR_PORT_13[5] => Mux26.IN3
I_ESCR_PORT_13[5] => Mux34.IN3
I_ESCR_PORT_13[5] => Mux42.IN3
I_ESCR_PORT_13[5] => Mux50.IN3
I_ESCR_PORT_13[5] => Mux58.IN3
I_ESCR_PORT_13[6] => Mux1.IN3
I_ESCR_PORT_13[6] => Mux9.IN3
I_ESCR_PORT_13[6] => Mux17.IN3
I_ESCR_PORT_13[6] => Mux25.IN3
I_ESCR_PORT_13[6] => Mux33.IN3
I_ESCR_PORT_13[6] => Mux41.IN3
I_ESCR_PORT_13[6] => Mux49.IN3
I_ESCR_PORT_13[6] => Mux57.IN3
I_ESCR_PORT_13[7] => Mux0.IN3
I_ESCR_PORT_13[7] => Mux8.IN3
I_ESCR_PORT_13[7] => Mux16.IN3
I_ESCR_PORT_13[7] => Mux24.IN3
I_ESCR_PORT_13[7] => Mux32.IN3
I_ESCR_PORT_13[7] => Mux40.IN3
I_ESCR_PORT_13[7] => Mux48.IN3
I_ESCR_PORT_13[7] => Mux56.IN3
I_ESCR_PORT_14[0] => Mux7.IN4
I_ESCR_PORT_14[0] => Mux15.IN4
I_ESCR_PORT_14[0] => Mux23.IN4
I_ESCR_PORT_14[0] => Mux31.IN4
I_ESCR_PORT_14[0] => Mux39.IN4
I_ESCR_PORT_14[0] => Mux47.IN4
I_ESCR_PORT_14[0] => Mux55.IN4
I_ESCR_PORT_14[0] => Mux63.IN4
I_ESCR_PORT_14[1] => Mux6.IN4
I_ESCR_PORT_14[1] => Mux14.IN4
I_ESCR_PORT_14[1] => Mux22.IN4
I_ESCR_PORT_14[1] => Mux30.IN4
I_ESCR_PORT_14[1] => Mux38.IN4
I_ESCR_PORT_14[1] => Mux46.IN4
I_ESCR_PORT_14[1] => Mux54.IN4
I_ESCR_PORT_14[1] => Mux62.IN4
I_ESCR_PORT_14[2] => Mux5.IN4
I_ESCR_PORT_14[2] => Mux13.IN4
I_ESCR_PORT_14[2] => Mux21.IN4
I_ESCR_PORT_14[2] => Mux29.IN4
I_ESCR_PORT_14[2] => Mux37.IN4
I_ESCR_PORT_14[2] => Mux45.IN4
I_ESCR_PORT_14[2] => Mux53.IN4
I_ESCR_PORT_14[2] => Mux61.IN4
I_ESCR_PORT_14[3] => Mux4.IN4
I_ESCR_PORT_14[3] => Mux12.IN4
I_ESCR_PORT_14[3] => Mux20.IN4
I_ESCR_PORT_14[3] => Mux28.IN4
I_ESCR_PORT_14[3] => Mux36.IN4
I_ESCR_PORT_14[3] => Mux44.IN4
I_ESCR_PORT_14[3] => Mux52.IN4
I_ESCR_PORT_14[3] => Mux60.IN4
I_ESCR_PORT_14[4] => Mux3.IN4
I_ESCR_PORT_14[4] => Mux11.IN4
I_ESCR_PORT_14[4] => Mux19.IN4
I_ESCR_PORT_14[4] => Mux27.IN4
I_ESCR_PORT_14[4] => Mux35.IN4
I_ESCR_PORT_14[4] => Mux43.IN4
I_ESCR_PORT_14[4] => Mux51.IN4
I_ESCR_PORT_14[4] => Mux59.IN4
I_ESCR_PORT_14[5] => Mux2.IN4
I_ESCR_PORT_14[5] => Mux10.IN4
I_ESCR_PORT_14[5] => Mux18.IN4
I_ESCR_PORT_14[5] => Mux26.IN4
I_ESCR_PORT_14[5] => Mux34.IN4
I_ESCR_PORT_14[5] => Mux42.IN4
I_ESCR_PORT_14[5] => Mux50.IN4
I_ESCR_PORT_14[5] => Mux58.IN4
I_ESCR_PORT_14[6] => Mux1.IN4
I_ESCR_PORT_14[6] => Mux9.IN4
I_ESCR_PORT_14[6] => Mux17.IN4
I_ESCR_PORT_14[6] => Mux25.IN4
I_ESCR_PORT_14[6] => Mux33.IN4
I_ESCR_PORT_14[6] => Mux41.IN4
I_ESCR_PORT_14[6] => Mux49.IN4
I_ESCR_PORT_14[6] => Mux57.IN4
I_ESCR_PORT_14[7] => Mux0.IN4
I_ESCR_PORT_14[7] => Mux8.IN4
I_ESCR_PORT_14[7] => Mux16.IN4
I_ESCR_PORT_14[7] => Mux24.IN4
I_ESCR_PORT_14[7] => Mux32.IN4
I_ESCR_PORT_14[7] => Mux40.IN4
I_ESCR_PORT_14[7] => Mux48.IN4
I_ESCR_PORT_14[7] => Mux56.IN4
I_ESCR_PORT_15[0] => Mux7.IN5
I_ESCR_PORT_15[0] => Mux15.IN5
I_ESCR_PORT_15[0] => Mux23.IN5
I_ESCR_PORT_15[0] => Mux31.IN5
I_ESCR_PORT_15[0] => Mux39.IN5
I_ESCR_PORT_15[0] => Mux47.IN5
I_ESCR_PORT_15[0] => Mux55.IN5
I_ESCR_PORT_15[0] => Mux63.IN5
I_ESCR_PORT_15[1] => Mux6.IN5
I_ESCR_PORT_15[1] => Mux14.IN5
I_ESCR_PORT_15[1] => Mux22.IN5
I_ESCR_PORT_15[1] => Mux30.IN5
I_ESCR_PORT_15[1] => Mux38.IN5
I_ESCR_PORT_15[1] => Mux46.IN5
I_ESCR_PORT_15[1] => Mux54.IN5
I_ESCR_PORT_15[1] => Mux62.IN5
I_ESCR_PORT_15[2] => Mux5.IN5
I_ESCR_PORT_15[2] => Mux13.IN5
I_ESCR_PORT_15[2] => Mux21.IN5
I_ESCR_PORT_15[2] => Mux29.IN5
I_ESCR_PORT_15[2] => Mux37.IN5
I_ESCR_PORT_15[2] => Mux45.IN5
I_ESCR_PORT_15[2] => Mux53.IN5
I_ESCR_PORT_15[2] => Mux61.IN5
I_ESCR_PORT_15[3] => Mux4.IN5
I_ESCR_PORT_15[3] => Mux12.IN5
I_ESCR_PORT_15[3] => Mux20.IN5
I_ESCR_PORT_15[3] => Mux28.IN5
I_ESCR_PORT_15[3] => Mux36.IN5
I_ESCR_PORT_15[3] => Mux44.IN5
I_ESCR_PORT_15[3] => Mux52.IN5
I_ESCR_PORT_15[3] => Mux60.IN5
I_ESCR_PORT_15[4] => Mux3.IN5
I_ESCR_PORT_15[4] => Mux11.IN5
I_ESCR_PORT_15[4] => Mux19.IN5
I_ESCR_PORT_15[4] => Mux27.IN5
I_ESCR_PORT_15[4] => Mux35.IN5
I_ESCR_PORT_15[4] => Mux43.IN5
I_ESCR_PORT_15[4] => Mux51.IN5
I_ESCR_PORT_15[4] => Mux59.IN5
I_ESCR_PORT_15[5] => Mux2.IN5
I_ESCR_PORT_15[5] => Mux10.IN5
I_ESCR_PORT_15[5] => Mux18.IN5
I_ESCR_PORT_15[5] => Mux26.IN5
I_ESCR_PORT_15[5] => Mux34.IN5
I_ESCR_PORT_15[5] => Mux42.IN5
I_ESCR_PORT_15[5] => Mux50.IN5
I_ESCR_PORT_15[5] => Mux58.IN5
I_ESCR_PORT_15[6] => Mux1.IN5
I_ESCR_PORT_15[6] => Mux9.IN5
I_ESCR_PORT_15[6] => Mux17.IN5
I_ESCR_PORT_15[6] => Mux25.IN5
I_ESCR_PORT_15[6] => Mux33.IN5
I_ESCR_PORT_15[6] => Mux41.IN5
I_ESCR_PORT_15[6] => Mux49.IN5
I_ESCR_PORT_15[6] => Mux57.IN5
I_ESCR_PORT_15[7] => Mux0.IN5
I_ESCR_PORT_15[7] => Mux8.IN5
I_ESCR_PORT_15[7] => Mux16.IN5
I_ESCR_PORT_15[7] => Mux24.IN5
I_ESCR_PORT_15[7] => Mux32.IN5
I_ESCR_PORT_15[7] => Mux40.IN5
I_ESCR_PORT_15[7] => Mux48.IN5
I_ESCR_PORT_15[7] => Mux56.IN5
I_ESCR_PORT_16[0] => Mux7.IN6
I_ESCR_PORT_16[0] => Mux15.IN6
I_ESCR_PORT_16[0] => Mux23.IN6
I_ESCR_PORT_16[0] => Mux31.IN6
I_ESCR_PORT_16[0] => Mux39.IN6
I_ESCR_PORT_16[0] => Mux47.IN6
I_ESCR_PORT_16[0] => Mux55.IN6
I_ESCR_PORT_16[0] => Mux63.IN6
I_ESCR_PORT_16[1] => Mux6.IN6
I_ESCR_PORT_16[1] => Mux14.IN6
I_ESCR_PORT_16[1] => Mux22.IN6
I_ESCR_PORT_16[1] => Mux30.IN6
I_ESCR_PORT_16[1] => Mux38.IN6
I_ESCR_PORT_16[1] => Mux46.IN6
I_ESCR_PORT_16[1] => Mux54.IN6
I_ESCR_PORT_16[1] => Mux62.IN6
I_ESCR_PORT_16[2] => Mux5.IN6
I_ESCR_PORT_16[2] => Mux13.IN6
I_ESCR_PORT_16[2] => Mux21.IN6
I_ESCR_PORT_16[2] => Mux29.IN6
I_ESCR_PORT_16[2] => Mux37.IN6
I_ESCR_PORT_16[2] => Mux45.IN6
I_ESCR_PORT_16[2] => Mux53.IN6
I_ESCR_PORT_16[2] => Mux61.IN6
I_ESCR_PORT_16[3] => Mux4.IN6
I_ESCR_PORT_16[3] => Mux12.IN6
I_ESCR_PORT_16[3] => Mux20.IN6
I_ESCR_PORT_16[3] => Mux28.IN6
I_ESCR_PORT_16[3] => Mux36.IN6
I_ESCR_PORT_16[3] => Mux44.IN6
I_ESCR_PORT_16[3] => Mux52.IN6
I_ESCR_PORT_16[3] => Mux60.IN6
I_ESCR_PORT_16[4] => Mux3.IN6
I_ESCR_PORT_16[4] => Mux11.IN6
I_ESCR_PORT_16[4] => Mux19.IN6
I_ESCR_PORT_16[4] => Mux27.IN6
I_ESCR_PORT_16[4] => Mux35.IN6
I_ESCR_PORT_16[4] => Mux43.IN6
I_ESCR_PORT_16[4] => Mux51.IN6
I_ESCR_PORT_16[4] => Mux59.IN6
I_ESCR_PORT_16[5] => Mux2.IN6
I_ESCR_PORT_16[5] => Mux10.IN6
I_ESCR_PORT_16[5] => Mux18.IN6
I_ESCR_PORT_16[5] => Mux26.IN6
I_ESCR_PORT_16[5] => Mux34.IN6
I_ESCR_PORT_16[5] => Mux42.IN6
I_ESCR_PORT_16[5] => Mux50.IN6
I_ESCR_PORT_16[5] => Mux58.IN6
I_ESCR_PORT_16[6] => Mux1.IN6
I_ESCR_PORT_16[6] => Mux9.IN6
I_ESCR_PORT_16[6] => Mux17.IN6
I_ESCR_PORT_16[6] => Mux25.IN6
I_ESCR_PORT_16[6] => Mux33.IN6
I_ESCR_PORT_16[6] => Mux41.IN6
I_ESCR_PORT_16[6] => Mux49.IN6
I_ESCR_PORT_16[6] => Mux57.IN6
I_ESCR_PORT_16[7] => Mux0.IN6
I_ESCR_PORT_16[7] => Mux8.IN6
I_ESCR_PORT_16[7] => Mux16.IN6
I_ESCR_PORT_16[7] => Mux24.IN6
I_ESCR_PORT_16[7] => Mux32.IN6
I_ESCR_PORT_16[7] => Mux40.IN6
I_ESCR_PORT_16[7] => Mux48.IN6
I_ESCR_PORT_16[7] => Mux56.IN6
I_ESCR_PORT_17[0] => Mux7.IN7
I_ESCR_PORT_17[0] => Mux15.IN7
I_ESCR_PORT_17[0] => Mux23.IN7
I_ESCR_PORT_17[0] => Mux31.IN7
I_ESCR_PORT_17[0] => Mux39.IN7
I_ESCR_PORT_17[0] => Mux47.IN7
I_ESCR_PORT_17[0] => Mux55.IN7
I_ESCR_PORT_17[0] => Mux63.IN7
I_ESCR_PORT_17[1] => Mux6.IN7
I_ESCR_PORT_17[1] => Mux14.IN7
I_ESCR_PORT_17[1] => Mux22.IN7
I_ESCR_PORT_17[1] => Mux30.IN7
I_ESCR_PORT_17[1] => Mux38.IN7
I_ESCR_PORT_17[1] => Mux46.IN7
I_ESCR_PORT_17[1] => Mux54.IN7
I_ESCR_PORT_17[1] => Mux62.IN7
I_ESCR_PORT_17[2] => Mux5.IN7
I_ESCR_PORT_17[2] => Mux13.IN7
I_ESCR_PORT_17[2] => Mux21.IN7
I_ESCR_PORT_17[2] => Mux29.IN7
I_ESCR_PORT_17[2] => Mux37.IN7
I_ESCR_PORT_17[2] => Mux45.IN7
I_ESCR_PORT_17[2] => Mux53.IN7
I_ESCR_PORT_17[2] => Mux61.IN7
I_ESCR_PORT_17[3] => Mux4.IN7
I_ESCR_PORT_17[3] => Mux12.IN7
I_ESCR_PORT_17[3] => Mux20.IN7
I_ESCR_PORT_17[3] => Mux28.IN7
I_ESCR_PORT_17[3] => Mux36.IN7
I_ESCR_PORT_17[3] => Mux44.IN7
I_ESCR_PORT_17[3] => Mux52.IN7
I_ESCR_PORT_17[3] => Mux60.IN7
I_ESCR_PORT_17[4] => Mux3.IN7
I_ESCR_PORT_17[4] => Mux11.IN7
I_ESCR_PORT_17[4] => Mux19.IN7
I_ESCR_PORT_17[4] => Mux27.IN7
I_ESCR_PORT_17[4] => Mux35.IN7
I_ESCR_PORT_17[4] => Mux43.IN7
I_ESCR_PORT_17[4] => Mux51.IN7
I_ESCR_PORT_17[4] => Mux59.IN7
I_ESCR_PORT_17[5] => Mux2.IN7
I_ESCR_PORT_17[5] => Mux10.IN7
I_ESCR_PORT_17[5] => Mux18.IN7
I_ESCR_PORT_17[5] => Mux26.IN7
I_ESCR_PORT_17[5] => Mux34.IN7
I_ESCR_PORT_17[5] => Mux42.IN7
I_ESCR_PORT_17[5] => Mux50.IN7
I_ESCR_PORT_17[5] => Mux58.IN7
I_ESCR_PORT_17[6] => Mux1.IN7
I_ESCR_PORT_17[6] => Mux9.IN7
I_ESCR_PORT_17[6] => Mux17.IN7
I_ESCR_PORT_17[6] => Mux25.IN7
I_ESCR_PORT_17[6] => Mux33.IN7
I_ESCR_PORT_17[6] => Mux41.IN7
I_ESCR_PORT_17[6] => Mux49.IN7
I_ESCR_PORT_17[6] => Mux57.IN7
I_ESCR_PORT_17[7] => Mux0.IN7
I_ESCR_PORT_17[7] => Mux8.IN7
I_ESCR_PORT_17[7] => Mux16.IN7
I_ESCR_PORT_17[7] => Mux24.IN7
I_ESCR_PORT_17[7] => Mux32.IN7
I_ESCR_PORT_17[7] => Mux40.IN7
I_ESCR_PORT_17[7] => Mux48.IN7
I_ESCR_PORT_17[7] => Mux56.IN7
I_ESCR_PORT_18[0] => Mux7.IN8
I_ESCR_PORT_18[0] => Mux15.IN8
I_ESCR_PORT_18[0] => Mux23.IN8
I_ESCR_PORT_18[0] => Mux31.IN8
I_ESCR_PORT_18[0] => Mux39.IN8
I_ESCR_PORT_18[0] => Mux47.IN8
I_ESCR_PORT_18[0] => Mux55.IN8
I_ESCR_PORT_18[0] => Mux63.IN8
I_ESCR_PORT_18[1] => Mux6.IN8
I_ESCR_PORT_18[1] => Mux14.IN8
I_ESCR_PORT_18[1] => Mux22.IN8
I_ESCR_PORT_18[1] => Mux30.IN8
I_ESCR_PORT_18[1] => Mux38.IN8
I_ESCR_PORT_18[1] => Mux46.IN8
I_ESCR_PORT_18[1] => Mux54.IN8
I_ESCR_PORT_18[1] => Mux62.IN8
I_ESCR_PORT_18[2] => Mux5.IN8
I_ESCR_PORT_18[2] => Mux13.IN8
I_ESCR_PORT_18[2] => Mux21.IN8
I_ESCR_PORT_18[2] => Mux29.IN8
I_ESCR_PORT_18[2] => Mux37.IN8
I_ESCR_PORT_18[2] => Mux45.IN8
I_ESCR_PORT_18[2] => Mux53.IN8
I_ESCR_PORT_18[2] => Mux61.IN8
I_ESCR_PORT_18[3] => Mux4.IN8
I_ESCR_PORT_18[3] => Mux12.IN8
I_ESCR_PORT_18[3] => Mux20.IN8
I_ESCR_PORT_18[3] => Mux28.IN8
I_ESCR_PORT_18[3] => Mux36.IN8
I_ESCR_PORT_18[3] => Mux44.IN8
I_ESCR_PORT_18[3] => Mux52.IN8
I_ESCR_PORT_18[3] => Mux60.IN8
I_ESCR_PORT_18[4] => Mux3.IN8
I_ESCR_PORT_18[4] => Mux11.IN8
I_ESCR_PORT_18[4] => Mux19.IN8
I_ESCR_PORT_18[4] => Mux27.IN8
I_ESCR_PORT_18[4] => Mux35.IN8
I_ESCR_PORT_18[4] => Mux43.IN8
I_ESCR_PORT_18[4] => Mux51.IN8
I_ESCR_PORT_18[4] => Mux59.IN8
I_ESCR_PORT_18[5] => Mux2.IN8
I_ESCR_PORT_18[5] => Mux10.IN8
I_ESCR_PORT_18[5] => Mux18.IN8
I_ESCR_PORT_18[5] => Mux26.IN8
I_ESCR_PORT_18[5] => Mux34.IN8
I_ESCR_PORT_18[5] => Mux42.IN8
I_ESCR_PORT_18[5] => Mux50.IN8
I_ESCR_PORT_18[5] => Mux58.IN8
I_ESCR_PORT_18[6] => Mux1.IN8
I_ESCR_PORT_18[6] => Mux9.IN8
I_ESCR_PORT_18[6] => Mux17.IN8
I_ESCR_PORT_18[6] => Mux25.IN8
I_ESCR_PORT_18[6] => Mux33.IN8
I_ESCR_PORT_18[6] => Mux41.IN8
I_ESCR_PORT_18[6] => Mux49.IN8
I_ESCR_PORT_18[6] => Mux57.IN8
I_ESCR_PORT_18[7] => Mux0.IN8
I_ESCR_PORT_18[7] => Mux8.IN8
I_ESCR_PORT_18[7] => Mux16.IN8
I_ESCR_PORT_18[7] => Mux24.IN8
I_ESCR_PORT_18[7] => Mux32.IN8
I_ESCR_PORT_18[7] => Mux40.IN8
I_ESCR_PORT_18[7] => Mux48.IN8
I_ESCR_PORT_18[7] => Mux56.IN8
I_ESCR_PORT_19[0] => Mux7.IN9
I_ESCR_PORT_19[0] => Mux15.IN9
I_ESCR_PORT_19[0] => Mux23.IN9
I_ESCR_PORT_19[0] => Mux31.IN9
I_ESCR_PORT_19[0] => Mux39.IN9
I_ESCR_PORT_19[0] => Mux47.IN9
I_ESCR_PORT_19[0] => Mux55.IN9
I_ESCR_PORT_19[0] => Mux63.IN9
I_ESCR_PORT_19[1] => Mux6.IN9
I_ESCR_PORT_19[1] => Mux14.IN9
I_ESCR_PORT_19[1] => Mux22.IN9
I_ESCR_PORT_19[1] => Mux30.IN9
I_ESCR_PORT_19[1] => Mux38.IN9
I_ESCR_PORT_19[1] => Mux46.IN9
I_ESCR_PORT_19[1] => Mux54.IN9
I_ESCR_PORT_19[1] => Mux62.IN9
I_ESCR_PORT_19[2] => Mux5.IN9
I_ESCR_PORT_19[2] => Mux13.IN9
I_ESCR_PORT_19[2] => Mux21.IN9
I_ESCR_PORT_19[2] => Mux29.IN9
I_ESCR_PORT_19[2] => Mux37.IN9
I_ESCR_PORT_19[2] => Mux45.IN9
I_ESCR_PORT_19[2] => Mux53.IN9
I_ESCR_PORT_19[2] => Mux61.IN9
I_ESCR_PORT_19[3] => Mux4.IN9
I_ESCR_PORT_19[3] => Mux12.IN9
I_ESCR_PORT_19[3] => Mux20.IN9
I_ESCR_PORT_19[3] => Mux28.IN9
I_ESCR_PORT_19[3] => Mux36.IN9
I_ESCR_PORT_19[3] => Mux44.IN9
I_ESCR_PORT_19[3] => Mux52.IN9
I_ESCR_PORT_19[3] => Mux60.IN9
I_ESCR_PORT_19[4] => Mux3.IN9
I_ESCR_PORT_19[4] => Mux11.IN9
I_ESCR_PORT_19[4] => Mux19.IN9
I_ESCR_PORT_19[4] => Mux27.IN9
I_ESCR_PORT_19[4] => Mux35.IN9
I_ESCR_PORT_19[4] => Mux43.IN9
I_ESCR_PORT_19[4] => Mux51.IN9
I_ESCR_PORT_19[4] => Mux59.IN9
I_ESCR_PORT_19[5] => Mux2.IN9
I_ESCR_PORT_19[5] => Mux10.IN9
I_ESCR_PORT_19[5] => Mux18.IN9
I_ESCR_PORT_19[5] => Mux26.IN9
I_ESCR_PORT_19[5] => Mux34.IN9
I_ESCR_PORT_19[5] => Mux42.IN9
I_ESCR_PORT_19[5] => Mux50.IN9
I_ESCR_PORT_19[5] => Mux58.IN9
I_ESCR_PORT_19[6] => Mux1.IN9
I_ESCR_PORT_19[6] => Mux9.IN9
I_ESCR_PORT_19[6] => Mux17.IN9
I_ESCR_PORT_19[6] => Mux25.IN9
I_ESCR_PORT_19[6] => Mux33.IN9
I_ESCR_PORT_19[6] => Mux41.IN9
I_ESCR_PORT_19[6] => Mux49.IN9
I_ESCR_PORT_19[6] => Mux57.IN9
I_ESCR_PORT_19[7] => Mux0.IN9
I_ESCR_PORT_19[7] => Mux8.IN9
I_ESCR_PORT_19[7] => Mux16.IN9
I_ESCR_PORT_19[7] => Mux24.IN9
I_ESCR_PORT_19[7] => Mux32.IN9
I_ESCR_PORT_19[7] => Mux40.IN9
I_ESCR_PORT_19[7] => Mux48.IN9
I_ESCR_PORT_19[7] => Mux56.IN9
I_ESCR_PORT_1a[0] => Mux7.IN10
I_ESCR_PORT_1a[0] => Mux15.IN10
I_ESCR_PORT_1a[0] => Mux23.IN10
I_ESCR_PORT_1a[0] => Mux31.IN10
I_ESCR_PORT_1a[0] => Mux39.IN10
I_ESCR_PORT_1a[0] => Mux47.IN10
I_ESCR_PORT_1a[0] => Mux55.IN10
I_ESCR_PORT_1a[0] => Mux63.IN10
I_ESCR_PORT_1a[1] => Mux6.IN10
I_ESCR_PORT_1a[1] => Mux14.IN10
I_ESCR_PORT_1a[1] => Mux22.IN10
I_ESCR_PORT_1a[1] => Mux30.IN10
I_ESCR_PORT_1a[1] => Mux38.IN10
I_ESCR_PORT_1a[1] => Mux46.IN10
I_ESCR_PORT_1a[1] => Mux54.IN10
I_ESCR_PORT_1a[1] => Mux62.IN10
I_ESCR_PORT_1a[2] => Mux5.IN10
I_ESCR_PORT_1a[2] => Mux13.IN10
I_ESCR_PORT_1a[2] => Mux21.IN10
I_ESCR_PORT_1a[2] => Mux29.IN10
I_ESCR_PORT_1a[2] => Mux37.IN10
I_ESCR_PORT_1a[2] => Mux45.IN10
I_ESCR_PORT_1a[2] => Mux53.IN10
I_ESCR_PORT_1a[2] => Mux61.IN10
I_ESCR_PORT_1a[3] => Mux4.IN10
I_ESCR_PORT_1a[3] => Mux12.IN10
I_ESCR_PORT_1a[3] => Mux20.IN10
I_ESCR_PORT_1a[3] => Mux28.IN10
I_ESCR_PORT_1a[3] => Mux36.IN10
I_ESCR_PORT_1a[3] => Mux44.IN10
I_ESCR_PORT_1a[3] => Mux52.IN10
I_ESCR_PORT_1a[3] => Mux60.IN10
I_ESCR_PORT_1a[4] => Mux3.IN10
I_ESCR_PORT_1a[4] => Mux11.IN10
I_ESCR_PORT_1a[4] => Mux19.IN10
I_ESCR_PORT_1a[4] => Mux27.IN10
I_ESCR_PORT_1a[4] => Mux35.IN10
I_ESCR_PORT_1a[4] => Mux43.IN10
I_ESCR_PORT_1a[4] => Mux51.IN10
I_ESCR_PORT_1a[4] => Mux59.IN10
I_ESCR_PORT_1a[5] => Mux2.IN10
I_ESCR_PORT_1a[5] => Mux10.IN10
I_ESCR_PORT_1a[5] => Mux18.IN10
I_ESCR_PORT_1a[5] => Mux26.IN10
I_ESCR_PORT_1a[5] => Mux34.IN10
I_ESCR_PORT_1a[5] => Mux42.IN10
I_ESCR_PORT_1a[5] => Mux50.IN10
I_ESCR_PORT_1a[5] => Mux58.IN10
I_ESCR_PORT_1a[6] => Mux1.IN10
I_ESCR_PORT_1a[6] => Mux9.IN10
I_ESCR_PORT_1a[6] => Mux17.IN10
I_ESCR_PORT_1a[6] => Mux25.IN10
I_ESCR_PORT_1a[6] => Mux33.IN10
I_ESCR_PORT_1a[6] => Mux41.IN10
I_ESCR_PORT_1a[6] => Mux49.IN10
I_ESCR_PORT_1a[6] => Mux57.IN10
I_ESCR_PORT_1a[7] => Mux0.IN10
I_ESCR_PORT_1a[7] => Mux8.IN10
I_ESCR_PORT_1a[7] => Mux16.IN10
I_ESCR_PORT_1a[7] => Mux24.IN10
I_ESCR_PORT_1a[7] => Mux32.IN10
I_ESCR_PORT_1a[7] => Mux40.IN10
I_ESCR_PORT_1a[7] => Mux48.IN10
I_ESCR_PORT_1a[7] => Mux56.IN10
I_ESCR_PORT_1b[0] => Mux7.IN11
I_ESCR_PORT_1b[0] => Mux15.IN11
I_ESCR_PORT_1b[0] => Mux23.IN11
I_ESCR_PORT_1b[0] => Mux31.IN11
I_ESCR_PORT_1b[0] => Mux39.IN11
I_ESCR_PORT_1b[0] => Mux47.IN11
I_ESCR_PORT_1b[0] => Mux55.IN11
I_ESCR_PORT_1b[0] => Mux63.IN11
I_ESCR_PORT_1b[1] => Mux6.IN11
I_ESCR_PORT_1b[1] => Mux14.IN11
I_ESCR_PORT_1b[1] => Mux22.IN11
I_ESCR_PORT_1b[1] => Mux30.IN11
I_ESCR_PORT_1b[1] => Mux38.IN11
I_ESCR_PORT_1b[1] => Mux46.IN11
I_ESCR_PORT_1b[1] => Mux54.IN11
I_ESCR_PORT_1b[1] => Mux62.IN11
I_ESCR_PORT_1b[2] => Mux5.IN11
I_ESCR_PORT_1b[2] => Mux13.IN11
I_ESCR_PORT_1b[2] => Mux21.IN11
I_ESCR_PORT_1b[2] => Mux29.IN11
I_ESCR_PORT_1b[2] => Mux37.IN11
I_ESCR_PORT_1b[2] => Mux45.IN11
I_ESCR_PORT_1b[2] => Mux53.IN11
I_ESCR_PORT_1b[2] => Mux61.IN11
I_ESCR_PORT_1b[3] => Mux4.IN11
I_ESCR_PORT_1b[3] => Mux12.IN11
I_ESCR_PORT_1b[3] => Mux20.IN11
I_ESCR_PORT_1b[3] => Mux28.IN11
I_ESCR_PORT_1b[3] => Mux36.IN11
I_ESCR_PORT_1b[3] => Mux44.IN11
I_ESCR_PORT_1b[3] => Mux52.IN11
I_ESCR_PORT_1b[3] => Mux60.IN11
I_ESCR_PORT_1b[4] => Mux3.IN11
I_ESCR_PORT_1b[4] => Mux11.IN11
I_ESCR_PORT_1b[4] => Mux19.IN11
I_ESCR_PORT_1b[4] => Mux27.IN11
I_ESCR_PORT_1b[4] => Mux35.IN11
I_ESCR_PORT_1b[4] => Mux43.IN11
I_ESCR_PORT_1b[4] => Mux51.IN11
I_ESCR_PORT_1b[4] => Mux59.IN11
I_ESCR_PORT_1b[5] => Mux2.IN11
I_ESCR_PORT_1b[5] => Mux10.IN11
I_ESCR_PORT_1b[5] => Mux18.IN11
I_ESCR_PORT_1b[5] => Mux26.IN11
I_ESCR_PORT_1b[5] => Mux34.IN11
I_ESCR_PORT_1b[5] => Mux42.IN11
I_ESCR_PORT_1b[5] => Mux50.IN11
I_ESCR_PORT_1b[5] => Mux58.IN11
I_ESCR_PORT_1b[6] => Mux1.IN11
I_ESCR_PORT_1b[6] => Mux9.IN11
I_ESCR_PORT_1b[6] => Mux17.IN11
I_ESCR_PORT_1b[6] => Mux25.IN11
I_ESCR_PORT_1b[6] => Mux33.IN11
I_ESCR_PORT_1b[6] => Mux41.IN11
I_ESCR_PORT_1b[6] => Mux49.IN11
I_ESCR_PORT_1b[6] => Mux57.IN11
I_ESCR_PORT_1b[7] => Mux0.IN11
I_ESCR_PORT_1b[7] => Mux8.IN11
I_ESCR_PORT_1b[7] => Mux16.IN11
I_ESCR_PORT_1b[7] => Mux24.IN11
I_ESCR_PORT_1b[7] => Mux32.IN11
I_ESCR_PORT_1b[7] => Mux40.IN11
I_ESCR_PORT_1b[7] => Mux48.IN11
I_ESCR_PORT_1b[7] => Mux56.IN11
I_ESCR_PORT_1c[0] => Mux7.IN12
I_ESCR_PORT_1c[0] => Mux15.IN12
I_ESCR_PORT_1c[0] => Mux23.IN12
I_ESCR_PORT_1c[0] => Mux31.IN12
I_ESCR_PORT_1c[0] => Mux39.IN12
I_ESCR_PORT_1c[0] => Mux47.IN12
I_ESCR_PORT_1c[0] => Mux55.IN12
I_ESCR_PORT_1c[0] => Mux63.IN12
I_ESCR_PORT_1c[1] => Mux6.IN12
I_ESCR_PORT_1c[1] => Mux14.IN12
I_ESCR_PORT_1c[1] => Mux22.IN12
I_ESCR_PORT_1c[1] => Mux30.IN12
I_ESCR_PORT_1c[1] => Mux38.IN12
I_ESCR_PORT_1c[1] => Mux46.IN12
I_ESCR_PORT_1c[1] => Mux54.IN12
I_ESCR_PORT_1c[1] => Mux62.IN12
I_ESCR_PORT_1c[2] => Mux5.IN12
I_ESCR_PORT_1c[2] => Mux13.IN12
I_ESCR_PORT_1c[2] => Mux21.IN12
I_ESCR_PORT_1c[2] => Mux29.IN12
I_ESCR_PORT_1c[2] => Mux37.IN12
I_ESCR_PORT_1c[2] => Mux45.IN12
I_ESCR_PORT_1c[2] => Mux53.IN12
I_ESCR_PORT_1c[2] => Mux61.IN12
I_ESCR_PORT_1c[3] => Mux4.IN12
I_ESCR_PORT_1c[3] => Mux12.IN12
I_ESCR_PORT_1c[3] => Mux20.IN12
I_ESCR_PORT_1c[3] => Mux28.IN12
I_ESCR_PORT_1c[3] => Mux36.IN12
I_ESCR_PORT_1c[3] => Mux44.IN12
I_ESCR_PORT_1c[3] => Mux52.IN12
I_ESCR_PORT_1c[3] => Mux60.IN12
I_ESCR_PORT_1c[4] => Mux3.IN12
I_ESCR_PORT_1c[4] => Mux11.IN12
I_ESCR_PORT_1c[4] => Mux19.IN12
I_ESCR_PORT_1c[4] => Mux27.IN12
I_ESCR_PORT_1c[4] => Mux35.IN12
I_ESCR_PORT_1c[4] => Mux43.IN12
I_ESCR_PORT_1c[4] => Mux51.IN12
I_ESCR_PORT_1c[4] => Mux59.IN12
I_ESCR_PORT_1c[5] => Mux2.IN12
I_ESCR_PORT_1c[5] => Mux10.IN12
I_ESCR_PORT_1c[5] => Mux18.IN12
I_ESCR_PORT_1c[5] => Mux26.IN12
I_ESCR_PORT_1c[5] => Mux34.IN12
I_ESCR_PORT_1c[5] => Mux42.IN12
I_ESCR_PORT_1c[5] => Mux50.IN12
I_ESCR_PORT_1c[5] => Mux58.IN12
I_ESCR_PORT_1c[6] => Mux1.IN12
I_ESCR_PORT_1c[6] => Mux9.IN12
I_ESCR_PORT_1c[6] => Mux17.IN12
I_ESCR_PORT_1c[6] => Mux25.IN12
I_ESCR_PORT_1c[6] => Mux33.IN12
I_ESCR_PORT_1c[6] => Mux41.IN12
I_ESCR_PORT_1c[6] => Mux49.IN12
I_ESCR_PORT_1c[6] => Mux57.IN12
I_ESCR_PORT_1c[7] => Mux0.IN12
I_ESCR_PORT_1c[7] => Mux8.IN12
I_ESCR_PORT_1c[7] => Mux16.IN12
I_ESCR_PORT_1c[7] => Mux24.IN12
I_ESCR_PORT_1c[7] => Mux32.IN12
I_ESCR_PORT_1c[7] => Mux40.IN12
I_ESCR_PORT_1c[7] => Mux48.IN12
I_ESCR_PORT_1c[7] => Mux56.IN12
I_ESCR_PORT_1d[0] => Mux7.IN13
I_ESCR_PORT_1d[0] => Mux15.IN13
I_ESCR_PORT_1d[0] => Mux23.IN13
I_ESCR_PORT_1d[0] => Mux31.IN13
I_ESCR_PORT_1d[0] => Mux39.IN13
I_ESCR_PORT_1d[0] => Mux47.IN13
I_ESCR_PORT_1d[0] => Mux55.IN13
I_ESCR_PORT_1d[0] => Mux63.IN13
I_ESCR_PORT_1d[1] => Mux6.IN13
I_ESCR_PORT_1d[1] => Mux14.IN13
I_ESCR_PORT_1d[1] => Mux22.IN13
I_ESCR_PORT_1d[1] => Mux30.IN13
I_ESCR_PORT_1d[1] => Mux38.IN13
I_ESCR_PORT_1d[1] => Mux46.IN13
I_ESCR_PORT_1d[1] => Mux54.IN13
I_ESCR_PORT_1d[1] => Mux62.IN13
I_ESCR_PORT_1d[2] => Mux5.IN13
I_ESCR_PORT_1d[2] => Mux13.IN13
I_ESCR_PORT_1d[2] => Mux21.IN13
I_ESCR_PORT_1d[2] => Mux29.IN13
I_ESCR_PORT_1d[2] => Mux37.IN13
I_ESCR_PORT_1d[2] => Mux45.IN13
I_ESCR_PORT_1d[2] => Mux53.IN13
I_ESCR_PORT_1d[2] => Mux61.IN13
I_ESCR_PORT_1d[3] => Mux4.IN13
I_ESCR_PORT_1d[3] => Mux12.IN13
I_ESCR_PORT_1d[3] => Mux20.IN13
I_ESCR_PORT_1d[3] => Mux28.IN13
I_ESCR_PORT_1d[3] => Mux36.IN13
I_ESCR_PORT_1d[3] => Mux44.IN13
I_ESCR_PORT_1d[3] => Mux52.IN13
I_ESCR_PORT_1d[3] => Mux60.IN13
I_ESCR_PORT_1d[4] => Mux3.IN13
I_ESCR_PORT_1d[4] => Mux11.IN13
I_ESCR_PORT_1d[4] => Mux19.IN13
I_ESCR_PORT_1d[4] => Mux27.IN13
I_ESCR_PORT_1d[4] => Mux35.IN13
I_ESCR_PORT_1d[4] => Mux43.IN13
I_ESCR_PORT_1d[4] => Mux51.IN13
I_ESCR_PORT_1d[4] => Mux59.IN13
I_ESCR_PORT_1d[5] => Mux2.IN13
I_ESCR_PORT_1d[5] => Mux10.IN13
I_ESCR_PORT_1d[5] => Mux18.IN13
I_ESCR_PORT_1d[5] => Mux26.IN13
I_ESCR_PORT_1d[5] => Mux34.IN13
I_ESCR_PORT_1d[5] => Mux42.IN13
I_ESCR_PORT_1d[5] => Mux50.IN13
I_ESCR_PORT_1d[5] => Mux58.IN13
I_ESCR_PORT_1d[6] => Mux1.IN13
I_ESCR_PORT_1d[6] => Mux9.IN13
I_ESCR_PORT_1d[6] => Mux17.IN13
I_ESCR_PORT_1d[6] => Mux25.IN13
I_ESCR_PORT_1d[6] => Mux33.IN13
I_ESCR_PORT_1d[6] => Mux41.IN13
I_ESCR_PORT_1d[6] => Mux49.IN13
I_ESCR_PORT_1d[6] => Mux57.IN13
I_ESCR_PORT_1d[7] => Mux0.IN13
I_ESCR_PORT_1d[7] => Mux8.IN13
I_ESCR_PORT_1d[7] => Mux16.IN13
I_ESCR_PORT_1d[7] => Mux24.IN13
I_ESCR_PORT_1d[7] => Mux32.IN13
I_ESCR_PORT_1d[7] => Mux40.IN13
I_ESCR_PORT_1d[7] => Mux48.IN13
I_ESCR_PORT_1d[7] => Mux56.IN13
I_ESCR_PORT_1e[0] => Mux7.IN14
I_ESCR_PORT_1e[0] => Mux15.IN14
I_ESCR_PORT_1e[0] => Mux23.IN14
I_ESCR_PORT_1e[0] => Mux31.IN14
I_ESCR_PORT_1e[0] => Mux39.IN14
I_ESCR_PORT_1e[0] => Mux47.IN14
I_ESCR_PORT_1e[0] => Mux55.IN14
I_ESCR_PORT_1e[0] => Mux63.IN14
I_ESCR_PORT_1e[1] => Mux6.IN14
I_ESCR_PORT_1e[1] => Mux14.IN14
I_ESCR_PORT_1e[1] => Mux22.IN14
I_ESCR_PORT_1e[1] => Mux30.IN14
I_ESCR_PORT_1e[1] => Mux38.IN14
I_ESCR_PORT_1e[1] => Mux46.IN14
I_ESCR_PORT_1e[1] => Mux54.IN14
I_ESCR_PORT_1e[1] => Mux62.IN14
I_ESCR_PORT_1e[2] => Mux5.IN14
I_ESCR_PORT_1e[2] => Mux13.IN14
I_ESCR_PORT_1e[2] => Mux21.IN14
I_ESCR_PORT_1e[2] => Mux29.IN14
I_ESCR_PORT_1e[2] => Mux37.IN14
I_ESCR_PORT_1e[2] => Mux45.IN14
I_ESCR_PORT_1e[2] => Mux53.IN14
I_ESCR_PORT_1e[2] => Mux61.IN14
I_ESCR_PORT_1e[3] => Mux4.IN14
I_ESCR_PORT_1e[3] => Mux12.IN14
I_ESCR_PORT_1e[3] => Mux20.IN14
I_ESCR_PORT_1e[3] => Mux28.IN14
I_ESCR_PORT_1e[3] => Mux36.IN14
I_ESCR_PORT_1e[3] => Mux44.IN14
I_ESCR_PORT_1e[3] => Mux52.IN14
I_ESCR_PORT_1e[3] => Mux60.IN14
I_ESCR_PORT_1e[4] => Mux3.IN14
I_ESCR_PORT_1e[4] => Mux11.IN14
I_ESCR_PORT_1e[4] => Mux19.IN14
I_ESCR_PORT_1e[4] => Mux27.IN14
I_ESCR_PORT_1e[4] => Mux35.IN14
I_ESCR_PORT_1e[4] => Mux43.IN14
I_ESCR_PORT_1e[4] => Mux51.IN14
I_ESCR_PORT_1e[4] => Mux59.IN14
I_ESCR_PORT_1e[5] => Mux2.IN14
I_ESCR_PORT_1e[5] => Mux10.IN14
I_ESCR_PORT_1e[5] => Mux18.IN14
I_ESCR_PORT_1e[5] => Mux26.IN14
I_ESCR_PORT_1e[5] => Mux34.IN14
I_ESCR_PORT_1e[5] => Mux42.IN14
I_ESCR_PORT_1e[5] => Mux50.IN14
I_ESCR_PORT_1e[5] => Mux58.IN14
I_ESCR_PORT_1e[6] => Mux1.IN14
I_ESCR_PORT_1e[6] => Mux9.IN14
I_ESCR_PORT_1e[6] => Mux17.IN14
I_ESCR_PORT_1e[6] => Mux25.IN14
I_ESCR_PORT_1e[6] => Mux33.IN14
I_ESCR_PORT_1e[6] => Mux41.IN14
I_ESCR_PORT_1e[6] => Mux49.IN14
I_ESCR_PORT_1e[6] => Mux57.IN14
I_ESCR_PORT_1e[7] => Mux0.IN14
I_ESCR_PORT_1e[7] => Mux8.IN14
I_ESCR_PORT_1e[7] => Mux16.IN14
I_ESCR_PORT_1e[7] => Mux24.IN14
I_ESCR_PORT_1e[7] => Mux32.IN14
I_ESCR_PORT_1e[7] => Mux40.IN14
I_ESCR_PORT_1e[7] => Mux48.IN14
I_ESCR_PORT_1e[7] => Mux56.IN14
I_ESCR_PORT_1f[0] => Mux7.IN15
I_ESCR_PORT_1f[0] => Mux15.IN15
I_ESCR_PORT_1f[0] => Mux23.IN15
I_ESCR_PORT_1f[0] => Mux31.IN15
I_ESCR_PORT_1f[0] => Mux39.IN15
I_ESCR_PORT_1f[0] => Mux47.IN15
I_ESCR_PORT_1f[0] => Mux55.IN15
I_ESCR_PORT_1f[0] => Mux63.IN15
I_ESCR_PORT_1f[1] => Mux6.IN15
I_ESCR_PORT_1f[1] => Mux14.IN15
I_ESCR_PORT_1f[1] => Mux22.IN15
I_ESCR_PORT_1f[1] => Mux30.IN15
I_ESCR_PORT_1f[1] => Mux38.IN15
I_ESCR_PORT_1f[1] => Mux46.IN15
I_ESCR_PORT_1f[1] => Mux54.IN15
I_ESCR_PORT_1f[1] => Mux62.IN15
I_ESCR_PORT_1f[2] => Mux5.IN15
I_ESCR_PORT_1f[2] => Mux13.IN15
I_ESCR_PORT_1f[2] => Mux21.IN15
I_ESCR_PORT_1f[2] => Mux29.IN15
I_ESCR_PORT_1f[2] => Mux37.IN15
I_ESCR_PORT_1f[2] => Mux45.IN15
I_ESCR_PORT_1f[2] => Mux53.IN15
I_ESCR_PORT_1f[2] => Mux61.IN15
I_ESCR_PORT_1f[3] => Mux4.IN15
I_ESCR_PORT_1f[3] => Mux12.IN15
I_ESCR_PORT_1f[3] => Mux20.IN15
I_ESCR_PORT_1f[3] => Mux28.IN15
I_ESCR_PORT_1f[3] => Mux36.IN15
I_ESCR_PORT_1f[3] => Mux44.IN15
I_ESCR_PORT_1f[3] => Mux52.IN15
I_ESCR_PORT_1f[3] => Mux60.IN15
I_ESCR_PORT_1f[4] => Mux3.IN15
I_ESCR_PORT_1f[4] => Mux11.IN15
I_ESCR_PORT_1f[4] => Mux19.IN15
I_ESCR_PORT_1f[4] => Mux27.IN15
I_ESCR_PORT_1f[4] => Mux35.IN15
I_ESCR_PORT_1f[4] => Mux43.IN15
I_ESCR_PORT_1f[4] => Mux51.IN15
I_ESCR_PORT_1f[4] => Mux59.IN15
I_ESCR_PORT_1f[5] => Mux2.IN15
I_ESCR_PORT_1f[5] => Mux10.IN15
I_ESCR_PORT_1f[5] => Mux18.IN15
I_ESCR_PORT_1f[5] => Mux26.IN15
I_ESCR_PORT_1f[5] => Mux34.IN15
I_ESCR_PORT_1f[5] => Mux42.IN15
I_ESCR_PORT_1f[5] => Mux50.IN15
I_ESCR_PORT_1f[5] => Mux58.IN15
I_ESCR_PORT_1f[6] => Mux1.IN15
I_ESCR_PORT_1f[6] => Mux9.IN15
I_ESCR_PORT_1f[6] => Mux17.IN15
I_ESCR_PORT_1f[6] => Mux25.IN15
I_ESCR_PORT_1f[6] => Mux33.IN15
I_ESCR_PORT_1f[6] => Mux41.IN15
I_ESCR_PORT_1f[6] => Mux49.IN15
I_ESCR_PORT_1f[6] => Mux57.IN15
I_ESCR_PORT_1f[7] => Mux0.IN15
I_ESCR_PORT_1f[7] => Mux8.IN15
I_ESCR_PORT_1f[7] => Mux16.IN15
I_ESCR_PORT_1f[7] => Mux24.IN15
I_ESCR_PORT_1f[7] => Mux32.IN15
I_ESCR_PORT_1f[7] => Mux40.IN15
I_ESCR_PORT_1f[7] => Mux48.IN15
I_ESCR_PORT_1f[7] => Mux56.IN15
I_ESCR_SDRAM_SCR => ~NO_FANOUT~
O_ADDR_VRAM_ESCR_RD[0] <= addr_vram_escr_rd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[1] <= addr_vram_escr_rd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[2] <= addr_vram_escr_rd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[3] <= addr_vram_escr_rd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[4] <= addr_vram_escr_rd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[5] <= addr_vram_escr_rd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[6] <= addr_vram_escr_rd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[7] <= addr_vram_escr_rd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[8] <= addr_vram_escr_rd_reg[8].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[9] <= addr_vram_escr_rd_reg[9].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[10] <= addr_vram_escr_rd_reg[10].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[11] <= addr_vram_escr_rd_reg[11].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[12] <= addr_vram_escr_rd_reg[12].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[13] <= addr_vram_escr_rd_reg[13].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_VRAM_ESCR_RD[14] <= addr_vram_escr_rd_reg[14].DB_MAX_OUTPUT_PORT_TYPE
I_DATA_VRAM_ESCR[0] => Mux72.IN0
I_DATA_VRAM_ESCR[0] => Mux88.IN0
I_DATA_VRAM_ESCR[0] => Mux109.IN0
I_DATA_VRAM_ESCR[0] => Mux125.IN0
I_DATA_VRAM_ESCR[1] => Mux71.IN0
I_DATA_VRAM_ESCR[1] => Mux87.IN0
I_DATA_VRAM_ESCR[1] => Mux108.IN0
I_DATA_VRAM_ESCR[1] => Mux124.IN0
I_DATA_VRAM_ESCR[2] => Mux70.IN0
I_DATA_VRAM_ESCR[2] => Mux86.IN0
I_DATA_VRAM_ESCR[2] => Mux107.IN0
I_DATA_VRAM_ESCR[2] => Mux123.IN0
I_DATA_VRAM_ESCR[3] => Mux69.IN0
I_DATA_VRAM_ESCR[3] => Mux85.IN0
I_DATA_VRAM_ESCR[3] => Mux106.IN0
I_DATA_VRAM_ESCR[3] => Mux122.IN0
I_DATA_VRAM_ESCR[4] => Mux68.IN0
I_DATA_VRAM_ESCR[4] => Mux84.IN0
I_DATA_VRAM_ESCR[4] => Mux105.IN0
I_DATA_VRAM_ESCR[4] => Mux121.IN0
I_DATA_VRAM_ESCR[5] => Mux67.IN0
I_DATA_VRAM_ESCR[5] => Mux83.IN0
I_DATA_VRAM_ESCR[5] => Mux104.IN0
I_DATA_VRAM_ESCR[5] => Mux120.IN0
I_DATA_VRAM_ESCR[6] => Mux66.IN0
I_DATA_VRAM_ESCR[6] => Mux82.IN0
I_DATA_VRAM_ESCR[6] => Mux103.IN0
I_DATA_VRAM_ESCR[6] => Mux119.IN0
I_DATA_VRAM_ESCR[7] => Mux65.IN0
I_DATA_VRAM_ESCR[7] => Mux81.IN0
I_DATA_VRAM_ESCR[7] => Mux102.IN0
I_DATA_VRAM_ESCR[7] => Mux118.IN0
I_CLK_SDR => ~NO_FANOUT~
I_BORDER[0] => vga_rgb_zx.DATAA
I_BORDER[0] => vga_rgb_zx.DATAA
I_BORDER[1] => vga_rgb_zx.DATAA
I_BORDER[1] => vga_rgb_zx.DATAA
I_BORDER[2] => vga_rgb_zx.DATAA
I_BORDER[2] => vga_rgb_zx.DATAA
I_HCNT[0] => Equal0.IN21
I_HCNT[0] => Equal1.IN21
I_HCNT[0] => Equal2.IN21
I_HCNT[1] => Equal0.IN20
I_HCNT[1] => Equal1.IN20
I_HCNT[1] => Equal2.IN20
I_HCNT[2] => Equal0.IN19
I_HCNT[2] => Equal1.IN19
I_HCNT[2] => Equal2.IN19
I_HCNT[3] => Equal0.IN18
I_HCNT[3] => Equal1.IN18
I_HCNT[3] => Equal2.IN18
I_HCNT[4] => Equal0.IN17
I_HCNT[4] => Equal1.IN17
I_HCNT[4] => Equal2.IN17
I_HCNT[5] => Equal0.IN16
I_HCNT[5] => Equal1.IN16
I_HCNT[5] => Equal2.IN16
I_HCNT[6] => Equal0.IN15
I_HCNT[6] => Equal1.IN15
I_HCNT[6] => Equal2.IN15
I_HCNT[7] => Equal0.IN14
I_HCNT[7] => Equal1.IN14
I_HCNT[7] => Equal2.IN14
I_HCNT[8] => Equal0.IN13
I_HCNT[8] => Equal1.IN13
I_HCNT[8] => Equal2.IN13
I_HCNT[9] => Equal0.IN12
I_HCNT[9] => Equal1.IN12
I_HCNT[9] => Equal2.IN12
I_VCNT[0] => Equal3.IN21
I_VCNT[1] => Equal3.IN20
I_VCNT[2] => Equal3.IN19
I_VCNT[3] => Equal3.IN18
I_VCNT[4] => Equal3.IN17
I_VCNT[5] => Equal3.IN16
I_VCNT[6] => Equal3.IN15
I_VCNT[7] => Equal3.IN14
I_VCNT[8] => Equal3.IN13
I_VCNT[9] => Equal3.IN12
I_BLANK => vga_rgb_zx[8].OUTPUTSELECT
I_BLANK => vga_rgb_zx[7].OUTPUTSELECT
I_BLANK => vga_rgb_zx[6].OUTPUTSELECT
I_BLANK => vga_rgb_zx[5].OUTPUTSELECT
I_BLANK => vga_rgb_zx[4].OUTPUTSELECT
I_BLANK => vga_rgb_zx[3].OUTPUTSELECT
I_BLANK => vga_rgb_zx[2].OUTPUTSELECT
I_BLANK => vga_rgb_zx[1].OUTPUTSELECT
I_BLANK => vga_rgb_zx[0].OUTPUTSELECT
I_FLASH => vga_rgb_zx.IN1
O_ADDR[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[11] <= addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[12] <= addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[0] <= O_ADDR_SDRAM_ESCR[0].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[1] <= O_ADDR_SDRAM_ESCR[1].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[2] <= O_ADDR_SDRAM_ESCR[2].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[3] <= O_ADDR_SDRAM_ESCR[3].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[4] <= O_ADDR_SDRAM_ESCR[4].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[5] <= O_ADDR_SDRAM_ESCR[5].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[6] <= O_ADDR_SDRAM_ESCR[6].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[7] <= O_ADDR_SDRAM_ESCR[7].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[8] <= O_ADDR_SDRAM_ESCR[8].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[9] <= O_ADDR_SDRAM_ESCR[9].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[10] <= O_ADDR_SDRAM_ESCR[10].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[11] <= O_ADDR_SDRAM_ESCR[11].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[12] <= O_ADDR_SDRAM_ESCR[12].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[13] <= O_ADDR_SDRAM_ESCR[13].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[14] <= O_ADDR_SDRAM_ESCR[14].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[15] <= O_ADDR_SDRAM_ESCR[15].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[16] <= O_ADDR_SDRAM_ESCR[16].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[17] <= O_ADDR_SDRAM_ESCR[17].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[18] <= O_ADDR_SDRAM_ESCR[18].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[19] <= O_ADDR_SDRAM_ESCR[19].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[20] <= O_ADDR_SDRAM_ESCR[20].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[21] <= O_ADDR_SDRAM_ESCR[21].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[22] <= O_ADDR_SDRAM_ESCR[22].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[23] <= O_ADDR_SDRAM_ESCR[23].DB_MAX_OUTPUT_PORT_TYPE
O_ADDR_SDRAM_ESCR[24] <= O_ADDR_SDRAM_ESCR[24].DB_MAX_OUTPUT_PORT_TYPE
O_SDR_RD <= comb.DB_MAX_OUTPUT_PORT_TYPE
O_PAPER <= paper1.DB_MAX_OUTPUT_PORT_TYPE
O_RED[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_RED[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_RED[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|basic|vram:U5|altsyncram:altsyncram_component
wren_a => altsyncram_3ld2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_3ld2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ld2:auto_generated.data_a[0]
data_a[1] => altsyncram_3ld2:auto_generated.data_a[1]
data_a[2] => altsyncram_3ld2:auto_generated.data_a[2]
data_a[3] => altsyncram_3ld2:auto_generated.data_a[3]
data_a[4] => altsyncram_3ld2:auto_generated.data_a[4]
data_a[5] => altsyncram_3ld2:auto_generated.data_a[5]
data_a[6] => altsyncram_3ld2:auto_generated.data_a[6]
data_a[7] => altsyncram_3ld2:auto_generated.data_a[7]
data_b[0] => altsyncram_3ld2:auto_generated.data_b[0]
data_b[1] => altsyncram_3ld2:auto_generated.data_b[1]
data_b[2] => altsyncram_3ld2:auto_generated.data_b[2]
data_b[3] => altsyncram_3ld2:auto_generated.data_b[3]
data_b[4] => altsyncram_3ld2:auto_generated.data_b[4]
data_b[5] => altsyncram_3ld2:auto_generated.data_b[5]
data_b[6] => altsyncram_3ld2:auto_generated.data_b[6]
data_b[7] => altsyncram_3ld2:auto_generated.data_b[7]
address_a[0] => altsyncram_3ld2:auto_generated.address_a[0]
address_a[1] => altsyncram_3ld2:auto_generated.address_a[1]
address_a[2] => altsyncram_3ld2:auto_generated.address_a[2]
address_a[3] => altsyncram_3ld2:auto_generated.address_a[3]
address_a[4] => altsyncram_3ld2:auto_generated.address_a[4]
address_a[5] => altsyncram_3ld2:auto_generated.address_a[5]
address_a[6] => altsyncram_3ld2:auto_generated.address_a[6]
address_a[7] => altsyncram_3ld2:auto_generated.address_a[7]
address_a[8] => altsyncram_3ld2:auto_generated.address_a[8]
address_a[9] => altsyncram_3ld2:auto_generated.address_a[9]
address_a[10] => altsyncram_3ld2:auto_generated.address_a[10]
address_a[11] => altsyncram_3ld2:auto_generated.address_a[11]
address_a[12] => altsyncram_3ld2:auto_generated.address_a[12]
address_a[13] => altsyncram_3ld2:auto_generated.address_a[13]
address_b[0] => altsyncram_3ld2:auto_generated.address_b[0]
address_b[1] => altsyncram_3ld2:auto_generated.address_b[1]
address_b[2] => altsyncram_3ld2:auto_generated.address_b[2]
address_b[3] => altsyncram_3ld2:auto_generated.address_b[3]
address_b[4] => altsyncram_3ld2:auto_generated.address_b[4]
address_b[5] => altsyncram_3ld2:auto_generated.address_b[5]
address_b[6] => altsyncram_3ld2:auto_generated.address_b[6]
address_b[7] => altsyncram_3ld2:auto_generated.address_b[7]
address_b[8] => altsyncram_3ld2:auto_generated.address_b[8]
address_b[9] => altsyncram_3ld2:auto_generated.address_b[9]
address_b[10] => altsyncram_3ld2:auto_generated.address_b[10]
address_b[11] => altsyncram_3ld2:auto_generated.address_b[11]
address_b[12] => altsyncram_3ld2:auto_generated.address_b[12]
address_b[13] => altsyncram_3ld2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ld2:auto_generated.clock0
clock1 => altsyncram_3ld2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ld2:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ld2:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ld2:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ld2:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ld2:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ld2:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ld2:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ld2:auto_generated.q_a[7]
q_b[0] <= altsyncram_3ld2:auto_generated.q_b[0]
q_b[1] <= altsyncram_3ld2:auto_generated.q_b[1]
q_b[2] <= altsyncram_3ld2:auto_generated.q_b[2]
q_b[3] <= altsyncram_3ld2:auto_generated.q_b[3]
q_b[4] <= altsyncram_3ld2:auto_generated.q_b[4]
q_b[5] <= altsyncram_3ld2:auto_generated.q_b[5]
q_b[6] <= altsyncram_3ld2:auto_generated.q_b[6]
q_b[7] <= altsyncram_3ld2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_c8a:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
address_b[13] => decode_c8a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_3nb:mux4.result[0]
q_a[1] <= mux_3nb:mux4.result[1]
q_a[2] <= mux_3nb:mux4.result[2]
q_a[3] <= mux_3nb:mux4.result[3]
q_a[4] <= mux_3nb:mux4.result[4]
q_a[5] <= mux_3nb:mux4.result[5]
q_a[6] <= mux_3nb:mux4.result[6]
q_a[7] <= mux_3nb:mux4.result[7]
q_b[0] <= mux_3nb:mux5.result[0]
q_b[1] <= mux_3nb:mux5.result[1]
q_b[2] <= mux_3nb:mux5.result[2]
q_b[3] <= mux_3nb:mux5.result[3]
q_b[4] <= mux_3nb:mux5.result[4]
q_b[5] <= mux_3nb:mux5.result[5]
q_b[6] <= mux_3nb:mux5.result[6]
q_b[7] <= mux_3nb:mux5.result[7]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_c8a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|basic|vram:U5|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|basic|vram_escr:U20
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
address_a[14] => altsyncram:altsyncram_component.address_a[14]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
address_b[14] => altsyncram:altsyncram_component.address_b[14]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|basic|vram_escr:U20|altsyncram:altsyncram_component
wren_a => altsyncram_08c2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_08c2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_08c2:auto_generated.data_a[0]
data_a[1] => altsyncram_08c2:auto_generated.data_a[1]
data_a[2] => altsyncram_08c2:auto_generated.data_a[2]
data_a[3] => altsyncram_08c2:auto_generated.data_a[3]
data_a[4] => altsyncram_08c2:auto_generated.data_a[4]
data_a[5] => altsyncram_08c2:auto_generated.data_a[5]
data_a[6] => altsyncram_08c2:auto_generated.data_a[6]
data_a[7] => altsyncram_08c2:auto_generated.data_a[7]
data_b[0] => altsyncram_08c2:auto_generated.data_b[0]
data_b[1] => altsyncram_08c2:auto_generated.data_b[1]
data_b[2] => altsyncram_08c2:auto_generated.data_b[2]
data_b[3] => altsyncram_08c2:auto_generated.data_b[3]
data_b[4] => altsyncram_08c2:auto_generated.data_b[4]
data_b[5] => altsyncram_08c2:auto_generated.data_b[5]
data_b[6] => altsyncram_08c2:auto_generated.data_b[6]
data_b[7] => altsyncram_08c2:auto_generated.data_b[7]
address_a[0] => altsyncram_08c2:auto_generated.address_a[0]
address_a[1] => altsyncram_08c2:auto_generated.address_a[1]
address_a[2] => altsyncram_08c2:auto_generated.address_a[2]
address_a[3] => altsyncram_08c2:auto_generated.address_a[3]
address_a[4] => altsyncram_08c2:auto_generated.address_a[4]
address_a[5] => altsyncram_08c2:auto_generated.address_a[5]
address_a[6] => altsyncram_08c2:auto_generated.address_a[6]
address_a[7] => altsyncram_08c2:auto_generated.address_a[7]
address_a[8] => altsyncram_08c2:auto_generated.address_a[8]
address_a[9] => altsyncram_08c2:auto_generated.address_a[9]
address_a[10] => altsyncram_08c2:auto_generated.address_a[10]
address_a[11] => altsyncram_08c2:auto_generated.address_a[11]
address_a[12] => altsyncram_08c2:auto_generated.address_a[12]
address_a[13] => altsyncram_08c2:auto_generated.address_a[13]
address_a[14] => altsyncram_08c2:auto_generated.address_a[14]
address_b[0] => altsyncram_08c2:auto_generated.address_b[0]
address_b[1] => altsyncram_08c2:auto_generated.address_b[1]
address_b[2] => altsyncram_08c2:auto_generated.address_b[2]
address_b[3] => altsyncram_08c2:auto_generated.address_b[3]
address_b[4] => altsyncram_08c2:auto_generated.address_b[4]
address_b[5] => altsyncram_08c2:auto_generated.address_b[5]
address_b[6] => altsyncram_08c2:auto_generated.address_b[6]
address_b[7] => altsyncram_08c2:auto_generated.address_b[7]
address_b[8] => altsyncram_08c2:auto_generated.address_b[8]
address_b[9] => altsyncram_08c2:auto_generated.address_b[9]
address_b[10] => altsyncram_08c2:auto_generated.address_b[10]
address_b[11] => altsyncram_08c2:auto_generated.address_b[11]
address_b[12] => altsyncram_08c2:auto_generated.address_b[12]
address_b[13] => altsyncram_08c2:auto_generated.address_b[13]
address_b[14] => altsyncram_08c2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_08c2:auto_generated.clock0
clock1 => altsyncram_08c2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_08c2:auto_generated.q_a[0]
q_a[1] <= altsyncram_08c2:auto_generated.q_a[1]
q_a[2] <= altsyncram_08c2:auto_generated.q_a[2]
q_a[3] <= altsyncram_08c2:auto_generated.q_a[3]
q_a[4] <= altsyncram_08c2:auto_generated.q_a[4]
q_a[5] <= altsyncram_08c2:auto_generated.q_a[5]
q_a[6] <= altsyncram_08c2:auto_generated.q_a[6]
q_a[7] <= altsyncram_08c2:auto_generated.q_a[7]
q_b[0] <= altsyncram_08c2:auto_generated.q_b[0]
q_b[1] <= altsyncram_08c2:auto_generated.q_b[1]
q_b[2] <= altsyncram_08c2:auto_generated.q_b[2]
q_b[3] <= altsyncram_08c2:auto_generated.q_b[3]
q_b[4] <= altsyncram_08c2:auto_generated.q_b[4]
q_b[5] <= altsyncram_08c2:auto_generated.q_b[5]
q_b[6] <= altsyncram_08c2:auto_generated.q_b[6]
q_b[7] <= altsyncram_08c2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_e8a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_e8a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_lsa:decode3.data[0]
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_lsa:decode3.data[1]
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
q_a[0] <= mux_5nb:mux4.result[0]
q_a[1] <= mux_5nb:mux4.result[1]
q_a[2] <= mux_5nb:mux4.result[2]
q_a[3] <= mux_5nb:mux4.result[3]
q_a[4] <= mux_5nb:mux4.result[4]
q_a[5] <= mux_5nb:mux4.result[5]
q_a[6] <= mux_5nb:mux4.result[6]
q_a[7] <= mux_5nb:mux4.result[7]
q_b[0] <= mux_5nb:mux5.result[0]
q_b[1] <= mux_5nb:mux5.result[1]
q_b[2] <= mux_5nb:mux5.result[2]
q_b[3] <= mux_5nb:mux5.result[3]
q_b[4] <= mux_5nb:mux5.result[4]
q_b[5] <= mux_5nb:mux5.result[5]
q_b[6] <= mux_5nb:mux5.result[6]
q_b[7] <= mux_5nb:mux5.result[7]
wren_a => decode_lsa:decode2.enable
wren_b => decode_lsa:decode3.enable


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_lsa:decode2
data[0] => w_anode341w[1].IN0
data[0] => w_anode354w[1].IN1
data[0] => w_anode362w[1].IN0
data[0] => w_anode370w[1].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode354w[2].IN0
data[1] => w_anode362w[2].IN1
data[1] => w_anode370w[2].IN1
enable => w_anode341w[1].IN0
enable => w_anode354w[1].IN0
enable => w_anode362w[1].IN0
enable => w_anode370w[1].IN0
eq[0] <= w_anode341w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode354w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode362w[2].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_lsa:decode3
data[0] => w_anode341w[1].IN0
data[0] => w_anode354w[1].IN1
data[0] => w_anode362w[1].IN0
data[0] => w_anode370w[1].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode354w[2].IN0
data[1] => w_anode362w[2].IN1
data[1] => w_anode370w[2].IN1
enable => w_anode341w[1].IN0
enable => w_anode354w[1].IN0
enable => w_anode362w[1].IN0
enable => w_anode370w[1].IN0
eq[0] <= w_anode341w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode354w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode362w[2].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_e8a:rden_decode_a
data[0] => w_anode379w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode402w[1].IN0
data[0] => w_anode411w[1].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode393w[2].IN0
data[1] => w_anode402w[2].IN1
data[1] => w_anode411w[2].IN1
eq[0] <= w_anode379w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode393w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode402w[2].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode379w[1].IN0
data[0] => w_anode393w[1].IN1
data[0] => w_anode402w[1].IN0
data[0] => w_anode411w[1].IN1
data[1] => w_anode379w[2].IN0
data[1] => w_anode393w[2].IN0
data[1] => w_anode402w[2].IN1
data[1] => w_anode411w[2].IN1
eq[0] <= w_anode379w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode393w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode402w[2].DB_MAX_OUTPUT_PORT_TYPE


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|mux_5nb:mux4
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|basic|vram_escr:U20|altsyncram:altsyncram_component|altsyncram_08c2:auto_generated|mux_5nb:mux5
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|basic|sdram:U7
I_CLK => data_reg_ok.CLK
I_CLK => data_reg[0].CLK
I_CLK => data_reg[1].CLK
I_CLK => data_reg[2].CLK
I_CLK => data_reg[3].CLK
I_CLK => data_reg[4].CLK
I_CLK => data_reg[5].CLK
I_CLK => data_reg[6].CLK
I_CLK => data_reg[7].CLK
I_CLK => O_CLK.DATAIN
I_CLK => data[0].CLK
I_CLK => data[1].CLK
I_CLK => data[2].CLK
I_CLK => data[3].CLK
I_CLK => data[4].CLK
I_CLK => data[5].CLK
I_CLK => data[6].CLK
I_CLK => data[7].CLK
I_CLK => address[0].CLK
I_CLK => address[1].CLK
I_CLK => address[2].CLK
I_CLK => address[3].CLK
I_CLK => address[4].CLK
I_CLK => address[5].CLK
I_CLK => address[6].CLK
I_CLK => address[7].CLK
I_CLK => address[8].CLK
I_CLK => address[9].CLK
I_CLK => idle1.CLK
I_CLK => sdr_dq[0].CLK
I_CLK => sdr_dq[0]~en.CLK
I_CLK => sdr_dq[1].CLK
I_CLK => sdr_dq[1]~en.CLK
I_CLK => sdr_dq[2].CLK
I_CLK => sdr_dq[2]~en.CLK
I_CLK => sdr_dq[3].CLK
I_CLK => sdr_dq[3]~en.CLK
I_CLK => sdr_dq[4].CLK
I_CLK => sdr_dq[4]~en.CLK
I_CLK => sdr_dq[5].CLK
I_CLK => sdr_dq[5]~en.CLK
I_CLK => sdr_dq[6].CLK
I_CLK => sdr_dq[6]~en.CLK
I_CLK => sdr_dq[7].CLK
I_CLK => sdr_dq[7]~en.CLK
I_CLK => state[0].CLK
I_CLK => state[1].CLK
I_CLK => state[2].CLK
I_CLK => state[3].CLK
I_CLK => state[4].CLK
I_CLK => sdr_dqm.CLK
I_CLK => sdr_ba[0].CLK
I_CLK => sdr_ba[1].CLK
I_CLK => sdr_a[0].CLK
I_CLK => sdr_a[1].CLK
I_CLK => sdr_a[2].CLK
I_CLK => sdr_a[3].CLK
I_CLK => sdr_a[4].CLK
I_CLK => sdr_a[5].CLK
I_CLK => sdr_a[6].CLK
I_CLK => sdr_a[7].CLK
I_CLK => sdr_a[8].CLK
I_CLK => sdr_a[9].CLK
I_CLK => sdr_a[10].CLK
I_CLK => sdr_a[11].CLK
I_CLK => sdr_a[12].CLK
I_CLK => sdr_cmd[0].CLK
I_CLK => sdr_cmd[1].CLK
I_CLK => sdr_cmd[2].CLK
I_ADDR[0] => address.DATAB
I_ADDR[0] => address.DATAB
I_ADDR[1] => address.DATAB
I_ADDR[1] => address.DATAB
I_ADDR[2] => address.DATAB
I_ADDR[2] => address.DATAB
I_ADDR[3] => address.DATAB
I_ADDR[3] => address.DATAB
I_ADDR[4] => address.DATAB
I_ADDR[4] => address.DATAB
I_ADDR[5] => address.DATAB
I_ADDR[5] => address.DATAB
I_ADDR[6] => address.DATAB
I_ADDR[6] => address.DATAB
I_ADDR[7] => address.DATAB
I_ADDR[7] => address.DATAB
I_ADDR[8] => address.DATAB
I_ADDR[8] => address.DATAB
I_ADDR[9] => address.DATAB
I_ADDR[9] => address.DATAB
I_ADDR[10] => sdr_ba.DATAB
I_ADDR[10] => sdr_ba.DATAB
I_ADDR[11] => sdr_ba.DATAB
I_ADDR[11] => sdr_ba.DATAB
I_ADDR[12] => sdr_a.DATAB
I_ADDR[12] => sdr_a.DATAB
I_ADDR[13] => sdr_a.DATAB
I_ADDR[13] => sdr_a.DATAB
I_ADDR[14] => sdr_a.DATAB
I_ADDR[14] => sdr_a.DATAB
I_ADDR[15] => sdr_a.DATAB
I_ADDR[15] => sdr_a.DATAB
I_ADDR[16] => sdr_a.DATAB
I_ADDR[16] => sdr_a.DATAB
I_ADDR[17] => sdr_a.DATAB
I_ADDR[17] => sdr_a.DATAB
I_ADDR[18] => sdr_a.DATAB
I_ADDR[18] => sdr_a.DATAB
I_ADDR[19] => sdr_a.DATAB
I_ADDR[19] => sdr_a.DATAB
I_ADDR[20] => sdr_a.DATAB
I_ADDR[20] => sdr_a.DATAB
I_ADDR[21] => sdr_a.DATAB
I_ADDR[21] => sdr_a.DATAB
I_ADDR[22] => sdr_a.DATAB
I_ADDR[22] => sdr_a.DATAB
I_ADDR[23] => sdr_a.DATAB
I_ADDR[23] => sdr_a.DATAB
I_ADDR[24] => sdr_a.DATAB
I_ADDR[24] => sdr_a.DATAB
I_DATA[0] => data.DATAB
I_DATA[1] => data.DATAB
I_DATA[2] => data.DATAB
I_DATA[3] => data.DATAB
I_DATA[4] => data.DATAB
I_DATA[5] => data.DATAB
I_DATA[6] => data.DATAB
I_DATA[7] => data.DATAB
O_DATA[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
O_DATA_OK <= data_reg_ok.DB_MAX_OUTPUT_PORT_TYPE
I_WR => idle1.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => address.OUTPUTSELECT
I_WR => sdr_cmd.OUTPUTSELECT
I_WR => sdr_ba.OUTPUTSELECT
I_WR => sdr_ba.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => sdr_a.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => state.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_WR => data.OUTPUTSELECT
I_RD => idle1.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => address.OUTPUTSELECT
I_RD => sdr_cmd.OUTPUTSELECT
I_RD => sdr_ba.OUTPUTSELECT
I_RD => sdr_ba.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => sdr_a.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => state.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RD => data.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => state.OUTPUTSELECT
I_RFSH => idle1.DATAA
I_RFSH => sdr_cmd.DATAA
O_IDLE <= idle1.DB_MAX_OUTPUT_PORT_TYPE
O_CLK <= I_CLK.DB_MAX_OUTPUT_PORT_TYPE
O_RAS <= sdr_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
O_CAS <= sdr_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
O_WE <= sdr_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
O_DQM <= sdr_dqm.DB_MAX_OUTPUT_PORT_TYPE
O_BA[0] <= sdr_ba[0].DB_MAX_OUTPUT_PORT_TYPE
O_BA[1] <= sdr_ba[1].DB_MAX_OUTPUT_PORT_TYPE
O_MA[0] <= sdr_a[0].DB_MAX_OUTPUT_PORT_TYPE
O_MA[1] <= sdr_a[1].DB_MAX_OUTPUT_PORT_TYPE
O_MA[2] <= sdr_a[2].DB_MAX_OUTPUT_PORT_TYPE
O_MA[3] <= sdr_a[3].DB_MAX_OUTPUT_PORT_TYPE
O_MA[4] <= sdr_a[4].DB_MAX_OUTPUT_PORT_TYPE
O_MA[5] <= sdr_a[5].DB_MAX_OUTPUT_PORT_TYPE
O_MA[6] <= sdr_a[6].DB_MAX_OUTPUT_PORT_TYPE
O_MA[7] <= sdr_a[7].DB_MAX_OUTPUT_PORT_TYPE
O_MA[8] <= sdr_a[8].DB_MAX_OUTPUT_PORT_TYPE
O_MA[9] <= sdr_a[9].DB_MAX_OUTPUT_PORT_TYPE
O_MA[10] <= sdr_a[10].DB_MAX_OUTPUT_PORT_TYPE
O_MA[11] <= sdr_a[11].DB_MAX_OUTPUT_PORT_TYPE
O_MA[12] <= sdr_a[12].DB_MAX_OUTPUT_PORT_TYPE
IO_DQ[0] <> IO_DQ[0]
IO_DQ[1] <> IO_DQ[1]
IO_DQ[2] <> IO_DQ[2]
IO_DQ[3] <> IO_DQ[3]
IO_DQ[4] <> IO_DQ[4]
IO_DQ[5] <> IO_DQ[5]
IO_DQ[6] <> IO_DQ[6]
IO_DQ[7] <> IO_DQ[7]


|basic|deserializer:U14
I_CLK => receiver:inst_rx.I_CLK
I_CLK => key6[0].CLK
I_CLK => key6[1].CLK
I_CLK => key6[2].CLK
I_CLK => key6[3].CLK
I_CLK => key6[4].CLK
I_CLK => key6[5].CLK
I_CLK => key6[6].CLK
I_CLK => key6[7].CLK
I_CLK => key5[0].CLK
I_CLK => key5[1].CLK
I_CLK => key5[2].CLK
I_CLK => key5[3].CLK
I_CLK => key5[4].CLK
I_CLK => key5[5].CLK
I_CLK => key5[6].CLK
I_CLK => key5[7].CLK
I_CLK => key4[0].CLK
I_CLK => key4[1].CLK
I_CLK => key4[2].CLK
I_CLK => key4[3].CLK
I_CLK => key4[4].CLK
I_CLK => key4[5].CLK
I_CLK => key4[6].CLK
I_CLK => key4[7].CLK
I_CLK => key3[0].CLK
I_CLK => key3[1].CLK
I_CLK => key3[2].CLK
I_CLK => key3[3].CLK
I_CLK => key3[4].CLK
I_CLK => key3[5].CLK
I_CLK => key3[6].CLK
I_CLK => key3[7].CLK
I_CLK => key2[0].CLK
I_CLK => key2[1].CLK
I_CLK => key2[2].CLK
I_CLK => key2[3].CLK
I_CLK => key2[4].CLK
I_CLK => key2[5].CLK
I_CLK => key2[6].CLK
I_CLK => key2[7].CLK
I_CLK => key1[0].CLK
I_CLK => key1[1].CLK
I_CLK => key1[2].CLK
I_CLK => key1[3].CLK
I_CLK => key1[4].CLK
I_CLK => key1[5].CLK
I_CLK => key1[6].CLK
I_CLK => key1[7].CLK
I_CLK => key0[0].CLK
I_CLK => key0[1].CLK
I_CLK => key0[2].CLK
I_CLK => key0[3].CLK
I_CLK => key0[4].CLK
I_CLK => key0[5].CLK
I_CLK => key0[6].CLK
I_CLK => key0[7].CLK
I_CLK => device_id[0].CLK
I_CLK => device_id[1].CLK
I_CLK => device_id[2].CLK
I_CLK => device_id[3].CLK
I_CLK => device_id[4].CLK
I_CLK => device_id[5].CLK
I_CLK => device_id[6].CLK
I_CLK => device_id[7].CLK
I_CLK => b1[0].CLK
I_CLK => b1[1].CLK
I_CLK => b1[2].CLK
I_CLK => b1[3].CLK
I_CLK => b1[4].CLK
I_CLK => b1[5].CLK
I_CLK => b1[6].CLK
I_CLK => b1[7].CLK
I_CLK => z1[0].CLK
I_CLK => z1[1].CLK
I_CLK => z1[2].CLK
I_CLK => z1[3].CLK
I_CLK => z1[4].CLK
I_CLK => z1[5].CLK
I_CLK => z1[6].CLK
I_CLK => z1[7].CLK
I_CLK => z1[8].CLK
I_CLK => y1[0].CLK
I_CLK => y1[1].CLK
I_CLK => y1[2].CLK
I_CLK => y1[3].CLK
I_CLK => y1[4].CLK
I_CLK => y1[5].CLK
I_CLK => y1[6].CLK
I_CLK => y1[7].CLK
I_CLK => y1[8].CLK
I_CLK => x1[0].CLK
I_CLK => x1[1].CLK
I_CLK => x1[2].CLK
I_CLK => x1[3].CLK
I_CLK => x1[4].CLK
I_CLK => x1[5].CLK
I_CLK => x1[6].CLK
I_CLK => x1[7].CLK
I_CLK => x1[8].CLK
I_CLK => b0[0].CLK
I_CLK => b0[1].CLK
I_CLK => b0[2].CLK
I_CLK => b0[3].CLK
I_CLK => b0[4].CLK
I_CLK => b0[5].CLK
I_CLK => b0[6].CLK
I_CLK => b0[7].CLK
I_CLK => z0[0].CLK
I_CLK => z0[1].CLK
I_CLK => z0[2].CLK
I_CLK => z0[3].CLK
I_CLK => z0[4].CLK
I_CLK => z0[5].CLK
I_CLK => z0[6].CLK
I_CLK => z0[7].CLK
I_CLK => z0[8].CLK
I_CLK => y0[0].CLK
I_CLK => y0[1].CLK
I_CLK => y0[2].CLK
I_CLK => y0[3].CLK
I_CLK => y0[4].CLK
I_CLK => y0[5].CLK
I_CLK => y0[6].CLK
I_CLK => y0[7].CLK
I_CLK => y0[8].CLK
I_CLK => x0[0].CLK
I_CLK => x0[1].CLK
I_CLK => x0[2].CLK
I_CLK => x0[3].CLK
I_CLK => x0[4].CLK
I_CLK => x0[5].CLK
I_CLK => x0[6].CLK
I_CLK => x0[7].CLK
I_CLK => x0[8].CLK
I_CLK => count[0].CLK
I_CLK => count[1].CLK
I_CLK => count[2].CLK
I_CLK => count[3].CLK
I_CLK => keys[0][0].CLK
I_CLK => keys[0][1].CLK
I_CLK => keys[0][2].CLK
I_CLK => keys[0][3].CLK
I_CLK => keys[0][4].CLK
I_CLK => keys[1][0].CLK
I_CLK => keys[1][1].CLK
I_CLK => keys[1][2].CLK
I_CLK => keys[1][3].CLK
I_CLK => keys[1][4].CLK
I_CLK => keys[2][0].CLK
I_CLK => keys[2][1].CLK
I_CLK => keys[2][2].CLK
I_CLK => keys[2][3].CLK
I_CLK => keys[2][4].CLK
I_CLK => keys[3][0].CLK
I_CLK => keys[3][1].CLK
I_CLK => keys[3][2].CLK
I_CLK => keys[3][3].CLK
I_CLK => keys[3][4].CLK
I_CLK => keys[4][0].CLK
I_CLK => keys[4][1].CLK
I_CLK => keys[4][2].CLK
I_CLK => keys[4][3].CLK
I_CLK => keys[4][4].CLK
I_CLK => keys[5][0].CLK
I_CLK => keys[5][1].CLK
I_CLK => keys[5][2].CLK
I_CLK => keys[5][3].CLK
I_CLK => keys[5][4].CLK
I_CLK => keys[6][0].CLK
I_CLK => keys[6][1].CLK
I_CLK => keys[6][2].CLK
I_CLK => keys[6][3].CLK
I_CLK => keys[6][4].CLK
I_CLK => keys[7][0].CLK
I_CLK => keys[7][1].CLK
I_CLK => keys[7][2].CLK
I_CLK => keys[7][3].CLK
I_CLK => keys[7][4].CLK
I_CLK => keys[8][0].CLK
I_CLK => keys[8][1].CLK
I_CLK => keys[8][2].CLK
I_CLK => keys[8][3].CLK
I_CLK => keys[8][4].CLK
I_CLK => keys[9][0].CLK
I_CLK => keys[9][1].CLK
I_CLK => keys[9][2].CLK
I_CLK => keys[9][3].CLK
I_CLK => keys[9][4].CLK
I_CLK => keys[10][0].CLK
I_CLK => keys[10][1].CLK
I_CLK => keys[10][2].CLK
I_CLK => keys[10][3].CLK
I_CLK => keys[10][4].CLK
I_CLK => keys[11][0].CLK
I_CLK => keys[11][1].CLK
I_CLK => keys[11][2].CLK
I_CLK => keys[11][3].CLK
I_CLK => keys[11][4].CLK
I_RESET => receiver:inst_rx.I_RESET
I_RESET => b1[0].ACLR
I_RESET => b1[1].ACLR
I_RESET => b1[2].ACLR
I_RESET => b1[3].ACLR
I_RESET => b1[4].ACLR
I_RESET => b1[5].ACLR
I_RESET => b1[6].ACLR
I_RESET => b1[7].ACLR
I_RESET => z1[0].PRESET
I_RESET => z1[1].PRESET
I_RESET => z1[2].PRESET
I_RESET => z1[3].PRESET
I_RESET => z1[4].PRESET
I_RESET => z1[5].PRESET
I_RESET => z1[6].PRESET
I_RESET => z1[7].PRESET
I_RESET => z1[8].PRESET
I_RESET => y1[0].ACLR
I_RESET => y1[1].ACLR
I_RESET => y1[2].ACLR
I_RESET => y1[3].ACLR
I_RESET => y1[4].ACLR
I_RESET => y1[5].ACLR
I_RESET => y1[6].ACLR
I_RESET => y1[7].ACLR
I_RESET => y1[8].ACLR
I_RESET => x1[0].PRESET
I_RESET => x1[1].PRESET
I_RESET => x1[2].PRESET
I_RESET => x1[3].PRESET
I_RESET => x1[4].PRESET
I_RESET => x1[5].PRESET
I_RESET => x1[6].PRESET
I_RESET => x1[7].PRESET
I_RESET => x1[8].PRESET
I_RESET => b0[0].ACLR
I_RESET => b0[1].ACLR
I_RESET => b0[2].ACLR
I_RESET => b0[3].ACLR
I_RESET => b0[4].ACLR
I_RESET => b0[5].ACLR
I_RESET => b0[6].ACLR
I_RESET => b0[7].ACLR
I_RESET => z0[0].PRESET
I_RESET => z0[1].PRESET
I_RESET => z0[2].PRESET
I_RESET => z0[3].PRESET
I_RESET => z0[4].PRESET
I_RESET => z0[5].PRESET
I_RESET => z0[6].PRESET
I_RESET => z0[7].PRESET
I_RESET => z0[8].PRESET
I_RESET => y0[0].ACLR
I_RESET => y0[1].ACLR
I_RESET => y0[2].ACLR
I_RESET => y0[3].ACLR
I_RESET => y0[4].ACLR
I_RESET => y0[5].ACLR
I_RESET => y0[6].ACLR
I_RESET => y0[7].ACLR
I_RESET => y0[8].ACLR
I_RESET => x0[0].PRESET
I_RESET => x0[1].PRESET
I_RESET => x0[2].PRESET
I_RESET => x0[3].PRESET
I_RESET => x0[4].PRESET
I_RESET => x0[5].PRESET
I_RESET => x0[6].PRESET
I_RESET => x0[7].PRESET
I_RESET => x0[8].PRESET
I_RESET => count[3].IN0
I_RESET => keys[0][0].PRESET
I_RESET => keys[0][1].PRESET
I_RESET => keys[0][2].PRESET
I_RESET => keys[0][3].PRESET
I_RESET => keys[0][4].PRESET
I_RESET => keys[1][0].PRESET
I_RESET => keys[1][1].PRESET
I_RESET => keys[1][2].PRESET
I_RESET => keys[1][3].PRESET
I_RESET => keys[1][4].PRESET
I_RESET => keys[2][0].PRESET
I_RESET => keys[2][1].PRESET
I_RESET => keys[2][2].PRESET
I_RESET => keys[2][3].PRESET
I_RESET => keys[2][4].PRESET
I_RESET => keys[3][0].PRESET
I_RESET => keys[3][1].PRESET
I_RESET => keys[3][2].PRESET
I_RESET => keys[3][3].PRESET
I_RESET => keys[3][4].PRESET
I_RESET => keys[4][0].PRESET
I_RESET => keys[4][1].PRESET
I_RESET => keys[4][2].PRESET
I_RESET => keys[4][3].PRESET
I_RESET => keys[4][4].PRESET
I_RESET => keys[5][0].PRESET
I_RESET => keys[5][1].PRESET
I_RESET => keys[5][2].PRESET
I_RESET => keys[5][3].PRESET
I_RESET => keys[5][4].PRESET
I_RESET => keys[6][0].PRESET
I_RESET => keys[6][1].PRESET
I_RESET => keys[6][2].PRESET
I_RESET => keys[6][3].PRESET
I_RESET => keys[6][4].PRESET
I_RESET => keys[7][0].PRESET
I_RESET => keys[7][1].PRESET
I_RESET => keys[7][2].PRESET
I_RESET => keys[7][3].PRESET
I_RESET => keys[7][4].PRESET
I_RESET => keys[8][0].ACLR
I_RESET => keys[8][1].ACLR
I_RESET => keys[8][2].ACLR
I_RESET => keys[8][3].ACLR
I_RESET => keys[8][4].ACLR
I_RESET => keys[9][0].ACLR
I_RESET => keys[9][1].ACLR
I_RESET => keys[9][2].ACLR
I_RESET => keys[9][3].ACLR
I_RESET => keys[9][4].ACLR
I_RESET => keys[10][0].ACLR
I_RESET => keys[10][1].ACLR
I_RESET => keys[10][2].ACLR
I_RESET => keys[10][3].ACLR
I_RESET => keys[10][4].ACLR
I_RESET => keys[11][0].ACLR
I_RESET => keys[11][1].ACLR
I_RESET => keys[11][2].ACLR
I_RESET => keys[11][3].ACLR
I_RESET => keys[11][4].ACLR
I_RESET => device_id[7].ENA
I_RESET => device_id[6].ENA
I_RESET => device_id[5].ENA
I_RESET => device_id[4].ENA
I_RESET => device_id[3].ENA
I_RESET => device_id[2].ENA
I_RESET => device_id[1].ENA
I_RESET => device_id[0].ENA
I_RESET => key0[7].ENA
I_RESET => key0[6].ENA
I_RESET => key0[5].ENA
I_RESET => key0[4].ENA
I_RESET => key0[3].ENA
I_RESET => key0[2].ENA
I_RESET => key0[1].ENA
I_RESET => key0[0].ENA
I_RESET => key1[7].ENA
I_RESET => key1[6].ENA
I_RESET => key1[5].ENA
I_RESET => key1[4].ENA
I_RESET => key1[3].ENA
I_RESET => key1[2].ENA
I_RESET => key1[1].ENA
I_RESET => key1[0].ENA
I_RESET => key2[7].ENA
I_RESET => key2[6].ENA
I_RESET => key2[5].ENA
I_RESET => key2[4].ENA
I_RESET => key2[3].ENA
I_RESET => key2[2].ENA
I_RESET => key2[1].ENA
I_RESET => key2[0].ENA
I_RESET => key3[7].ENA
I_RESET => key3[6].ENA
I_RESET => key3[5].ENA
I_RESET => key3[4].ENA
I_RESET => key3[3].ENA
I_RESET => key3[2].ENA
I_RESET => key3[1].ENA
I_RESET => key3[0].ENA
I_RESET => key4[7].ENA
I_RESET => key4[6].ENA
I_RESET => key4[5].ENA
I_RESET => key4[4].ENA
I_RESET => key4[3].ENA
I_RESET => key4[2].ENA
I_RESET => key4[1].ENA
I_RESET => key4[0].ENA
I_RESET => key5[7].ENA
I_RESET => key5[6].ENA
I_RESET => key5[5].ENA
I_RESET => key5[4].ENA
I_RESET => key5[3].ENA
I_RESET => key5[2].ENA
I_RESET => key5[1].ENA
I_RESET => key5[0].ENA
I_RESET => key6[7].ENA
I_RESET => key6[6].ENA
I_RESET => key6[5].ENA
I_RESET => key6[4].ENA
I_RESET => key6[3].ENA
I_RESET => key6[2].ENA
I_RESET => key6[1].ENA
I_RESET => key6[0].ENA
I_RX => receiver:inst_rx.I_RX
I_NEWFRAME => key6[0].OUTPUTSELECT
I_NEWFRAME => key6[1].OUTPUTSELECT
I_NEWFRAME => key6[2].OUTPUTSELECT
I_NEWFRAME => key6[3].OUTPUTSELECT
I_NEWFRAME => key6[4].OUTPUTSELECT
I_NEWFRAME => key6[5].OUTPUTSELECT
I_NEWFRAME => key6[6].OUTPUTSELECT
I_NEWFRAME => key6[7].OUTPUTSELECT
I_NEWFRAME => key5[0].OUTPUTSELECT
I_NEWFRAME => key5[1].OUTPUTSELECT
I_NEWFRAME => key5[2].OUTPUTSELECT
I_NEWFRAME => key5[3].OUTPUTSELECT
I_NEWFRAME => key5[4].OUTPUTSELECT
I_NEWFRAME => key5[5].OUTPUTSELECT
I_NEWFRAME => key5[6].OUTPUTSELECT
I_NEWFRAME => key5[7].OUTPUTSELECT
I_NEWFRAME => key4[0].OUTPUTSELECT
I_NEWFRAME => key4[1].OUTPUTSELECT
I_NEWFRAME => key4[2].OUTPUTSELECT
I_NEWFRAME => key4[3].OUTPUTSELECT
I_NEWFRAME => key4[4].OUTPUTSELECT
I_NEWFRAME => key4[5].OUTPUTSELECT
I_NEWFRAME => key4[6].OUTPUTSELECT
I_NEWFRAME => key4[7].OUTPUTSELECT
I_NEWFRAME => key3[0].OUTPUTSELECT
I_NEWFRAME => key3[1].OUTPUTSELECT
I_NEWFRAME => key3[2].OUTPUTSELECT
I_NEWFRAME => key3[3].OUTPUTSELECT
I_NEWFRAME => key3[4].OUTPUTSELECT
I_NEWFRAME => key3[5].OUTPUTSELECT
I_NEWFRAME => key3[6].OUTPUTSELECT
I_NEWFRAME => key3[7].OUTPUTSELECT
I_NEWFRAME => key2[0].OUTPUTSELECT
I_NEWFRAME => key2[1].OUTPUTSELECT
I_NEWFRAME => key2[2].OUTPUTSELECT
I_NEWFRAME => key2[3].OUTPUTSELECT
I_NEWFRAME => key2[4].OUTPUTSELECT
I_NEWFRAME => key2[5].OUTPUTSELECT
I_NEWFRAME => key2[6].OUTPUTSELECT
I_NEWFRAME => key2[7].OUTPUTSELECT
I_NEWFRAME => key1[0].OUTPUTSELECT
I_NEWFRAME => key1[1].OUTPUTSELECT
I_NEWFRAME => key1[2].OUTPUTSELECT
I_NEWFRAME => key1[3].OUTPUTSELECT
I_NEWFRAME => key1[4].OUTPUTSELECT
I_NEWFRAME => key1[5].OUTPUTSELECT
I_NEWFRAME => key1[6].OUTPUTSELECT
I_NEWFRAME => key1[7].OUTPUTSELECT
I_NEWFRAME => key0[0].OUTPUTSELECT
I_NEWFRAME => key0[1].OUTPUTSELECT
I_NEWFRAME => key0[2].OUTPUTSELECT
I_NEWFRAME => key0[3].OUTPUTSELECT
I_NEWFRAME => key0[4].OUTPUTSELECT
I_NEWFRAME => key0[5].OUTPUTSELECT
I_NEWFRAME => key0[6].OUTPUTSELECT
I_NEWFRAME => key0[7].OUTPUTSELECT
I_NEWFRAME => device_id[0].OUTPUTSELECT
I_NEWFRAME => device_id[1].OUTPUTSELECT
I_NEWFRAME => device_id[2].OUTPUTSELECT
I_NEWFRAME => device_id[3].OUTPUTSELECT
I_NEWFRAME => device_id[4].OUTPUTSELECT
I_NEWFRAME => device_id[5].OUTPUTSELECT
I_NEWFRAME => device_id[6].OUTPUTSELECT
I_NEWFRAME => device_id[7].OUTPUTSELECT
I_NEWFRAME => count[3].IN1
I_NEWFRAME => keys[11][4].ENA
I_NEWFRAME => keys[11][3].ENA
I_NEWFRAME => keys[11][2].ENA
I_NEWFRAME => keys[11][1].ENA
I_NEWFRAME => keys[11][0].ENA
I_NEWFRAME => keys[10][4].ENA
I_NEWFRAME => keys[10][3].ENA
I_NEWFRAME => keys[10][2].ENA
I_NEWFRAME => keys[10][1].ENA
I_NEWFRAME => keys[10][0].ENA
I_NEWFRAME => keys[9][4].ENA
I_NEWFRAME => keys[9][3].ENA
I_NEWFRAME => keys[9][2].ENA
I_NEWFRAME => keys[9][1].ENA
I_NEWFRAME => keys[9][0].ENA
I_NEWFRAME => keys[8][4].ENA
I_NEWFRAME => keys[8][3].ENA
I_NEWFRAME => keys[8][2].ENA
I_NEWFRAME => keys[8][1].ENA
I_NEWFRAME => keys[8][0].ENA
I_NEWFRAME => keys[7][4].ENA
I_NEWFRAME => keys[7][3].ENA
I_NEWFRAME => keys[7][2].ENA
I_NEWFRAME => keys[7][1].ENA
I_NEWFRAME => keys[7][0].ENA
I_NEWFRAME => keys[6][4].ENA
I_NEWFRAME => keys[6][3].ENA
I_NEWFRAME => keys[6][2].ENA
I_NEWFRAME => keys[6][1].ENA
I_NEWFRAME => keys[6][0].ENA
I_NEWFRAME => keys[5][4].ENA
I_NEWFRAME => keys[5][3].ENA
I_NEWFRAME => keys[5][2].ENA
I_NEWFRAME => keys[5][1].ENA
I_NEWFRAME => keys[5][0].ENA
I_NEWFRAME => keys[4][4].ENA
I_NEWFRAME => keys[4][3].ENA
I_NEWFRAME => keys[4][2].ENA
I_NEWFRAME => keys[4][1].ENA
I_NEWFRAME => keys[4][0].ENA
I_NEWFRAME => keys[3][4].ENA
I_NEWFRAME => keys[3][3].ENA
I_NEWFRAME => keys[3][2].ENA
I_NEWFRAME => keys[3][1].ENA
I_NEWFRAME => keys[3][0].ENA
I_NEWFRAME => keys[2][4].ENA
I_NEWFRAME => keys[2][3].ENA
I_NEWFRAME => keys[2][2].ENA
I_NEWFRAME => keys[2][1].ENA
I_NEWFRAME => keys[2][0].ENA
I_NEWFRAME => keys[1][4].ENA
I_NEWFRAME => keys[1][3].ENA
I_NEWFRAME => keys[1][2].ENA
I_NEWFRAME => keys[1][1].ENA
I_NEWFRAME => keys[1][0].ENA
I_NEWFRAME => keys[0][4].ENA
I_NEWFRAME => keys[0][3].ENA
I_NEWFRAME => keys[0][2].ENA
I_NEWFRAME => keys[0][1].ENA
I_NEWFRAME => keys[0][0].ENA
I_NEWFRAME => x0[8].ENA
I_NEWFRAME => x0[7].ENA
I_NEWFRAME => x0[6].ENA
I_NEWFRAME => x0[5].ENA
I_NEWFRAME => x0[4].ENA
I_NEWFRAME => x0[3].ENA
I_NEWFRAME => x0[2].ENA
I_NEWFRAME => x0[1].ENA
I_NEWFRAME => x0[0].ENA
I_NEWFRAME => y0[8].ENA
I_NEWFRAME => y0[7].ENA
I_NEWFRAME => y0[6].ENA
I_NEWFRAME => y0[5].ENA
I_NEWFRAME => y0[4].ENA
I_NEWFRAME => y0[3].ENA
I_NEWFRAME => y0[2].ENA
I_NEWFRAME => y0[1].ENA
I_NEWFRAME => y0[0].ENA
I_NEWFRAME => z0[8].ENA
I_NEWFRAME => z0[7].ENA
I_NEWFRAME => z0[6].ENA
I_NEWFRAME => z0[5].ENA
I_NEWFRAME => z0[4].ENA
I_NEWFRAME => z0[3].ENA
I_NEWFRAME => z0[2].ENA
I_NEWFRAME => z0[1].ENA
I_NEWFRAME => z0[0].ENA
I_NEWFRAME => b0[7].ENA
I_NEWFRAME => b0[6].ENA
I_NEWFRAME => b0[5].ENA
I_NEWFRAME => b0[4].ENA
I_NEWFRAME => b0[3].ENA
I_NEWFRAME => b0[2].ENA
I_NEWFRAME => b0[1].ENA
I_NEWFRAME => b0[0].ENA
I_NEWFRAME => x1[8].ENA
I_NEWFRAME => x1[7].ENA
I_NEWFRAME => x1[6].ENA
I_NEWFRAME => x1[5].ENA
I_NEWFRAME => x1[4].ENA
I_NEWFRAME => x1[3].ENA
I_NEWFRAME => x1[2].ENA
I_NEWFRAME => x1[1].ENA
I_NEWFRAME => x1[0].ENA
I_NEWFRAME => y1[8].ENA
I_NEWFRAME => y1[7].ENA
I_NEWFRAME => y1[6].ENA
I_NEWFRAME => y1[5].ENA
I_NEWFRAME => y1[4].ENA
I_NEWFRAME => y1[3].ENA
I_NEWFRAME => y1[2].ENA
I_NEWFRAME => y1[1].ENA
I_NEWFRAME => y1[0].ENA
I_NEWFRAME => z1[8].ENA
I_NEWFRAME => z1[7].ENA
I_NEWFRAME => z1[6].ENA
I_NEWFRAME => z1[5].ENA
I_NEWFRAME => z1[4].ENA
I_NEWFRAME => z1[3].ENA
I_NEWFRAME => z1[2].ENA
I_NEWFRAME => z1[1].ENA
I_NEWFRAME => z1[0].ENA
I_NEWFRAME => b1[7].ENA
I_NEWFRAME => b1[6].ENA
I_NEWFRAME => b1[5].ENA
I_NEWFRAME => b1[4].ENA
I_NEWFRAME => b1[3].ENA
I_NEWFRAME => b1[2].ENA
I_NEWFRAME => b1[1].ENA
I_NEWFRAME => b1[0].ENA
I_ADDR[0] => row0[4].OUTPUTSELECT
I_ADDR[0] => row0[3].OUTPUTSELECT
I_ADDR[0] => row0[2].OUTPUTSELECT
I_ADDR[0] => row0[1].OUTPUTSELECT
I_ADDR[0] => row0[0].OUTPUTSELECT
I_ADDR[1] => row1[4].OUTPUTSELECT
I_ADDR[1] => row1[3].OUTPUTSELECT
I_ADDR[1] => row1[2].OUTPUTSELECT
I_ADDR[1] => row1[1].OUTPUTSELECT
I_ADDR[1] => row1[0].OUTPUTSELECT
I_ADDR[2] => row2[4].OUTPUTSELECT
I_ADDR[2] => row2[3].OUTPUTSELECT
I_ADDR[2] => row2[2].OUTPUTSELECT
I_ADDR[2] => row2[1].OUTPUTSELECT
I_ADDR[2] => row2[0].OUTPUTSELECT
I_ADDR[3] => row3[4].OUTPUTSELECT
I_ADDR[3] => row3[3].OUTPUTSELECT
I_ADDR[3] => row3[2].OUTPUTSELECT
I_ADDR[3] => row3[1].OUTPUTSELECT
I_ADDR[3] => row3[0].OUTPUTSELECT
I_ADDR[4] => row4[4].OUTPUTSELECT
I_ADDR[4] => row4[3].OUTPUTSELECT
I_ADDR[4] => row4[2].OUTPUTSELECT
I_ADDR[4] => row4[1].OUTPUTSELECT
I_ADDR[4] => row4[0].OUTPUTSELECT
I_ADDR[5] => row5[4].OUTPUTSELECT
I_ADDR[5] => row5[3].OUTPUTSELECT
I_ADDR[5] => row5[2].OUTPUTSELECT
I_ADDR[5] => row5[1].OUTPUTSELECT
I_ADDR[5] => row5[0].OUTPUTSELECT
I_ADDR[6] => row6[4].OUTPUTSELECT
I_ADDR[6] => row6[3].OUTPUTSELECT
I_ADDR[6] => row6[2].OUTPUTSELECT
I_ADDR[6] => row6[1].OUTPUTSELECT
I_ADDR[6] => row6[0].OUTPUTSELECT
I_ADDR[7] => row7[4].OUTPUTSELECT
I_ADDR[7] => row7[3].OUTPUTSELECT
I_ADDR[7] => row7[2].OUTPUTSELECT
I_ADDR[7] => row7[1].OUTPUTSELECT
I_ADDR[7] => row7[0].OUTPUTSELECT
O_MOUSE0_X[0] <= x0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[1] <= x0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[2] <= x0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[3] <= x0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[4] <= x0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[5] <= x0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[6] <= x0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_X[7] <= x0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[0] <= y0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[1] <= y0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[2] <= y0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[3] <= y0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[4] <= y0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[5] <= y0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[6] <= y0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Y[7] <= y0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[0] <= z0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[1] <= z0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[2] <= z0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[3] <= z0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[4] <= z0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[5] <= z0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[6] <= z0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_Z[7] <= z0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[0] <= b0[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[1] <= b0[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[2] <= b0[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[3] <= b0[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[4] <= b0[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[5] <= b0[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[6] <= b0[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE0_BUTTONS[7] <= b0[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[0] <= x1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[1] <= x1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[2] <= x1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[3] <= x1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[4] <= x1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[5] <= x1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[6] <= x1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_X[7] <= x1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[0] <= y1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[1] <= y1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[2] <= y1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[3] <= y1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[4] <= y1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[5] <= y1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[6] <= y1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Y[7] <= y1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[0] <= z1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[1] <= z1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[2] <= z1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[3] <= z1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[4] <= z1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[5] <= z1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[6] <= z1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_Z[7] <= z1[7].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[0] <= b1[0].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[1] <= b1[1].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[2] <= b1[2].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[3] <= b1[3].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[4] <= b1[4].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[5] <= b1[5].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[6] <= b1[6].DB_MAX_OUTPUT_PORT_TYPE
O_MOUSE1_BUTTONS[7] <= b1[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[0] <= key0[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[1] <= key0[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[2] <= key0[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[3] <= key0[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[4] <= key0[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[5] <= key0[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[6] <= key0[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY0[7] <= key0[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[0] <= key1[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[1] <= key1[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[2] <= key1[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[3] <= key1[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[4] <= key1[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[5] <= key1[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[6] <= key1[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY1[7] <= key1[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[0] <= key2[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[1] <= key2[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[2] <= key2[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[3] <= key2[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[4] <= key2[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[5] <= key2[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[6] <= key2[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY2[7] <= key2[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[0] <= key3[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[1] <= key3[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[2] <= key3[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[3] <= key3[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[4] <= key3[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[5] <= key3[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[6] <= key3[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY3[7] <= key3[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[0] <= key4[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[1] <= key4[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[2] <= key4[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[3] <= key4[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[4] <= key4[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[5] <= key4[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[6] <= key4[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY4[7] <= key4[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[0] <= key5[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[1] <= key5[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[2] <= key5[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[3] <= key5[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[4] <= key5[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[5] <= key5[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[6] <= key5[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY5[7] <= key5[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[0] <= key6[0].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[1] <= key6[1].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[2] <= key6[2].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[3] <= key6[3].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[4] <= key6[4].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[5] <= key6[5].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[6] <= key6[6].DB_MAX_OUTPUT_PORT_TYPE
O_KEY6[7] <= key6[7].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[0] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[1] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[2] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[3] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_SCAN[4] <= O_KEYBOARD_SCAN.DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[1] <= keys[9][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[2] <= keys[9][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[3] <= keys[9][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[4] <= keys[9][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[5] <= keys[9][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[6] <= keys[10][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[7] <= keys[10][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[8] <= keys[10][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[9] <= keys[10][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[10] <= keys[10][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[11] <= keys[11][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_FKEYS[12] <= keys[11][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[0] <= keys[8][0].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[1] <= keys[8][1].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[2] <= keys[8][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[3] <= keys[8][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_JOYKEYS[4] <= keys[8][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[0] <= keys[11][4].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[1] <= keys[11][3].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[2] <= keys[11][2].DB_MAX_OUTPUT_PORT_TYPE
O_KEYBOARD_CTLKEYS[3] <= keys[10][3].DB_MAX_OUTPUT_PORT_TYPE


|basic|deserializer:U14|receiver:inst_rx
I_CLK => rx_shift_reg[0].CLK
I_CLK => rx_shift_reg[1].CLK
I_CLK => rx_shift_reg[2].CLK
I_CLK => rx_shift_reg[3].CLK
I_CLK => rx_shift_reg[4].CLK
I_CLK => rx_shift_reg[5].CLK
I_CLK => rx_shift_reg[6].CLK
I_CLK => rx_shift_reg[7].CLK
I_CLK => rx_avail.CLK
I_CLK => rx_count[0].CLK
I_CLK => rx_count[1].CLK
I_CLK => rx_count[2].CLK
I_CLK => rx_count[3].CLK
I_CLK => rx_count[4].CLK
I_CLK => rx_count[5].CLK
I_CLK => rx_count[6].CLK
I_CLK => rx_count[7].CLK
I_CLK => rx_count[8].CLK
I_CLK => rx_bit_count[0].CLK
I_CLK => rx_bit_count[1].CLK
I_CLK => rx_bit_count[2].CLK
I_CLK => rx_bit_count[3].CLK
I_CLK => rx_buffer[0].CLK
I_CLK => rx_buffer[1].CLK
I_CLK => rx_buffer[2].CLK
I_CLK => rx_buffer[3].CLK
I_CLK => rx_buffer[4].CLK
I_CLK => rx_buffer[5].CLK
I_CLK => rx_buffer[6].CLK
I_CLK => rx_buffer[7].CLK
I_CLK => rx_bit.CLK
I_RESET => rx_bit.PRESET
I_RESET => rx_avail.ACLR
I_RESET => rx_count[0].ACLR
I_RESET => rx_count[1].ACLR
I_RESET => rx_count[2].ACLR
I_RESET => rx_count[3].ACLR
I_RESET => rx_count[4].ACLR
I_RESET => rx_count[5].ACLR
I_RESET => rx_count[6].ACLR
I_RESET => rx_count[7].ACLR
I_RESET => rx_count[8].ACLR
I_RESET => rx_bit_count[0].ACLR
I_RESET => rx_bit_count[1].ACLR
I_RESET => rx_bit_count[2].ACLR
I_RESET => rx_bit_count[3].ACLR
I_RESET => rx_buffer[0].ACLR
I_RESET => rx_buffer[1].ACLR
I_RESET => rx_buffer[2].ACLR
I_RESET => rx_buffer[3].ACLR
I_RESET => rx_buffer[4].ACLR
I_RESET => rx_buffer[5].ACLR
I_RESET => rx_buffer[6].ACLR
I_RESET => rx_buffer[7].ACLR
I_RESET => rx_shift_reg[7].ENA
I_RESET => rx_shift_reg[6].ENA
I_RESET => rx_shift_reg[5].ENA
I_RESET => rx_shift_reg[4].ENA
I_RESET => rx_shift_reg[3].ENA
I_RESET => rx_shift_reg[2].ENA
I_RESET => rx_shift_reg[1].ENA
I_RESET => rx_shift_reg[0].ENA
I_RX => rx_bit.DATAIN
O_DATA[0] <= rx_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= rx_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= rx_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= rx_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= rx_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= rx_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= rx_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= rx_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
O_READY <= rx_avail.DB_MAX_OUTPUT_PORT_TYPE


|basic|osd:U17
I_RESET => nz80cpu:u0.I_RESET
I_RESET => reg_0[0].PRESET
I_RESET => reg_0[1].PRESET
I_RESET => reg_0[2].PRESET
I_RESET => reg_0[3].PRESET
I_RESET => reg_0[4].PRESET
I_RESET => reg_0[5].PRESET
I_RESET => reg_0[6].PRESET
I_RESET => reg_0[7].PRESET
I_CLK_VGA => ram:u1.clock_b
I_CLK_VGA => font_buff[0].CLK
I_CLK_VGA => font_buff[1].CLK
I_CLK_VGA => font_buff[2].CLK
I_CLK_VGA => font_buff[3].CLK
I_CLK_VGA => font_addr[0].CLK
I_CLK_VGA => font_addr[1].CLK
I_CLK_VGA => font_addr[2].CLK
I_CLK_VGA => font_addr[3].CLK
I_CLK_VGA => font_addr[4].CLK
I_CLK_VGA => font_addr[5].CLK
I_CLK_VGA => font_addr[6].CLK
I_CLK_VGA => font_addr[7].CLK
I_CLK_VGA => font_addr[8].CLK
I_CLK_VGA => font_addr[9].CLK
I_CLK_VGA => font_addr[10].CLK
I_CLK_VGA => osd_addr[0].CLK
I_CLK_VGA => osd_addr[1].CLK
I_CLK_VGA => osd_addr[2].CLK
I_CLK_VGA => osd_addr[3].CLK
I_CLK_VGA => osd_addr[4].CLK
I_CLK_VGA => osd_addr[5].CLK
I_CLK_VGA => osd_addr[6].CLK
I_CLK_VGA => osd_addr[7].CLK
I_CLK_VGA => osd_addr[8].CLK
I_CLK_VGA => osd_addr[9].CLK
I_CLK_VGA => font:u2.clock
I_CLK_CPU => ram:u1.clock_a
I_CLK_CPU => int.CLK
I_CLK_CPU => reg_0[0].CLK
I_CLK_CPU => reg_0[1].CLK
I_CLK_CPU => reg_0[2].CLK
I_CLK_CPU => reg_0[3].CLK
I_CLK_CPU => reg_0[4].CLK
I_CLK_CPU => reg_0[5].CLK
I_CLK_CPU => reg_0[6].CLK
I_CLK_CPU => reg_0[7].CLK
I_CLK_CPU => nz80cpu:u0.I_CLK
I_P0[0] => cpu_di.DATAB
I_P0[1] => cpu_di.DATAB
I_P0[2] => cpu_di.DATAB
I_P0[3] => cpu_di.DATAB
I_P0[4] => cpu_di.DATAB
I_P0[5] => cpu_di.DATAB
I_P0[6] => cpu_di.DATAB
I_P0[7] => cpu_di.DATAB
I_P1[0] => cpu_di.DATAB
I_P1[1] => cpu_di.DATAB
I_P1[2] => cpu_di.DATAB
I_P1[3] => cpu_di.DATAB
I_P1[4] => cpu_di.DATAB
I_P1[5] => cpu_di.DATAB
I_P1[6] => cpu_di.DATAB
I_P1[7] => cpu_di.DATAB
I_P2[0] => cpu_di.DATAB
I_P2[1] => cpu_di.DATAB
I_P2[2] => cpu_di.DATAB
I_P2[3] => cpu_di.DATAB
I_P2[4] => cpu_di.DATAB
I_P2[5] => cpu_di.DATAB
I_P2[6] => cpu_di.DATAB
I_P2[7] => cpu_di.DATAB
I_P3[0] => cpu_di.DATAB
I_P3[1] => cpu_di.DATAB
I_P3[2] => cpu_di.DATAB
I_P3[3] => cpu_di.DATAB
I_P3[4] => cpu_di.DATAB
I_P3[5] => cpu_di.DATAB
I_P3[6] => cpu_di.DATAB
I_P3[7] => cpu_di.DATAB
I_P4[0] => cpu_di.DATAB
I_P4[1] => cpu_di.DATAB
I_P4[2] => cpu_di.DATAB
I_P4[3] => cpu_di.DATAB
I_P4[4] => cpu_di.DATAB
I_P4[5] => cpu_di.DATAB
I_P4[6] => cpu_di.DATAB
I_P4[7] => cpu_di.DATAB
I_P5[0] => cpu_di.DATAB
I_P5[1] => cpu_di.DATAB
I_P5[2] => cpu_di.DATAB
I_P5[3] => cpu_di.DATAB
I_P5[4] => cpu_di.DATAB
I_P5[5] => cpu_di.DATAB
I_P5[6] => cpu_di.DATAB
I_P5[7] => cpu_di.DATAB
I_P6[0] => cpu_di.DATAB
I_P6[1] => cpu_di.DATAB
I_P6[2] => cpu_di.DATAB
I_P6[3] => cpu_di.DATAB
I_P6[4] => cpu_di.DATAB
I_P6[5] => cpu_di.DATAB
I_P6[6] => cpu_di.DATAB
I_P6[7] => cpu_di.DATAB
I_P7[0] => cpu_di.DATAB
I_P7[1] => cpu_di.DATAB
I_P7[2] => cpu_di.DATAB
I_P7[3] => cpu_di.DATAB
I_P7[4] => cpu_di.DATAB
I_P7[5] => cpu_di.DATAB
I_P7[6] => cpu_di.DATAB
I_P7[7] => cpu_di.DATAB
I_P8[0] => cpu_di.DATAB
I_P8[1] => cpu_di.DATAB
I_P8[2] => cpu_di.DATAB
I_P8[3] => cpu_di.DATAB
I_P8[4] => cpu_di.DATAB
I_P8[5] => cpu_di.DATAB
I_P8[6] => cpu_di.DATAB
I_P8[7] => cpu_di.DATAB
I_P9[0] => cpu_di.DATAB
I_P9[1] => cpu_di.DATAB
I_P9[2] => cpu_di.DATAB
I_P9[3] => cpu_di.DATAB
I_P9[4] => cpu_di.DATAB
I_P9[5] => cpu_di.DATAB
I_P9[6] => cpu_di.DATAB
I_P9[7] => cpu_di.DATAB
I_P10[0] => cpu_di.DATAB
I_P10[1] => cpu_di.DATAB
I_P10[2] => cpu_di.DATAB
I_P10[3] => cpu_di.DATAB
I_P10[4] => cpu_di.DATAB
I_P10[5] => cpu_di.DATAB
I_P10[6] => cpu_di.DATAB
I_P10[7] => cpu_di.DATAB
I_P11[0] => cpu_di.DATAB
I_P11[1] => cpu_di.DATAB
I_P11[2] => cpu_di.DATAB
I_P11[3] => cpu_di.DATAB
I_P11[4] => cpu_di.DATAB
I_P11[5] => cpu_di.DATAB
I_P11[6] => cpu_di.DATAB
I_P11[7] => cpu_di.DATAB
I_P12[0] => cpu_di.DATAB
I_P12[1] => cpu_di.DATAB
I_P12[2] => cpu_di.DATAB
I_P12[3] => cpu_di.DATAB
I_P12[4] => cpu_di.DATAB
I_P12[5] => cpu_di.DATAB
I_P12[6] => cpu_di.DATAB
I_P12[7] => cpu_di.DATAB
I_P13[0] => cpu_di.DATAB
I_P13[1] => cpu_di.DATAB
I_P13[2] => cpu_di.DATAB
I_P13[3] => cpu_di.DATAB
I_P13[4] => cpu_di.DATAB
I_P13[5] => cpu_di.DATAB
I_P13[6] => cpu_di.DATAB
I_P13[7] => cpu_di.DATAB
I_P14[0] => cpu_di.DATAB
I_P14[1] => cpu_di.DATAB
I_P14[2] => cpu_di.DATAB
I_P14[3] => cpu_di.DATAB
I_P14[4] => cpu_di.DATAB
I_P14[5] => cpu_di.DATAB
I_P14[6] => cpu_di.DATAB
I_P14[7] => cpu_di.DATAB
I_P15[0] => cpu_di.DATAB
I_P15[1] => cpu_di.DATAB
I_P15[2] => cpu_di.DATAB
I_P15[3] => cpu_di.DATAB
I_P15[4] => cpu_di.DATAB
I_P15[5] => cpu_di.DATAB
I_P15[6] => cpu_di.DATAB
I_P15[7] => cpu_di.DATAB
I_KEY => osd_de.IN1
I_RED[0] => O_RED.DATAA
I_RED[1] => O_RED.DATAA
I_RED[2] => O_RED.DATAA
I_RED[3] => O_RED.DATAA
I_RED[4] => O_RED.DATAA
I_RED[5] => O_RED.DATAA
I_RED[6] => O_RED.DATAA
I_RED[7] => O_RED.DATAA
I_GREEN[0] => O_GREEN.DATAA
I_GREEN[1] => O_GREEN.DATAA
I_GREEN[2] => O_GREEN.DATAA
I_GREEN[3] => O_GREEN.DATAA
I_GREEN[4] => O_GREEN.DATAA
I_GREEN[5] => O_GREEN.DATAA
I_GREEN[6] => O_GREEN.DATAA
I_GREEN[7] => O_GREEN.DATAA
I_BLUE[0] => O_BLUE.DATAA
I_BLUE[1] => O_BLUE.DATAA
I_BLUE[2] => O_BLUE.DATAA
I_BLUE[3] => O_BLUE.DATAA
I_BLUE[4] => O_BLUE.DATAA
I_BLUE[5] => O_BLUE.DATAA
I_BLUE[6] => O_BLUE.DATAA
I_BLUE[7] => O_BLUE.DATAA
I_HCNT[0] => LessThan0.IN20
I_HCNT[0] => LessThan1.IN20
I_HCNT[1] => LessThan0.IN19
I_HCNT[1] => LessThan1.IN19
I_HCNT[2] => LessThan0.IN18
I_HCNT[2] => LessThan1.IN18
I_HCNT[3] => LessThan0.IN17
I_HCNT[3] => LessThan1.IN17
I_HCNT[4] => LessThan0.IN16
I_HCNT[4] => LessThan1.IN16
I_HCNT[5] => LessThan0.IN15
I_HCNT[5] => LessThan1.IN15
I_HCNT[6] => LessThan0.IN14
I_HCNT[6] => LessThan1.IN14
I_HCNT[7] => LessThan0.IN13
I_HCNT[7] => LessThan1.IN13
I_HCNT[8] => LessThan0.IN12
I_HCNT[8] => LessThan1.IN12
I_HCNT[9] => LessThan0.IN11
I_HCNT[9] => LessThan1.IN11
I_VCNT[0] => Equal19.IN19
I_VCNT[0] => LessThan2.IN20
I_VCNT[0] => LessThan3.IN20
I_VCNT[0] => font_addr[0].DATAIN
I_VCNT[1] => Equal19.IN18
I_VCNT[1] => LessThan2.IN19
I_VCNT[1] => LessThan3.IN19
I_VCNT[1] => font_addr[1].DATAIN
I_VCNT[2] => Equal19.IN17
I_VCNT[2] => LessThan2.IN18
I_VCNT[2] => LessThan3.IN18
I_VCNT[2] => font_addr[2].DATAIN
I_VCNT[3] => Equal19.IN16
I_VCNT[3] => LessThan2.IN17
I_VCNT[3] => LessThan3.IN17
I_VCNT[3] => osd_addr[7].DATAIN
I_VCNT[4] => Equal19.IN15
I_VCNT[4] => LessThan2.IN16
I_VCNT[4] => LessThan3.IN16
I_VCNT[4] => osd_addr[8].DATAIN
I_VCNT[5] => Equal19.IN14
I_VCNT[5] => LessThan2.IN15
I_VCNT[5] => LessThan3.IN15
I_VCNT[5] => osd_addr[9].DATAIN
I_VCNT[6] => Equal19.IN13
I_VCNT[6] => LessThan2.IN14
I_VCNT[6] => LessThan3.IN14
I_VCNT[7] => Equal19.IN12
I_VCNT[7] => LessThan2.IN13
I_VCNT[7] => LessThan3.IN13
I_VCNT[8] => Equal19.IN11
I_VCNT[8] => LessThan2.IN12
I_VCNT[8] => LessThan3.IN12
I_VCNT[9] => Equal19.IN10
I_VCNT[9] => LessThan2.IN11
I_VCNT[9] => LessThan3.IN11
I_H[0] => Equal20.IN3
I_H[0] => Equal21.IN3
I_H[0] => Equal22.IN3
I_H[0] => Mux0.IN1
I_H[1] => Equal20.IN2
I_H[1] => Equal21.IN2
I_H[1] => Equal22.IN2
I_H[1] => Mux0.IN0
I_H[2] => osd_addr[0].DATAIN
I_H[3] => osd_addr[1].DATAIN
I_H[4] => osd_addr[2].DATAIN
I_H[5] => osd_addr[3].DATAIN
I_H[6] => osd_addr[4].DATAIN
I_H[7] => osd_addr[5].DATAIN
I_H[8] => osd_addr[6].DATAIN
I_H[9] => ~NO_FANOUT~
O_RED[0] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[1] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[2] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[3] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[4] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[5] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[6] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_RED[7] <= O_RED.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[0] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[1] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[2] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[3] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[4] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[5] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[6] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[7] <= O_GREEN.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[0] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[1] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[2] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[3] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[4] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[5] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[6] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[7] <= O_BLUE.DB_MAX_OUTPUT_PORT_TYPE


|basic|osd:U17|nz80cpu:u0
I_WAIT => reg_xx[2].ENA
I_WAIT => reg_xx[1].ENA
I_WAIT => reg_xx[0].ENA
I_WAIT => tzf.ENA
I_WAIT => flg[0].ENA
I_WAIT => reg_xx[3].ENA
I_WAIT => reg_xx[4].ENA
I_WAIT => reg_xx[5].ENA
I_WAIT => reg_xx[6].ENA
I_WAIT => reg_xx[7].ENA
I_WAIT => reg_xx[8].ENA
I_WAIT => reg_xx[9].ENA
I_WAIT => reg_xx[10].ENA
I_WAIT => reg_xx[11].ENA
I_WAIT => reg_xx[12].ENA
I_WAIT => reg_xx[13].ENA
I_WAIT => reg_xx[14].ENA
I_WAIT => reg_xx[15].ENA
I_WAIT => reg_zero[0].ENA
I_WAIT => reg_zero[1].ENA
I_WAIT => reg_zero[2].ENA
I_WAIT => reg_zero[3].ENA
I_WAIT => reg_zero[4].ENA
I_WAIT => reg_zero[5].ENA
I_WAIT => reg_zero[6].ENA
I_WAIT => reg_zero[7].ENA
I_WAIT => reg_zero[8].ENA
I_WAIT => reg_zero[9].ENA
I_WAIT => reg_zero[10].ENA
I_WAIT => reg_zero[11].ENA
I_WAIT => reg_zero[12].ENA
I_WAIT => reg_zero[13].ENA
I_WAIT => reg_zero[14].ENA
I_WAIT => reg_zero[15].ENA
I_WAIT => reg_tmpSP[0].ENA
I_WAIT => reg_tmpSP[1].ENA
I_WAIT => reg_tmpSP[2].ENA
I_WAIT => reg_tmpSP[3].ENA
I_WAIT => reg_tmpSP[4].ENA
I_WAIT => reg_tmpSP[5].ENA
I_WAIT => reg_tmpSP[6].ENA
I_WAIT => reg_tmpSP[7].ENA
I_WAIT => reg_tmpSP[8].ENA
I_WAIT => reg_tmpSP[9].ENA
I_WAIT => reg_tmpSP[10].ENA
I_WAIT => reg_tmpSP[11].ENA
I_WAIT => reg_tmpSP[12].ENA
I_WAIT => reg_tmpSP[13].ENA
I_WAIT => reg_tmpSP[14].ENA
I_WAIT => reg_tmpSP[15].ENA
I_WAIT => reg_i[0].ENA
I_WAIT => reg_i[1].ENA
I_WAIT => reg_i[2].ENA
I_WAIT => reg_i[3].ENA
I_WAIT => reg_i[4].ENA
I_WAIT => reg_i[5].ENA
I_WAIT => reg_i[6].ENA
I_WAIT => reg_i[7].ENA
I_WAIT => reg_i[8].ENA
I_WAIT => reg_i[9].ENA
I_WAIT => reg_i[10].ENA
I_WAIT => reg_i[11].ENA
I_WAIT => reg_i[12].ENA
I_WAIT => reg_i[13].ENA
I_WAIT => reg_i[14].ENA
I_WAIT => reg_i[15].ENA
I_WAIT => reg_af1[0].ENA
I_WAIT => reg_af1[1].ENA
I_WAIT => reg_af1[2].ENA
I_WAIT => reg_af1[3].ENA
I_WAIT => reg_af1[4].ENA
I_WAIT => reg_af1[5].ENA
I_WAIT => reg_af1[6].ENA
I_WAIT => reg_af1[7].ENA
I_WAIT => reg_af1[8].ENA
I_WAIT => reg_af1[9].ENA
I_WAIT => reg_af1[10].ENA
I_WAIT => reg_af1[11].ENA
I_WAIT => reg_af1[12].ENA
I_WAIT => reg_af1[13].ENA
I_WAIT => reg_af1[14].ENA
I_WAIT => reg_af1[15].ENA
I_WAIT => reg_af[0].ENA
I_WAIT => reg_af[1].ENA
I_WAIT => reg_af[2].ENA
I_WAIT => reg_af[3].ENA
I_WAIT => reg_af[4].ENA
I_WAIT => reg_af[5].ENA
I_WAIT => reg_af[6].ENA
I_WAIT => reg_af[7].ENA
I_WAIT => reg_af[8].ENA
I_WAIT => reg_af[9].ENA
I_WAIT => reg_af[10].ENA
I_WAIT => reg_af[11].ENA
I_WAIT => reg_af[12].ENA
I_WAIT => reg_af[13].ENA
I_WAIT => reg_af[14].ENA
I_WAIT => reg_af[15].ENA
I_WAIT => reg_iy[0].ENA
I_WAIT => reg_iy[1].ENA
I_WAIT => reg_iy[2].ENA
I_WAIT => reg_iy[3].ENA
I_WAIT => reg_iy[4].ENA
I_WAIT => reg_iy[5].ENA
I_WAIT => reg_iy[6].ENA
I_WAIT => reg_iy[7].ENA
I_WAIT => reg_iy[8].ENA
I_WAIT => reg_iy[9].ENA
I_WAIT => reg_iy[10].ENA
I_WAIT => reg_iy[11].ENA
I_WAIT => reg_iy[12].ENA
I_WAIT => reg_iy[13].ENA
I_WAIT => reg_iy[14].ENA
I_WAIT => reg_iy[15].ENA
I_WAIT => reg_ix[0].ENA
I_WAIT => reg_ix[1].ENA
I_WAIT => reg_ix[2].ENA
I_WAIT => reg_ix[3].ENA
I_WAIT => reg_ix[4].ENA
I_WAIT => reg_ix[5].ENA
I_WAIT => reg_ix[6].ENA
I_WAIT => reg_ix[7].ENA
I_WAIT => reg_ix[8].ENA
I_WAIT => reg_ix[9].ENA
I_WAIT => reg_ix[10].ENA
I_WAIT => reg_ix[11].ENA
I_WAIT => reg_ix[12].ENA
I_WAIT => reg_ix[13].ENA
I_WAIT => reg_ix[14].ENA
I_WAIT => reg_ix[15].ENA
I_WAIT => reg_de1[0].ENA
I_WAIT => reg_de1[1].ENA
I_WAIT => reg_de1[2].ENA
I_WAIT => reg_de1[3].ENA
I_WAIT => reg_de1[4].ENA
I_WAIT => reg_de1[5].ENA
I_WAIT => reg_de1[6].ENA
I_WAIT => reg_de1[7].ENA
I_WAIT => reg_de1[8].ENA
I_WAIT => reg_de1[9].ENA
I_WAIT => reg_de1[10].ENA
I_WAIT => reg_de1[11].ENA
I_WAIT => reg_de1[12].ENA
I_WAIT => reg_de1[13].ENA
I_WAIT => reg_de1[14].ENA
I_WAIT => reg_de1[15].ENA
I_WAIT => reg_de[0].ENA
I_WAIT => reg_de[1].ENA
I_WAIT => reg_de[2].ENA
I_WAIT => reg_de[3].ENA
I_WAIT => reg_de[4].ENA
I_WAIT => reg_de[5].ENA
I_WAIT => reg_de[6].ENA
I_WAIT => reg_de[7].ENA
I_WAIT => reg_de[8].ENA
I_WAIT => reg_de[9].ENA
I_WAIT => reg_de[10].ENA
I_WAIT => reg_de[11].ENA
I_WAIT => reg_de[12].ENA
I_WAIT => reg_de[13].ENA
I_WAIT => reg_de[14].ENA
I_WAIT => reg_de[15].ENA
I_WAIT => reg_hl1[0].ENA
I_WAIT => reg_hl1[1].ENA
I_WAIT => reg_hl1[2].ENA
I_WAIT => reg_hl1[3].ENA
I_WAIT => reg_hl1[4].ENA
I_WAIT => reg_hl1[5].ENA
I_WAIT => reg_hl1[6].ENA
I_WAIT => reg_hl1[7].ENA
I_WAIT => reg_hl1[8].ENA
I_WAIT => reg_hl1[9].ENA
I_WAIT => reg_hl1[10].ENA
I_WAIT => reg_hl1[11].ENA
I_WAIT => reg_hl1[12].ENA
I_WAIT => reg_hl1[13].ENA
I_WAIT => reg_hl1[14].ENA
I_WAIT => reg_hl1[15].ENA
I_WAIT => reg_hl[0].ENA
I_WAIT => reg_hl[1].ENA
I_WAIT => reg_hl[2].ENA
I_WAIT => reg_hl[3].ENA
I_WAIT => reg_hl[4].ENA
I_WAIT => reg_hl[5].ENA
I_WAIT => reg_hl[6].ENA
I_WAIT => reg_hl[7].ENA
I_WAIT => reg_hl[8].ENA
I_WAIT => reg_hl[9].ENA
I_WAIT => reg_hl[10].ENA
I_WAIT => reg_hl[11].ENA
I_WAIT => reg_hl[12].ENA
I_WAIT => reg_hl[13].ENA
I_WAIT => reg_hl[14].ENA
I_WAIT => reg_hl[15].ENA
I_WAIT => reg_bc1[0].ENA
I_WAIT => reg_bc1[1].ENA
I_WAIT => reg_bc1[2].ENA
I_WAIT => reg_bc1[3].ENA
I_WAIT => reg_bc1[4].ENA
I_WAIT => reg_bc1[5].ENA
I_WAIT => reg_bc1[6].ENA
I_WAIT => reg_bc1[7].ENA
I_WAIT => reg_bc1[8].ENA
I_WAIT => reg_bc1[9].ENA
I_WAIT => reg_bc1[10].ENA
I_WAIT => reg_bc1[11].ENA
I_WAIT => reg_bc1[12].ENA
I_WAIT => reg_bc1[13].ENA
I_WAIT => reg_bc1[14].ENA
I_WAIT => reg_bc1[15].ENA
I_WAIT => reg_bc[0].ENA
I_WAIT => reg_bc[1].ENA
I_WAIT => reg_bc[2].ENA
I_WAIT => reg_bc[3].ENA
I_WAIT => reg_bc[4].ENA
I_WAIT => reg_bc[5].ENA
I_WAIT => reg_bc[6].ENA
I_WAIT => reg_bc[7].ENA
I_WAIT => reg_bc[8].ENA
I_WAIT => reg_bc[9].ENA
I_WAIT => reg_bc[10].ENA
I_WAIT => reg_bc[11].ENA
I_WAIT => reg_bc[12].ENA
I_WAIT => reg_bc[13].ENA
I_WAIT => reg_bc[14].ENA
I_WAIT => reg_bc[15].ENA
I_WAIT => flg[1].ENA
I_WAIT => flg[2].ENA
I_WAIT => flg[3].ENA
I_WAIT => flg[4].ENA
I_WAIT => flg[5].ENA
I_WAIT => flg[6].ENA
I_WAIT => flg[7].ENA
I_WAIT => flg[8].ENA
I_WAIT => flg[9].ENA
I_WAIT => flg[10].ENA
I_WAIT => flg[11].ENA
I_WAIT => flg[12].ENA
I_WAIT => flg[13].ENA
I_WAIT => flg[14].ENA
I_WAIT => flg[15].ENA
I_WAIT => r[0].ENA
I_WAIT => r[1].ENA
I_WAIT => r[2].ENA
I_WAIT => r[3].ENA
I_WAIT => r[4].ENA
I_WAIT => r[5].ENA
I_WAIT => r[6].ENA
I_WAIT => r[7].ENA
I_WAIT => pc[0].ENA
I_WAIT => pc[1].ENA
I_WAIT => pc[2].ENA
I_WAIT => pc[3].ENA
I_WAIT => pc[4].ENA
I_WAIT => pc[5].ENA
I_WAIT => pc[6].ENA
I_WAIT => pc[7].ENA
I_WAIT => pc[8].ENA
I_WAIT => pc[9].ENA
I_WAIT => pc[10].ENA
I_WAIT => pc[11].ENA
I_WAIT => pc[12].ENA
I_WAIT => pc[13].ENA
I_WAIT => pc[14].ENA
I_WAIT => pc[15].ENA
I_WAIT => sp[0].ENA
I_WAIT => sp[1].ENA
I_WAIT => sp[2].ENA
I_WAIT => sp[3].ENA
I_WAIT => sp[4].ENA
I_WAIT => sp[5].ENA
I_WAIT => sp[6].ENA
I_WAIT => sp[7].ENA
I_WAIT => sp[8].ENA
I_WAIT => sp[9].ENA
I_WAIT => sp[10].ENA
I_WAIT => sp[11].ENA
I_WAIT => sp[12].ENA
I_WAIT => sp[13].ENA
I_WAIT => sp[14].ENA
I_WAIT => sp[15].ENA
I_WAIT => alu161[0].ENA
I_WAIT => alu161[1].ENA
I_WAIT => alu161[2].ENA
I_WAIT => alu161[3].ENA
I_WAIT => alu161[4].ENA
I_WAIT => alu161[5].ENA
I_WAIT => alu161[6].ENA
I_WAIT => alu161[7].ENA
I_WAIT => cpu_status[0].ENA
I_WAIT => cpu_status[1].ENA
I_WAIT => cpu_status[2].ENA
I_WAIT => cpu_status[3].ENA
I_WAIT => cpu_status[4].ENA
I_WAIT => cpu_status[5].ENA
I_WAIT => cpu_status[6].ENA
I_WAIT => cpu_status[7].ENA
I_WAIT => cpu_status[8].ENA
I_WAIT => cpu_status[9].ENA
I_WAIT => stage[0].ENA
I_WAIT => stage[1].ENA
I_WAIT => stage[2].ENA
I_WAIT => fetch[0].ENA
I_WAIT => fetch[1].ENA
I_WAIT => fetch[2].ENA
I_WAIT => fetch[3].ENA
I_WAIT => fetch[4].ENA
I_WAIT => fetch[5].ENA
I_WAIT => fetch[6].ENA
I_WAIT => fetch[7].ENA
I_WAIT => fetch[8].ENA
I_WAIT => fetch[9].ENA
I_WAIT => nmi_flag.ENA
I_WAIT => sint.ENA
I_WAIT => snmi.ENA
I_WAIT => sreset.ENA
I_RESET => sreset.DATAIN
I_CLK => reg_xx[0].CLK
I_CLK => reg_xx[1].CLK
I_CLK => reg_xx[2].CLK
I_CLK => reg_xx[3].CLK
I_CLK => reg_xx[4].CLK
I_CLK => reg_xx[5].CLK
I_CLK => reg_xx[6].CLK
I_CLK => reg_xx[7].CLK
I_CLK => reg_xx[8].CLK
I_CLK => reg_xx[9].CLK
I_CLK => reg_xx[10].CLK
I_CLK => reg_xx[11].CLK
I_CLK => reg_xx[12].CLK
I_CLK => reg_xx[13].CLK
I_CLK => reg_xx[14].CLK
I_CLK => reg_xx[15].CLK
I_CLK => reg_zero[0].CLK
I_CLK => reg_zero[1].CLK
I_CLK => reg_zero[2].CLK
I_CLK => reg_zero[3].CLK
I_CLK => reg_zero[4].CLK
I_CLK => reg_zero[5].CLK
I_CLK => reg_zero[6].CLK
I_CLK => reg_zero[7].CLK
I_CLK => reg_zero[8].CLK
I_CLK => reg_zero[9].CLK
I_CLK => reg_zero[10].CLK
I_CLK => reg_zero[11].CLK
I_CLK => reg_zero[12].CLK
I_CLK => reg_zero[13].CLK
I_CLK => reg_zero[14].CLK
I_CLK => reg_zero[15].CLK
I_CLK => reg_tmpSP[0].CLK
I_CLK => reg_tmpSP[1].CLK
I_CLK => reg_tmpSP[2].CLK
I_CLK => reg_tmpSP[3].CLK
I_CLK => reg_tmpSP[4].CLK
I_CLK => reg_tmpSP[5].CLK
I_CLK => reg_tmpSP[6].CLK
I_CLK => reg_tmpSP[7].CLK
I_CLK => reg_tmpSP[8].CLK
I_CLK => reg_tmpSP[9].CLK
I_CLK => reg_tmpSP[10].CLK
I_CLK => reg_tmpSP[11].CLK
I_CLK => reg_tmpSP[12].CLK
I_CLK => reg_tmpSP[13].CLK
I_CLK => reg_tmpSP[14].CLK
I_CLK => reg_tmpSP[15].CLK
I_CLK => reg_i[0].CLK
I_CLK => reg_i[1].CLK
I_CLK => reg_i[2].CLK
I_CLK => reg_i[3].CLK
I_CLK => reg_i[4].CLK
I_CLK => reg_i[5].CLK
I_CLK => reg_i[6].CLK
I_CLK => reg_i[7].CLK
I_CLK => reg_i[8].CLK
I_CLK => reg_i[9].CLK
I_CLK => reg_i[10].CLK
I_CLK => reg_i[11].CLK
I_CLK => reg_i[12].CLK
I_CLK => reg_i[13].CLK
I_CLK => reg_i[14].CLK
I_CLK => reg_i[15].CLK
I_CLK => reg_af1[0].CLK
I_CLK => reg_af1[1].CLK
I_CLK => reg_af1[2].CLK
I_CLK => reg_af1[3].CLK
I_CLK => reg_af1[4].CLK
I_CLK => reg_af1[5].CLK
I_CLK => reg_af1[6].CLK
I_CLK => reg_af1[7].CLK
I_CLK => reg_af1[8].CLK
I_CLK => reg_af1[9].CLK
I_CLK => reg_af1[10].CLK
I_CLK => reg_af1[11].CLK
I_CLK => reg_af1[12].CLK
I_CLK => reg_af1[13].CLK
I_CLK => reg_af1[14].CLK
I_CLK => reg_af1[15].CLK
I_CLK => reg_af[0].CLK
I_CLK => reg_af[1].CLK
I_CLK => reg_af[2].CLK
I_CLK => reg_af[3].CLK
I_CLK => reg_af[4].CLK
I_CLK => reg_af[5].CLK
I_CLK => reg_af[6].CLK
I_CLK => reg_af[7].CLK
I_CLK => reg_af[8].CLK
I_CLK => reg_af[9].CLK
I_CLK => reg_af[10].CLK
I_CLK => reg_af[11].CLK
I_CLK => reg_af[12].CLK
I_CLK => reg_af[13].CLK
I_CLK => reg_af[14].CLK
I_CLK => reg_af[15].CLK
I_CLK => reg_iy[0].CLK
I_CLK => reg_iy[1].CLK
I_CLK => reg_iy[2].CLK
I_CLK => reg_iy[3].CLK
I_CLK => reg_iy[4].CLK
I_CLK => reg_iy[5].CLK
I_CLK => reg_iy[6].CLK
I_CLK => reg_iy[7].CLK
I_CLK => reg_iy[8].CLK
I_CLK => reg_iy[9].CLK
I_CLK => reg_iy[10].CLK
I_CLK => reg_iy[11].CLK
I_CLK => reg_iy[12].CLK
I_CLK => reg_iy[13].CLK
I_CLK => reg_iy[14].CLK
I_CLK => reg_iy[15].CLK
I_CLK => reg_ix[0].CLK
I_CLK => reg_ix[1].CLK
I_CLK => reg_ix[2].CLK
I_CLK => reg_ix[3].CLK
I_CLK => reg_ix[4].CLK
I_CLK => reg_ix[5].CLK
I_CLK => reg_ix[6].CLK
I_CLK => reg_ix[7].CLK
I_CLK => reg_ix[8].CLK
I_CLK => reg_ix[9].CLK
I_CLK => reg_ix[10].CLK
I_CLK => reg_ix[11].CLK
I_CLK => reg_ix[12].CLK
I_CLK => reg_ix[13].CLK
I_CLK => reg_ix[14].CLK
I_CLK => reg_ix[15].CLK
I_CLK => reg_de1[0].CLK
I_CLK => reg_de1[1].CLK
I_CLK => reg_de1[2].CLK
I_CLK => reg_de1[3].CLK
I_CLK => reg_de1[4].CLK
I_CLK => reg_de1[5].CLK
I_CLK => reg_de1[6].CLK
I_CLK => reg_de1[7].CLK
I_CLK => reg_de1[8].CLK
I_CLK => reg_de1[9].CLK
I_CLK => reg_de1[10].CLK
I_CLK => reg_de1[11].CLK
I_CLK => reg_de1[12].CLK
I_CLK => reg_de1[13].CLK
I_CLK => reg_de1[14].CLK
I_CLK => reg_de1[15].CLK
I_CLK => reg_de[0].CLK
I_CLK => reg_de[1].CLK
I_CLK => reg_de[2].CLK
I_CLK => reg_de[3].CLK
I_CLK => reg_de[4].CLK
I_CLK => reg_de[5].CLK
I_CLK => reg_de[6].CLK
I_CLK => reg_de[7].CLK
I_CLK => reg_de[8].CLK
I_CLK => reg_de[9].CLK
I_CLK => reg_de[10].CLK
I_CLK => reg_de[11].CLK
I_CLK => reg_de[12].CLK
I_CLK => reg_de[13].CLK
I_CLK => reg_de[14].CLK
I_CLK => reg_de[15].CLK
I_CLK => reg_hl1[0].CLK
I_CLK => reg_hl1[1].CLK
I_CLK => reg_hl1[2].CLK
I_CLK => reg_hl1[3].CLK
I_CLK => reg_hl1[4].CLK
I_CLK => reg_hl1[5].CLK
I_CLK => reg_hl1[6].CLK
I_CLK => reg_hl1[7].CLK
I_CLK => reg_hl1[8].CLK
I_CLK => reg_hl1[9].CLK
I_CLK => reg_hl1[10].CLK
I_CLK => reg_hl1[11].CLK
I_CLK => reg_hl1[12].CLK
I_CLK => reg_hl1[13].CLK
I_CLK => reg_hl1[14].CLK
I_CLK => reg_hl1[15].CLK
I_CLK => reg_hl[0].CLK
I_CLK => reg_hl[1].CLK
I_CLK => reg_hl[2].CLK
I_CLK => reg_hl[3].CLK
I_CLK => reg_hl[4].CLK
I_CLK => reg_hl[5].CLK
I_CLK => reg_hl[6].CLK
I_CLK => reg_hl[7].CLK
I_CLK => reg_hl[8].CLK
I_CLK => reg_hl[9].CLK
I_CLK => reg_hl[10].CLK
I_CLK => reg_hl[11].CLK
I_CLK => reg_hl[12].CLK
I_CLK => reg_hl[13].CLK
I_CLK => reg_hl[14].CLK
I_CLK => reg_hl[15].CLK
I_CLK => reg_bc1[0].CLK
I_CLK => reg_bc1[1].CLK
I_CLK => reg_bc1[2].CLK
I_CLK => reg_bc1[3].CLK
I_CLK => reg_bc1[4].CLK
I_CLK => reg_bc1[5].CLK
I_CLK => reg_bc1[6].CLK
I_CLK => reg_bc1[7].CLK
I_CLK => reg_bc1[8].CLK
I_CLK => reg_bc1[9].CLK
I_CLK => reg_bc1[10].CLK
I_CLK => reg_bc1[11].CLK
I_CLK => reg_bc1[12].CLK
I_CLK => reg_bc1[13].CLK
I_CLK => reg_bc1[14].CLK
I_CLK => reg_bc1[15].CLK
I_CLK => reg_bc[0].CLK
I_CLK => reg_bc[1].CLK
I_CLK => reg_bc[2].CLK
I_CLK => reg_bc[3].CLK
I_CLK => reg_bc[4].CLK
I_CLK => reg_bc[5].CLK
I_CLK => reg_bc[6].CLK
I_CLK => reg_bc[7].CLK
I_CLK => reg_bc[8].CLK
I_CLK => reg_bc[9].CLK
I_CLK => reg_bc[10].CLK
I_CLK => reg_bc[11].CLK
I_CLK => reg_bc[12].CLK
I_CLK => reg_bc[13].CLK
I_CLK => reg_bc[14].CLK
I_CLK => reg_bc[15].CLK
I_CLK => flg[0].CLK
I_CLK => flg[1].CLK
I_CLK => flg[2].CLK
I_CLK => flg[3].CLK
I_CLK => flg[4].CLK
I_CLK => flg[5].CLK
I_CLK => flg[6].CLK
I_CLK => flg[7].CLK
I_CLK => flg[8].CLK
I_CLK => flg[9].CLK
I_CLK => flg[10].CLK
I_CLK => flg[11].CLK
I_CLK => flg[12].CLK
I_CLK => flg[13].CLK
I_CLK => flg[14].CLK
I_CLK => flg[15].CLK
I_CLK => r[0].CLK
I_CLK => r[1].CLK
I_CLK => r[2].CLK
I_CLK => r[3].CLK
I_CLK => r[4].CLK
I_CLK => r[5].CLK
I_CLK => r[6].CLK
I_CLK => r[7].CLK
I_CLK => pc[0].CLK
I_CLK => pc[1].CLK
I_CLK => pc[2].CLK
I_CLK => pc[3].CLK
I_CLK => pc[4].CLK
I_CLK => pc[5].CLK
I_CLK => pc[6].CLK
I_CLK => pc[7].CLK
I_CLK => pc[8].CLK
I_CLK => pc[9].CLK
I_CLK => pc[10].CLK
I_CLK => pc[11].CLK
I_CLK => pc[12].CLK
I_CLK => pc[13].CLK
I_CLK => pc[14].CLK
I_CLK => pc[15].CLK
I_CLK => sp[0].CLK
I_CLK => sp[1].CLK
I_CLK => sp[2].CLK
I_CLK => sp[3].CLK
I_CLK => sp[4].CLK
I_CLK => sp[5].CLK
I_CLK => sp[6].CLK
I_CLK => sp[7].CLK
I_CLK => sp[8].CLK
I_CLK => sp[9].CLK
I_CLK => sp[10].CLK
I_CLK => sp[11].CLK
I_CLK => sp[12].CLK
I_CLK => sp[13].CLK
I_CLK => sp[14].CLK
I_CLK => sp[15].CLK
I_CLK => alu161[0].CLK
I_CLK => alu161[1].CLK
I_CLK => alu161[2].CLK
I_CLK => alu161[3].CLK
I_CLK => alu161[4].CLK
I_CLK => alu161[5].CLK
I_CLK => alu161[6].CLK
I_CLK => alu161[7].CLK
I_CLK => tzf.CLK
I_CLK => cpu_status[0].CLK
I_CLK => cpu_status[1].CLK
I_CLK => cpu_status[2].CLK
I_CLK => cpu_status[3].CLK
I_CLK => cpu_status[4].CLK
I_CLK => cpu_status[5].CLK
I_CLK => cpu_status[6].CLK
I_CLK => cpu_status[7].CLK
I_CLK => cpu_status[8].CLK
I_CLK => cpu_status[9].CLK
I_CLK => stage[0].CLK
I_CLK => stage[1].CLK
I_CLK => stage[2].CLK
I_CLK => fetch[0].CLK
I_CLK => fetch[1].CLK
I_CLK => fetch[2].CLK
I_CLK => fetch[3].CLK
I_CLK => fetch[4].CLK
I_CLK => fetch[5].CLK
I_CLK => fetch[6].CLK
I_CLK => fetch[7].CLK
I_CLK => fetch[8].CLK
I_CLK => fetch[9].CLK
I_CLK => nmi_flag.CLK
I_CLK => sint.CLK
I_CLK => snmi.CLK
I_CLK => sreset.CLK
I_NMI => snmi.DATAIN
I_INT => sint.DATAIN
I_DATA[0] => Mux9.IN1
I_DATA[0] => Mux9.IN2
I_DATA[0] => Mux9.IN3
I_DATA[0] => Mux9.IN4
I_DATA[0] => Mux9.IN5
I_DATA[0] => Mux9.IN6
I_DATA[0] => alu161.DATAB
I_DATA[0] => din[8].DATAB
I_DATA[0] => din[0].DATAB
I_DATA[1] => Mux8.IN1
I_DATA[1] => Mux8.IN2
I_DATA[1] => Mux8.IN3
I_DATA[1] => Mux8.IN4
I_DATA[1] => Mux8.IN5
I_DATA[1] => Mux8.IN6
I_DATA[1] => alu161.DATAB
I_DATA[1] => din[9].DATAB
I_DATA[1] => din[1].DATAB
I_DATA[2] => Mux7.IN1
I_DATA[2] => Mux7.IN2
I_DATA[2] => Mux7.IN3
I_DATA[2] => Mux7.IN4
I_DATA[2] => Mux7.IN5
I_DATA[2] => Mux7.IN6
I_DATA[2] => alu161.DATAB
I_DATA[2] => din[10].DATAB
I_DATA[2] => din[2].DATAB
I_DATA[3] => Mux6.IN1
I_DATA[3] => Mux6.IN2
I_DATA[3] => Mux6.IN3
I_DATA[3] => Mux6.IN4
I_DATA[3] => Mux6.IN5
I_DATA[3] => Mux6.IN6
I_DATA[3] => alu161.DATAB
I_DATA[3] => din[11].DATAB
I_DATA[3] => din[3].DATAB
I_DATA[4] => Mux5.IN1
I_DATA[4] => Mux5.IN2
I_DATA[4] => Mux5.IN3
I_DATA[4] => Mux5.IN4
I_DATA[4] => Mux5.IN5
I_DATA[4] => Mux5.IN6
I_DATA[4] => alu161.DATAB
I_DATA[4] => din[12].DATAB
I_DATA[4] => din[4].DATAB
I_DATA[5] => Mux4.IN1
I_DATA[5] => Mux4.IN2
I_DATA[5] => Mux4.IN3
I_DATA[5] => Mux4.IN4
I_DATA[5] => Mux4.IN5
I_DATA[5] => Mux4.IN6
I_DATA[5] => alu161.DATAB
I_DATA[5] => din[13].DATAB
I_DATA[5] => din[5].DATAB
I_DATA[6] => Mux3.IN1
I_DATA[6] => Mux3.IN2
I_DATA[6] => Mux3.IN3
I_DATA[6] => Mux3.IN4
I_DATA[6] => Mux3.IN5
I_DATA[6] => Mux3.IN6
I_DATA[6] => alu161.DATAB
I_DATA[6] => din[14].DATAB
I_DATA[6] => din[6].DATAB
I_DATA[7] => Mux2.IN1
I_DATA[7] => Mux2.IN2
I_DATA[7] => Mux2.IN3
I_DATA[7] => Mux2.IN4
I_DATA[7] => Mux2.IN5
I_DATA[7] => Mux2.IN6
I_DATA[7] => alu161.DATAB
I_DATA[7] => din[15].DATAB
I_DATA[7] => din[7].DATAB
O_DATA[0] <= Mux468.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= Mux467.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= Mux466.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= Mux465.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= Mux464.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= Mux463.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= Mux462.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= Mux461.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_ADDR[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
O_M1 <= Mux366.DB_MAX_OUTPUT_PORT_TYPE
O_MREQ <= Mux375.DB_MAX_OUTPUT_PORT_TYPE
O_IORQ <= Mux380.DB_MAX_OUTPUT_PORT_TYPE
O_WR <= Mux378.DB_MAX_OUTPUT_PORT_TYPE
O_HALT <= Mux379.DB_MAX_OUTPUT_PORT_TYPE


|basic|osd:U17|ram:u1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|basic|osd:U17|ram:u1|altsyncram:altsyncram_component
wren_a => altsyncram_d6h2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d6h2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d6h2:auto_generated.data_a[0]
data_a[1] => altsyncram_d6h2:auto_generated.data_a[1]
data_a[2] => altsyncram_d6h2:auto_generated.data_a[2]
data_a[3] => altsyncram_d6h2:auto_generated.data_a[3]
data_a[4] => altsyncram_d6h2:auto_generated.data_a[4]
data_a[5] => altsyncram_d6h2:auto_generated.data_a[5]
data_a[6] => altsyncram_d6h2:auto_generated.data_a[6]
data_a[7] => altsyncram_d6h2:auto_generated.data_a[7]
data_b[0] => altsyncram_d6h2:auto_generated.data_b[0]
data_b[1] => altsyncram_d6h2:auto_generated.data_b[1]
data_b[2] => altsyncram_d6h2:auto_generated.data_b[2]
data_b[3] => altsyncram_d6h2:auto_generated.data_b[3]
data_b[4] => altsyncram_d6h2:auto_generated.data_b[4]
data_b[5] => altsyncram_d6h2:auto_generated.data_b[5]
data_b[6] => altsyncram_d6h2:auto_generated.data_b[6]
data_b[7] => altsyncram_d6h2:auto_generated.data_b[7]
address_a[0] => altsyncram_d6h2:auto_generated.address_a[0]
address_a[1] => altsyncram_d6h2:auto_generated.address_a[1]
address_a[2] => altsyncram_d6h2:auto_generated.address_a[2]
address_a[3] => altsyncram_d6h2:auto_generated.address_a[3]
address_a[4] => altsyncram_d6h2:auto_generated.address_a[4]
address_a[5] => altsyncram_d6h2:auto_generated.address_a[5]
address_a[6] => altsyncram_d6h2:auto_generated.address_a[6]
address_a[7] => altsyncram_d6h2:auto_generated.address_a[7]
address_a[8] => altsyncram_d6h2:auto_generated.address_a[8]
address_a[9] => altsyncram_d6h2:auto_generated.address_a[9]
address_a[10] => altsyncram_d6h2:auto_generated.address_a[10]
address_a[11] => altsyncram_d6h2:auto_generated.address_a[11]
address_b[0] => altsyncram_d6h2:auto_generated.address_b[0]
address_b[1] => altsyncram_d6h2:auto_generated.address_b[1]
address_b[2] => altsyncram_d6h2:auto_generated.address_b[2]
address_b[3] => altsyncram_d6h2:auto_generated.address_b[3]
address_b[4] => altsyncram_d6h2:auto_generated.address_b[4]
address_b[5] => altsyncram_d6h2:auto_generated.address_b[5]
address_b[6] => altsyncram_d6h2:auto_generated.address_b[6]
address_b[7] => altsyncram_d6h2:auto_generated.address_b[7]
address_b[8] => altsyncram_d6h2:auto_generated.address_b[8]
address_b[9] => altsyncram_d6h2:auto_generated.address_b[9]
address_b[10] => altsyncram_d6h2:auto_generated.address_b[10]
address_b[11] => altsyncram_d6h2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d6h2:auto_generated.clock0
clock1 => altsyncram_d6h2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d6h2:auto_generated.q_a[0]
q_a[1] <= altsyncram_d6h2:auto_generated.q_a[1]
q_a[2] <= altsyncram_d6h2:auto_generated.q_a[2]
q_a[3] <= altsyncram_d6h2:auto_generated.q_a[3]
q_a[4] <= altsyncram_d6h2:auto_generated.q_a[4]
q_a[5] <= altsyncram_d6h2:auto_generated.q_a[5]
q_a[6] <= altsyncram_d6h2:auto_generated.q_a[6]
q_a[7] <= altsyncram_d6h2:auto_generated.q_a[7]
q_b[0] <= altsyncram_d6h2:auto_generated.q_b[0]
q_b[1] <= altsyncram_d6h2:auto_generated.q_b[1]
q_b[2] <= altsyncram_d6h2:auto_generated.q_b[2]
q_b[3] <= altsyncram_d6h2:auto_generated.q_b[3]
q_b[4] <= altsyncram_d6h2:auto_generated.q_b[4]
q_b[5] <= altsyncram_d6h2:auto_generated.q_b[5]
q_b[6] <= altsyncram_d6h2:auto_generated.q_b[6]
q_b[7] <= altsyncram_d6h2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|osd:U17|ram:u1|altsyncram:altsyncram_component|altsyncram_d6h2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|basic|osd:U17|font:u2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|basic|osd:U17|font:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j6b1:auto_generated.address_a[0]
address_a[1] => altsyncram_j6b1:auto_generated.address_a[1]
address_a[2] => altsyncram_j6b1:auto_generated.address_a[2]
address_a[3] => altsyncram_j6b1:auto_generated.address_a[3]
address_a[4] => altsyncram_j6b1:auto_generated.address_a[4]
address_a[5] => altsyncram_j6b1:auto_generated.address_a[5]
address_a[6] => altsyncram_j6b1:auto_generated.address_a[6]
address_a[7] => altsyncram_j6b1:auto_generated.address_a[7]
address_a[8] => altsyncram_j6b1:auto_generated.address_a[8]
address_a[9] => altsyncram_j6b1:auto_generated.address_a[9]
address_a[10] => altsyncram_j6b1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j6b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j6b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j6b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j6b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j6b1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|basic|osd:U17|font:u2|altsyncram:altsyncram_component|altsyncram_j6b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|basic|altpll1:U18
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|basic|altpll1:U18|altpll:altpll_component
inclk[0] => altpll1_altpll:auto_generated.inclk[0]
inclk[1] => altpll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|basic|altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


