!PADS-POWERPCB-V9.4-MILS!

*PART*
P1 ATX12V@ATX12V
C1 CAP_0603@CC0603
U1 PC28F128P30@PC28F128P30
*CONNECTION*
*SIGNAL* ADDR9
U1.C5
*SIGNAL* ADDR8
U1.D7
*SIGNAL* ADDR7
U1.D8
*SIGNAL* ADDR6
U1.A7
*SIGNAL* ADDR5
U1.B7
*SIGNAL* ADDR4
U1.C7
*SIGNAL* ADDR3
U1.C8 P1.4
*SIGNAL* ADDR23
U1.A1
*SIGNAL* ADDR22
U1.B1
*SIGNAL* ADDR21
U1.C1
*SIGNAL* ADDR20
U1.D1
*SIGNAL* ADDR2
U1.A8 P1.5
*SIGNAL* ADDR19
U1.D2
*SIGNAL* ADDR18
U1.A2
*SIGNAL* ADDR17
U1.C2
*SIGNAL* ADDR16
U1.A3
*SIGNAL* ADDR15
U1.B3
*SIGNAL* ADDR14
U1.C3
*SIGNAL* ADDR13
U1.D3
*SIGNAL* ADDR12
U1.C4
*SIGNAL* ADDR11
U1.A5
*SIGNAL* ADDR10
U1.B5
*SIGNAL* ADDR1
U1.G1 P1.6
*SIGNAL* $1N174
C1.2 P1.3
*SIGNAL* $1N172
C1.1 P1.1



*MISC*
RULES_SECTION MILS
{
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE *USE_CURRENT*
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6.000000
VIA_TO_TRACK 6.000000
VIA_TO_VIA 6.000000
PAD_TO_TRACK 6.000000
PAD_TO_VIA 6.000000
PAD_TO_PAD 6.000000
SMD_TO_TRACK 6.000000
SMD_TO_VIA 6.000000
SMD_TO_PAD 6.000000
SMD_TO_SMD 6.000000
COPPER_TO_TRACK 6.000000
COPPER_TO_VIA 6.000000
COPPER_TO_PAD 6.000000
COPPER_TO_SMD 6.000000
COPPER_TO_COPPER 6.000000
TEXT_TO_TRACK 6.000000
TEXT_TO_VIA 6.000000
TEXT_TO_PAD 6.000000
TEXT_TO_SMD 6.000000
OUTLINE_TO_TRACK 6.000000
OUTLINE_TO_VIA 6.000000
OUTLINE_TO_PAD 6.000000
OUTLINE_TO_SMD 6.000000
OUTLINE_TO_COPPER 6.000000
DRILL_TO_TRACK 6.000000
DRILL_TO_VIA 6.000000
DRILL_TO_PAD 6.000000
DRILL_TO_SMD 6.000000
DRILL_TO_COPPER 6.000000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
}
}
}
}
ATTRIBUTE VALUES
{
PART P1
{
PKG_TYPE ATX12V
Cost 1.00
}
PART U1
{
PKG_TYPE PC28F128P30
Cost 7.88
}
PART C1
{
Value .01UF
PKG_TYPE CC0603
Cost .10
}
}

*END*
