# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do shape_recogniser_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on May 31,2019
# vlog -reportprogress 300 ./shape_recogniser.sv 
# -- Compiling module shape_recogniser
# ** Error: ./shape_recogniser.sv(63): (vlog-2730) Undefined variable: 'circle_temp'.
# ** Error: ./shape_recogniser.sv(64): (vlog-2730) Undefined variable: 'square_temp'.
# ** Error (suppressible): ./shape_recogniser.sv(338): (vlog-2388) 'square_temp' already declared in this scope (shape_recogniser).
# ** Error (suppressible): ./shape_recogniser.sv(338): (vlog-2388) 'circle_temp' already declared in this scope (shape_recogniser).
# -- Compiling module shape_recogniser_testbench
# End time: 16:28:51 on May 31,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./shape_recogniser_testbench.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shape_recogniser.sv""
do shape_recogniser_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:31 on May 31,2019
# vlog -reportprogress 300 ./shape_recogniser.sv 
# -- Compiling module shape_recogniser
# ** Error: ./shape_recogniser.sv(63): (vlog-2730) Undefined variable: 'circle_temp'.
# ** Error: ./shape_recogniser.sv(64): (vlog-2730) Undefined variable: 'square_temp'.
# -- Compiling module shape_recogniser_testbench
# End time: 16:29:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./shape_recogniser_testbench.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./shape_recogniser.sv""
do shape_recogniser_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:57 on May 31,2019
# vlog -reportprogress 300 ./shape_recogniser.sv 
# -- Compiling module shape_recogniser
# -- Compiling module shape_recogniser_testbench
# 
# Top level modules:
# 	shape_recogniser_testbench
# End time: 16:29:57 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:57 on May 31,2019
# vlog -reportprogress 300 ./pixel_counter.sv 
# -- Compiling module pixel_counter
# 
# Top level modules:
# 	pixel_counter
# End time: 16:29:57 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:57 on May 31,2019
# vlog -reportprogress 300 ./image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:29:57 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:58 on May 31,2019
# vlog -reportprogress 300 ./edge_search.sv 
# -- Compiling module edge_search
# 
# Top level modules:
# 	edge_search
# End time: 16:29:58 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:58 on May 31,2019
# vlog -reportprogress 300 ./pixel_cache.sv 
# -- Compiling module pixel_cache
# -- Compiling module pixel_cache_testbench
# 
# Top level modules:
# 	pixel_cache_testbench
# End time: 16:29:58 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:58 on May 31,2019
# vlog -reportprogress 300 ./area_calculator.sv 
# -- Compiling module area_calculator
# 
# Top level modules:
# 	area_calculator
# End time: 16:29:58 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:58 on May 31,2019
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 16:29:58 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:58 on May 31,2019
# vlog -reportprogress 300 ./display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 16:29:58 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work shape_recogniser_testbench -Lf altera_mf_ver 
# Start time: 16:29:58 on May 31,2019
# Loading sv_std.std
# Loading work.shape_recogniser_testbench
# Loading work.shape_recogniser
# Loading work.display
# Loading work.seg7
# Loading work.pixel_counter
# Loading work.image_memory
# Loading altera_mf_ver.altsyncram
# Loading work.pixel_cache
# Loading work.edge_search
# Loading work.area_calculator
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./display.sv(15): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis5 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(16): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis4 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(17): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis3 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(18): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis2 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(19): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis1 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(20): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis0 File: ./seg7.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x0'. The port definition is at: ./edge_search.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y0'. The port definition is at: ./edge_search.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x1'. The port definition is at: ./edge_search.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y1'. The port definition is at: ./edge_search.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbiams77  Hostname: DESKTOP-SMOMHGK  ProcessID: 21920
#           Attempting to use alternate WLF file "./wlfta128wy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta128wy
# ** Error: (vish-4014) No objects found matching '/shape_recogniser_testbench/dut/square_temp'.
# Executing ONERROR command at macro ./shape_recogniser_testbench_window_2.do line 54
# ** Error: (vish-4014) No objects found matching '/shape_recogniser_testbench/dut/circle_temp'.
# Executing ONERROR command at macro ./shape_recogniser_testbench_window_2.do line 55
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./shape_recogniser.sv(579)
#    Time: 19959050 ps  Iteration: 1  Instance: /shape_recogniser_testbench
# Break in Module shape_recogniser_testbench at ./shape_recogniser.sv line 579
add wave -position 46  sim:/shape_recogniser_testbench/dut/circle
add wave -position 47  sim:/shape_recogniser_testbench/dut/square
add wave -position 48  sim:/shape_recogniser_testbench/dut/triangle
add wave -position 46  sim:/shape_recogniser_testbench/dut/square_cuttoff
add wave -position 47  sim:/shape_recogniser_testbench/dut/circle_cutoff
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/User/Desktop/CSE371/Lab6/NarwhalCV/Camera Reduced/shape_recogniser_testbench_window_2.do}
do shape_recogniser_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./shape_recogniser.sv 
# -- Compiling module shape_recogniser
# -- Compiling module shape_recogniser_testbench
# 
# Top level modules:
# 	shape_recogniser_testbench
# End time: 16:31:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./pixel_counter.sv 
# -- Compiling module pixel_counter
# 
# Top level modules:
# 	pixel_counter
# End time: 16:31:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:31:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./edge_search.sv 
# -- Compiling module edge_search
# 
# Top level modules:
# 	edge_search
# End time: 16:31:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./pixel_cache.sv 
# -- Compiling module pixel_cache
# -- Compiling module pixel_cache_testbench
# 
# Top level modules:
# 	pixel_cache_testbench
# End time: 16:31:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:30 on May 31,2019
# vlog -reportprogress 300 ./area_calculator.sv 
# -- Compiling module area_calculator
# 
# Top level modules:
# 	area_calculator
# End time: 16:31:31 on May 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:31 on May 31,2019
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 16:31:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:31 on May 31,2019
# vlog -reportprogress 300 ./display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 16:31:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:31:32 on May 31,2019, Elapsed time: 0:01:34
# Errors: 6, Warnings: 16
# vsim -voptargs=""+acc"" -t 1ps -lib work shape_recogniser_testbench -Lf altera_mf_ver 
# Start time: 16:31:32 on May 31,2019
# Loading sv_std.std
# Loading work.shape_recogniser_testbench
# Loading work.shape_recogniser
# Loading work.display
# Loading work.seg7
# Loading work.pixel_counter
# Loading work.image_memory
# Loading altera_mf_ver.altsyncram
# Loading work.pixel_cache
# Loading work.edge_search
# Loading work.area_calculator
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./display.sv(15): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis5 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(16): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis4 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(17): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis3 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(18): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis2 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(19): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis1 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(20): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis0 File: ./seg7.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x0'. The port definition is at: ./edge_search.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y0'. The port definition is at: ./edge_search.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x1'. The port definition is at: ./edge_search.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y1'. The port definition is at: ./edge_search.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbiams77  Hostname: DESKTOP-SMOMHGK  ProcessID: 21920
#           Attempting to use alternate WLF file "./wlftwdi0yt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwdi0yt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./shape_recogniser.sv(579)
#    Time: 19959050 ps  Iteration: 1  Instance: /shape_recogniser_testbench
# Break in Module shape_recogniser_testbench at ./shape_recogniser.sv line 579
add wave -position 46  sim:/shape_recogniser_testbench/dut/saved_area
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/User/Desktop/CSE371/Lab6/NarwhalCV/Camera Reduced/shape_recogniser_testbench_window_2.do}
do shape_recogniser_testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:30 on May 31,2019
# vlog -reportprogress 300 ./shape_recogniser.sv 
# -- Compiling module shape_recogniser
# -- Compiling module shape_recogniser_testbench
# 
# Top level modules:
# 	shape_recogniser_testbench
# End time: 16:33:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:30 on May 31,2019
# vlog -reportprogress 300 ./pixel_counter.sv 
# -- Compiling module pixel_counter
# 
# Top level modules:
# 	pixel_counter
# End time: 16:33:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:30 on May 31,2019
# vlog -reportprogress 300 ./image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:33:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:30 on May 31,2019
# vlog -reportprogress 300 ./edge_search.sv 
# -- Compiling module edge_search
# 
# Top level modules:
# 	edge_search
# End time: 16:33:30 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on May 31,2019
# vlog -reportprogress 300 ./pixel_cache.sv 
# -- Compiling module pixel_cache
# -- Compiling module pixel_cache_testbench
# 
# Top level modules:
# 	pixel_cache_testbench
# End time: 16:33:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on May 31,2019
# vlog -reportprogress 300 ./area_calculator.sv 
# -- Compiling module area_calculator
# 
# Top level modules:
# 	area_calculator
# End time: 16:33:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on May 31,2019
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 16:33:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:31 on May 31,2019
# vlog -reportprogress 300 ./display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 16:33:31 on May 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:33:33 on May 31,2019, Elapsed time: 0:02:01
# Errors: 0, Warnings: 16
# vsim -voptargs=""+acc"" -t 1ps -lib work shape_recogniser_testbench -Lf altera_mf_ver 
# Start time: 16:33:33 on May 31,2019
# Loading sv_std.std
# Loading work.shape_recogniser_testbench
# Loading work.shape_recogniser
# Loading work.display
# Loading work.seg7
# Loading work.pixel_counter
# Loading work.image_memory
# Loading altera_mf_ver.altsyncram
# Loading work.pixel_cache
# Loading work.edge_search
# Loading work.area_calculator
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./display.sv(15): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis5 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(16): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis4 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(17): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis3 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(18): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis2 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(19): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis1 File: ./seg7.sv
# ** Warning: (vsim-3015) ./display.sv(20): [PCDPC] - Port size (6) does not match connection size (5) for port 'bcd'. The port definition is at: ./seg7.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape_detected/dis0 File: ./seg7.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x0'. The port definition is at: ./edge_search.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y0'. The port definition is at: ./edge_search.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_x1'. The port definition is at: ./edge_search.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(225): [PCDPC] - Port size (10) does not match connection size (32) for port 'search_y1'. The port definition is at: ./edge_search.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/box File: ./edge_search.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y0'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'x1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-3015) ./shape_recogniser.sv(229): [PCDPC] - Port size (10) does not match connection size (32) for port 'y1'. The port definition is at: ./area_calculator.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /shape_recogniser_testbench/dut/shape File: ./area_calculator.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbiams77  Hostname: DESKTOP-SMOMHGK  ProcessID: 21920
#           Attempting to use alternate WLF file "./wlftnfvcnw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnfvcnw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./shape_recogniser.sv(579)
#    Time: 19959050 ps  Iteration: 1  Instance: /shape_recogniser_testbench
# Break in Module shape_recogniser_testbench at ./shape_recogniser.sv line 579
# End time: 16:53:24 on May 31,2019, Elapsed time: 0:19:51
# Errors: 0, Warnings: 16
