06-15:38:25  INFO: logging file is: ./demo/cell_apr/outputs/c153\LOG_06_06_15_38.txt
06-15:38:25  INFO: ************Create Cell Apr: c153 Logger************
06-15:38:25  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
06-15:38:25  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
06-15:38:25  INFO: tech->Load tech files of tech:c153 sucessfully
06-15:38:27  INFO: ascell-> Begin processing techc153 @ Fri Jun  6 15:38:27 2025
06-15:38:27  INFO: c153, (DFBFB1, 40 devices), 40 devices
06-15:38:27  INFO: -----    DFBFB1:      ff False False undef
06-15:38:27  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
06-15:38:27  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
06-15:38:27  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
06-15:38:27  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
06-15:38:27  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q_2
06-15:38:28  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB1: cross1
06-15:38:28  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross1
06-15:38:28  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB1: cross2
06-15:38:28  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross2
06-15:38:28  INFO:  ## |    N_6    CKN    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_6    N_5 ||    N_5    N_4   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_4    N_8 ||    N_8    N_6   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
06-15:38:28  INFO:  ## |    N_6    CKN    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_4    N_5 ||    N_5    N_6   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_6    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
06-15:38:28  INFO: c153, (SDBFB1, 48 devices), 48 devices
06-15:38:28  INFO: -----    SDBFB1:  scanff False False    SE
06-15:38:28  INFO: 1. clock pattern: pattern: CLK1 in SDBFB1: clk
06-15:38:28  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_RN_0
06-15:38:28  INFO: 2. inputs inv pattern: pattern: INV in SDBFB1: ininv_SE_0
06-15:38:28  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q
06-15:38:28  INFO: 3. output pattern: pattern: INV in SDBFB1: out_Q_2
06-15:38:28  INFO: 3. output pattern: pattern: INV in SDBFB1: out_QN
06-15:38:29  INFO: 4.3 inputs(D with SE or SI) pattern: pattern: FCROSS_3_2 in SDBFB1: sesi
06-15:38:29  INFO: 5.1 cross1 pattern: pattern: PCROSS_1 in SDBFB1: cross1
06-15:38:29  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross1
06-15:38:29  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in SDBFB1: cross2
06-15:38:29  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in SDBFB1: cross2
06-15:38:29  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    N_6     SE    VDD ||    VDD      D   N_17 ||   N_17     SE    N_7 ||    N_7    N_6   N_18 ||   N_18     SI    VDD | ## |    N_7    N_4    N_9 ||    N_9    N_5   N_19 ||   N_19   N_10    VDD | ## |    VDD    N_9   N_20 ||   N_20   N_13   N_10 ||   N_10     SN    VDD | ## |    VDD   N_10   N_21 ||   N_21    N_5   N_11 ||   N_11    N_4   N_22 ||   N_22   N_12    VDD | ## |    VDD   N_11   N_23 ||   N_23   N_13   N_12 ||   N_12     SN    VDD | ## |   N_13     RN    VDD ||    VDD   N_12   N_14 | ## |      Q   N_14    VDD ||    VDD   N_12     QN |
06-15:38:29  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    N_6     SE    VSS ||    VSS      D   N_53 ||   N_53    N_6   N_29 ||   N_29     SI   N_54 ||   N_54     SE    VSS | ## |   N_29    N_5    N_9 ||    N_9    N_4   N_55 ||   N_55   N_10    VSS | ## |   N_27    N_9   N_10 ||   N_10   N_13   N_27 ||   N_27     SN    VSS | ## |    VSS   N_10   N_56 ||   N_56    N_4   N_11 ||   N_11    N_5   N_57 ||   N_57   N_12    VSS | ## |   N_25   N_11   N_12 ||   N_12   N_13   N_25 ||   N_25     SN    VSS | ## |   N_13     RN    VSS ||    VSS   N_12   N_14 | ## |      Q   N_14    VSS ||    VSS   N_12     QN |
06-15:38:29  INFO: c153, (LABHB1, 27 devices), 27 devices
06-15:38:29  INFO: -----    LABHB1:   latch False False undef
06-15:38:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
06-15:38:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
06-15:38:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
06-15:38:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
06-15:38:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_5 in LABHB1: cross1
06-15:38:29  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_3_5 in LABHB1: cross1
06-15:38:29  INFO:  ## |    N_4      G    VDD ||    VDD    N_4    N_5 | ## |    N_6     SN    VDD ||    VDD      D   N_12 ||   N_12    N_6   N_13 ||   N_13    N_4    N_7 ||    N_7    N_5   N_14 ||   N_14    N_6   N_15 ||   N_15    N_9    VDD | ## |    VDD     RN   N_16 ||   N_16    N_6    N_7 ||    VDD    N_7    N_9 | ## |      Q    N_7    VDD ||    VDD    N_9     QN |
06-15:38:29  INFO:  ## |    N_4      G    VSS ||    VSS    N_4    N_5 | ## |    N_6     SN    VSS ||    VSS      D   N_22 ||   N_22     RN   N_21 ||   N_21    N_5    N_7 ||    N_7    N_4   N_23 ||   N_23     RN   N_24 ||   N_24    N_9    VSS | ## |                      ||    VSS    N_6    N_7 ||    VSS    N_7    N_9 | ## |      Q    N_7    VSS ||    VSS    N_9     QN |
06-15:38:29  INFO: c153, (TLATNCAD1, 18 devices), 18 devices
06-15:38:29  INFO: ----- TLATNCAD1: clockgate  True False undef
06-15:38:29  INFO: 1. clock pattern: pattern: CLK1 in TLATNCAD1: clk
06-15:38:29  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in TLATNCAD1: out_ECK
06-15:38:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in TLATNCAD1: cross1
06-15:38:29  INFO: 5.2  back track 1 pattern: pattern: INV in TLATNCAD1: cross1
06-15:38:29  INFO:  ## |    N_3     CK    VDD ||    VDD    N_3    N_4 | ## |    VDD      E    N_9 ||    N_9    N_4    N_5 ||    N_5    N_3   N_10 ||   N_10    N_6    VDD | ## |    VDD    N_5    N_6 | ## |    VDD    N_3   N_11 ||   N_11    N_5    ECK |
06-15:38:29  INFO:  ## |    N_3     CK    VSS ||    VSS    N_3    N_4 | ## |    VSS      E   N_21 ||   N_21    N_3    N_5 ||    N_5    N_4   N_22 ||   N_22    N_6    VSS | ## |    VSS    N_5    N_6 | ## |    VSS    N_3    ECK ||    ECK    N_5    VSS |
06-15:38:29  INFO: Write GDS: ./demo/cell_apr/outputs/c153\top.gds
