<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_dmac.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_dmac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for DMAC.  
<a href="#details">More...</a></p>

<p><a href="ins__dmac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a719f34193672dd9a2c9fffbb6dfdea9d"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CTRL" ref="a719f34193672dd9a2c9fffbb6dfdea9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a719f34193672dd9a2c9fffbb6dfdea9d">REG_DMAC_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004800U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1372d49e96da14318d9a00cf60163994"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CRCCTRL" ref="a1372d49e96da14318d9a00cf60163994" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a1372d49e96da14318d9a00cf60163994">REG_DMAC_CRCCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004802U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae1a17c500e6e778ef64f239379306f4"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CRCDATAIN" ref="aae1a17c500e6e778ef64f239379306f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#aae1a17c500e6e778ef64f239379306f4">REG_DMAC_CRCDATAIN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004804U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Data Input <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af683566d356110dbb8f3a3bb81dd0570"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CRCCHKSUM" ref="af683566d356110dbb8f3a3bb81dd0570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#af683566d356110dbb8f3a3bb81dd0570">REG_DMAC_CRCCHKSUM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004808U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Checksum <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e6e408ad573fa1dff504ea3f1a7080c"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CRCSTATUS" ref="a8e6e408ad573fa1dff504ea3f1a7080c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a8e6e408ad573fa1dff504ea3f1a7080c">REG_DMAC_CRCSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) CRC Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a762108bddf5367757aefe080c7fe2643"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_DBGCTRL" ref="a762108bddf5367757aefe080c7fe2643" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a762108bddf5367757aefe080c7fe2643">REG_DMAC_DBGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480DU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Debug Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26bd54d2808cf623b2f5a9d4e79ea76f"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_QOSCTRL" ref="a26bd54d2808cf623b2f5a9d4e79ea76f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a26bd54d2808cf623b2f5a9d4e79ea76f">REG_DMAC_QOSCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100480EU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) QOS Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a929785acdf7fa48187b09600c0cf7d3b"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_SWTRIGCTRL" ref="a929785acdf7fa48187b09600c0cf7d3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a929785acdf7fa48187b09600c0cf7d3b">REG_DMAC_SWTRIGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004810U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Software Trigger Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3cfe5d78ab9654adeaf801ca0761c2d"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_PRICTRL0" ref="ab3cfe5d78ab9654adeaf801ca0761c2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#ab3cfe5d78ab9654adeaf801ca0761c2d">REG_DMAC_PRICTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004814U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Priority Control 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affe02fc253076a5d922bd3ae69f3b80b"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_INTPEND" ref="affe02fc253076a5d922bd3ae69f3b80b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#affe02fc253076a5d922bd3ae69f3b80b">REG_DMAC_INTPEND</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x41004820U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Interrupt Pending <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fcddb6e682b73ea81433b5e05bac7b6"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_INTSTATUS" ref="a1fcddb6e682b73ea81433b5e05bac7b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a1fcddb6e682b73ea81433b5e05bac7b6">REG_DMAC_INTSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004824U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Interrupt Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e0fafca25adbe8d643f2a6f338dc48e"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_BUSYCH" ref="a8e0fafca25adbe8d643f2a6f338dc48e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a8e0fafca25adbe8d643f2a6f338dc48e">REG_DMAC_BUSYCH</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004828U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Busy Channels <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0edba9cf9c70e0b9f84243531bd7208a"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_PENDCH" ref="a0edba9cf9c70e0b9f84243531bd7208a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a0edba9cf9c70e0b9f84243531bd7208a">REG_DMAC_PENDCH</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x4100482CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Pending Channels <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1ed98c7dc61675001e9e5a14f83c8e7"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_ACTIVE" ref="ad1ed98c7dc61675001e9e5a14f83c8e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#ad1ed98c7dc61675001e9e5a14f83c8e7">REG_DMAC_ACTIVE</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004830U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Active Channel and Levels <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab83eb3baa71007852b8aac15c37dbaa1"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_BASEADDR" ref="ab83eb3baa71007852b8aac15c37dbaa1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#ab83eb3baa71007852b8aac15c37dbaa1">REG_DMAC_BASEADDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004834U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Descriptor Memory Section Base Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3573c7537ecdb9918920480d637ea25f"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_WRBADDR" ref="a3573c7537ecdb9918920480d637ea25f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a3573c7537ecdb9918920480d637ea25f">REG_DMAC_WRBADDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004838U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Write-Back Memory Section Base Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8565c8f0d3e1569eec7b2e2789c1d8a"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHID" ref="ac8565c8f0d3e1569eec7b2e2789c1d8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#ac8565c8f0d3e1569eec7b2e2789c1d8a">REG_DMAC_CHID</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100483FU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3db7c8e9514f6f1de6e05bda6e28be5f"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHCTRLA" ref="a3db7c8e9514f6f1de6e05bda6e28be5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a3db7c8e9514f6f1de6e05bda6e28be5f">REG_DMAC_CHCTRLA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x41004840U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Control A <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe99ff43fc44741ca0703614996642c4"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHCTRLB" ref="afe99ff43fc44741ca0703614996642c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#afe99ff43fc44741ca0703614996642c4">REG_DMAC_CHCTRLB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004844U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Control B <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b14f941f9d5d42f90b1a93065bbe615"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHINTENCLR" ref="a0b14f941f9d5d42f90b1a93065bbe615" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a0b14f941f9d5d42f90b1a93065bbe615">REG_DMAC_CHINTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Enable Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a918ac487ac1ed722ab9f0a3c371f6f89"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHINTENSET" ref="a918ac487ac1ed722ab9f0a3c371f6f89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a918ac487ac1ed722ab9f0a3c371f6f89">REG_DMAC_CHINTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484DU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Enable Set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdc4ca84c9bb29a3fc116b0701ae0369"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHINTFLAG" ref="afdc4ca84c9bb29a3fc116b0701ae0369" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#afdc4ca84c9bb29a3fc116b0701ae0369">REG_DMAC_CHINTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x4100484EU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Interrupt Flag Status and Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2257279d4f12c6ccdf0743424331b3ed"></a><!-- doxytag: member="ins_dmac.h::REG_DMAC_CHSTATUS" ref="a2257279d4f12c6ccdf0743424331b3ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__dmac_8h.html#a2257279d4f12c6ccdf0743424331b3ed">REG_DMAC_CHSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x4100484FU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) Channel Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e93a207de1fa434f262783124252acb"></a><!-- doxytag: member="ins_dmac.h::DMAC_CH_BITS" ref="a0e93a207de1fa434f262783124252acb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_CH_BITS</b>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade11822cddf9a0e802e0b682db3aa46c"></a><!-- doxytag: member="ins_dmac.h::DMAC_CH_NUM" ref="ade11822cddf9a0e802e0b682db3aa46c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_CH_NUM</b>&#160;&#160;&#160;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a444fdc03c0f28fb3bfb69b2ed08fc2ab"></a><!-- doxytag: member="ins_dmac.h::DMAC_CLK_AHB_ID" ref="a444fdc03c0f28fb3bfb69b2ed08fc2ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_CLK_AHB_ID</b>&#160;&#160;&#160;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada99bcab97299ac1de783300eb5208f6"></a><!-- doxytag: member="ins_dmac.h::DMAC_EVIN_NUM" ref="ada99bcab97299ac1de783300eb5208f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_EVIN_NUM</b>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa66315110f2acc89d9ba40c7993fab9f"></a><!-- doxytag: member="ins_dmac.h::DMAC_EVOUT_NUM" ref="aa66315110f2acc89d9ba40c7993fab9f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_EVOUT_NUM</b>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02dea64f357a290b2e1631050646c615"></a><!-- doxytag: member="ins_dmac.h::DMAC_LVL_BITS" ref="a02dea64f357a290b2e1631050646c615" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_LVL_BITS</b>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b9fc9815bb91dc84d0db567a7dd64cb"></a><!-- doxytag: member="ins_dmac.h::DMAC_LVL_NUM" ref="a7b9fc9815bb91dc84d0db567a7dd64cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_LVL_NUM</b>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aece2afc0b93585d225d07db21716df1a"></a><!-- doxytag: member="ins_dmac.h::DMAC_TRIG_BITS" ref="aece2afc0b93585d225d07db21716df1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_TRIG_BITS</b>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4970c3fcb0da9b536366734676c1925b"></a><!-- doxytag: member="ins_dmac.h::DMAC_TRIG_NUM" ref="a4970c3fcb0da9b536366734676c1925b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_TRIG_NUM</b>&#160;&#160;&#160;45</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Instance description for DMAC. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:10 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
