// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _apply_rotary_pos_emb_HH_
#define _apply_rotary_pos_emb_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "apply_rotary_pos_g8j.h"
#include "apply_rotary_pos_hbi.h"
#include "apply_rotary_pos_ibs.h"

namespace ap_rtl {

struct apply_rotary_pos_emb : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > input_q_0_V_address0;
    sc_out< sc_logic > input_q_0_V_ce0;
    sc_in< sc_lv<40> > input_q_0_V_q0;
    sc_out< sc_lv<11> > input_q_0_V_address1;
    sc_out< sc_logic > input_q_0_V_ce1;
    sc_in< sc_lv<40> > input_q_0_V_q1;
    sc_out< sc_lv<11> > input_k_0_V_address0;
    sc_out< sc_logic > input_k_0_V_ce0;
    sc_in< sc_lv<40> > input_k_0_V_q0;
    sc_out< sc_lv<11> > input_k_0_V_address1;
    sc_out< sc_logic > input_k_0_V_ce1;
    sc_in< sc_lv<40> > input_k_0_V_q1;
    sc_out< sc_lv<11> > output_q_0_V_address0;
    sc_out< sc_logic > output_q_0_V_ce0;
    sc_out< sc_logic > output_q_0_V_we0;
    sc_out< sc_lv<40> > output_q_0_V_d0;
    sc_out< sc_lv<11> > output_k_0_V_address0;
    sc_out< sc_logic > output_k_0_V_ce0;
    sc_out< sc_logic > output_k_0_V_we0;
    sc_out< sc_lv<40> > output_k_0_V_d0;


    // Module declarations
    apply_rotary_pos_emb(sc_module_name name);
    SC_HAS_PROCESS(apply_rotary_pos_emb);

    ~apply_rotary_pos_emb();

    sc_trace_file* mVcdFile;

    apply_rotary_pos_g8j* cos_tab_V_5_U;
    apply_rotary_pos_hbi* sin_tab_V_5_U;
    apply_rotary_pos_ibs* rotated_q_0_V_U;
    apply_rotary_pos_ibs* rotated_k_0_V_U;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > cos_tab_V_5_address0;
    sc_signal< sc_logic > cos_tab_V_5_ce0;
    sc_signal< sc_lv<17> > cos_tab_V_5_q0;
    sc_signal< sc_lv<7> > sin_tab_V_5_address0;
    sc_signal< sc_logic > sin_tab_V_5_ce0;
    sc_signal< sc_lv<17> > sin_tab_V_5_q0;
    sc_signal< sc_lv<40> > reg_298;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<40> > reg_302;
    sc_signal< sc_lv<5> > i_fu_312_p2;
    sc_signal< sc_lv<5> > i_reg_560;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > sub_ln1265_fu_338_p2;
    sc_signal< sc_lv<12> > sub_ln1265_reg_565;
    sc_signal< sc_lv<1> > icmp_ln202_fu_306_p2;
    sc_signal< sc_lv<6> > add_ln204_fu_354_p2;
    sc_signal< sc_lv<6> > add_ln204_reg_574;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > sext_ln203_fu_369_p1;
    sc_signal< sc_lv<64> > sext_ln203_reg_579;
    sc_signal< sc_lv<1> > icmp_ln204_fu_348_p2;
    sc_signal< sc_lv<64> > sext_ln1265_fu_390_p1;
    sc_signal< sc_lv<64> > sext_ln1265_reg_595;
    sc_signal< sc_lv<5> > i_2_fu_416_p2;
    sc_signal< sc_lv<5> > i_2_reg_614;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > sub_ln1116_fu_442_p2;
    sc_signal< sc_lv<12> > sub_ln1116_reg_619;
    sc_signal< sc_lv<1> > icmp_ln214_fu_410_p2;
    sc_signal< sc_lv<7> > add_ln216_fu_454_p2;
    sc_signal< sc_lv<7> > add_ln216_reg_627;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > sext_ln1116_fu_475_p1;
    sc_signal< sc_lv<64> > sext_ln1116_reg_632;
    sc_signal< sc_lv<1> > icmp_ln216_fu_448_p2;
    sc_signal< sc_lv<17> > cos_tab_V_5_load_reg_668;
    sc_signal< sc_lv<17> > sin_tab_V_5_load_reg_673;
    sc_signal< sc_lv<40> > rotated_q_0_V_q0;
    sc_signal< sc_lv<40> > rotated_q_0_V_load_reg_678;
    sc_signal< sc_lv<40> > rotated_k_0_V_q0;
    sc_signal< sc_lv<40> > rotated_k_0_V_load_reg_683;
    sc_signal< sc_lv<56> > mul_ln1118_fu_490_p2;
    sc_signal< sc_lv<56> > mul_ln1118_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<56> > mul_ln1118_1_fu_502_p2;
    sc_signal< sc_lv<56> > mul_ln1118_1_reg_693;
    sc_signal< sc_lv<56> > mul_ln1118_2_fu_512_p2;
    sc_signal< sc_lv<56> > mul_ln1118_2_reg_698;
    sc_signal< sc_lv<56> > mul_ln1118_3_fu_521_p2;
    sc_signal< sc_lv<56> > mul_ln1118_3_reg_703;
    sc_signal< sc_lv<11> > rotated_q_0_V_address0;
    sc_signal< sc_logic > rotated_q_0_V_ce0;
    sc_signal< sc_logic > rotated_q_0_V_we0;
    sc_signal< sc_lv<40> > rotated_q_0_V_d0;
    sc_signal< sc_lv<11> > rotated_k_0_V_address0;
    sc_signal< sc_logic > rotated_k_0_V_ce0;
    sc_signal< sc_logic > rotated_k_0_V_we0;
    sc_signal< sc_lv<40> > rotated_k_0_V_d0;
    sc_signal< sc_lv<5> > i_0_reg_254;
    sc_signal< sc_lv<6> > k_0_0_reg_265;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > i14_0_reg_276;
    sc_signal< sc_lv<7> > k16_0_0_reg_287;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > zext_ln217_fu_460_p1;
    sc_signal< sc_lv<40> > sub_ln703_fu_396_p2;
    sc_signal< sc_lv<40> > sub_ln703_35_fu_403_p2;
    sc_signal< sc_lv<10> > tmp_70_fu_326_p3;
    sc_signal< sc_lv<12> > tmp_69_fu_318_p3;
    sc_signal< sc_lv<12> > zext_ln1265_fu_334_p1;
    sc_signal< sc_lv<12> > zext_ln203_fu_360_p1;
    sc_signal< sc_lv<12> > add_ln203_fu_364_p2;
    sc_signal< sc_lv<7> > zext_ln204_fu_344_p1;
    sc_signal< sc_lv<7> > add_ln205_fu_375_p2;
    sc_signal< sc_lv<12> > zext_ln1265_3_fu_381_p1;
    sc_signal< sc_lv<12> > add_ln1265_fu_385_p2;
    sc_signal< sc_lv<10> > tmp_72_fu_430_p3;
    sc_signal< sc_lv<12> > tmp_71_fu_422_p3;
    sc_signal< sc_lv<12> > zext_ln1116_fu_438_p1;
    sc_signal< sc_lv<12> > zext_ln1116_2_fu_466_p1;
    sc_signal< sc_lv<12> > add_ln1116_fu_470_p2;
    sc_signal< sc_lv<17> > mul_ln1118_fu_490_p0;
    sc_signal< sc_lv<56> > sext_ln1118_2_fu_487_p1;
    sc_signal< sc_lv<40> > mul_ln1118_fu_490_p1;
    sc_signal< sc_lv<17> > mul_ln1118_1_fu_502_p0;
    sc_signal< sc_lv<56> > sext_ln1118_4_fu_499_p1;
    sc_signal< sc_lv<40> > mul_ln1118_1_fu_502_p1;
    sc_signal< sc_lv<17> > mul_ln1118_2_fu_512_p0;
    sc_signal< sc_lv<40> > mul_ln1118_2_fu_512_p1;
    sc_signal< sc_lv<17> > mul_ln1118_3_fu_521_p0;
    sc_signal< sc_lv<40> > mul_ln1118_3_fu_521_p1;
    sc_signal< sc_lv<56> > add_ln1192_fu_527_p2;
    sc_signal< sc_lv<56> > add_ln1192_1_fu_542_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1116_fu_470_p2();
    void thread_add_ln1192_1_fu_542_p2();
    void thread_add_ln1192_fu_527_p2();
    void thread_add_ln1265_fu_385_p2();
    void thread_add_ln203_fu_364_p2();
    void thread_add_ln204_fu_354_p2();
    void thread_add_ln205_fu_375_p2();
    void thread_add_ln216_fu_454_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_cos_tab_V_5_address0();
    void thread_cos_tab_V_5_ce0();
    void thread_i_2_fu_416_p2();
    void thread_i_fu_312_p2();
    void thread_icmp_ln202_fu_306_p2();
    void thread_icmp_ln204_fu_348_p2();
    void thread_icmp_ln214_fu_410_p2();
    void thread_icmp_ln216_fu_448_p2();
    void thread_input_k_0_V_address0();
    void thread_input_k_0_V_address1();
    void thread_input_k_0_V_ce0();
    void thread_input_k_0_V_ce1();
    void thread_input_q_0_V_address0();
    void thread_input_q_0_V_address1();
    void thread_input_q_0_V_ce0();
    void thread_input_q_0_V_ce1();
    void thread_mul_ln1118_1_fu_502_p0();
    void thread_mul_ln1118_1_fu_502_p1();
    void thread_mul_ln1118_1_fu_502_p2();
    void thread_mul_ln1118_2_fu_512_p0();
    void thread_mul_ln1118_2_fu_512_p1();
    void thread_mul_ln1118_2_fu_512_p2();
    void thread_mul_ln1118_3_fu_521_p0();
    void thread_mul_ln1118_3_fu_521_p1();
    void thread_mul_ln1118_3_fu_521_p2();
    void thread_mul_ln1118_fu_490_p0();
    void thread_mul_ln1118_fu_490_p1();
    void thread_mul_ln1118_fu_490_p2();
    void thread_output_k_0_V_address0();
    void thread_output_k_0_V_ce0();
    void thread_output_k_0_V_d0();
    void thread_output_k_0_V_we0();
    void thread_output_q_0_V_address0();
    void thread_output_q_0_V_ce0();
    void thread_output_q_0_V_d0();
    void thread_output_q_0_V_we0();
    void thread_rotated_k_0_V_address0();
    void thread_rotated_k_0_V_ce0();
    void thread_rotated_k_0_V_d0();
    void thread_rotated_k_0_V_we0();
    void thread_rotated_q_0_V_address0();
    void thread_rotated_q_0_V_ce0();
    void thread_rotated_q_0_V_d0();
    void thread_rotated_q_0_V_we0();
    void thread_sext_ln1116_fu_475_p1();
    void thread_sext_ln1118_2_fu_487_p1();
    void thread_sext_ln1118_4_fu_499_p1();
    void thread_sext_ln1265_fu_390_p1();
    void thread_sext_ln203_fu_369_p1();
    void thread_sin_tab_V_5_address0();
    void thread_sin_tab_V_5_ce0();
    void thread_sub_ln1116_fu_442_p2();
    void thread_sub_ln1265_fu_338_p2();
    void thread_sub_ln703_35_fu_403_p2();
    void thread_sub_ln703_fu_396_p2();
    void thread_tmp_69_fu_318_p3();
    void thread_tmp_70_fu_326_p3();
    void thread_tmp_71_fu_422_p3();
    void thread_tmp_72_fu_430_p3();
    void thread_zext_ln1116_2_fu_466_p1();
    void thread_zext_ln1116_fu_438_p1();
    void thread_zext_ln1265_3_fu_381_p1();
    void thread_zext_ln1265_fu_334_p1();
    void thread_zext_ln203_fu_360_p1();
    void thread_zext_ln204_fu_344_p1();
    void thread_zext_ln217_fu_460_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
