// Seed: 1550539784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout uwire id_6;
  output reg id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  always @(posedge id_6) begin : LABEL_0
    if (1) begin : LABEL_1
      if ((-1) == 1) begin : LABEL_2
        assign id_5 = -1 != -1'b0;
      end
    end else id_5 <= id_1;
  end
  assign id_7[id_2] = -1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_4,
      id_3,
      id_1,
      id_1
  );
  assign id_6 = -1;
  logic id_8;
endmodule
