#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct  2 08:30:11 2022
# Process ID: 16724
# Current directory: C:/Users/arthu/rep_git_riscvnoc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2160 C:\Users\arthu\rep_git_riscvnoc\mrisc.xpr
# Log file: C:/Users/arthu/rep_git_riscvnoc/vivado.log
# Journal file: C:/Users/arthu/rep_git_riscvnoc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/arthu/rep_git_riscvnoc/mrisc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/arthu/mrisc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthu/ip_repo/contador_ciclos_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 812.918 ; gain = 214.711
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
update_module_reference {design_1_zcu104_0_0 design_1_zcu104_0_4 design_1_zcu104_1_2 design_1_zcu104_0_5 design_1_zcu104_1_3 design_1_zcu104_2_1 design_1_zcu104_3_1 design_1_zcu104_4_0 design_1_zcu104_5_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_riscv' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 's00_axi_aclk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthu/ip_repo/contador_ciclos_1.0'.
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:module_ref:img_set_v1_0:1.0 - img_set_v1_0_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:contador_ciclos:1.0 - contador_ciclos_0
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_0
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_1
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_3
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_2
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_4
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_5
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_6
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_7
Adding component instance block -- xilinx.com:module_ref:zcu104:1.0 - zcu104_8
Successfully read diagram <design_1> from BD file <C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_0_4 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_0_5 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_1_2 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_1_3 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_2_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_3_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_4_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_zcu104_5_1 to use current project options
Wrote  : <C:\Users\arthu\rep_git_riscvnoc\mrisc.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1276.234 ; gain = 19.156
update_module_reference: Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1276.234 ; gain = 19.156
update_module_reference design_1_contador_ciclos_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthu/ip_repo/contador_ciclos_1.0'.
Upgrading 'C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_contador_ciclos_0_0 to use current project options
Wrote  : <C:\Users\arthu\rep_git_riscvnoc\mrisc.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.234 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-927] Following properties on pin /img_set_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_3/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_3/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_2/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_2/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_4/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_5/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_5/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_6/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_7/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_7/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /zcu104_8/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /contador_ciclos_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/zcu104_0/IN_N
/zcu104_0/IN_W
/zcu104_0/OUT_N_ACK
/zcu104_0/OUT_W_ACK
/zcu104_0/axi_image_pixel
/zcu104_0/axi_image_x
/zcu104_0/axi_image_y
/zcu104_0/axi_image_req
/zcu104_0/entrada_init_prog_fim
/zcu104_1/ser_rx
/zcu104_1/IN_N
/zcu104_1/OUT_N_ACK
/zcu104_1/axi_image_pixel
/zcu104_1/axi_image_x
/zcu104_1/axi_image_y
/zcu104_1/axi_image_req
/zcu104_1/entrada_init_prog_fim
/zcu104_3/ser_rx
/zcu104_3/IN_W
/zcu104_3/OUT_W_ACK
/zcu104_3/axi_image_pixel
/zcu104_3/axi_image_x
/zcu104_3/axi_image_y
/zcu104_3/axi_image_req
/zcu104_3/entrada_init_prog_fim
/zcu104_2/ser_rx
/zcu104_2/IN_N
/zcu104_2/IN_E
/zcu104_2/OUT_N_ACK
/zcu104_2/OUT_E_ACK
/zcu104_2/axi_image_pixel
/zcu104_2/axi_image_x
/zcu104_2/axi_image_y
/zcu104_2/axi_image_req
/zcu104_2/entrada_init_prog_fim
/zcu104_5/ser_rx
/zcu104_5/IN_E
/zcu104_5/OUT_E_ACK
/zcu104_5/axi_image_pixel
/zcu104_5/axi_image_x
/zcu104_5/axi_image_y
/zcu104_5/axi_image_req
/zcu104_5/entrada_init_prog_fim
/zcu104_6/ser_rx
/zcu104_6/IN_S
/zcu104_6/IN_W
/zcu104_6/OUT_S_ACK
/zcu104_6/OUT_W_ACK
/zcu104_6/axi_image_pixel
/zcu104_6/axi_image_x
/zcu104_6/axi_image_y
/zcu104_6/axi_image_req
/zcu104_6/entrada_init_prog_fim
/zcu104_7/ser_rx
/zcu104_7/IN_S
/zcu104_7/OUT_S_ACK
/zcu104_7/axi_image_pixel
/zcu104_7/axi_image_x
/zcu104_7/axi_image_y
/zcu104_7/axi_image_req
/zcu104_7/entrada_init_prog_fim
/zcu104_8/ser_rx
/zcu104_8/IN_S
/zcu104_8/IN_E
/zcu104_8/OUT_S_ACK
/zcu104_8/OUT_E_ACK
/zcu104_8/axi_image_pixel
/zcu104_8/axi_image_x
/zcu104_8/axi_image_y
/zcu104_8/axi_image_req
/zcu104_8/entrada_init_prog_fim

Wrote  : <C:\Users\arthu\rep_git_riscvnoc\mrisc.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/zcu104_4/entrada_init_prog_fim'(32) to net 'xlconcat_0_dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/contador_ciclos_0/PROBE_IMAGE_COMPLETED'(32) to net 'xlconcat_0_dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/zcu104_4/entrada_init_prog_fim'(32) to net 'xlconcat_0_dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/contador_ciclos_0/PROBE_IMAGE_COMPLETED'(32) to net 'xlconcat_0_dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zcu104_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_set_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block contador_ciclos_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/arthu/rep_git_riscvnoc/mrisc.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 76f2fcc9ca3c3305; cache size = 286.794 MB.
[Sun Oct  2 08:36:21 2022] Launched design_1_zcu104_0_0_synth_1, design_1_zcu104_0_4_synth_1, design_1_zcu104_1_2_synth_1, design_1_zcu104_0_5_synth_1, design_1_zcu104_5_1_synth_1, design_1_zcu104_4_0_synth_1, design_1_zcu104_1_3_synth_1, design_1_contador_ciclos_0_0_synth_1, design_1_zcu104_3_1_synth_1, design_1_zcu104_2_1_synth_1, synth_1...
Run output will be captured here:
design_1_zcu104_0_0_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_0_0_synth_1/runme.log
design_1_zcu104_0_4_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_0_4_synth_1/runme.log
design_1_zcu104_1_2_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_1_2_synth_1/runme.log
design_1_zcu104_0_5_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_0_5_synth_1/runme.log
design_1_zcu104_5_1_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_5_1_synth_1/runme.log
design_1_zcu104_4_0_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_4_0_synth_1/runme.log
design_1_zcu104_1_3_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_1_3_synth_1/runme.log
design_1_contador_ciclos_0_0_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_contador_ciclos_0_0_synth_1/runme.log
design_1_zcu104_3_1_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_3_1_synth_1/runme.log
design_1_zcu104_2_1_synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/design_1_zcu104_2_1_synth_1/runme.log
synth_1: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/synth_1/runme.log
[Sun Oct  2 08:36:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/arthu/rep_git_riscvnoc/mrisc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1414.871 ; gain = 138.637
