<?xml version='1.0' encoding='UTF-8'?>
<module fritzingVersion="0.3.16b.02.24.4002" moduleId="LS7166" referenceFile="0514_LS7166.fzp">
 <version>1.1</version>
 <author>Chris Kelley</author>
 <title>LS7166</title>
 <label>IC</label>
 <date>Fri Jul 12 2013</date>
 <tags>
  <tag>DIP20</tag>
  <tag>Quadrature</tag>
  <tag>DIP</tag>
 </tags>
 <properties>
  <property name="family">Quadrature</property>
  <property name="variant">LS7166</property>
  <property name="package">THT</property>
  <property name="part number"></property>
 </properties>
 <description>&lt;!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN" "http://www.w3.org/TR/REC-html40/strict.dtd">
&lt;html>&lt;head>&lt;meta name="qrichtext" content="1" />&lt;style type="text/css">
p, li { white-space: pre-wrap; }
&lt;/style>&lt;/head>&lt;body style=" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:400; font-style:normal;">
&lt;p style=" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;">24 bit Quadrature Counter&lt;/p>&lt;/body>&lt;/html></description>
 <views>
  <iconView>
   <layers image="icon/LS7166_icon.svg">
    <layer layerId="icon"/>
   </layers>
  </iconView>
  <breadboardView>
   <layers image="breadboard/LS7166_breadboard.svg">
    <layer layerId="breadboard"/>
   </layers>
  </breadboardView>
  <pcbView>
   <layers image="pcb/LS7166_pcb.svg">
    <layer layerId="copper0"/>
    <layer layerId="silkscreen"/>
    <layer layerId="keepout"/>
    <layer layerId="soldermask"/>
    <layer layerId="outline"/>
    <layer layerId="copper1"/>
   </layers>
  </pcbView>
  <schematicView>
   <layers image="schematic/LS7166_schematic.svg">
    <layer layerId="schematic"/>
   </layers>
  </schematicView>
 </views>
 <connectors>
  <connector type="male" id="connector0" name="/WR">
   <description> (Write Input) (Pin 1).  A logical "0" at this input enables the data bus to be written into the control and data registers. </description>
   <views>
    <breadboardView>
     <p svgId="connector0pin" layer="breadboard" terminalId="connector0terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector0pin" layer="schematic" terminalId="connector0terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector0pin" layer="copper0"/>
     <p svgId="connector0pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector1" name="/CS">
   <description> (Chip Select Input) (Pin 2). A logical "0" at this input enables
the chip for Read and Write. When "1", Disable Chip for READ/WRITE</description>
   <views>
    <breadboardView>
     <p svgId="connector1pin" layer="breadboard" terminalId="connector1terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector1pin" layer="schematic" terminalId="connector1terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector1pin" layer="copper0"/>
     <p svgId="connector1pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector2" name="LCTR-LLTC">
   <description>(Pin 3) *If unused, tie to +V* This input can be programmed to function
as the external load command input for either the CNTR or the
OL. When programmed as counter load input, the counter is
loaded with the data contained in the PR. When programmed as
the OL load input, the OL is loaded with data contained in the
CNTR. A logical "0" is the active level on this input.</description>
   <views>
    <breadboardView>
     <p svgId="connector2pin" layer="breadboard" terminalId="connector2terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector2pin" layer="schematic" terminalId="connector2terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector2pin" layer="copper0"/>
     <p svgId="connector2pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector3" name="ABGT-RCTR">
   <description>(Pin 4) *if unused, tie to GND*  This input can be programmed to function
as either inputs A and B enable gate or as external counter reset
input.  A  logical  "0"  is  the  active  level  on  this  input.  In  nonquadrature mode, if Pin 4 is programmed as A and B enable gate
input, it may switch state only when A is high (if A is clock and B
is  direction)  or  when both A  and  B  are  high (if A and  B  are
clocks). In quadrature mode, if Pin 4 is programmed as A and B
enable gate, it may switch state only when either A or B switches.</description>
   <views>
    <breadboardView>
     <p svgId="connector3pin" layer="breadboard" terminalId="connector3terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector3pin" layer="schematic" terminalId="connector3terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector3pin" layer="copper0"/>
     <p svgId="connector3pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector4" name="+V">
   <description>Positive voltage connection. Datasheet says +5, Though +3.3 has been documented by independent users.</description>
   <views>
    <breadboardView>
     <p svgId="connector4pin" layer="breadboard" terminalId="connector4terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector4pin" layer="schematic" terminalId="connector4terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector4pin" layer="copper0"/>
     <p svgId="connector4pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector5" name="A">
   <description> (Pin 6). Input A is a programmable count input capable of functioning in three different modes, such as up count input, down 
count input and quadrature input. In non-quadrature mode, the
counter advances on the rising edge of Input A</description>
   <views>
    <breadboardView>
     <p svgId="connector5pin" layer="breadboard" terminalId="connector5terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector5pin" layer="schematic" terminalId="connector5terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector5pin" layer="copper0"/>
     <p svgId="connector5pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector6" name="B">
   <description>(Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input A, or quadrature input. In non-quadrature mode, and when programmed as the Down Count input, the counter advances on the rising edge of Input B. When B is programmed as the count direction control gate, B = 0 enables A as the Up Count input and B = 1 enables A as the Down Count input. When programmed as the direction input, B can switch state only when A is high.</description>
   <views>
    <breadboardView>
     <p svgId="connector6pin" layer="breadboard" terminalId="connector6terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector6pin" layer="schematic" terminalId="connector6terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector6pin" layer="copper0"/>
     <p svgId="connector6pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector7" name="D0">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector7pin" layer="breadboard" terminalId="connector7terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector7pin" layer="schematic" terminalId="connector7terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector7pin" layer="copper0"/>
     <p svgId="connector7pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector8" name="D1">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector8pin" layer="breadboard" terminalId="connector8terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector8pin" layer="schematic" terminalId="connector8terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector8pin" layer="copper0"/>
     <p svgId="connector8pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector9" name="D2">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector9pin" layer="breadboard" terminalId="connector9terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector9pin" layer="schematic" terminalId="connector9terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector9pin" layer="copper0"/>
     <p svgId="connector9pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector10" name="D3">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector10pin" layer="breadboard" terminalId="connector10terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector10pin" layer="schematic" terminalId="connector10terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector10pin" layer="copper0"/>
     <p svgId="connector10pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector11" name="D4">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector11pin" layer="breadboard" terminalId="connector11terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector11pin" layer="schematic" terminalId="connector11terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector11pin" layer="copper0"/>
     <p svgId="connector11pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector12" name="D5">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector12pin" layer="breadboard" terminalId="connector12terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector12pin" layer="schematic" terminalId="connector12terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector12pin" layer="copper0"/>
     <p svgId="connector12pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector13" name="D6">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector13pin" layer="breadboard" terminalId="connector13terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector13pin" layer="schematic" terminalId="connector13terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector13pin" layer="copper0"/>
     <p svgId="connector13pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector14" name="D7">
   <description>Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector14pin" layer="breadboard" terminalId="connector14terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector14pin" layer="schematic" terminalId="connector14terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector14pin" layer="copper0"/>
     <p svgId="connector14pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector15" name="CY">
   <description>(Pin 16) *may be left floating* This output can be programmed to serve as one of the following: A. /CY. Complemented Carry out (active "0"); B. CY. True Carry out (active "1"); C. CYT. Carry Toggle flip-flop out; D. /COMP. Comparator out (active "0")</description>
   <views>
    <breadboardView>
     <p svgId="connector15pin" layer="breadboard" terminalId="connector15terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector15pin" layer="schematic" terminalId="connector15terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector15pin" layer="copper0"/>
     <p svgId="connector15pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector16" name="BW">
   <description>(Pin 17) *may be left floating*  This output can be programmed to serve as one of the following: A. /BW Complemented Borrow out (active "0"); B. BW True Borrow out (active "1"); C. BWT Borrow Toggle flip-flop out; D. COMPT. Comparator Toggle output.</description>
   <views>
    <breadboardView>
     <p svgId="connector16pin" layer="breadboard" terminalId="connector16terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector16pin" layer="schematic" terminalId="connector16terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector16pin" layer="copper0"/>
     <p svgId="connector16pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector17" name="C/D">
   <description>(Control/Data Input) (Pin 18). A logical "1" at this input enables a control word to be written into one of the four control registers or the OSR to be read on the I/O bus. A logical "0" enables a data word to be written into the PR, or the OL to be read on the I/O bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector17pin" layer="breadboard" terminalId="connector17terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector17pin" layer="schematic" terminalId="connector17terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector17pin" layer="copper0"/>
     <p svgId="connector17pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector18" name="/RD">
   <description>(Read Input) (Pin 19). A logical "0" at this input enables the OSR and the OL to be read on the data bus.</description>
   <views>
    <breadboardView>
     <p svgId="connector18pin" layer="breadboard" terminalId="connector18terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector18pin" layer="schematic" terminalId="connector18terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector18pin" layer="copper0"/>
     <p svgId="connector18pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
  <connector type="male" id="connector19" name="0V">
   <description>Connect to the 0V (ground) of the power supply in your circuit</description>
   <views>
    <breadboardView>
     <p svgId="connector19pin" layer="breadboard" terminalId="connector19terminal"/>
    </breadboardView>
    <schematicView>
     <p svgId="connector19pin" layer="schematic" terminalId="connector19terminal"/>
    </schematicView>
    <pcbView>
     <p svgId="connector19pin" layer="copper0"/>
     <p svgId="connector19pin" layer="copper1"/>
    </pcbView>
   </views>
  </connector>
 </connectors>
 <url>www.lsicsi.com/pdfs/Data_Sheets/LS7166.pdf‎</url>
</module>
