<p align="center">
  <img src="https://raw.githubusercontent.com/Amirtha941/systemverilog-vlsi-verification/main/banner.gif" alt="SystemVerilog VLSI Verification Banner" width="900"/>
</p>


# 🎓 SystemVerilog & VLSI Verification Journey

[![GitHub Repo Size](https://img.shields.io/github/repo-size/Amirtha941/systemverilog-vlsi-verification?color=blue&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification)
[![GitHub Stars](https://img.shields.io/github/stars/Amirtha941/systemverilog-vlsi-verification?color=yellow&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification/stargazers)
[![GitHub Last Commit](https://img.shields.io/github/last-commit/Amirtha941/systemverilog-vlsi-verification?color=green&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification/commits/main)
[![Job Ready](https://img.shields.io/badge/VLSI-Verification%20Ready-green?style=for-the-badge)]()

---

## 💡 About This Repository

This repository documents my **daily learning journey** and **projects** in **SystemVerilog and VLSI verification**.  

- 🎯 **Goal:** Become job-ready for VLSI verification roles at NVIDIA, Intel, Qualcomm, etc.  
- 📝 Maintain **daily logs** summarizing concepts studied.  
- 🛠️ Implement **mini-projects** to apply concepts practically.  
- 🔄 **Revise Verilog** alongside SystemVerilog for a strong design foundation.  

This repo serves as a **learning diary + project portfolio**.

---

## 📅 60-Day Daily Log Tracker

| Day | Date | Topics / Concepts Studied | Practical / Module Implemented | Status |
|-----|------|--------------------------|-------------------------------|--------|
| 1   | 19/10/2025 | SystemVerilog: Built in functions | --- | ![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 2   | 20/10/2025 | SystemVerilog: Format Specifiers| ---|![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 3   | 21/10/2025 | SystemVerilog: Strings | ---|![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 4   | 23/10/2025 | SystemVerilog: enum | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 5   | 24/10/2025| SystemVerilog: Datatypes | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github) |
| 6   | 25/10/2025| SystemVerilog: Copy Assignments | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 7   | 26/10/2025| SystemVerilog: Functions | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 8   | 27/10/2025| SystemVerilog: Tasks | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| …   | …          | …                        | …                             | …      |
| 60  | YYYY-MM-DD | APB Timer Mini Project: Coverage & Report | --- | ![Coming Soon](https://img.shields.io/badge/Coming%20Soon-%23FF69B4?style=for-the-badge&logo=github) |


---

## 🧩 How I Use This Repo

- **Daily Logs:** Summarize concepts studied and key takeaways.  
- **Project Commits:** Upload modules/project code once completed.  
- **Waveforms & Coverage:** Include screenshots or `.vcd` files for verification evidence.  

> Learning by doing is the main focus — concepts are reinforced through practical implementation.

---

## 🛠 Tools & Technology Stack

![SystemVerilog](https://img.shields.io/badge/SystemVerilog-%23FF3E00?style=for-the-badge&logo=systemverilog)
![VLSI](https://img.shields.io/badge/VLSI-%23FF6F00?style=for-the-badge&logo=chip)
![EDA Tools](https://img.shields.io/badge/EDA%20Tools-%2300BFFF?style=for-the-badge)
![Learning](https://img.shields.io/badge/Learning-%F0%9F%92%9D-blue?style=for-the-badge)

- **HDL:** Verilog, SystemVerilog  
- **Simulation:** Synopsys VCS, ModelSim, QuestaSim  
- **Waveform Viewer:** Verdi, GTKWave  
- **Editor/IDE:** VS Code, Sublime Text  
- **Version Control:** Git & GitHub  


