

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Tue Dec 17 08:46:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.095 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   543458|   543458|  2.174 ms|  2.174 ms|  543459|  543459|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2_fu_206  |kernel_nlp_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2  |     2603|     2603|  10.412 us|  10.412 us|    2603|    2603|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_221  |kernel_nlp_Pipeline_VITIS_LOOP_113_4_VITIS_LOOP_114_5  |    24013|    24013|  96.052 us|  96.052 us|   24013|   24013|       no|
        |grp_S0_fu_248                                                     |S0                                                     |   490201|   490201|   1.961 ms|   1.961 ms|  490201|  490201|       no|
        |grp_S1_fu_280                                                     |S1                                                     |     2408|     2408|   9.632 us|   9.632 us|    2408|    2408|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_126_7_VITIS_LOOP_127_8_fu_304  |kernel_nlp_Pipeline_VITIS_LOOP_126_7_VITIS_LOOP_127_8  |    24013|    24013|  96.052 us|  96.052 us|   24013|   24013|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|   101|    30279|    29074|    0|
|Memory               |      128|     -|        0|        0|   20|
|Multiplexer          |        -|     -|        -|     5465|    -|
|Register             |        -|     -|      352|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      158|   101|    30631|    34541|   20|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       11|     3|        3|        7|    6|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|     1|        1|        2|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-------+------+-----+
    |grp_S0_fu_248                                                     |S0                                                     |        0|  41|  11232|  9058|    0|
    |grp_S1_fu_280                                                     |S1                                                     |        0|   0|   2855|   909|    0|
    |control_s_axi_U                                                   |control_s_axi                                          |        0|   0|    176|   296|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U389                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U390                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U391                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U392                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U393                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U394                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U395                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U396                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U397                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U398                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U399                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U400                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U401                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U402                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U403                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U404                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U405                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U406                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U407                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U408                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|   3|    143|    78|    0|
    |gmem1_m_axi_U                                                     |gmem1_m_axi                                            |       30|   0|   3521|  2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2_fu_206  |kernel_nlp_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2  |        0|   0|    564|   298|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_221  |kernel_nlp_Pipeline_VITIS_LOOP_113_4_VITIS_LOOP_114_5  |        0|   0|   3991|  7333|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_126_7_VITIS_LOOP_127_8_fu_304  |kernel_nlp_Pipeline_VITIS_LOOP_126_7_VITIS_LOOP_127_8  |        0|   0|   5080|  6925|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                             |                                                       |       30| 101|  30279| 29074|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |v19_U     |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_1_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_2_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_3_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_4_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_5_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_6_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v19_7_U   |v19_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v20_U     |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_1_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_2_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_3_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_4_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_5_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_6_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_7_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_8_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_9_U   |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_10_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_11_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_12_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_13_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_14_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_15_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_16_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_17_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_18_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    |v20_19_U  |v20_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2400|   32|     1|        76800|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                   |      128|  0|   0|   20| 88000|  896|    28|      2816000|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+------+-----------+-----+-----------+
    |       Name      |  LUT | Input Size| Bits| Total Bits|
    +-----------------+------+-----------+-----+-----------+
    |ap_NS_fsm        |  1178|        222|    1|        222|
    |ap_done          |     9|          2|    1|          2|
    |gmem1_ARADDR     |    26|          5|   64|        320|
    |gmem1_ARLEN      |    26|          5|   32|        160|
    |gmem1_ARVALID    |    20|          4|    1|          4|
    |gmem1_AWADDR     |    14|          3|   64|        192|
    |gmem1_AWLEN      |    14|          3|   32|         96|
    |gmem1_AWVALID    |    14|          3|    1|          3|
    |gmem1_BREADY     |    14|          3|    1|          3|
    |gmem1_RREADY     |    14|          3|    1|          3|
    |gmem1_WVALID     |     9|          2|    1|          2|
    |gmem1_blk_n_AR   |     9|          2|    1|          2|
    |gmem1_blk_n_AW   |     9|          2|    1|          2|
    |gmem1_blk_n_B    |     9|          2|    1|          2|
    |grp_fu_364_ce    |    14|          3|    1|          3|
    |grp_fu_364_p0    |    14|          3|   32|         96|
    |grp_fu_364_p1    |    14|          3|   32|         96|
    |grp_fu_368_ce    |    14|          3|    1|          3|
    |grp_fu_368_p0    |    14|          3|   32|         96|
    |grp_fu_368_p1    |    14|          3|   32|         96|
    |grp_fu_372_ce    |    14|          3|    1|          3|
    |grp_fu_372_p0    |    14|          3|   32|         96|
    |grp_fu_372_p1    |    14|          3|   32|         96|
    |grp_fu_376_ce    |    14|          3|    1|          3|
    |grp_fu_376_p0    |    14|          3|   32|         96|
    |grp_fu_376_p1    |    14|          3|   32|         96|
    |grp_fu_380_ce    |    14|          3|    1|          3|
    |grp_fu_380_p0    |    14|          3|   32|         96|
    |grp_fu_380_p1    |    14|          3|   32|         96|
    |grp_fu_384_ce    |    14|          3|    1|          3|
    |grp_fu_384_p0    |    14|          3|   32|         96|
    |grp_fu_384_p1    |    14|          3|   32|         96|
    |grp_fu_388_ce    |    14|          3|    1|          3|
    |grp_fu_388_p0    |    14|          3|   32|         96|
    |grp_fu_388_p1    |    14|          3|   32|         96|
    |grp_fu_392_ce    |    14|          3|    1|          3|
    |grp_fu_392_p0    |    14|          3|   32|         96|
    |grp_fu_392_p1    |    14|          3|   32|         96|
    |grp_fu_396_ce    |    14|          3|    1|          3|
    |grp_fu_396_p0    |    14|          3|   32|         96|
    |grp_fu_396_p1    |    14|          3|   32|         96|
    |grp_fu_400_ce    |    14|          3|    1|          3|
    |grp_fu_400_p0    |    14|          3|   32|         96|
    |grp_fu_400_p1    |    14|          3|   32|         96|
    |grp_fu_404_ce    |    14|          3|    1|          3|
    |grp_fu_404_p0    |    14|          3|   32|         96|
    |grp_fu_404_p1    |    14|          3|   32|         96|
    |grp_fu_408_ce    |    14|          3|    1|          3|
    |grp_fu_408_p0    |    14|          3|   32|         96|
    |grp_fu_408_p1    |    14|          3|   32|         96|
    |grp_fu_412_ce    |    14|          3|    1|          3|
    |grp_fu_412_p0    |    14|          3|   32|         96|
    |grp_fu_412_p1    |    14|          3|   32|         96|
    |grp_fu_416_ce    |    14|          3|    1|          3|
    |grp_fu_416_p0    |    14|          3|   32|         96|
    |grp_fu_416_p1    |    14|          3|   32|         96|
    |grp_fu_420_ce    |    14|          3|    1|          3|
    |grp_fu_420_p0    |    14|          3|   32|         96|
    |grp_fu_420_p1    |    14|          3|   32|         96|
    |grp_fu_424_ce    |    14|          3|    1|          3|
    |grp_fu_424_p0    |    14|          3|   32|         96|
    |grp_fu_424_p1    |    14|          3|   32|         96|
    |grp_fu_428_ce    |    14|          3|    1|          3|
    |grp_fu_428_p0    |    14|          3|   32|         96|
    |grp_fu_428_p1    |    14|          3|   32|         96|
    |grp_fu_432_ce    |    14|          3|    1|          3|
    |grp_fu_432_p0    |    14|          3|   32|         96|
    |grp_fu_432_p1    |    14|          3|   32|         96|
    |grp_fu_436_ce    |    14|          3|    1|          3|
    |grp_fu_436_p0    |    14|          3|   32|         96|
    |grp_fu_436_p1    |    14|          3|   32|         96|
    |grp_fu_440_ce    |    14|          3|    1|          3|
    |grp_fu_440_p0    |    14|          3|   32|         96|
    |grp_fu_440_p1    |    14|          3|   32|         96|
    |v19_1_address0   |    14|          3|   13|         39|
    |v19_1_ce0        |    14|          3|    1|          3|
    |v19_1_ce1        |     9|          2|    1|          2|
    |v19_1_we0        |     9|          2|    1|          2|
    |v19_1_we1        |     9|          2|    1|          2|
    |v19_2_address0   |    14|          3|   13|         39|
    |v19_2_ce0        |    14|          3|    1|          3|
    |v19_2_ce1        |     9|          2|    1|          2|
    |v19_2_we0        |     9|          2|    1|          2|
    |v19_2_we1        |     9|          2|    1|          2|
    |v19_3_address0   |    14|          3|   13|         39|
    |v19_3_ce0        |    14|          3|    1|          3|
    |v19_3_ce1        |     9|          2|    1|          2|
    |v19_3_we0        |     9|          2|    1|          2|
    |v19_3_we1        |     9|          2|    1|          2|
    |v19_4_address0   |    14|          3|   13|         39|
    |v19_4_ce0        |    14|          3|    1|          3|
    |v19_4_ce1        |     9|          2|    1|          2|
    |v19_4_we0        |     9|          2|    1|          2|
    |v19_4_we1        |     9|          2|    1|          2|
    |v19_5_address0   |    14|          3|   13|         39|
    |v19_5_ce0        |    14|          3|    1|          3|
    |v19_5_ce1        |     9|          2|    1|          2|
    |v19_5_we0        |     9|          2|    1|          2|
    |v19_5_we1        |     9|          2|    1|          2|
    |v19_6_address0   |    14|          3|   13|         39|
    |v19_6_ce0        |    14|          3|    1|          3|
    |v19_6_ce1        |     9|          2|    1|          2|
    |v19_6_we0        |     9|          2|    1|          2|
    |v19_6_we1        |     9|          2|    1|          2|
    |v19_7_address0   |    14|          3|   13|         39|
    |v19_7_ce0        |    14|          3|    1|          3|
    |v19_7_ce1        |     9|          2|    1|          2|
    |v19_7_we0        |     9|          2|    1|          2|
    |v19_7_we1        |     9|          2|    1|          2|
    |v19_address0     |    14|          3|   13|         39|
    |v19_ce0          |    14|          3|    1|          3|
    |v19_ce1          |     9|          2|    1|          2|
    |v19_we0          |     9|          2|    1|          2|
    |v19_we1          |     9|          2|    1|          2|
    |v20_10_address0  |    26|          5|   12|         60|
    |v20_10_address1  |    20|          4|   12|         48|
    |v20_10_ce0       |    26|          5|    1|          5|
    |v20_10_ce1       |    20|          4|    1|          4|
    |v20_10_d0        |    20|          4|   32|        128|
    |v20_10_we0       |    20|          4|    1|          4|
    |v20_10_we1       |     9|          2|    1|          2|
    |v20_11_address0  |    26|          5|   12|         60|
    |v20_11_address1  |    20|          4|   12|         48|
    |v20_11_ce0       |    26|          5|    1|          5|
    |v20_11_ce1       |    20|          4|    1|          4|
    |v20_11_d0        |    20|          4|   32|        128|
    |v20_11_we0       |    20|          4|    1|          4|
    |v20_11_we1       |     9|          2|    1|          2|
    |v20_12_address0  |    26|          5|   12|         60|
    |v20_12_address1  |    20|          4|   12|         48|
    |v20_12_ce0       |    26|          5|    1|          5|
    |v20_12_ce1       |    20|          4|    1|          4|
    |v20_12_d0        |    20|          4|   32|        128|
    |v20_12_we0       |    20|          4|    1|          4|
    |v20_12_we1       |     9|          2|    1|          2|
    |v20_13_address0  |    26|          5|   12|         60|
    |v20_13_address1  |    20|          4|   12|         48|
    |v20_13_ce0       |    26|          5|    1|          5|
    |v20_13_ce1       |    20|          4|    1|          4|
    |v20_13_d0        |    20|          4|   32|        128|
    |v20_13_we0       |    20|          4|    1|          4|
    |v20_13_we1       |     9|          2|    1|          2|
    |v20_14_address0  |    26|          5|   12|         60|
    |v20_14_address1  |    20|          4|   12|         48|
    |v20_14_ce0       |    26|          5|    1|          5|
    |v20_14_ce1       |    20|          4|    1|          4|
    |v20_14_d0        |    20|          4|   32|        128|
    |v20_14_we0       |    20|          4|    1|          4|
    |v20_14_we1       |     9|          2|    1|          2|
    |v20_15_address0  |    26|          5|   12|         60|
    |v20_15_address1  |    20|          4|   12|         48|
    |v20_15_ce0       |    26|          5|    1|          5|
    |v20_15_ce1       |    20|          4|    1|          4|
    |v20_15_d0        |    20|          4|   32|        128|
    |v20_15_we0       |    20|          4|    1|          4|
    |v20_15_we1       |     9|          2|    1|          2|
    |v20_16_address0  |    26|          5|   12|         60|
    |v20_16_address1  |    20|          4|   12|         48|
    |v20_16_ce0       |    26|          5|    1|          5|
    |v20_16_ce1       |    20|          4|    1|          4|
    |v20_16_d0        |    20|          4|   32|        128|
    |v20_16_we0       |    20|          4|    1|          4|
    |v20_16_we1       |     9|          2|    1|          2|
    |v20_17_address0  |    26|          5|   12|         60|
    |v20_17_address1  |    20|          4|   12|         48|
    |v20_17_ce0       |    26|          5|    1|          5|
    |v20_17_ce1       |    20|          4|    1|          4|
    |v20_17_d0        |    20|          4|   32|        128|
    |v20_17_we0       |    20|          4|    1|          4|
    |v20_17_we1       |     9|          2|    1|          2|
    |v20_18_address0  |    26|          5|   12|         60|
    |v20_18_address1  |    20|          4|   12|         48|
    |v20_18_ce0       |    26|          5|    1|          5|
    |v20_18_ce1       |    20|          4|    1|          4|
    |v20_18_d0        |    20|          4|   32|        128|
    |v20_18_we0       |    20|          4|    1|          4|
    |v20_18_we1       |     9|          2|    1|          2|
    |v20_19_address0  |    26|          5|   12|         60|
    |v20_19_address1  |    20|          4|   12|         48|
    |v20_19_ce0       |    26|          5|    1|          5|
    |v20_19_ce1       |    20|          4|    1|          4|
    |v20_19_d0        |    20|          4|   32|        128|
    |v20_19_we0       |    20|          4|    1|          4|
    |v20_19_we1       |     9|          2|    1|          2|
    |v20_1_address0   |    26|          5|   12|         60|
    |v20_1_address1   |    20|          4|   12|         48|
    |v20_1_ce0        |    26|          5|    1|          5|
    |v20_1_ce1        |    20|          4|    1|          4|
    |v20_1_d0         |    20|          4|   32|        128|
    |v20_1_we0        |    20|          4|    1|          4|
    |v20_1_we1        |     9|          2|    1|          2|
    |v20_2_address0   |    26|          5|   12|         60|
    |v20_2_address1   |    20|          4|   12|         48|
    |v20_2_ce0        |    26|          5|    1|          5|
    |v20_2_ce1        |    20|          4|    1|          4|
    |v20_2_d0         |    20|          4|   32|        128|
    |v20_2_we0        |    20|          4|    1|          4|
    |v20_2_we1        |     9|          2|    1|          2|
    |v20_3_address0   |    26|          5|   12|         60|
    |v20_3_address1   |    20|          4|   12|         48|
    |v20_3_ce0        |    26|          5|    1|          5|
    |v20_3_ce1        |    20|          4|    1|          4|
    |v20_3_d0         |    20|          4|   32|        128|
    |v20_3_we0        |    20|          4|    1|          4|
    |v20_3_we1        |     9|          2|    1|          2|
    |v20_4_address0   |    26|          5|   12|         60|
    |v20_4_address1   |    20|          4|   12|         48|
    |v20_4_ce0        |    26|          5|    1|          5|
    |v20_4_ce1        |    20|          4|    1|          4|
    |v20_4_d0         |    20|          4|   32|        128|
    |v20_4_we0        |    20|          4|    1|          4|
    |v20_4_we1        |     9|          2|    1|          2|
    |v20_5_address0   |    26|          5|   12|         60|
    |v20_5_address1   |    20|          4|   12|         48|
    |v20_5_ce0        |    26|          5|    1|          5|
    |v20_5_ce1        |    20|          4|    1|          4|
    |v20_5_d0         |    20|          4|   32|        128|
    |v20_5_we0        |    20|          4|    1|          4|
    |v20_5_we1        |     9|          2|    1|          2|
    |v20_6_address0   |    26|          5|   12|         60|
    |v20_6_address1   |    20|          4|   12|         48|
    |v20_6_ce0        |    26|          5|    1|          5|
    |v20_6_ce1        |    20|          4|    1|          4|
    |v20_6_d0         |    20|          4|   32|        128|
    |v20_6_we0        |    20|          4|    1|          4|
    |v20_6_we1        |     9|          2|    1|          2|
    |v20_7_address0   |    26|          5|   12|         60|
    |v20_7_address1   |    20|          4|   12|         48|
    |v20_7_ce0        |    26|          5|    1|          5|
    |v20_7_ce1        |    20|          4|    1|          4|
    |v20_7_d0         |    20|          4|   32|        128|
    |v20_7_we0        |    20|          4|    1|          4|
    |v20_7_we1        |     9|          2|    1|          2|
    |v20_8_address0   |    26|          5|   12|         60|
    |v20_8_address1   |    20|          4|   12|         48|
    |v20_8_ce0        |    26|          5|    1|          5|
    |v20_8_ce1        |    20|          4|    1|          4|
    |v20_8_d0         |    20|          4|   32|        128|
    |v20_8_we0        |    20|          4|    1|          4|
    |v20_8_we1        |     9|          2|    1|          2|
    |v20_9_address0   |    26|          5|   12|         60|
    |v20_9_address1   |    20|          4|   12|         48|
    |v20_9_ce0        |    26|          5|    1|          5|
    |v20_9_ce1        |    20|          4|    1|          4|
    |v20_9_d0         |    20|          4|   32|        128|
    |v20_9_we0        |    20|          4|    1|          4|
    |v20_9_we1        |     9|          2|    1|          2|
    |v20_address0     |    26|          5|   12|         60|
    |v20_address1     |    20|          4|   12|         48|
    |v20_ce0          |    26|          5|    1|          5|
    |v20_ce1          |    20|          4|    1|          4|
    |v20_d0           |    20|          4|   32|        128|
    |v20_we0          |    20|          4|    1|          4|
    |v20_we1          |     9|          2|    1|          2|
    +-----------------+------+-----------+-----+-----------+
    |Total            |  5465|       1097| 2838|      10317|
    +-----------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                     |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  221|   0|  221|          0|
    |ap_done_reg                                                                    |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                   |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                   |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                   |    1|   0|    1|          0|
    |gmem1_addr_reg_359                                                             |   64|   0|   64|          0|
    |grp_S0_fu_248_ap_start_reg                                                     |    1|   0|    1|          0|
    |grp_S1_fu_280_ap_start_reg                                                     |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_104_2_fu_206_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_113_4_VITIS_LOOP_114_5_fu_221_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_126_7_VITIS_LOOP_127_8_fu_304_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln_reg_351                                                               |   58|   0|   58|          0|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                          |  352|   0|  352|          0|
    +-------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

