#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Thu Oct 24 15:21:47 2013
# Process ID: 28273
# Log file: /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/vc709_reference_nic.rds
# Journal file: /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vc709_reference_nic.tcl
# set_param gui.test TreeTableDev
# set_param project.hsv.suppressChildGraphs 0
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup
# } [current_fileset]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/cmd_fifo_xgemac_rxif_synth_1/cmd_fifo_xgemac_rxif.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/cmd_fifo_xgemac_rxif_synth_1/cmd_fifo_xgemac_rxif.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/cmd_fifo_xgemac_rxif_synth_1/cmd_fifo_xgemac_rxif.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axis_async_fifo_synth_1/axis_async_fifo.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axis_async_fifo_synth_1/axis_async_fifo.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axis_async_fifo_synth_1/axis_async_fifo.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/ten_gig_eth_pcs_pma_ip.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/ten_gig_eth_pcs_pma_ip.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/ten_gig_eth_pcs_pma_ip.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_mac_ip_synth_1/ten_gig_eth_mac_ip.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_mac_ip_synth_1/ten_gig_eth_mac_ip.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_mac_ip_synth_1/ten_gig_eth_mac_ip.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/vc709_pcie_x8_gen3_synth_1/vc709_pcie_x8_gen3.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/vc709_pcie_x8_gen3_synth_1/vc709_pcie_x8_gen3.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/vc709_pcie_x8_gen3_synth_1/vc709_pcie_x8_gen3.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/axi_dma_0.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/axi_dma_0.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/axi_dma_0_synth_1/axi_dma_0.dcp]
# add_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/nf10_bram_output_queues_0.dcp
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/nf10_bram_output_queues_0.dcp]
# set_property use_blackbox_stub false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/nf10_bram_output_queues_0_synth_1/nf10_bram_output_queues_0.dcp]
# read_ip /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/nf10_nic_output_port_lookup_0.xci]
# read_ip /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci]
# read_verilog {
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_stub.v
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_stub.v
# }
CRITICAL WARNING: [Designutils 20-1440] File '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v' already exists in the project as a part of composite file '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/nf10_input_arbiter_0.xci'. Explicitly adding the file outside the scope of the composite can lead to unintended behaviors and is not recommended.
# read_vhdl {
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd
#   /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd
# }
# read_xdc /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic [current_project]
# synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2
Command: synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'nf10_nic_output_port_lookup_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [IP_Flow 19-2162] IP 'nf10_input_arbiter_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:123]
CRITICAL WARNING: [Synth 8-4529] overwriting previous definition of module fallthrough_small_fifo: This can potentially cause a crash or a logic mismatch [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:88]
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 880.070 ; gain = 165.809
INFO: [Synth 8-638] synthesizing module 'vc709_reference_nic' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK2_FREQ bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter USER_CLK_FREQ bound to: 5 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6159]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6159]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6260]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6260]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12238]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12238]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (4#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111110000 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:81' bound to instance 'processor' of component 'kcpsm6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:222]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111110000 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:671]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:682]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:687]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:692]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:697]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:708]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:713]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:719]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:740]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:745]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:750]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:761]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:766]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:790]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:800]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:811]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:822]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:832]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:847]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:858]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:863]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:874]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:880]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:895]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:906]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:917]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:923]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:929]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:940]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:946]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:952]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:963]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:969]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:987]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:997]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1007]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1013]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1037]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1042]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1047]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1058]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1064]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1074]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1079]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1089]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1094]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1105]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1112]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1118]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1129]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1134]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1145]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1151]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1162]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1168]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1178]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1184]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000000000000000110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1319]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1352]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1357]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (6#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'clock_control_program' declared at '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:135' bound to instance 'program_rom' of component 'clock_control_program' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:249]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b1000111010010010101010111010001110100011101001001010101010001011101001001010101011101000111010010010101010100010100010100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100010101000 
	Parameter INITP_01 bound to: 256'b1010101010101010010000101010101010001010000010110000100010101000001000101010101010101010101101100010110110101010110000101010101010101010101010101010000010101000101110100100101110100011101001001010101011101000111010001110100100101010101000101110100100101110 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011010010 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0001101100000011000000001000110100011101000100100001101100000010000000001000110100011101111001000001101100000001000000001000110100011101010101000001101100000000000000000100110100011101100000000000000010110100000000000100100100000000010001100001011011111111 
	Parameter INIT_01 bound to: 256'b0001110100000000000110110001111100000000100011010001110110100000000110110001100100000000100011010001110101000000000110110000101100000000100011010001110100001000000110110000101000000000100011010001110110010010000110110000010000000000100011010001110100010101 
	Parameter INIT_02 bound to: 256'b0000000010001101000111011110111100011011001010100000000010001101000111010100100100011011001010010000000010001101000111011100001000011011001010000000000010001101000111010000001100011011001000010000000010001101000111010000000000011011001000000000000010001101 
	Parameter INIT_03 bound to: 256'b0001101100110000000000001000110100011101011101110001101100101111000000001000110100011101000000000001101100101110000000001000110100011101000010110001101100101101000000001000110100011101011101110001101100101100000000001000110100011101000000000001101100101011 
	Parameter INIT_04 bound to: 256'b0001010101110100000000001011100000000000101101000010000001001100010100000000000011010110000001000001011011111111010100000000000011010110000001000001011000000000001000000100110000000000100011010001110101000000000110111000100000000000100011010001110100001011 
	Parameter INIT_05 bound to: 256'b0000000011011100000000001100010101000101000001110001010101110100000000001011100000000000101101000101000000000000000000001011111110010000000000000000000011011100000000001100010100000101110100001001000000000000000000001101110000000000110001010100010100000110 
	Parameter INIT_06 bound to: 256'b0000000011011100000000001100010100000101101100001001000000000000000000001101110000000000110001010100010100000110000101010101110100000000101110000000000010110100010100000000000000000000101111110000000011011010000011010101000000000000110011111001000000000000 
	Parameter INIT_07 bound to: 256'b0000000011000101000001011011000010010000000000000000000011011100000000001100010101000101000001100001010101011101000000001011100000000000101101000101000000000000000000001011111110010000000000000000000011011100000000001100010100000101110100001001000000000000 
	Parameter INIT_08 bound to: 256'b0001010101101000000000001011100000000000101101000101000000000000000000001011111100000000110110100000110101010000000000001100111110010000000000000000000011011100000000001100010101000101000001110001010101011101000000001011100010010000000000000000000011011100 
	Parameter INIT_09 bound to: 256'b0000000010111000000000001011010001010000000000000000000010111111100100000000000000000000110111000000000011000101000001011101000010010000000000000000000011011100000000001100010100000101101100001001000000000000000000001101110000000000110001010100010100000110 
	Parameter INIT_0A bound to: 256'b0000000011001111100100000000000000000000110111000000000011000101010001010000011100010101011010000000000010111000100100000000000000000000110111000000000011000101000001011011000010010000000000000000000011011100000000001100010101000101000001100001010101101000 
	Parameter INIT_0B bound to: 256'b0000000011101010010100000000000000000000110111110000000011111100000000001110101000000000111110110000000011100100000000001110111001010000000000001101111100001000010111110000001000011111000000010101000000000000000000001011111100000000110110100000110101010000 
	Parameter INIT_0C bound to: 256'b0001000100001000001000001100011010010000000000000100000100001110000000001101010100000000111011100010000011001011000000001110101001100000110010101100010100010000000100011000000001010000000000000000000011101110000000001111110000000000111001000000000011111011 
	Parameter INIT_0D bound to: 256'b0001000011111110010100000000000011010101000000010000000011110001001000001101010100000000111011100101000000000000000000001101111100000000111111000000000011100100000000001111101100000000111010100101000000000000011000001101000010010001000000010000000011110001 
	Parameter INIT_0E bound to: 256'b1101111100001000010111110000001001010000000000001101111100001000001011110000000000010000111111010101000000000000001000001110011011010000000000011001000000000110110111110000100001011111000000010101000000000000000000001111101111011111000010000010111100000000 
	Parameter INIT_0F bound to: 256'b0000000100000001000000010000000100000001000000010000000100000001000000010000000101010000000000000000000011011111000000001111111001000101000000001101000000000010100100000000011000000000111111100000000011100100000000001111101100000000111011100101000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110000100000010100100000000000100010000000010110101000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (7#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (8#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 5 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter REFCLK_SEL bound to: 1'b0 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:138]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11143]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (9#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11143]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:470]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (10#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' (11#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_stub.v:16]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7vx' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
INFO: [Synth 8-638] synthesizing module 'PIO' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PIO_EP_MEM_ACCESS' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIO_MEM_ACCESS_WR_RST bound to: 3'b000 
	Parameter PIO_MEM_ACCESS_WR_WAIT bound to: 3'b001 
	Parameter PIO_MEM_ACCESS_WR_READ bound to: 3'b010 
	Parameter PIO_MEM_ACCESS_WR_WRITE bound to: 3'b100 
	Parameter PIO_MRD_TR_GEN_REG bound to: 11'b01110101010 
	Parameter PIO_INTR_GEN_REG bound to: 11'b01110111011 
INFO: [Synth 8-638] synthesizing module 'EP_MEM' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:25656]
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36' (12#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:25656]
INFO: [Synth 8-256] done synthesizing module 'EP_MEM' (13#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:198]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP_MEM_ACCESS' (14#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
INFO: [Synth 8-638] synthesizing module 'PIO_RX_ENGINE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter PIO_RX_MEM_RD_FMT_TYPE bound to: 4'b0000 
	Parameter PIO_RX_MEM_WR_FMT_TYPE bound to: 4'b0001 
	Parameter PIO_RX_IO_RD_FMT_TYPE bound to: 4'b0010 
	Parameter PIO_RX_IO_WR_FMT_TYPE bound to: 4'b0011 
	Parameter PIO_RX_ATOP_FAA_FMT_TYPE bound to: 4'b0100 
	Parameter PIO_RX_ATOP_UCS_FMT_TYPE bound to: 4'b0101 
	Parameter PIO_RX_ATOP_CAS_FMT_TYPE bound to: 4'b0110 
	Parameter PIO_RX_MEM_LK_RD_FMT_TYPE bound to: 4'b0111 
	Parameter PIO_RX_MSG_FMT_TYPE bound to: 4'b1100 
	Parameter PIO_RX_MSG_VD_FMT_TYPE bound to: 4'b1101 
	Parameter PIO_RX_MSG_ATS_FMT_TYPE bound to: 4'b1110 
	Parameter PIO_RX_RST_STATE bound to: 8'b00000000 
	Parameter PIO_RX_WAIT_STATE bound to: 8'b00000001 
	Parameter PIO_RX_64_QW1 bound to: 8'b00000010 
	Parameter PIO_RX_DATA bound to: 8'b00000011 
	Parameter PIO_RX_DATA2 bound to: 8'b00000100 
	Parameter BAR_ID_SELECT bound to: 112 - type: integer 
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:1641]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:1318]
INFO: [Synth 8-256] done synthesizing module 'PIO_RX_ENGINE' (15#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter PIO_TX_RST_STATE bound to: 4'b0000 
	Parameter PIO_TX_COMPL_C1 bound to: 4'b0001 
	Parameter PIO_TX_COMPL_C2 bound to: 4'b0010 
	Parameter PIO_TX_COMPL_WD_C1 bound to: 4'b0011 
	Parameter PIO_TX_COMPL_WD_C2 bound to: 4'b0100 
	Parameter PIO_TX_COMPL_PYLD bound to: 4'b0101 
	Parameter PIO_TX_CPL_UR_C1 bound to: 4'b0110 
	Parameter PIO_TX_CPL_UR_C2 bound to: 4'b0111 
	Parameter PIO_TX_CPL_UR_C3 bound to: 4'b1000 
	Parameter PIO_TX_CPL_UR_C4 bound to: 4'b1001 
	Parameter PIO_TX_MRD_C1 bound to: 4'b1010 
	Parameter PIO_TX_MRD_C2 bound to: 4'b1011 
	Parameter PIO_TX_COMPL_WD_2DW bound to: 4'b1100 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C1 bound to: 4'b1101 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C2 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:422]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:299]
INFO: [Synth 8-256] done synthesizing module 'PIO_TX_ENGINE' (16#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_INTR_CTRL' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIO_INTR_CTRL' (17#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (18#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
INFO: [Synth 8-638] synthesizing module 'PIO_TO_CTRL' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIO_TO_CTRL' (19#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
INFO: [Synth 8-256] done synthesizing module 'PIO' (20#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_7vx' (21#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dma_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_stub.v:16]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_awaddr' does not match port width (10) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1037]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_wdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1040]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_bresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1041]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_araddr' does not match port width (10) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1046]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1049]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1050]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awaddr' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1051]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awlen' does not match port width (8) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1052]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awsize' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1053]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awburst' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1054]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awprot' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1055]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awcache' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1056]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1059]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wstrb' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1060]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_bresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1064]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_araddr' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1067]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arlen' does not match port width (8) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1068]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arsize' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1069]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arburst' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1070]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arprot' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1071]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arcache' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1072]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1075]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1076]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_araddr' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1080]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arlen' does not match port width (8) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1081]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arsize' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1082]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arburst' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1083]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arprot' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1084]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arcache' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1085]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1088]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1089]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1094]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tkeep' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1095]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1100]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tkeep' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1101]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awaddr' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1105]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awlen' does not match port width (8) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1106]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awsize' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1107]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awburst' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1108]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awprot' does not match port width (3) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1109]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awcache' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1110]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1113]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wstrb' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1114]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_bresp' does not match port width (2) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1118]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1122]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tkeep' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1123]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tdata' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1128]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tkeep' does not match port width (4) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1129]
WARNING: [Synth 8-689] width (1) of port connection 'axi_dma_tstvec' does not match port width (32) of module 'axi_dma_0_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1135]
INFO: [Synth 8-638] synthesizing module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_stub.v:16]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_stub.v:16]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
	Parameter ADDRESS_FILTER_EN bound to: 0 - type: integer 
	Parameter FIFO_CNT_WIDTH bound to: 16 - type: integer 
	Parameter IDLE_WR bound to: 4'b0001 
	Parameter DA_DECODE bound to: 4'b0010 
	Parameter BEGIN_WRITE bound to: 4'b0100 
	Parameter DROP_FRAME bound to: 4'b1000 
	Parameter IDLE_RD bound to: 4'b0001 
	Parameter PREP_READ_1 bound to: 4'b0010 
	Parameter PREP_READ_2 bound to: 4'b0100 
	Parameter BEGIN_READ bound to: 4'b1000 
	Parameter THRESHOLD bound to: 8 - type: integer 
	Parameter THRESHOLD_EXT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (22#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (22#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo_stub.v:16]
WARNING: [Synth 8-689] width (16) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:548]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo_bbox' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:549]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (23#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
	Parameter FIFO_CNT_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOAD bound to: 1 - type: integer 
	Parameter PUSH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo_bbox_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:160]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo_bbox_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:161]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (24#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
INFO: [Synth 8-638] synthesizing module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_SPT_WIDTH bound to: 8 - type: integer 
	Parameter C_DPT_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer 
	Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer 
	Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 1600 - type: integer 
	Parameter LENGTH_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 8 - type: integer 
	Parameter M_S_RATIO_COUNT bound to: 4 - type: integer 
	Parameter S_M_RATIO_COUNT bound to: 0 - type: integer 
	Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer 
	Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 73 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 73 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 255 - type: integer 
	Parameter MAX_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (25#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (26#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 31 - type: integer 
	Parameter MAX_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (26#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (26#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_axis_converter' (27#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tdata' does not match port width (256) of module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:269]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb' does not match port width (32) of module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:270]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser' does not match port width (128) of module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:274]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb' does not match port width (8) of module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:278]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser' does not match port width (128) of module 'nf10_axis_converter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:282]
INFO: [Synth 8-638] synthesizing module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_SPT_WIDTH bound to: 8 - type: integer 
	Parameter C_DPT_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_VALUE_ENABLE bound to: 0 - type: integer 
	Parameter C_DEFAULT_SRC_PORT bound to: 0 - type: integer 
	Parameter C_DEFAULT_DST_PORT bound to: 0 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 1600 - type: integer 
	Parameter LENGTH_COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
	Parameter M_S_RATIO_COUNT bound to: 0 - type: integer 
	Parameter S_M_RATIO_COUNT bound to: 4 - type: integer 
	Parameter METADATA_STATE_WAIT_START bound to: 0 - type: integer 
	Parameter METADATA_STATE_WAIT_END bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 289 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
	Parameter MAX_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (27#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (27#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_axis_converter__parameterized0' (27#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb' does not match port width (8) of module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:296]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser' does not match port width (128) of module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:300]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tdata' does not match port width (256) of module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:303]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb' does not match port width (32) of module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:304]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser' does not match port width (128) of module 'nf10_axis_converter__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:308]
INFO: [Synth 8-256] done synthesizing module 'network_module' (28#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
WARNING: [Synth 8-689] width (64) of port connection 'tx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1178]
WARNING: [Synth 8-689] width (8) of port connection 'tx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1182]
WARNING: [Synth 8-689] width (64) of port connection 'rx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1185]
WARNING: [Synth 8-689] width (8) of port connection 'rx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1189]
WARNING: [Synth 8-689] width (64) of port connection 'tx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1236]
WARNING: [Synth 8-689] width (8) of port connection 'tx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1240]
WARNING: [Synth 8-689] width (64) of port connection 'rx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1243]
WARNING: [Synth 8-689] width (8) of port connection 'rx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1247]
WARNING: [Synth 8-689] width (64) of port connection 'tx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1294]
WARNING: [Synth 8-689] width (8) of port connection 'tx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1298]
WARNING: [Synth 8-689] width (64) of port connection 'rx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1301]
WARNING: [Synth 8-689] width (8) of port connection 'rx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1305]
WARNING: [Synth 8-689] width (64) of port connection 'tx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1344]
WARNING: [Synth 8-689] width (8) of port connection 'tx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1348]
WARNING: [Synth 8-689] width (64) of port connection 'rx_axis_tdata' does not match port width (257) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1351]
WARNING: [Synth 8-689] width (8) of port connection 'rx_axis_tkeep' does not match port width (32) of module 'network_module' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1355]
INFO: [Synth 8-638] synthesizing module 'xgbaser_gt_same_quad_wrapper' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11263]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 6.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (29#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11263]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:579]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (30#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:3246]
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000010010000000000110000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (31#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:3246]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' (32#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xgbaser_gt_same_quad_wrapper' (33#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:23]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter NUM_STATES bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
	Parameter MAX_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (33#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (33#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (34#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/nf10_input_arbiter.v:43]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter_0' (35#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/synth/nf10_input_arbiter_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_nic_output_port_lookup' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter SRC_PORT_POS bound to: 16 - type: integer 
	Parameter DST_PORT_POS bound to: 24 - type: integer 
	Parameter MODULE_HEADER bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized3' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized3' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 3 - type: integer 
	Parameter MAX_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized3' (35#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized3' (35#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_input_arbiter_0/work/nf10_input_arbiter.srcs/hdl/verilog/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup' (36#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/work/nf10_nic_output_port_lookup.srcs/hdl/verilog/nf10_nic_output_port_lookup.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf10_nic_output_port_lookup_0' (37#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_nic_output_port_lookup_0/synth/nf10_nic_output_port_lookup_0.v:55]
INFO: [Synth 8-638] synthesizing module 'nf10_bram_output_queues_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/nf10_bram_output_queues_0_1/nf10_bram_output_queues_0_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'nf10_datapath' (38#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/new/nf10_datapath.v:23]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_0' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1443]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_0' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1444]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_0' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1445]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_1' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1449]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_1' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1450]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_1' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1451]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_2' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1455]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_2' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1456]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_2' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1457]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_tdata_4' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1467]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tstrb_4' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1468]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser_4' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1469]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_0' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1476]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb_0' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1477]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser_0' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1478]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_1' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1482]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb_1' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1483]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser_1' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1484]
WARNING: [Synth 8-689] width (64) of port connection 'm_axis_tdata_2' does not match port width (256) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1488]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tstrb_2' does not match port width (32) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1489]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tuser_2' does not match port width (128) of module 'nf10_datapath' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1490]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'vc709_reference_nic' (39#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port emcclk
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 941.078 ; gain = 226.816
Start RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 941.078 ; gain = 226.816

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PIO_i:pcie_tfc_np_pl_empty to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:axi_str_tready_from_fifo to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_vector[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rx_interface_i:rx_statistics_valid to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tdata_from_fifo[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tkeep_from_fifo[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tkeep_from_fifo[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin tx_interface_i:axi_str_tkeep_from_fifo[5] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst'
WARNING: [Vivado 12-584] No ports matched '[get_ports txclk322]'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc:1]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst'
WARNING: [Vivado 12-584] No ports matched '[get_ports txclk322]'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc:1]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst'
WARNING: [Vivado 12-584] No ports matched '[get_ports txclk322]'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc:1]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst', returning the pins matched for query '[get_ports txclk322]' of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc:1]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_3/ten_gig_eth_pcs_pma_ip_in_context.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc] for cell 'vc709_pcie_x8_gen3_i'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'vc709_pcie_x8_gen3_i', returning the pins matched for query '[get_ports pipe_txoutclk_out]' of cell 'vc709_pcie_x8_gen3_i'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc:1]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/Vivado-28273-nf-test104.cl.cam.ac.uk/dcp_5/vc709_pcie_x8_gen3_in_context.xdc] for cell 'vc709_pcie_x8_gen3_i'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
WARNING: [Vivado 12-508] No pins matched 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:110]
WARNING: [Vivado 12-508] No pins matched 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:111]
WARNING: [Vivado 12-508] No pins matched 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:112]
WARNING: [Vivado 12-508] No pins matched 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:113]
WARNING: [Vivado 12-508] No pins matched 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:114]
WARNING: [Vivado 12-508] No pins matched 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:115]
WARNING: [Vivado 12-508] No pins matched 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:116]
WARNING: [Vivado 12-508] No pins matched 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:117]
INFO: [Timing 38-2] Deriving generated clocks [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:174]
WARNING: [Vivado 12-627] No clocks matched 'xphy_rxusrclkout?'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:174]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:174]
WARNING: [Vivado 12-627] No clocks matched 'xphy_txusrclkout?'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:176]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:176]
WARNING: [Vivado 12-627] No clocks matched 'xphy_txusrclkout?'. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:178]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:178]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances

Start RTL Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1581.078 ; gain = 866.816

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 8).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_buffer.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 1581.078 ; gain = 866.816
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 1581.078 ; gain = 866.816
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'wr_mem_state_reg' in module 'PIO_EP_MEM_ACCESS'
INFO: [Synth 8-4471] merging register 's_axis_rq_tvalid_reg' into 's_axis_rq_tlast_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:411]
INFO: [Synth 8-4471] merging register 's_axis_cc_tvalid_reg' into 's_axis_cc_tlast_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:406]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PIO_TX_ENGINE'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_wr_reg' in module 'rx_interface'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_rd_reg' in module 'rx_interface'
INFO: [Synth 8-3354] encoded FSM with state register 'wr_mem_state_reg' using encoding 'one-hot' in module 'PIO_EP_MEM_ACCESS'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PIO_TX_ENGINE'
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (2 address bits)* is shallow.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |nf10_axis_converter__GB0 |           1|     55501|
|2     |nf10_axis_converter__GB1 |           1|     30208|
|3     |nf10_axis_converter__GB2 |           1|      1919|
|4     |nf10_axis_converter__GB3 |           1|     27091|
|5     |network_module__GC0      |           1|      3367|
|6     |vc709_reference_nic__GC0 |           1|     21362|
+------+-------------------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1581.078 ; gain = 866.816
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 26    
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 13    
+---Registers : 
	              417 Bit    Registers := 18    
	              289 Bit    Registers := 12    
	              256 Bit    Registers := 6     
	              128 Bit    Registers := 24    
	               73 Bit    Registers := 12    
	               64 Bit    Registers := 8     
	               60 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 28    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 206   
+---RAMs : 
	              26K Bit         RAMs := 5     
	              18K Bit         RAMs := 8     
	               4K Bit         RAMs := 8     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   9 Input    256 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   9 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 23    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 4     
	   5 Input     11 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 21    
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 26    
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 57    
	  10 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 41    
	   2 Input      1 Bit        Muxes := 354   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vc709_reference_nic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer_simple 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module small_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kcpsm6 
Detailed RTL Component Info : 
Module PIO_RX_ENGINE 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 21    
	  10 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
Module nf10_axis_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
Module small_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PIO_TX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   9 Input    256 Bit        Muxes := 1     
	   9 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 1     
Module vc709_pcie_x8_gen3_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_control_program 
Detailed RTL Component Info : 
Module clock_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module small_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nf10_nic_output_port_lookup_0 
Detailed RTL Component Info : 
Module nf10_input_arbiter_0 
Detailed RTL Component Info : 
Module PIO_TO_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module network_module 
Detailed RTL Component Info : 
Module fallthrough_small_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ten_gig_eth_pcs_pma_ip_GT_Common_wrapper 
Detailed RTL Component Info : 
Module PIO_EP 
Detailed RTL Component Info : 
Module fallthrough_small_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module small_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module small_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module nf10_datapath 
Detailed RTL Component Info : 
Module nf10_input_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fallthrough_small_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module fallthrough_small_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module small_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nf10_axis_converter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module tx_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module PIO 
Detailed RTL Component Info : 
Module fallthrough_small_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module pcie_app_7vx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module fallthrough_small_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              289 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module small_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fallthrough_small_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module synchronizer_simple__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fallthrough_small_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module EP_MEM 
Detailed RTL Component Info : 
Module small_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              289 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module nf10_nic_output_port_lookup 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_simple__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module small_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xgbaser_gt_same_quad_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
Module PIO_INTR_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module PIO_EP_MEM_ACCESS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dout_valid_reg) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (middle_valid_reg) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fifo_valid_reg) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[288] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[287] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[286] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[285] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[284] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[283] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[282] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[281] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[280] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[279] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[278] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[277] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[276] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[275] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[274] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[273] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[272] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[271] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[270] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[269] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[268] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[267] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[266] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[265] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[264] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[263] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[262] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[261] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[260] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[259] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[258] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[257] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[256] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[255] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[254] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[253] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[252] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[251] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[250] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[249] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[248] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[247] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[246] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[245] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[244] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[243] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[242] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[241] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[240] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[239] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[238] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[237] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[236] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[235] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[234] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[233] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[232] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[231] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[230] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[229] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[228] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[227] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[226] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[225] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[224] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[223] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[222] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[221] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[220] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[219] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[218] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[217] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[216] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[215] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[214] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[213] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[212] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[211] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[210] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[209] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[208] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[207] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[206] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[205] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[204] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[203] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[202] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[201] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[200] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[199] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[198] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[197] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[196] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[195] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[194] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[193] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\middle_dout_reg[192] ) is unused and will be removed from module fallthrough_small_fifo__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
INFO: [Synth 8-4471] merging register 'MASTER_WIDER.counter_reg[1:0]' into 'MASTER_WIDER.counter_reg[1:0]' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/verilog/nf10_axis_converter.v:339]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port emcclk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 1581.078 ; gain = 866.816
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+
|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18E1 | RAMB36E1 | Hierarchical Name    | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+
|small_fifo  | queue_reg  | 256 X 73(READ_FIRST)   | W |   | 256 X 73(WRITE_FIRST)  |   | R | Port A and B | 1        | 1        | small_fifo/extram    | 
|small_fifo  | queue_reg  | 32 X 128(READ_FIRST)   | W |   | 32 X 128(WRITE_FIRST)  |   | R | Port A and B | 0        | 2        | small_fifo/extram__1 | 
|small_fifo  | queue_reg  | 64 X 289(READ_FIRST)   | W |   | 64 X 289(WRITE_FIRST)  |   | R | Port A and B | 1        | 4        | small_fifo/extram__2 | 
|small_fifo  | queue_reg  | 64 X 417(READ_FIRST)   | W |   | 64 X 417(WRITE_FIRST)  |   | R | Port A and B | 0        | 6        | small_fifo/extram__3 | 
|small_fifo  | queue_reg  | 4 X 417(READ_FIRST)    | W |   | 4 X 417(WRITE_FIRST)   |   | R | Port A and B | 0        | 6        | small_fifo/extram__4 | 
+------------+------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+----------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed BRAM instance from module nf10_input_arbiter_0 due to constant propagation
Removed 2 RAM instances from module nf10_input_arbiter_0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\cc_inst/processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/FSM_onehot_wr_mem_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msi_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/cfg_msg_transmit_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_rq_tdata_reg[255] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_gnt
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_den_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_dwe_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drdy_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_0/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_gnt
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_den_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_dwe_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_daddr_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_di_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drdy_i
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \network_inst_1/ten_gig_eth_pcs_pma_inst  has unconnected pin drp_drpdo_i[4]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3200] design has 14 instantiated BUFGs while the limit is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:45 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |vc709_pcie_x8_gen3        |         1|
|2     |axi_dma_0                 |         1|
|3     |nf10_bram_output_queues_0 |         1|
|4     |ten_gig_eth_pcs_pma_ip    |         4|
|5     |ten_gig_eth_mac_ip        |         4|
|6     |axis_async_fifo           |         8|
|7     |cmd_fifo_xgemac_rxif      |         4|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |axi_dma_0_bbox                 |     1|
|2     |axis_async_fifo_bbox           |     1|
|3     |axis_async_fifo_bbox_0         |     1|
|4     |axis_async_fifo_bbox_0__2      |     1|
|5     |axis_async_fifo_bbox_0__3      |     1|
|6     |axis_async_fifo_bbox_0__4      |     1|
|7     |axis_async_fifo_bbox__2        |     1|
|8     |axis_async_fifo_bbox__3        |     1|
|9     |axis_async_fifo_bbox__4        |     1|
|10    |cmd_fifo_xgemac_rxif_bbox      |     1|
|11    |cmd_fifo_xgemac_rxif_bbox__2   |     1|
|12    |cmd_fifo_xgemac_rxif_bbox__3   |     1|
|13    |cmd_fifo_xgemac_rxif_bbox__4   |     1|
|14    |nf10_bram_output_queues_0_bbox |     1|
|15    |ten_gig_eth_mac_ip_bbox        |     1|
|16    |ten_gig_eth_mac_ip_bbox__2     |     1|
|17    |ten_gig_eth_mac_ip_bbox__3     |     1|
|18    |ten_gig_eth_mac_ip_bbox__4     |     1|
|19    |ten_gig_eth_pcs_pma_ip_bbox    |     1|
|20    |ten_gig_eth_pcs_pma_ip_bbox__2 |     1|
|21    |ten_gig_eth_pcs_pma_ip_bbox__3 |     1|
|22    |ten_gig_eth_pcs_pma_ip_bbox__4 |     1|
|23    |vc709_pcie_x8_gen3_bbox        |     1|
|24    |BUFG                           |     9|
|25    |BUFGCTRL_1                     |     1|
|26    |BUFHCE_1                       |     1|
|27    |CARRY4                         |    23|
|28    |GTHE2_COMMON                   |     1|
|29    |IBUFDS_GTE2                    |     2|
|30    |INV                            |     2|
|31    |LUT1                           |    76|
|32    |LUT2                           |   231|
|33    |LUT3                           |  2313|
|34    |LUT4                           |   294|
|35    |LUT5                           |   190|
|36    |LUT6                           |   689|
|37    |LUT6_2                         |    47|
|38    |MMCME2_ADV                     |     1|
|39    |MMCME2_BASE                    |     1|
|40    |MUXCY                          |    29|
|41    |RAM32M                         |     4|
|42    |RAM64M                         |     2|
|43    |RAMB36                         |     4|
|44    |RAMB36E1_1                     |    28|
|45    |RAMB36E1_2                     |     1|
|46    |XORCY                          |    27|
|47    |FD                             |    47|
|48    |FDCE                           |    13|
|49    |FDPE                           |     6|
|50    |FDR                            |    16|
|51    |FDRE                           |  5155|
|52    |FDS                            |     2|
|53    |FDSE                           |    10|
|54    |IBUF                           |     5|
|55    |IBUFGDS                        |     1|
|56    |IOBUF                          |     2|
|57    |OBUF                           |     5|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------------+------+
|      |Instance                                |Module                                    |Cells |
+------+----------------------------------------+------------------------------------------+------+
|1     |top                                     |                                          | 17189|
|2     |  cc_inst                               |clock_control                             |   232|
|3     |    program_rom                         |clock_control_program                     |     7|
|4     |    processor                           |kcpsm6                                    |   217|
|5     |  nf10_datapath_0                       |nf10_datapath                             |  9178|
|6     |    nf10_input_arbiter_0                |nf10_input_arbiter_0                      |  5552|
|7     |      inst                              |nf10_input_arbiter                        |  5552|
|8     |        \in_arb_queues[1].in_arb_fifo   |fallthrough_small_fifo__parameterized2    |   881|
|9     |          fifo                          |small_fifo__parameterized2_16             |   325|
|10    |        \in_arb_queues[4].in_arb_fifo   |fallthrough_small_fifo__parameterized2_9  |  1161|
|11    |          fifo                          |small_fifo__parameterized2_15             |   326|
|12    |        \in_arb_queues[3].in_arb_fifo   |fallthrough_small_fifo__parameterized2_10 |  1741|
|13    |          fifo                          |small_fifo__parameterized2_14             |   472|
|14    |        \in_arb_queues[0].in_arb_fifo   |fallthrough_small_fifo__parameterized2_11 |   882|
|15    |          fifo                          |small_fifo__parameterized2_13             |   325|
|16    |        \in_arb_queues[2].in_arb_fifo   |fallthrough_small_fifo__parameterized2_12 |   881|
|17    |          fifo                          |small_fifo__parameterized2                |   325|
|18    |    nf10_nic_output_port_lookup_0       |nf10_nic_output_port_lookup_0             |  1296|
|19    |      inst                              |nf10_nic_output_port_lookup               |  1296|
|20    |        input_fifo                      |fallthrough_small_fifo__parameterized3    |  1295|
|21    |          fifo                          |small_fifo__parameterized3                |   442|
|22    |  network_inst_0                        |network_module                            |  1137|
|23    |    rx_interface_i                      |rx_interface_7                            |   246|
|24    |    tx_interface_i                      |tx_interface_8                            |    97|
|25    |  pcie_app_7vx_i                        |pcie_app_7vx                              |  1481|
|26    |    PIO_i                               |PIO                                       |  1373|
|27    |      PIO_EP                            |PIO_EP                                    |  1373|
|28    |        EP_TX                           |PIO_TX_ENGINE                             |   527|
|29    |        EP_INTR_CTRL                    |PIO_INTR_CTRL                             |     2|
|30    |        EP_RX                           |PIO_RX_ENGINE                             |   641|
|31    |        EP_MEM                          |PIO_EP_MEM_ACCESS                         |   203|
|32    |          EP_MEM                        |EP_MEM                                    |   100|
|33    |  network_inst_1                        |network_module_0                          |  1137|
|34    |    rx_interface_i                      |rx_interface_5                            |   246|
|35    |    tx_interface_i                      |tx_interface_6                            |    97|
|36    |  network_inst_2                        |network_module_1                          |  1137|
|37    |    rx_interface_i                      |rx_interface_3                            |   246|
|38    |    tx_interface_i                      |tx_interface_4                            |    97|
|39    |  xgbaser_gt_wrapper_inst               |xgbaser_gt_same_quad_wrapper              |    41|
|40    |    ten_gig_eth_pcs_pma_gt_common_block |ten_gig_eth_pcs_pma_ip_GT_Common_wrapper  |     2|
|41    |  \ext_clk.pipe_clock_i                 |vc709_pcie_x8_gen3_pipe_clock             |    29|
|42    |  network_inst_3                        |network_module_2                          |  1138|
|43    |    rx_interface_i                      |rx_interface                              |   247|
|44    |    tx_interface_i                      |tx_interface                              |    97|
+------+----------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 279 critical warnings and 2248 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1625.453 ; gain = 911.191
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 16 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 2 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
343 Infos, 336 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:58 . Memory (MB): peak = 2049.688 ; gain = 1221.426
# write_checkpoint vc709_reference_nic.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file vc709_reference_nic_utilization_synth.rpt -pb vc709_reference_nic_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2086.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 15:24:00 2013...
