# PolarisBiosEditor 1.7xml: fork with dumping additional data as XML in console.

Just open vbios file and look in console/stdout for extended xml output.
Editing functionality is identical to the upstream, no new features.


Please build the executable yourself if you don't trust

Prebuilt version works on linux with mono, just type `./run.sh`, also see that file fore dependncies
<details>
  <summary>Example XML output (large, ~1k lines)</summary>
<pre>
&lt;ATOM_ROM_HEADER of="0x22C-0x258  len=0x2C=44"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;36 = 0x24 = 0b100100&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;1&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;uaFirmWareSignature&gt;
    &lt;char&gt;65 = 0x41 = 0b1000001&lt;/char&gt;
    &lt;char&gt;84 = 0x54 = 0b1010100&lt;/char&gt;
    &lt;char&gt;79 = 0x4F = 0b1001111&lt;/char&gt;
    &lt;char&gt;77 = 0x4D = 0b1001101&lt;/char&gt;
  &lt;/uaFirmWareSignature&gt;
  &lt;usBiosRuntimeSegmentAddress&gt;49152 = 0xC000 = 0b1100000000000000&lt;/usBiosRuntimeSegmentAddress&gt;
  &lt;usProtectedModeInfoOffset&gt;977 = 0x3D1 = 0b1111010001&lt;/usProtectedModeInfoOffset&gt;
  &lt;usConfigFilenameOffset&gt;460 = 0x1CC = 0b111001100&lt;/usConfigFilenameOffset&gt;
  &lt;usCRC_BlockOffset&gt;629 = 0x275 = 0b1001110101&lt;/usCRC_BlockOffset&gt;
  &lt;usBIOS_BootupMessageOffset&gt;288 = 0x120 = 0b100100000&lt;/usBIOS_BootupMessageOffset&gt;
  &lt;usInt10Offset&gt;1014 = 0x3F6 = 0b1111110110&lt;/usInt10Offset&gt;
  &lt;usPciBusDevInitCode&gt;0&lt;/usPciBusDevInitCode&gt;
  &lt;usIoBaseAddress&gt;0&lt;/usIoBaseAddress&gt;
  &lt;usSubsystemVendorID&gt;4163 = 0x1043 = 0b1000001000011&lt;/usSubsystemVendorID&gt;
  &lt;usSubsystemID&gt;1313 = 0x521 = 0b10100100001&lt;/usSubsystemID&gt;
  &lt;usPCI_InfoOffset&gt;592 = 0x250 = 0b1001010000&lt;/usPCI_InfoOffset&gt;
  &lt;usMasterCommandTableOffset&gt;38748 = 0x975C = 0b1001011101011100&lt;/usMasterCommandTableOffset&gt;
  &lt;usMasterDataTableOffset&gt;38914 = 0x9802 = 0b1001100000000010&lt;/usMasterDataTableOffset&gt;
  &lt;ucExtendedFunctionCode&gt;160 = 0xA0 = 0b10100000&lt;/ucExtendedFunctionCode&gt;
  &lt;ucReserved&gt;0&lt;/ucReserved&gt;
  &lt;ulPSPDirTableOffset&gt;1380533072 = 0x52494350 = 0b1010010010010010100001101010000&lt;/ulPSPDirTableOffset&gt;
  &lt;usVendorID&gt;4098 = 0x1002 = 0b1000000000010&lt;/usVendorID&gt;
  &lt;usDeviceID&gt;26591 = 0x67DF = 0b110011111011111&lt;/usDeviceID&gt;
&lt;/ATOM_ROM_HEADER&gt;
&lt;ATOM_CMD_TABLES of="0x975C-0x9802  len=0xA6=166"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;166 = 0xA6 = 0b10100110&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;1&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
&lt;/ATOM_CMD_TABLES&gt;
&lt;CMDS-NOT-IMPLEMENTED&gt;
    &lt;EnableCRTCMemReq tbindex="6"/&gt;
    &lt;DVOEncoderControl tbindex="8"/&gt;
    &lt;DAC_LoadDetection tbindex="21"/&gt;
    &lt;LVTMAEncoderControl tbindex="22"/&gt;
    &lt;HW_Misc_Operation tbindex="23"/&gt;
    &lt;DAC1EncoderControl tbindex="24"/&gt;
    &lt;DAC2EncoderControl tbindex="25"/&gt;
    &lt;DVOOutputControl tbindex="26"/&gt;
    &lt;GetConditionalGoldenSetting tbindex="28"/&gt;
    &lt;SMC_Init tbindex="29"/&gt;
    &lt;Gfx_Harvesting tbindex="32"/&gt;
    &lt;GetPixelClock tbindex="36"/&gt;
    &lt;SetCRTC_Timing tbindex="39"/&gt;
    &lt;ExternalEncoderControl tbindex="50"/&gt;
    &lt;TMDSAOutputControl tbindex="66"/&gt;
    &lt;DAC1OutputControl tbindex="68"/&gt;
    &lt;ComputeMemoryClockParam tbindex="70"/&gt;
    &lt;GetDispObjectInfo tbindex="73"/&gt;
    &lt;DIG1EncoderControl tbindex="74"/&gt;
    &lt;DIG2EncoderControl tbindex="75"/&gt;
&lt;/CMDS-NOT-IMPLEMENTED&gt;
&lt;ASIC_Init                            tbindex=" 0" total=" 149bytes (0xAA90-AB25)" code=" 143bytes (0xAA96-AB25)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;GetDisplaySurfaceSize                tbindex=" 1" total="  87bytes (0xAB26-AB7D)" code="  81bytes (0xAB2C-AB7D)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ASIC_RegistersInit_For_ASIC_Init     tbindex=" 2" total=" 183bytes (0xAB7E-AC35)" code=" 177bytes (0xAB84-AC35)" format_content_rev="1.1" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;MemoryControllerInit_For_ASIC_Init   tbindex=" 5" total=" 275bytes (0xAC36-AD49)" code=" 269bytes (0xAC3C-AD49)" format_content_rev="1.1" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;GPIOPinControl                       tbindex=" 9" total=" 255bytes (0xAD4A-AE49)" code=" 249bytes (0xAD50-AE49)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;SetEngineClock                       tbindex="10" total=" 428bytes (0xAE4A-AFF6)" code=" 422bytes (0xAE50-AFF6)" format_content_rev="1.2" work_data_size_in_4bytes="20" params_size_in_1bytes="0"/&gt;
&lt;SetMemoryClock                       tbindex="11" total=" 290bytes (0xAFF6-B118)" code=" 284bytes (0xAFFC-B118)" format_content_rev="2.1" work_data_size_in_4bytes="12" params_size_in_1bytes="4"/&gt;
&lt;SetPixelClock                        tbindex="12" total="1227bytes (0xB118-B5E3)" code="1221bytes (0xB11E-B5E3)" format_content_rev="1.7" work_data_size_in_4bytes="8" params_size_in_1bytes="8"/&gt;
&lt;EnableDispPowerGating_For_ASIC_Init  tbindex="13" total=" 391bytes (0xB5E4-B76B)" code=" 385bytes (0xB5EA-B76B)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ResetMemoryDLL                       tbindex="14" total="   7bytes (0xB76C-B773)" code="   1bytes (0xB772-B773)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ResetMemoryDevice                    tbindex="15" total=" 138bytes (0xB774-B7FE)" code=" 132bytes (0xB77A-B7FE)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ClockSource_For_ASIC_Init            tbindex="71" total="1108bytes (0xB7FE-BC52)" code="1102bytes (0xB804-BC52)" format_content_rev="1.1" work_data_size_in_4bytes="8" params_size_in_1bytes="0"/&gt;
&lt;MemoryDeviceInit                     tbindex="72" total="  82bytes (0xBC52-BCA4)" code="  76bytes (0xBC58-BCA4)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;AdjustMemoryController               tbindex="18" total=" 273bytes (0xBCA4-BDB5)" code=" 267bytes (0xBCAA-BDB5)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;EnableASIC_StaticPwrMgt              tbindex="19" total="  33bytes (0xBDB6-BDD7)" code="  27bytes (0xBDBC-BDD7)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;SetUniphyInstance                    tbindex="20" total=" 142bytes (0xBDD8-BE66)" code=" 136bytes (0xBDDE-BE66)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;CV1OutputControl                     tbindex="27" total=" 703bytes (0xBE66-C125)" code=" 697bytes (0xBE6C-C125)" format_content_rev="2.2" work_data_size_in_4bytes="28" params_size_in_1bytes="4"/&gt;
&lt;EnableScaler                         tbindex="33" total=" 120bytes (0xC126-C19E)" code=" 114bytes (0xC12C-C19E)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;BlankCRTC                            tbindex="34" total=" 116bytes (0xC19E-C212)" code=" 110bytes (0xC1A4-C212)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;EnableCRTC                           tbindex="35" total="  62bytes (0xC212-C250)" code="  56bytes (0xC218-C250)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;EnableVGA_Render                     tbindex="37" total="  44bytes (0xC250-C27C)" code="  38bytes (0xC256-C27C)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;GetSCLKOverMCLKRatio                 tbindex="38" total="  34bytes (0xC27C-C29E)" code="  28bytes (0xC282-C29E)" format_content_rev="1.1" work_data_size_in_4bytes="4" params_size_in_1bytes="4"/&gt;
&lt;SetCRTC_OverScan                     tbindex="40" total="  25bytes (0xC29E-C2B7)" code="  19bytes (0xC2A4-C2B7)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;GetSMUClockInfo                      tbindex="41" total=" 128bytes (0xC2B8-C338)" code=" 122bytes (0xC2BE-C338)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;SelectCRTC_Source                    tbindex="42" total=" 198bytes (0xC338-C3FE)" code=" 192bytes (0xC33E-C3FE)" format_content_rev="1.3" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;EnableGraphSurfaces                  tbindex="43" total=" 431bytes (0xC3FE-C5AD)" code=" 425bytes (0xC404-C5AD)" format_content_rev="1.4" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;UpdateCRTC_DoubleBufferRegisters     tbindex="44" total="  73bytes (0xC5AE-C5F7)" code="  67bytes (0xC5B4-C5F7)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;LUT_AutoFill                         tbindex="45" total=" 149bytes (0xC5F8-C68D)" code=" 143bytes (0xC5FE-C68D)" format_content_rev="1.3" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;GetMemoryClock                       tbindex="47" total="  61bytes (0xC68E-C6CB)" code="  55bytes (0xC694-C6CB)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;GetEngineClock                       tbindex="48" total=" 216bytes (0xC6CC-C7A4)" code=" 210bytes (0xC6D2-C7A4)" format_content_rev="1.1" work_data_size_in_4bytes="12" params_size_in_1bytes="0"/&gt;
&lt;SetCRTC_UsingDTDTiming               tbindex="49" total=" 339bytes (0xC7A4-C8F7)" code=" 333bytes (0xC7AA-C8F7)" format_content_rev="2.3" work_data_size_in_4bytes="0" params_size_in_1bytes="24"/&gt;
&lt;VRAM_BlockDetectionByStrap           tbindex="52" total=" 190bytes (0xC8F8-C9B6)" code=" 184bytes (0xC8FE-C9B6)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;VRAM_BlockVenderDetection            tbindex=" 3" total="  10bytes (0xC9B6-C9C0)" code="   4bytes (0xC9BC-C9C0)" format_content_rev="1.1" work_data_size_in_4bytes="8" params_size_in_1bytes="0"/&gt;
&lt;MemoryParamAdjust                    tbindex=" 7" total="  26bytes (0xC9C0-C9DA)" code="  20bytes (0xC9C6-C9DA)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;ProcessI2cChannelTransaction         tbindex="54" total=" 561bytes (0xC9DA-CC0B)" code=" 555bytes (0xC9E0-CC0B)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;ReadHWAssistedI2CStatus              tbindex="56" total="  95bytes (0xCC0C-CC6B)" code="  89bytes (0xCC12-CC6B)" format_content_rev="2.2" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;SpeedFanControl_For_ASIC_Init        tbindex="57" total="  10bytes (0xCC6C-CC76)" code="   4bytes (0xCC72-CC76)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;PowerConnectorDetection              tbindex="58" total="  10bytes (0xCC76-CC80)" code="   4bytes (0xCC7C-CC80)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;MC_Synchronization                   tbindex="59" total="  60bytes (0xCC80-CCBC)" code="  54bytes (0xCC86-CCBC)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ComputeMemoryOREnginePLLORClockParam tbindex="60" total=" 431bytes (0xCCBC-CE6B)" code=" 425bytes (0xCCC2-CE6B)" format_content_rev="1.6" work_data_size_in_4bytes="4" params_size_in_1bytes="24"/&gt;
&lt;Gfx_Init                             tbindex="61" total="   7bytes (0xCE6C-CE73)" code="   1bytes (0xCE72-CE73)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;DynamicMemorySettings                tbindex="63" total=" 368bytes (0xCE74-CFE4)" code=" 362bytes (0xCE7A-CFE4)" format_content_rev="2.1" work_data_size_in_4bytes="8" params_size_in_1bytes="4"/&gt;
&lt;MemoryTraining                       tbindex="64" total=" 256bytes (0xCFE4-D0E4)" code=" 250bytes (0xCFEA-D0E4)" format_content_rev="1.2" work_data_size_in_4bytes="4" params_size_in_1bytes="4"/&gt;
&lt;EnableSpreadSpectrumOnPPLL           tbindex="65" total=" 140bytes (0xD0E4-D170)" code=" 134bytes (0xD0EA-D170)" format_content_rev="1.4" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;MemoryPLLInit                        tbindex="16" total="  49bytes (0xD170-D1A1)" code="  43bytes (0xD176-D1A1)" format_content_rev="1.3" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;AdjustDisplayPll                     tbindex="17" total="  16bytes (0xD1A2-D1B2)" code="  10bytes (0xD1A8-D1B2)" format_content_rev="1.3" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;SetVoltage                           tbindex="67" total=" 451bytes (0xD1B2-D375)" code=" 445bytes (0xD1B8-D375)" format_content_rev="1.4" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;GetVoltageInfo                       tbindex="80" total=" 131bytes (0xD376-D3F9)" code=" 125bytes (0xD37C-D3F9)" format_content_rev="1.3" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;DIGxEncoderControl                   tbindex=" 4" total=" 615bytes (0xD3FA-D661)" code=" 609bytes (0xD400-D661)" format_content_rev="1.5" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;VRAM_GetCurrentInfoBlock             tbindex="62" total="  41bytes (0xD662-D68B)" code="  35bytes (0xD668-D68B)" format_content_rev="1.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;DIG1TransmitterControl               tbindex="76" total=" 326bytes (0xD68C-D7D2)" code=" 320bytes (0xD692-D7D2)" format_content_rev="1.6" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;DIG2TransmitterControl               tbindex="77" total=" 824bytes (0xD7D2-DB0A)" code=" 818bytes (0xD7D8-DB0A)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ProcessAuxChannelTransaction         tbindex="78" total=" 588bytes (0xDB0A-DD56)" code=" 582bytes (0xDB10-DD56)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="8"/&gt;
&lt;DPEncoderService                     tbindex="79" total="  92bytes (0xDD56-DDB2)" code="  86bytes (0xDD5C-DDB2)" format_content_rev="1.2" work_data_size_in_4bytes="0" params_size_in_1bytes="4"/&gt;
&lt;PatchMCSetting                       tbindex="30" total=" 159bytes (0xDDB2-DE51)" code=" 153bytes (0xDDB8-DE51)" format_content_rev="1.1" work_data_size_in_4bytes="4" params_size_in_1bytes="0"/&gt;
&lt;MC_SEQ_Control                       tbindex="31" total=" 393bytes (0xDE52-DFDB)" code=" 387bytes (0xDE58-DFDB)" format_content_rev="1.1" work_data_size_in_4bytes="8" params_size_in_1bytes="0"/&gt;
&lt;WriteOneByteToHWAssistedI2C          tbindex="55" total=" 229bytes (0xDFDC-E0C1)" code=" 223bytes (0xDFE2-E0C1)" format_content_rev="2.2" work_data_size_in_4bytes="20" params_size_in_1bytes="0"/&gt;
&lt;LVTMAOutputControl                   tbindex="51" total=" 465bytes (0xE0C2-E293)" code=" 459bytes (0xE0C8-E293)" format_content_rev="2.1" work_data_size_in_4bytes="4" params_size_in_1bytes="4"/&gt;
&lt;ReadEfuseValue                       tbindex="69" total=" 113bytes (0xE294-E305)" code=" 107bytes (0xE29A-E305)" format_content_rev="3.1" work_data_size_in_4bytes="8" params_size_in_1bytes="0"/&gt;
&lt;MemoryCleanUp                        tbindex="53" total=" 206bytes (0xE306-E3D4)" code=" 200bytes (0xE30C-E3D4)" format_content_rev="3.1" work_data_size_in_4bytes="0" params_size_in_1bytes="16"/&gt;
&lt;SetDCEClock                          tbindex="46" total=" 761bytes (0xE3D4-E6CD)" code=" 755bytes (0xE3DA-E6CD)" format_content_rev="2.1" work_data_size_in_4bytes="0" params_size_in_1bytes="0"/&gt;
&lt;ATOM_DATA_TABLES of="0x9802-0x984C  len=0x4A=74"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;74 = 0x4A = 0b1001010&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;1&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;UtilityPipeLine&gt;0&lt;/UtilityPipeLine&gt;
  &lt;MultimediaCapabilityInfo&gt;0&lt;/MultimediaCapabilityInfo&gt;
  &lt;MultimediaConfigInfo&gt;0&lt;/MultimediaConfigInfo&gt;
  &lt;StandardVESA_Timing&gt;38988 = 0x984C = 0b1001100001001100&lt;/StandardVESA_Timing&gt;
  &lt;FirmwareInfo&gt;39216 = 0x9930 = 0b1001100100110000&lt;/FirmwareInfo&gt;
  &lt;PaletteData&gt;39324 = 0x999C = 0b1001100110011100&lt;/PaletteData&gt;
  &lt;LCD_Info&gt;39376 = 0x99D0 = 0b1001100111010000&lt;/LCD_Info&gt;
  &lt;DIGTransmitterInfo&gt;0&lt;/DIGTransmitterInfo&gt;
  &lt;SMU_Info&gt;43522 = 0xAA02 = 0b1010101000000010&lt;/SMU_Info&gt;
  &lt;SupportedDevicesInfo&gt;0&lt;/SupportedDevicesInfo&gt;
  &lt;GPIO_I2C_Info&gt;39454 = 0x9A1E = 0b1001101000011110&lt;/GPIO_I2C_Info&gt;
  &lt;VRAM_UsageByFirmware&gt;39674 = 0x9AFA = 0b1001101011111010&lt;/VRAM_UsageByFirmware&gt;
  &lt;GPIO_Pin_LUT&gt;39686 = 0x9B06 = 0b1001101100000110&lt;/GPIO_Pin_LUT&gt;
  &lt;VESA_ToInternalModeLUT&gt;39718 = 0x9B26 = 0b1001101100100110&lt;/VESA_ToInternalModeLUT&gt;
  &lt;GFX_Info&gt;39834 = 0x9B9A = 0b1001101110011010&lt;/GFX_Info&gt;
  &lt;PowerPlayInfo&gt;39858 = 0x9BB2 = 0b1001101110110010&lt;/PowerPlayInfo&gt;
  &lt;GPUVirtualizationInfo&gt;0&lt;/GPUVirtualizationInfo&gt;
  &lt;SaveRestoreInfo&gt;43498 = 0xA9EA = 0b1010100111101010&lt;/SaveRestoreInfo&gt;
  &lt;PPLL_SS_Info&gt;0&lt;/PPLL_SS_Info&gt;
  &lt;OemInfo&gt;40692 = 0x9EF4 = 0b1001111011110100&lt;/OemInfo&gt;
  &lt;XTMDS_Info&gt;0&lt;/XTMDS_Info&gt;
  &lt;MclkSS_Info&gt;0&lt;/MclkSS_Info&gt;
  &lt;Object_Header&gt;40698 = 0x9EFA = 0b1001111011111010&lt;/Object_Header&gt;
  &lt;IndirectIOAccess&gt;41772 = 0xA32C = 0b1010001100101100&lt;/IndirectIOAccess&gt;
  &lt;MC_InitParameter&gt;41048 = 0xA058 = 0b1010000001011000&lt;/MC_InitParameter&gt;
  &lt;ASIC_VDDC_Info&gt;0&lt;/ASIC_VDDC_Info&gt;
  &lt;ASIC_InternalSS_Info&gt;43358 = 0xA95E = 0b1010100101011110&lt;/ASIC_InternalSS_Info&gt;
  &lt;TV_VideoMode&gt;43398 = 0xA986 = 0b1010100110000110&lt;/TV_VideoMode&gt;
  &lt;VRAM_Info&gt;41898 = 0xA3AA = 0b1010001110101010&lt;/VRAM_Info&gt;
  &lt;MemoryTrainingInfo&gt;0&lt;/MemoryTrainingInfo&gt;
  &lt;IntegratedSystemInfo&gt;0&lt;/IntegratedSystemInfo&gt;
  &lt;ASIC_ProfilingInfo&gt;43020 = 0xA80C = 0b1010100000001100&lt;/ASIC_ProfilingInfo&gt;
  &lt;VoltageObjectInfo&gt;43288 = 0xA918 = 0b1010100100011000&lt;/VoltageObjectInfo&gt;
  &lt;PowerSourceInfo&gt;0&lt;/PowerSourceInfo&gt;
  &lt;ServiceInfo&gt;43578 = 0xAA3A = 0b1010101000111010&lt;/ServiceInfo&gt;
&lt;/ATOM_DATA_TABLES&gt;
&lt;ATOM_FIRMWARE_INFO of="0x9930-0x9990  len=0x60=96"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;108 = 0x6C = 0b1101100&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;2 = 0x2 = 0b10&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;2 = 0x2 = 0b10&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;ulFirmwareRevision&gt;254935553 = 0xF320201 = 0b1111001100100000001000000001&lt;/ulFirmwareRevision&gt;
  &lt;ulDefaultEngineClock_in10khz_asic_init_arg0&gt;30000 = 0x7530 = 0b111010100110000&lt;/ulDefaultEngineClock_in10khz_asic_init_arg0&gt;
  &lt;ulDefaultMemoryClock_in10khz_asic_init_arg1&gt;30000 = 0x7530 = 0b111010100110000&lt;/ulDefaultMemoryClock_in10khz_asic_init_arg1&gt;
  &lt;ulSPLL_OutputFreq_in10khz&gt;0&lt;/ulSPLL_OutputFreq_in10khz&gt;
  &lt;ulGPUPLL_OutputFreq_in10khz&gt;360000 = 0x57E40 = 0b1010111111001000000&lt;/ulGPUPLL_OutputFreq_in10khz&gt;
  &lt;ulReserved1&gt;0&lt;/ulReserved1&gt;
  &lt;ulReserved2&gt;0&lt;/ulReserved2&gt;
  &lt;ulMaxPixelClockPLL_Output_in10khz&gt;600000 = 0x927C0 = 0b10010010011111000000&lt;/ulMaxPixelClockPLL_Output_in10khz&gt;
  &lt;ulBinaryAlteredInfo&gt;0&lt;/ulBinaryAlteredInfo&gt;
  &lt;ulDefaultDispEngineClkFreq_in10khz&gt;62610 = 0xF492 = 0b1111010010010010&lt;/ulDefaultDispEngineClkFreq_in10khz&gt;
  &lt;ucReserved3&gt;0&lt;/ucReserved3&gt;
  &lt;ucMinAllowedBL_Level&gt;0&lt;/ucMinAllowedBL_Level&gt;
  &lt;usBootUpVDDCVoltage_in_mV&gt;900 = 0x384 = 0b1110000100&lt;/usBootUpVDDCVoltage_in_mV&gt;
  &lt;usLcdMinPixelClockPLL_Output_inMHz&gt;2970 = 0xB9A = 0b101110011010&lt;/usLcdMinPixelClockPLL_Output_inMHz&gt;
  &lt;usLcdMaxPixelClockPLL_Output_inMHz&gt;6000 = 0x1770 = 0b1011101110000&lt;/usLcdMaxPixelClockPLL_Output_inMHz&gt;
  &lt;ulReserved4&gt;0&lt;/ulReserved4&gt;
  &lt;ulMinPixelClockPLL_Output_in10khz&gt;297000 = 0x48828 = 0b1001000100000101000&lt;/ulMinPixelClockPLL_Output_in10khz&gt;
  &lt;ucRemoteDisplayConfig&gt;0&lt;/ucRemoteDisplayConfig&gt;
  &lt;ulReserved6&gt;0&lt;/ulReserved6&gt;
  &lt;ulReserved7&gt;0&lt;/ulReserved7&gt;
  &lt;usReserved11_usMaxPixelClockDAC_in10khz&gt;40000 = 0x9C40 = 0b1001110001000000&lt;/usReserved11_usMaxPixelClockDAC_in10khz&gt;
  &lt;usMinPixelClockPLL_Input_in10khz&gt;2500 = 0x9C4 = 0b100111000100&lt;/usMinPixelClockPLL_Input_in10khz&gt;
  &lt;usMaxPixelClockPLL_Input_in10khz&gt;10000 = 0x2710 = 0b10011100010000&lt;/usMaxPixelClockPLL_Input_in10khz&gt;
  &lt;usBootUpVDDCIVoltage_in_mV&gt;850 = 0x352 = 0b1101010010&lt;/usBootUpVDDCIVoltage_in_mV&gt;
  &lt;usFirmwareCapability&gt;16414 = 0x401E = 0b100000000011110&lt;/usFirmwareCapability&gt;
  &lt;usCoreReferenceClock_in10khz&gt;10000 = 0x2710 = 0b10011100010000&lt;/usCoreReferenceClock_in10khz&gt;
  &lt;usMemoryReferenceClock_in10khz&gt;10000 = 0x2710 = 0b10011100010000&lt;/usMemoryReferenceClock_in10khz&gt;
  &lt;usUniphyDPModeExtClkFreq_in10khz&gt;10000 = 0x2710 = 0b10011100010000&lt;/usUniphyDPModeExtClkFreq_in10khz&gt;
  &lt;ucMemoryModule_ID&gt;0&lt;/ucMemoryModule_ID&gt;
  &lt;ucCoolingSolution1IsLiquid&gt;0&lt;/ucCoolingSolution1IsLiquid&gt;
  &lt;ucProductBranding&gt;0&lt;/ucProductBranding&gt;
  &lt;ucReserved9&gt;0&lt;/ucReserved9&gt;
  &lt;usBootUpMVDDCVoltage_in_mV&gt;1550 = 0x60E = 0b11000001110&lt;/usBootUpMVDDCVoltage_in_mV&gt;
  &lt;usBootUpVDDGFXVoltage_in_mV&gt;0&lt;/usBootUpVDDGFXVoltage_in_mV&gt;
&lt;/ATOM_FIRMWARE_INFO&gt;
&lt;ATOM_GPIO_I2C_INFO of="0x9A1E-0x9A22  len=0x4=4"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;220 = 0xDC = 0b11011100&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;1&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
&lt;/ATOM_GPIO_I2C_INFO&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9A22-0x9A3D  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18536 = 0x4868 = 0b100100001101000&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18538 = 0x486A = 0b100100001101010&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18539 = 0x486B = 0b100100001101011&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18537 = 0x4869 = 0b100100001101001&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18536 = 0x4868 = 0b100100001101000&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18538 = 0x486A = 0b100100001101010&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18539 = 0x486B = 0b100100001101011&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18537 = 0x4869 = 0b100100001101001&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;144 = 0x90 = 0b10010000&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;0&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;144 = 0x90 = 0b10010000&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9A3D-0x9A58  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18540 = 0x486C = 0b100100001101100&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18542 = 0x486E = 0b100100001101110&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18543 = 0x486F = 0b100100001101111&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18541 = 0x486D = 0b100100001101101&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18540 = 0x486C = 0b100100001101100&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18542 = 0x486E = 0b100100001101110&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18543 = 0x486F = 0b100100001101111&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18541 = 0x486D = 0b100100001101101&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;145 = 0x91 = 0b10010001&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;1&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;145 = 0x91 = 0b10010001&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9A58-0x9A73  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18544 = 0x4870 = 0b100100001110000&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18546 = 0x4872 = 0b100100001110010&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18547 = 0x4873 = 0b100100001110011&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18545 = 0x4871 = 0b100100001110001&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18544 = 0x4870 = 0b100100001110000&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18546 = 0x4872 = 0b100100001110010&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18547 = 0x4873 = 0b100100001110011&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18545 = 0x4871 = 0b100100001110001&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;146 = 0x92 = 0b10010010&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;2 = 0x2 = 0b10&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;146 = 0x92 = 0b10010010&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9A73-0x9A8E  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18548 = 0x4874 = 0b100100001110100&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18550 = 0x4876 = 0b100100001110110&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18551 = 0x4877 = 0b100100001110111&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18549 = 0x4875 = 0b100100001110101&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18548 = 0x4874 = 0b100100001110100&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18550 = 0x4876 = 0b100100001110110&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18551 = 0x4877 = 0b100100001110111&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18549 = 0x4875 = 0b100100001110101&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;147 = 0x93 = 0b10010011&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;3 = 0x3 = 0b11&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;147 = 0x93 = 0b10010011&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9A8E-0x9AA9  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18552 = 0x4878 = 0b100100001111000&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18554 = 0x487A = 0b100100001111010&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18555 = 0x487B = 0b100100001111011&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18553 = 0x4879 = 0b100100001111001&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18552 = 0x4878 = 0b100100001111000&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18554 = 0x487A = 0b100100001111010&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18555 = 0x487B = 0b100100001111011&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18553 = 0x4879 = 0b100100001111001&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;148 = 0x94 = 0b10010100&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;4 = 0x4 = 0b100&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;148 = 0x94 = 0b10010100&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9AA9-0x9AC4  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18556 = 0x487C = 0b100100001111100&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18558 = 0x487E = 0b100100001111110&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18559 = 0x487F = 0b100100001111111&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18557 = 0x487D = 0b100100001111101&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18556 = 0x487C = 0b100100001111100&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18558 = 0x487E = 0b100100001111110&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18559 = 0x487F = 0b100100001111111&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18557 = 0x487D = 0b100100001111101&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;149 = 0x95 = 0b10010101&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;5 = 0x5 = 0b101&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;149 = 0x95 = 0b10010101&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9AC4-0x9ADF  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18584 = 0x4898 = 0b100100010011000&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18586 = 0x489A = 0b100100010011010&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18587 = 0x489B = 0b100100010011011&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18585 = 0x4899 = 0b100100010011001&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18584 = 0x4898 = 0b100100010011000&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18586 = 0x489A = 0b100100010011010&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18587 = 0x489B = 0b100100010011011&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18585 = 0x4899 = 0b100100010011001&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;150 = 0x96 = 0b10010110&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;6 = 0x6 = 0b110&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;150 = 0x96 = 0b10010110&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;1&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;1&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;1&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;1&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_GPIO_I2C_ASSIGMENT of="0x9ADF-0x9AFA  len=0x1B=27"&gt;
  &lt;usClkMaskRegisterIndex&gt;18560 = 0x4880 = 0b100100010000000&lt;/usClkMaskRegisterIndex&gt;
  &lt;usClkEnRegisterIndex&gt;18562 = 0x4882 = 0b100100010000010&lt;/usClkEnRegisterIndex&gt;
  &lt;usClkY_RegisterIndex&gt;18563 = 0x4883 = 0b100100010000011&lt;/usClkY_RegisterIndex&gt;
  &lt;usClkA_RegisterIndex&gt;18561 = 0x4881 = 0b100100010000001&lt;/usClkA_RegisterIndex&gt;
  &lt;usDataMaskRegisterIndex&gt;18560 = 0x4880 = 0b100100010000000&lt;/usDataMaskRegisterIndex&gt;
  &lt;usDataEnRegisterIndex&gt;18562 = 0x4882 = 0b100100010000010&lt;/usDataEnRegisterIndex&gt;
  &lt;usDataY_RegisterIndex&gt;18563 = 0x4883 = 0b100100010000011&lt;/usDataY_RegisterIndex&gt;
  &lt;usDataA_RegisterIndex&gt;18561 = 0x4881 = 0b100100010000001&lt;/usDataA_RegisterIndex&gt;
  &lt;sucI2cId&gt;
    &lt;gpio_id&gt;151 = 0x97 = 0b10010111&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;7 = 0x7 = 0b111&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;151 = 0x97 = 0b10010111&lt;/Description&gt;
  &lt;/sucI2cId&gt;
  &lt;ucClkMaskShift&gt;0&lt;/ucClkMaskShift&gt;
  &lt;ucClkEnShift&gt;0&lt;/ucClkEnShift&gt;
  &lt;ucClkY_Shift&gt;0&lt;/ucClkY_Shift&gt;
  &lt;ucClkA_Shift&gt;0&lt;/ucClkA_Shift&gt;
  &lt;ucDataMaskShift&gt;8 = 0x8 = 0b1000&lt;/ucDataMaskShift&gt;
  &lt;ucDataEnShift&gt;8 = 0x8 = 0b1000&lt;/ucDataEnShift&gt;
  &lt;ucDataY_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataY_Shift&gt;
  &lt;ucDataA_Shift&gt;8 = 0x8 = 0b1000&lt;/ucDataA_Shift&gt;
  &lt;ucReserved1&gt;0&lt;/ucReserved1&gt;
  &lt;ucReserved2&gt;0&lt;/ucReserved2&gt;
&lt;/ATOM_GPIO_I2C_ASSIGMENT&gt;
&lt;ATOM_POWERPLAY_TABLE of="0x9BB2-0x9BFF  len=0x4D=77"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;833 = 0x341 = 0b1101000001&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;7 = 0x7 = 0b111&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;ucTableRevision&gt;0&lt;/ucTableRevision&gt;
  &lt;usTableSize&gt;77 = 0x4D = 0b1001101&lt;/usTableSize&gt;
  &lt;ulGoldenPPID&gt;1665 = 0x681 = 0b11010000001&lt;/ulGoldenPPID&gt;
  &lt;ulGoldenRevision&gt;10394 = 0x289A = 0b10100010011010&lt;/ulGoldenRevision&gt;
  &lt;usFormatID&gt;25 = 0x19 = 0b11001&lt;/usFormatID&gt;
  &lt;usVoltageTime&gt;0&lt;/usVoltageTime&gt;
  &lt;ulPlatformCaps&gt;17203200 = 0x1068000 = 0b1000001101000000000000000&lt;/ulPlatformCaps&gt;
  &lt;ulMaxODEngineClock&gt;200000 = 0x30D40 = 0b110000110101000000&lt;/ulMaxODEngineClock&gt;
  &lt;ulMaxODMemoryClock&gt;225000 = 0x36EE8 = 0b110110111011101000&lt;/ulMaxODMemoryClock&gt;
  &lt;usPowerControlLimit&gt;50 = 0x32 = 0b110010&lt;/usPowerControlLimit&gt;
  &lt;usUlvVoltageOffset&gt;25 = 0x19 = 0b11001&lt;/usUlvVoltageOffset&gt;
  &lt;usStateArrayOffset&gt;77 = 0x4D = 0b1001101&lt;/usStateArrayOffset&gt;
  &lt;usFanTableOffset&gt;673 = 0x2A1 = 0b1010100001&lt;/usFanTableOffset&gt;
  &lt;usThermalControllerOffset&gt;664 = 0x298 = 0b1010011000&lt;/usThermalControllerOffset&gt;
  &lt;usReserv&gt;0&lt;/usReserv&gt;
  &lt;usMclkDependencyTableOffset&gt;437 = 0x1B5 = 0b110110101&lt;/usMclkDependencyTableOffset&gt;
  &lt;usSclkDependencyTableOffset&gt;315 = 0x13B = 0b100111011&lt;/usSclkDependencyTableOffset&gt;
  &lt;usVddcLookupTableOffset&gt;119 = 0x77 = 0b1110111&lt;/usVddcLookupTableOffset&gt;
  &lt;usVddgfxLookupTableOffset&gt;249 = 0xF9 = 0b11111001&lt;/usVddgfxLookupTableOffset&gt;
  &lt;usMMDependencyTableOffset&gt;478 = 0x1DE = 0b111011110&lt;/usMMDependencyTableOffset&gt;
  &lt;usVCEStateTableOffset&gt;774 = 0x306 = 0b1100000110&lt;/usVCEStateTableOffset&gt;
  &lt;usPPMTableOffset&gt;0&lt;/usPPMTableOffset&gt;
  &lt;usPowerTuneTableOffset&gt;721 = 0x2D1 = 0b1011010001&lt;/usPowerTuneTableOffset&gt;
  &lt;usHardLimitTableOffset&gt;0&lt;/usHardLimitTableOffset&gt;
  &lt;usPCIETableOffset&gt;800 = 0x320 = 0b1100100000&lt;/usPCIETableOffset&gt;
  &lt;usGPIOTableOffset&gt;826 = 0x33A = 0b1100111010&lt;/usGPIOTableOffset&gt;
&lt;/ATOM_POWERPLAY_TABLE&gt;
&lt;ATOM_VOLTAGE_TABLE of="0x9C29-0x9C2B  len=0x2=2 Name=VddcLookupTable"&gt;
  &lt;ucRevId&gt;0&lt;/ucRevId&gt;
  &lt;ucNumEntries&gt;16 = 0x10 = 0b10000&lt;/ucNumEntries&gt;
&lt;/ATOM_VOLTAGE_TABLE&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C2B-0x9C33  len=0x8=8"&gt;
  &lt;usVdd&gt;750 = 0x2EE = 0b1011101110&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C33-0x9C3B  len=0x8=8"&gt;
  &lt;usVdd&gt;65282 = 0xFF02 = 0b1111111100000010&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C3B-0x9C43  len=0x8=8"&gt;
  &lt;usVdd&gt;65283 = 0xFF03 = 0b1111111100000011&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C43-0x9C4B  len=0x8=8"&gt;
  &lt;usVdd&gt;65284 = 0xFF04 = 0b1111111100000100&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C4B-0x9C53  len=0x8=8"&gt;
  &lt;usVdd&gt;65285 = 0xFF05 = 0b1111111100000101&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C53-0x9C5B  len=0x8=8"&gt;
  &lt;usVdd&gt;65286 = 0xFF06 = 0b1111111100000110&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C5B-0x9C63  len=0x8=8"&gt;
  &lt;usVdd&gt;65287 = 0xFF07 = 0b1111111100000111&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C63-0x9C6B  len=0x8=8"&gt;
  &lt;usVdd&gt;65288 = 0xFF08 = 0b1111111100001000&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C6B-0x9C73  len=0x8=8"&gt;
  &lt;usVdd&gt;800 = 0x320 = 0b1100100000&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C73-0x9C7B  len=0x8=8"&gt;
  &lt;usVdd&gt;850 = 0x352 = 0b1101010010&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C7B-0x9C83  len=0x8=8"&gt;
  &lt;usVdd&gt;900 = 0x384 = 0b1110000100&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C83-0x9C8B  len=0x8=8"&gt;
  &lt;usVdd&gt;950 = 0x3B6 = 0b1110110110&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C8B-0x9C93  len=0x8=8"&gt;
  &lt;usVdd&gt;1000 = 0x3E8 = 0b1111101000&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C93-0x9C9B  len=0x8=8"&gt;
  &lt;usVdd&gt;1050 = 0x41A = 0b10000011010&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9C9B-0x9CA3  len=0x8=8"&gt;
  &lt;usVdd&gt;1100 = 0x44C = 0b10001001100&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CA3-0x9CAB  len=0x8=8"&gt;
  &lt;usVdd&gt;1150 = 0x47E = 0b10001111110&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_TABLE of="0x9CAB-0x9CAD  len=0x2=2 Name=VddgfxLookupTable"&gt;
  &lt;ucRevId&gt;0&lt;/ucRevId&gt;
  &lt;ucNumEntries&gt;8 = 0x8 = 0b1000&lt;/ucNumEntries&gt;
&lt;/ATOM_VOLTAGE_TABLE&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CAD-0x9CB5  len=0x8=8"&gt;
  &lt;usVdd&gt;900 = 0x384 = 0b1110000100&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CB5-0x9CBD  len=0x8=8"&gt;
  &lt;usVdd&gt;65282 = 0xFF02 = 0b1111111100000010&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CBD-0x9CC5  len=0x8=8"&gt;
  &lt;usVdd&gt;65283 = 0xFF03 = 0b1111111100000011&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CC5-0x9CCD  len=0x8=8"&gt;
  &lt;usVdd&gt;65284 = 0xFF04 = 0b1111111100000100&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CCD-0x9CD5  len=0x8=8"&gt;
  &lt;usVdd&gt;65285 = 0xFF05 = 0b1111111100000101&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CD5-0x9CDD  len=0x8=8"&gt;
  &lt;usVdd&gt;65286 = 0xFF06 = 0b1111111100000110&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CDD-0x9CE5  len=0x8=8"&gt;
  &lt;usVdd&gt;65287 = 0xFF07 = 0b1111111100000111&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_VOLTAGE_ENTRY of="0x9CE5-0x9CED  len=0x8=8"&gt;
  &lt;usVdd&gt;65288 = 0xFF08 = 0b1111111100001000&lt;/usVdd&gt;
  &lt;usCACLow&gt;0&lt;/usCACLow&gt;
  &lt;usCACMid&gt;0&lt;/usCACMid&gt;
  &lt;usCACHigh&gt;0&lt;/usCACHigh&gt;
&lt;/ATOM_VOLTAGE_ENTRY&gt;
&lt;ATOM_SCLK_TABLE of="0x9CED-0x9CEF  len=0x2=2 Name=SclkDependencyTable"&gt;
  &lt;ucRevId&gt;1&lt;/ucRevId&gt;
  &lt;ucNumEntries&gt;8 = 0x8 = 0b1000&lt;/ucNumEntries&gt;
&lt;/ATOM_SCLK_TABLE&gt;
&lt;ATOM_SCLK_ENTRY of="0x9CEF-0x9CFE  len=0xF=15"&gt;
  &lt;ucVddInd&gt;0&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;0&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;30000 = 0x7530 = 0b111010100110000&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;128 = 0x80 = 0b10000000&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9CFE-0x9D0D  len=0xF=15"&gt;
  &lt;ucVddInd&gt;1&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;60000 = 0xEA60 = 0b1110101001100000&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D0D-0x9D1C  len=0xF=15"&gt;
  &lt;ucVddInd&gt;2 = 0x2 = 0b10&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;90000 = 0x15F90 = 0b10101111110010000&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D1C-0x9D2B  len=0xF=15"&gt;
  &lt;ucVddInd&gt;3 = 0x3 = 0b11&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;116200 = 0x1C5E8 = 0b11100010111101000&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D2B-0x9D3A  len=0xF=15"&gt;
  &lt;ucVddInd&gt;4 = 0x4 = 0b100&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;123300 = 0x1E1A4 = 0b11110000110100100&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D3A-0x9D49  len=0xF=15"&gt;
  &lt;ucVddInd&gt;5 = 0x5 = 0b101&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;127500 = 0x1F20C = 0b11111001000001100&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D49-0x9D58  len=0xF=15"&gt;
  &lt;ucVddInd&gt;6 = 0x6 = 0b110&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;65510 = 0xFFE6 = 0b1111111111100110&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;131900 = 0x2033C = 0b100000001100111100&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_SCLK_ENTRY of="0x9D58-0x9D67  len=0xF=15"&gt;
  &lt;ucVddInd&gt;7 = 0x7 = 0b111&lt;/ucVddInd&gt;
  &lt;usVddcOffset&gt;0&lt;/usVddcOffset&gt;
  &lt;ulSclk&gt;136000 = 0x21340 = 0b100001001101000000&lt;/ulSclk&gt;
  &lt;usEdcCurrent&gt;0&lt;/usEdcCurrent&gt;
  &lt;ucReliabilityTemperature&gt;0&lt;/ucReliabilityTemperature&gt;
  &lt;ucCKSVOffsetandDisable&gt;0&lt;/ucCKSVOffsetandDisable&gt;
  &lt;ulSclkOffset&gt;0&lt;/ulSclkOffset&gt;
&lt;/ATOM_SCLK_ENTRY&gt;
&lt;ATOM_MCLK_TABLE of="0x9D67-0x9D69  len=0x2=2 Name=MclkDependencyTable"&gt;
  &lt;ucRevId&gt;0&lt;/ucRevId&gt;
  &lt;ucNumEntries&gt;3 = 0x3 = 0b11&lt;/ucNumEntries&gt;
&lt;/ATOM_MCLK_TABLE&gt;
&lt;ATOM_MCLK_ENTRY of="0x9D69-0x9D76  len=0xD=13"&gt;
  &lt;ucVddcInd&gt;0&lt;/ucVddcInd&gt;
  &lt;usVddci&gt;800 = 0x320 = 0b1100100000&lt;/usVddci&gt;
  &lt;usVddgfxOffset&gt;0&lt;/usVddgfxOffset&gt;
  &lt;usMvdd&gt;1000 = 0x3E8 = 0b1111101000&lt;/usMvdd&gt;
  &lt;ulMclk&gt;30000 = 0x7530 = 0b111010100110000&lt;/ulMclk&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_MCLK_ENTRY&gt;
&lt;ATOM_MCLK_ENTRY of="0x9D76-0x9D83  len=0xD=13"&gt;
  &lt;ucVddcInd&gt;8 = 0x8 = 0b1000&lt;/ucVddcInd&gt;
  &lt;usVddci&gt;850 = 0x352 = 0b1101010010&lt;/usVddci&gt;
  &lt;usVddgfxOffset&gt;0&lt;/usVddgfxOffset&gt;
  &lt;usMvdd&gt;1000 = 0x3E8 = 0b1111101000&lt;/usMvdd&gt;
  &lt;ulMclk&gt;100000 = 0x186A0 = 0b11000011010100000&lt;/ulMclk&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_MCLK_ENTRY&gt;
&lt;ATOM_MCLK_ENTRY of="0x9D83-0x9D90  len=0xD=13"&gt;
  &lt;ucVddcInd&gt;11 = 0xB = 0b1011&lt;/ucVddcInd&gt;
  &lt;usVddci&gt;950 = 0x3B6 = 0b1110110110&lt;/usVddci&gt;
  &lt;usVddgfxOffset&gt;0&lt;/usVddgfxOffset&gt;
  &lt;usMvdd&gt;1000 = 0x3E8 = 0b1111101000&lt;/usMvdd&gt;
  &lt;ulMclk&gt;200000 = 0x30D40 = 0b110000110101000000&lt;/ulMclk&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_MCLK_ENTRY&gt;
&lt;ATOM_MM_DEPENDENCY_TABLE of="0x9D90-0x9D92  len=0x2=2"&gt;
  &lt;ucRevId&gt;0&lt;/ucRevId&gt;
  &lt;ucNumEntries&gt;8 = 0x8 = 0b1000&lt;/ucNumEntries&gt;
&lt;/ATOM_MM_DEPENDENCY_TABLE&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9D92-0x9DA9  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;8 = 0x8 = 0b1000&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;0&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;58000 = 0xE290 = 0b1110001010010000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;75000 = 0x124F8 = 0b10010010011111000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;63000 = 0xF618 = 0b1111011000011000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;57000 = 0xDEA8 = 0b1101111010101000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9DA9-0x9DC0  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;9 = 0x9 = 0b1001&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65460 = 0xFFB4 = 0b1111111110110100&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;63000 = 0xF618 = 0b1111011000011000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;80000 = 0x13880 = 0b10011100010000000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;69000 = 0x10D88 = 0b10000110110001000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;64000 = 0xFA00 = 0b1111101000000000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9DC0-0x9DD7  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;10 = 0xA = 0b1010&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65435 = 0xFF9B = 0b1111111110011011&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;68000 = 0x109A0 = 0b10000100110100000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;85000 = 0x14C08 = 0b10100110000001000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;75000 = 0x124F8 = 0b10010010011111000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;70000 = 0x11170 = 0b10001000101110000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9DD7-0x9DEE  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;11 = 0xB = 0b1011&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65410 = 0xFF82 = 0b1111111110000010&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;73000 = 0x11D28 = 0b10001110100101000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;89000 = 0x15BA8 = 0b10101101110101000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;81000 = 0x13C68 = 0b10011110001101000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;76000 = 0x128E0 = 0b10010100011100000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9DEE-0x9E05  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;12 = 0xC = 0b1100&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65385 = 0xFF69 = 0b1111111101101001&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;77000 = 0x12CC8 = 0b10010110011001000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;92000 = 0x16760 = 0b10110011101100000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;86000 = 0x14FF0 = 0b10100111111110000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;81000 = 0x13C68 = 0b10011110001101000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9E05-0x9E1C  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;13 = 0xD = 0b1101&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65335 = 0xFF37 = 0b1111111100110111&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;80000 = 0x13880 = 0b10011100010000000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;95000 = 0x17318 = 0b10111001100011000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;91000 = 0x16378 = 0b10110001101111000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;85000 = 0x14C08 = 0b10100110000001000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9E1C-0x9E33  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;14 = 0xE = 0b1110&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;65285 = 0xFF05 = 0b1111111100000101&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;83000 = 0x14438 = 0b10100010000111000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;98000 = 0x17ED0 = 0b10111111011010000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;96000 = 0x17700 = 0b10111011100000000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;88000 = 0x157C0 = 0b10101011111000000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_MM_DEPENDENCY_RECORD of="0x9E33-0x9E4A  len=0x17=23"&gt;
  &lt;ucVddcInd&gt;15 = 0xF = 0b1111&lt;/ucVddcInd&gt;
  &lt;usVddgfxOffset&gt;0&lt;/usVddgfxOffset&gt;
  &lt;ulDClk&gt;86000 = 0x14FF0 = 0b10100111111110000&lt;/ulDClk&gt;
  &lt;ulVClk&gt;100000 = 0x186A0 = 0b11000011010100000&lt;/ulVClk&gt;
  &lt;ulEClk&gt;100000 = 0x186A0 = 0b11000011010100000&lt;/ulEClk&gt;
  &lt;ulAClk&gt;0&lt;/ulAClk&gt;
  &lt;ulSAMUClk&gt;91000 = 0x16378 = 0b10110001101111000&lt;/ulSAMUClk&gt;
&lt;/ATOM_MM_DEPENDENCY_RECORD&gt;
&lt;ATOM_FAN_TABLE of="0x9E53-0x9E80  len=0x2D=45"&gt;
  &lt;ucRevId&gt;9 = 0x9 = 0b1001&lt;/ucRevId&gt;
  &lt;ucTHyst&gt;3 = 0x3 = 0b11&lt;/ucTHyst&gt;
  &lt;usTMin&gt;4000 = 0xFA0 = 0b111110100000&lt;/usTMin&gt;
  &lt;usTMed&gt;6500 = 0x1964 = 0b1100101100100&lt;/usTMed&gt;
  &lt;usTHigh&gt;8500 = 0x2134 = 0b10000100110100&lt;/usTHigh&gt;
  &lt;usPWMMin&gt;2000 = 0x7D0 = 0b11111010000&lt;/usPWMMin&gt;
  &lt;usPWMMed&gt;4000 = 0xFA0 = 0b111110100000&lt;/usPWMMed&gt;
  &lt;usPWMHigh&gt;6000 = 0x1770 = 0b1011101110000&lt;/usPWMHigh&gt;
  &lt;usTMax&gt;10900 = 0x2A94 = 0b10101010010100&lt;/usTMax&gt;
  &lt;ucFanControlMode&gt;1&lt;/ucFanControlMode&gt;
  &lt;usFanPWMMax&gt;100 = 0x64 = 0b1100100&lt;/usFanPWMMax&gt;
  &lt;usFanOutputSensitivity&gt;4836 = 0x12E4 = 0b1001011100100&lt;/usFanOutputSensitivity&gt;
  &lt;usFanRPMMax&gt;2150 = 0x866 = 0b100001100110&lt;/usFanRPMMax&gt;
  &lt;ulMinFanSCLKAcousticLimit&gt;90000 = 0x15F90 = 0b10101111110010000&lt;/ulMinFanSCLKAcousticLimit&gt;
  &lt;ucTargetTemperature&gt;70 = 0x46 = 0b1000110&lt;/ucTargetTemperature&gt;
  &lt;ucMinimumPWMLimit&gt;44 = 0x2C = 0b101100&lt;/ucMinimumPWMLimit&gt;
  &lt;usFanGainEdge&gt;150 = 0x96 = 0b10010110&lt;/usFanGainEdge&gt;
  &lt;usFanGainHotspot&gt;150 = 0x96 = 0b10010110&lt;/usFanGainHotspot&gt;
  &lt;usFanGainLiquid&gt;100 = 0x64 = 0b1100100&lt;/usFanGainLiquid&gt;
  &lt;usFanGainVrVddc&gt;150 = 0x96 = 0b10010110&lt;/usFanGainVrVddc&gt;
  &lt;usFanGainVrMvdd&gt;150 = 0x96 = 0b10010110&lt;/usFanGainVrMvdd&gt;
  &lt;usFanGainPlx&gt;150 = 0x96 = 0b10010110&lt;/usFanGainPlx&gt;
  &lt;usFanGainHbm&gt;100 = 0x64 = 0b1100100&lt;/usFanGainHbm&gt;
  &lt;usReserved&gt;12801 = 0x3201 = 0b11001000000001&lt;/usReserved&gt;
&lt;/ATOM_FAN_TABLE&gt;
&lt;ATOM_Polaris_PowerTune_Table of="0x9E83-0x9EB8  len=0x35=53"&gt;
  &lt;ucRevId&gt;4 = 0x4 = 0b100&lt;/ucRevId&gt;
  &lt;usTDP&gt;145 = 0x91 = 0b10010001&lt;/usTDP&gt;
  &lt;usConfigurableTDP&gt;0&lt;/usConfigurableTDP&gt;
  &lt;usTDC&gt;132 = 0x84 = 0b10000100&lt;/usTDC&gt;
  &lt;usBatteryPowerLimit&gt;145 = 0x91 = 0b10010001&lt;/usBatteryPowerLimit&gt;
  &lt;usSmallPowerLimit&gt;145 = 0x91 = 0b10010001&lt;/usSmallPowerLimit&gt;
  &lt;usLowCACLeakage&gt;0&lt;/usLowCACLeakage&gt;
  &lt;usHighCACLeakage&gt;0&lt;/usHighCACLeakage&gt;
  &lt;usMaximumPowerDeliveryLimit&gt;145 = 0x91 = 0b10010001&lt;/usMaximumPowerDeliveryLimit&gt;
  &lt;usTjMax&gt;90 = 0x5A = 0b1011010&lt;/usTjMax&gt;
  &lt;usPowerTuneDataSetID&gt;0&lt;/usPowerTuneDataSetID&gt;
  &lt;usEDCLimit&gt;0&lt;/usEDCLimit&gt;
  &lt;usSoftwareShutdownTemp&gt;94 = 0x5E = 0b1011110&lt;/usSoftwareShutdownTemp&gt;
  &lt;usClockStretchAmount&gt;2 = 0x2 = 0b10&lt;/usClockStretchAmount&gt;
  &lt;usTemperatureLimitHotspot&gt;105 = 0x69 = 0b1101001&lt;/usTemperatureLimitHotspot&gt;
  &lt;usTemperatureLimitLiquid1&gt;80 = 0x50 = 0b1010000&lt;/usTemperatureLimitLiquid1&gt;
  &lt;usTemperatureLimitLiquid2&gt;80 = 0x50 = 0b1010000&lt;/usTemperatureLimitLiquid2&gt;
  &lt;usTemperatureLimitVrVddc&gt;115 = 0x73 = 0b1110011&lt;/usTemperatureLimitVrVddc&gt;
  &lt;usTemperatureLimitVrMvdd&gt;115 = 0x73 = 0b1110011&lt;/usTemperatureLimitVrMvdd&gt;
  &lt;usTemperatureLimitPlx&gt;95 = 0x5F = 0b1011111&lt;/usTemperatureLimitPlx&gt;
  &lt;ucLiquid1_I2C_address&gt;0&lt;/ucLiquid1_I2C_address&gt;
  &lt;ucLiquid2_I2C_address&gt;0&lt;/ucLiquid2_I2C_address&gt;
  &lt;ucLiquid_I2C_Line&gt;144 = 0x90 = 0b10010000&lt;/ucLiquid_I2C_Line&gt;
  &lt;ucVr_I2C_address&gt;96 = 0x60 = 0b1100000&lt;/ucVr_I2C_address&gt;
  &lt;ucVr_I2C_Line&gt;150 = 0x96 = 0b10010110&lt;/ucVr_I2C_Line&gt;
  &lt;ucPlx_I2C_address&gt;0&lt;/ucPlx_I2C_address&gt;
  &lt;ucPlx_I2C_Line&gt;144 = 0x90 = 0b10010000&lt;/ucPlx_I2C_Line&gt;
  &lt;usBoostPowerLimit&gt;0&lt;/usBoostPowerLimit&gt;
  &lt;ucCKS_LDO_REFSEL&gt;6 = 0x6 = 0b110&lt;/ucCKS_LDO_REFSEL&gt;
  &lt;ucHotSpotOnly&gt;0&lt;/ucHotSpotOnly&gt;
  &lt;ucReserve&gt;0&lt;/ucReserve&gt;
  &lt;usReserve&gt;0&lt;/usReserve&gt;
&lt;/ATOM_Polaris_PowerTune_Table&gt;
&lt;ATOM_OBJECT_HEADER_V3 of="0x9EFA-0x9F0C  len=0x12=18"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;350 = 0x15E = 0b101011110&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;1&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;3 = 0x3 = 0b11&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;usDeviceSupport&gt;3720 = 0xE88 = 0b111010001000&lt;/usDeviceSupport&gt;
  &lt;usConnectorObjectTableOffset&gt;72 = 0x48 = 0b1001000&lt;/usConnectorObjectTableOffset&gt;
  &lt;usRouterObjectTableOffset&gt;0&lt;/usRouterObjectTableOffset&gt;
  &lt;usEncoderObjectTableOffset&gt;251 = 0xFB = 0b11111011&lt;/usEncoderObjectTableOffset&gt;
  &lt;usProtectionObjectTableOffset&gt;0&lt;/usProtectionObjectTableOffset&gt;
  &lt;usDisplayPathTableOffset&gt;18 = 0x12 = 0b10010&lt;/usDisplayPathTableOffset&gt;
  &lt;usMiscObjectTableOffset&gt;0&lt;/usMiscObjectTableOffset&gt;
&lt;/ATOM_OBJECT_HEADER_V3&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH_TABLE of="0x9F0C-0x9F10  len=0x4=4"&gt;
  &lt;ucNumOfDispPath&gt;5 = 0x5 = 0b101&lt;/ucNumOfDispPath&gt;
  &lt;ucVersion&gt;1&lt;/ucVersion&gt;
  &lt;ucPadding2&gt;0&lt;/ucPadding2&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH_TABLE&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH of="0x9F10-0x9F1A  len=0xA=10"&gt;
  &lt;usDeviceTag&gt;8 = 0x8 = 0b1000&lt;/usDeviceTag&gt;
  &lt;usSize&gt;10 = 0xA = 0b1010&lt;/usSize&gt;
  &lt;usConnObjectId&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DISPLAYPORT = 0x13&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usConnObjectId&gt;
  &lt;usGPUObjectId&gt;
    &lt;KindInNamespace&gt;0&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_GPU&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGPUObjectId&gt;
  &lt;usGraphicObjIdsFirst&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY1 = 0x20&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGraphicObjIdsFirst&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH of="0x9F1A-0x9F24  len=0xA=10"&gt;
  &lt;usDeviceTag&gt;128 = 0x80 = 0b10000000&lt;/usDeviceTag&gt;
  &lt;usSize&gt;10 = 0xA = 0b1010&lt;/usSize&gt;
  &lt;usConnObjectId&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DISPLAYPORT = 0x13&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usConnObjectId&gt;
  &lt;usGPUObjectId&gt;
    &lt;KindInNamespace&gt;0&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_GPU&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGPUObjectId&gt;
  &lt;usGraphicObjIdsFirst&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY1 = 0x20&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usGraphicObjIdsFirst&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH of="0x9F24-0x9F2E  len=0xA=10"&gt;
  &lt;usDeviceTag&gt;512 = 0x200 = 0b1000000000&lt;/usDeviceTag&gt;
  &lt;usSize&gt;10 = 0xA = 0b1010&lt;/usSize&gt;
  &lt;usConnObjectId&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_HDMI_TYPE_A = 0xC&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usConnObjectId&gt;
  &lt;usGPUObjectId&gt;
    &lt;KindInNamespace&gt;0&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_GPU&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGPUObjectId&gt;
  &lt;usGraphicObjIdsFirst&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY2 = 0x21&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGraphicObjIdsFirst&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH of="0x9F2E-0x9F38  len=0xA=10"&gt;
  &lt;usDeviceTag&gt;1024 = 0x400 = 0b10000000000&lt;/usDeviceTag&gt;
  &lt;usSize&gt;10 = 0xA = 0b1010&lt;/usSize&gt;
  &lt;usConnObjectId&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_HDMI_TYPE_A = 0xC&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usConnObjectId&gt;
  &lt;usGPUObjectId&gt;
    &lt;KindInNamespace&gt;0&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_GPU&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGPUObjectId&gt;
  &lt;usGraphicObjIdsFirst&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY2 = 0x21&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usGraphicObjIdsFirst&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH&gt;
&lt;ATOM_DISPLAY_OBJECT_PATH of="0x9F38-0x9F42  len=0xA=10"&gt;
  &lt;usDeviceTag&gt;2048 = 0x800 = 0b100000000000&lt;/usDeviceTag&gt;
  &lt;usSize&gt;10 = 0xA = 0b1010&lt;/usSize&gt;
  &lt;usConnObjectId&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D = 0x4&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usConnObjectId&gt;
  &lt;usGPUObjectId&gt;
    &lt;KindInNamespace&gt;0&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_GPU&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGPUObjectId&gt;
  &lt;usGraphicObjIdsFirst&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY = 0x1E&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usGraphicObjIdsFirst&gt;
&lt;/ATOM_DISPLAY_OBJECT_PATH&gt;
Connectors:
&lt;ATOM_OBJECT_TABLE of="0x9F42-0x9F46  len=0x4=4"&gt;
  &lt;ucNumberOfObjects&gt;5 = 0x5 = 0b101&lt;/ucNumberOfObjects&gt;
  &lt;ucPadding0&gt;0&lt;/ucPadding0&gt;
  &lt;ucPadding1&gt;0&lt;/ucPadding1&gt;
  &lt;ucPadding2&gt;0&lt;/ucPadding2&gt;
&lt;/ATOM_OBJECT_TABLE&gt;
&lt;ATOM_OBJECT of="0x9F46-0x9F4E  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DISPLAYPORT = 0x13&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;116 = 0x74 = 0b1110100&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;122 = 0x7A = 0b1111010&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F74-0x9F76  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;12 = 0xC = 0b1100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE = 0x4&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9f76:01001002000008000000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F80-0x9F82  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_I2C_RECORD_TYPE = 0x1&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9f82:9100
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F84-0x9F86  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_HPD_INT_RECORD_TYPE = 0x2&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9f86:0100
&lt;ATOM_OBJECT of="0x9F4E-0x9F56  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DISPLAYPORT = 0x13&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;143 = 0x8F = 0b10001111&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;149 = 0x95 = 0b10010101&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F8F-0x9F91  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;12 = 0xC = 0b1100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE = 0x4&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9f91:01002002000080000000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F9B-0x9F9D  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_I2C_RECORD_TYPE = 0x1&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9f9d:9300
&lt;ATOM_COMMON_RECORD_HEADER of="0x9F9F-0x9FA1  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_HPD_INT_RECORD_TYPE = 0x2&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fa1:0500
&lt;ATOM_OBJECT of="0x9F56-0x9F5E  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_HDMI_TYPE_A = 0xC&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;170 = 0xAA = 0b10101010&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;176 = 0xB0 = 0b10110000&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FAA-0x9FAC  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;12 = 0xC = 0b1100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE = 0x4&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fac:01003002000000020000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FB6-0x9FB8  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_I2C_RECORD_TYPE = 0x1&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fb8:9000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FBA-0x9FBC  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_HPD_INT_RECORD_TYPE = 0x2&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fbc:0600
&lt;ATOM_OBJECT of="0x9F5E-0x9F66  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_HDMI_TYPE_A = 0xC&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;197 = 0xC5 = 0b11000101&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;203 = 0xCB = 0b11001011&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FC5-0x9FC7  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;12 = 0xC = 0b1100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE = 0x4&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fc7:01004002000000040000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FD1-0x9FD3  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_I2C_RECORD_TYPE = 0x1&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fd3:9200
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FD5-0x9FD7  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_HPD_INT_RECORD_TYPE = 0x2&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fd7:0400
&lt;ATOM_OBJECT of="0x9F66-0x9F6E  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D = 0x4&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_CONNECTOR&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;224 = 0xE0 = 0b11100000&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;230 = 0xE6 = 0b11100110&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FE0-0x9FE2  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;12 = 0xC = 0b1100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE = 0x4&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fe2:01005002000000080000
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FEC-0x9FEE  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_I2C_RECORD_TYPE = 0x1&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9fee:9500
&lt;ATOM_COMMON_RECORD_HEADER of="0x9FF0-0x9FF2  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_HPD_INT_RECORD_TYPE = 0x2&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0x9ff2:0300
Encoders:
&lt;ATOM_OBJECT_TABLE of="0x9FF5-0x9FF9  len=0x4=4"&gt;
  &lt;ucNumberOfObjects&gt;5 = 0x5 = 0b101&lt;/ucNumberOfObjects&gt;
  &lt;ucPadding0&gt;0&lt;/ucPadding0&gt;
  &lt;ucPadding1&gt;0&lt;/ucPadding1&gt;
  &lt;ucPadding2&gt;0&lt;/ucPadding2&gt;
&lt;/ATOM_OBJECT_TABLE&gt;
&lt;ATOM_OBJECT of="0x9FF9-0xA001  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY1 = 0x20&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;295 = 0x127 = 0b100100111&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;301 = 0x12D = 0b100101101&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0xA027-0xA029  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_ENCODER_CAP_RECORD_TYPE = 0x14&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0xa029:0F00
&lt;ATOM_OBJECT of="0xA001-0xA009  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY1 = 0x20&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;306 = 0x132 = 0b100110010&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;312 = 0x138 = 0b100111000&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0xA032-0xA034  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_ENCODER_CAP_RECORD_TYPE = 0x14&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0xa034:0F00
&lt;ATOM_OBJECT of="0xA009-0xA011  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY2 = 0x21&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;317 = 0x13D = 0b100111101&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;323 = 0x143 = 0b101000011&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0xA03D-0xA03F  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_ENCODER_CAP_RECORD_TYPE = 0x14&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0xa03f:0F00
&lt;ATOM_OBJECT of="0xA011-0xA019  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY2 = 0x21&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;2 = 0x2 = 0b10&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;328 = 0x148 = 0b101001000&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;334 = 0x14E = 0b101001110&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0xA048-0xA04A  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_ENCODER_CAP_RECORD_TYPE = 0x14&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0xa04a:0F00
&lt;ATOM_OBJECT of="0xA019-0xA021  len=0x8=8"&gt;
  &lt;usObjectID&gt;
    &lt;KindInNamespace&gt;ENCODER_OBJECT_ID_INTERNAL_UNIPHY = 0x1E&lt;/KindInNamespace&gt;
    &lt;Namespace&gt;GRAPH_OBJECT_TYPE_ENCODER&lt;/Namespace&gt;
    &lt;Index&gt;1&lt;/Index&gt;
  &lt;/usObjectID&gt;
  &lt;usSrcDstTableOffset&gt;339 = 0x153 = 0b101010011&lt;/usSrcDstTableOffset&gt;
  &lt;usRecordOffset&gt;345 = 0x159 = 0b101011001&lt;/usRecordOffset&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
&lt;/ATOM_OBJECT&gt;
&lt;ATOM_COMMON_RECORD_HEADER of="0xA053-0xA055  len=0x2=2"&gt;
  &lt;ucRecordSize&gt;4 = 0x4 = 0b100&lt;/ucRecordSize&gt;
  &lt;RecordType&gt;ATOM_ENCODER_CAP_RECORD_TYPE = 0x14&lt;/RecordType&gt;
&lt;/ATOM_COMMON_RECORD_HEADER&gt;
Extra at 0xa055:0F00
Routers:
Table not present:ATOM_OBJECT_TABLE
&lt;ATOM_VRAM_INFO of="0xA3AA-0xA3BE  len=0x14=20"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;1122 = 0x462 = 0b10001100010&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;2 = 0x2 = 0b10&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;2 = 0x2 = 0b10&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
  &lt;usMemAdjustTblOffset&gt;76 = 0x4C = 0b1001100&lt;/usMemAdjustTblOffset&gt;
  &lt;usMemClkPatchTblOffset&gt;91 = 0x5B = 0b1011011&lt;/usMemClkPatchTblOffset&gt;
  &lt;usMcAdjustPerTileTblOffset&gt;765 = 0x2FD = 0b1011111101&lt;/usMcAdjustPerTileTblOffset&gt;
  &lt;usMcPhyInitTableOffset&gt;947 = 0x3B3 = 0b1110110011&lt;/usMcPhyInitTableOffset&gt;
  &lt;usDramDataRemapTblOffset&gt;811 = 0x32B = 0b1100101011&lt;/usDramDataRemapTblOffset&gt;
  &lt;usReserved1&gt;0&lt;/usReserved1&gt;
  &lt;ucNumOfVRAMModule&gt;1&lt;/ucNumOfVRAMModule&gt;
  &lt;ucMemoryClkPatchTblVer&gt;1&lt;/ucMemoryClkPatchTblVer&gt;
  &lt;ucVramModuleVer&gt;8 = 0x8 = 0b1000&lt;/ucVramModuleVer&gt;
  &lt;ucMcPhyTileNum&gt;4 = 0x4 = 0b100&lt;/ucMcPhyTileNum&gt;
&lt;/ATOM_VRAM_INFO&gt;
&lt;ATOM_VRAM_ENTRY of="0xA3BE-0xA3FE  len=0x40=64"&gt;
  &lt;ulChannelMapCfg&gt;1985220658 = 0x76541032 = 0b1110110010101000001000000110010&lt;/ulChannelMapCfg&gt;
  &lt;usModuleSize&gt;56 = 0x38 = 0b111000&lt;/usModuleSize&gt;
  &lt;usMcRamCfg&gt;24738 = 0x60A2 = 0b110000010100010&lt;/usMcRamCfg&gt;
  &lt;usEnableChannels&gt;255 = 0xFF = 0b11111111&lt;/usEnableChannels&gt;
  &lt;ucExtMemoryID&gt;0&lt;/ucExtMemoryID&gt;
  &lt;ucMemoryType&gt;80 = 0x50 = 0b1010000&lt;/ucMemoryType&gt;
  &lt;ucChannelNum&gt;3 = 0x3 = 0b11&lt;/ucChannelNum&gt;
  &lt;ucChannelWidth&gt;5 = 0x5 = 0b101&lt;/ucChannelWidth&gt;
  &lt;ucDensity&gt;99 = 0x63 = 0b1100011&lt;/ucDensity&gt;
  &lt;ucBankCol&gt;10 = 0xA = 0b1010&lt;/ucBankCol&gt;
  &lt;ucMisc&gt;4 = 0x4 = 0b100&lt;/ucMisc&gt;
  &lt;ucVREFI&gt;0&lt;/ucVREFI&gt;
  &lt;usReserved&gt;0&lt;/usReserved&gt;
  &lt;usMemorySize&gt;8192 = 0x2000 = 0b10000000000000&lt;/usMemorySize&gt;
  &lt;ucMcTunningSetId&gt;0&lt;/ucMcTunningSetId&gt;
  &lt;ucRowNum&gt;11 = 0xB = 0b1011&lt;/ucRowNum&gt;
  &lt;usEMRS2Value&gt;16384 = 0x4000 = 0b100000000000000&lt;/usEMRS2Value&gt;
  &lt;usEMRS3Value&gt;24832 = 0x6100 = 0b110000100000000&lt;/usEMRS3Value&gt;
  &lt;ucMemoryVenderID&gt;118 = 0x76 = 0b1110110&lt;/ucMemoryVenderID&gt;
  &lt;ucRefreshRateFactor&gt;2 = 0x2 = 0b10&lt;/ucRefreshRateFactor&gt;
  &lt;ucFIFODepth&gt;2 = 0x2 = 0b10&lt;/ucFIFODepth&gt;
  &lt;ucCDR_Bandwidth&gt;0&lt;/ucCDR_Bandwidth&gt;
  &lt;ulChannelMapCfg1&gt;0&lt;/ulChannelMapCfg1&gt;
  &lt;ulBankMapCfg&gt;484675 = 0x76543 = 0b1110110010101000011&lt;/ulBankMapCfg&gt;
  &lt;ulReserved&gt;0&lt;/ulReserved&gt;
  &lt;FullName&gt;H5GQ8H24MJR&lt;/FullName&gt;
&lt;/ATOM_VRAM_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA433-0xA467  len=0x34=52"&gt;
  &lt;ulClkRange&gt;40000 = 0x9C40 = 0b1001110001000000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;555000000000000022DD1C008494121120550B0A1444B10200204100330414209A8800A00000712406050C0D2B11150F&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA467-0xA49B  len=0x34=52"&gt;
  &lt;ulClkRange&gt;80000 = 0x13880 = 0b10011100010000000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;777000000000000022DD1C00E7AC352240550D0D20C77205002481004C0914209A8800A0000071240C08171B571A2111&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA49B-0xA4CF  len=0x34=52"&gt;
  &lt;ulClkRange&gt;90000 = 0x15F90 = 0b10101111110010000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;777000000000000022DD1C002931462650550E0EA20723060026A200540A1420AA8800A0000071240D0A1A1D621C2312&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA4CF-0xA503  len=0x34=52"&gt;
  &lt;ulClkRange&gt;100000 = 0x186A0 = 0b11000011010100000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;777000000000000022DD1C0029B5462960550E0F2448D3060026A2005C0B1420AA8800A0000071240E0A1C206D1E2513&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA503-0xA537  len=0x34=52"&gt;
  &lt;ulClkRange&gt;112500 = 0x1B774 = 0b11011011101110100&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022339D006BBD572F5055100F29C9B3070048C4005D0D14204A8900A000007124100C20247B202A13&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA537-0xA56B  len=0x34=52"&gt;
  &lt;ulClkRange&gt;125000 = 0x1E848 = 0b11110100001001000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022339D008CC558345055110F2D4A94080048C4005D0F14204A8900A000007124120D232889222E14&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA56B-0xA59F  len=0x34=52"&gt;
  &lt;ulClkRange&gt;137500 = 0x2191C = 0b100001100100011100&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022339D00ADCD693A7055111131CB7409004AE4006D0114204A8900A002007124140E272D97263215&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA59F-0xA5D3  len=0x34=52"&gt;
  &lt;ulClkRange&gt;150000 = 0x249F0 = 0b100100100111110000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022339D00CE516A3E80551212B40B450A004AE400750314204A8900A002007124150F2A30A4283516&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA5D3-0xA607  len=0x34=52"&gt;
  &lt;ulClkRange&gt;162500 = 0x27AC4 = 0b100111101011000100&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022449D00105A7B4480551312B88C250B004C0401750514204A8900A00200712417112E34B22A3916&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA607-0xA63B  len=0x34=52"&gt;
  &lt;ulClkRange&gt;175000 = 0x2AB98 = 0b101010101110011000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;999000000000000022559D0031627C4990551313BC0D060C004C04017D0714204A8900A00200712419123138C02D3D17&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA63B-0xA66F  len=0x34=52"&gt;
  &lt;ulClkRange&gt;200000 = 0x30D40 = 0b110000110101000000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;BBB000000000000022889D0073EE8D53A055151743CFB60D004E24010E0A14204A8900A0030071241C143840DB324418&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA66F-0xA6A3  len=0x34=52"&gt;
  &lt;ulClkRange&gt;225000 = 0x36EE8 = 0b110110111011101000&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;BBB000000000000033BB9D00D6FEAF5EC05517174BD1770F005264011E0E14204A8900A00300712420173F48F7384C1A&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VRAM_TIMING_ENTRY of="0xA6A3-0xA6D7  len=0x34=52"&gt;
  &lt;ulClkRange&gt;0&lt;/ulClkRange&gt;
  &lt;LatencyString&gt;060008000E0044FFFF00FFFFFF001F000000FFFFFF011F000000FFFFFF021F000000FFFFFF031F00000000000000E1B4&lt;/LatencyString&gt;
&lt;/ATOM_VRAM_TIMING_ENTRY&gt;
&lt;ATOM_VOLTAGE_OBJECT_INFO_V3_1 of="0xA918-0xA91C  len=0x4=4"&gt;
  &lt;sHeader&gt;
    &lt;usStructureSize&gt;70 = 0x46 = 0b1000110&lt;/usStructureSize&gt;
    &lt;ucTableFormatRevision&gt;3 = 0x3 = 0b11&lt;/ucTableFormatRevision&gt;
    &lt;ucTableContentRevision&gt;1&lt;/ucTableContentRevision&gt;
  &lt;/sHeader&gt;
&lt;/ATOM_VOLTAGE_OBJECT_INFO_V3_1&gt;
&lt;atom_voltage_object_header_v4 of="0xA91C-0xA920  len=0x4=4"&gt;
  &lt;ucVoltageType&gt;VOLTAGE_TYPE_VDDC_0x1&lt;/ucVoltageType&gt;
  &lt;ucVoltageMode&gt;VOLTAGE_OBJ_VR_I2C_INIT_SEQ_0x3&lt;/ucVoltageMode&gt;
  &lt;usSize&gt;18 = 0x12 = 0b10010&lt;/usSize&gt;
&lt;/atom_voltage_object_header_v4&gt;
&lt;atom_i2c_voltage_object_v4_fields of="0xA920-0xA928  len=0x8=8"&gt;
  &lt;regulator_id&gt;8 = 0x8 = 0b1000&lt;/regulator_id&gt;
  &lt;i2c_id&gt;
    &lt;gpio_id&gt;150 = 0x96 = 0b10010110&lt;/gpio_id&gt;
    &lt;bfHW_Capable&gt;true&lt;/bfHW_Capable&gt;
    &lt;bfHW_EngineID&gt;1&lt;/bfHW_EngineID&gt;
    &lt;bfI2C_LineMux&gt;6 = 0x6 = 0b110&lt;/bfI2C_LineMux&gt;
    &lt;Description&gt;150 = 0x96 = 0b10010110&lt;/Description&gt;
  &lt;/i2c_id&gt;
  &lt;i2c_slave_addr&gt;
    &lt;shifted_i2c_slave_addr&gt;96 = 0x60 = 0b1100000&lt;/shifted_i2c_slave_addr&gt;
  &lt;/i2c_slave_addr&gt;
  &lt;i2c_control_offset&gt;0&lt;/i2c_control_offset&gt;
  &lt;i2c_flag&gt;0&lt;/i2c_flag&gt;
  &lt;i2c_speed&gt;0&lt;/i2c_speed&gt;
  &lt;reserved_0xA&gt;0&lt;/reserved_0xA&gt;
  &lt;reserved_0xB&gt;0&lt;/reserved_0xB&gt;
&lt;/atom_i2c_voltage_object_v4_fields&gt;
&lt;atom_i2c_data_entry of="0xA928-0xA92C  len=0x4=4"&gt;
  &lt;i2c_reg_index&gt;50 = 0x32 = 0b110010&lt;/i2c_reg_index&gt;
  &lt;i2c_reg_data&gt;204 = 0xCC = 0b11001100&lt;/i2c_reg_data&gt;
&lt;/atom_i2c_data_entry&gt;
&lt;FINAL_atom_i2c_data_entry of="0xA92C-0xA92E  len=0x2=2"&gt;
  &lt;final_entry_index&gt;255 = 0xFF = 0b11111111&lt;/final_entry_index&gt;
&lt;/FINAL_atom_i2c_data_entry&gt;
&lt;atom_voltage_object_header_v4 of="0xA92E-0xA932  len=0x4=4"&gt;
  &lt;ucVoltageType&gt;VOLTAGE_TYPE_VDDC_0x1&lt;/ucVoltageType&gt;
  &lt;ucVoltageMode&gt;VOLTAGE_OBJ_SVID2_0x7&lt;/ucVoltageMode&gt;
  &lt;usSize&gt;12 = 0xC = 0b1100&lt;/usSize&gt;
&lt;/atom_voltage_object_header_v4&gt;
&lt;atom_voltage_object_header_v4 of="0xA93A-0xA93E  len=0x4=4"&gt;
  &lt;ucVoltageType&gt;VOLTAGE_TYPE_VDDCI_0x4&lt;/ucVoltageType&gt;
  &lt;ucVoltageMode&gt;VOLTAGE_OBJ_GPIO_LUT_0x0&lt;/ucVoltageMode&gt;
  &lt;usSize&gt;36 = 0x24 = 0b100100&lt;/usSize&gt;
&lt;/atom_voltage_object_header_v4&gt;
&lt;atom_gpio_voltage_object_v4_fields of="0xA93E-0xA946  len=0x8=8"&gt;
  &lt;gpio_control_id&gt;0&lt;/gpio_control_id&gt;
  &lt;gpio_entry_num&gt;4 = 0x4 = 0b100&lt;/gpio_entry_num&gt;
  &lt;phase_delay_us&gt;0&lt;/phase_delay_us&gt;
  &lt;reserved&gt;0&lt;/reserved&gt;
  &lt;gpio_mask_val&gt;1081346 = 0x108002 = 0b100001000000000000010&lt;/gpio_mask_val&gt;
&lt;/atom_gpio_voltage_object_v4_fields&gt;
&lt;atom_voltage_gpio_map_lut of="0xA946-0xA94C  len=0x6=6"&gt;
  &lt;voltage_gpio_reg_val&gt;0&lt;/voltage_gpio_reg_val&gt;
  &lt;voltage_level_mv&gt;800 = 0x320 = 0b1100100000&lt;/voltage_level_mv&gt;
&lt;/atom_voltage_gpio_map_lut&gt;
&lt;atom_voltage_gpio_map_lut of="0xA94C-0xA952  len=0x6=6"&gt;
  &lt;voltage_gpio_reg_val&gt;1048576 = 0x100000 = 0b100000000000000000000&lt;/voltage_gpio_reg_val&gt;
  &lt;voltage_level_mv&gt;850 = 0x352 = 0b1101010010&lt;/voltage_level_mv&gt;
&lt;/atom_voltage_gpio_map_lut&gt;
&lt;atom_voltage_gpio_map_lut of="0xA952-0xA958  len=0x6=6"&gt;
  &lt;voltage_gpio_reg_val&gt;2 = 0x2 = 0b10&lt;/voltage_gpio_reg_val&gt;
  &lt;voltage_level_mv&gt;900 = 0x384 = 0b1110000100&lt;/voltage_level_mv&gt;
&lt;/atom_voltage_gpio_map_lut&gt;
&lt;atom_voltage_gpio_map_lut of="0xA958-0xA95E  len=0x6=6"&gt;
  &lt;voltage_gpio_reg_val&gt;32768 = 0x8000 = 0b1000000000000000&lt;/voltage_gpio_reg_val&gt;
  &lt;voltage_level_mv&gt;950 = 0x3B6 = 0b1110110110&lt;/voltage_level_mv&gt;
&lt;/atom_voltage_gpio_map_lut&gt;
</pre>
</details>


# Below is readme kept for upstream version.

BTC donation address: 181dtEjhFWWxvHDmx2R3N41rnRPedSEUf5

one click timing feature should be used with care, it maybe not stable for you


Contribution from Sebohe:

### Build Dependencies

Ubuntu 16.04.2:

```
sudo apt-get install mono-complete
```

Arch Linux:

```
yaourt -Sy mono48
```
### Building

```
sh build.sh
```

### Executing

Just change your working directory to the PolarisBiosEditor and execute:

```
./run.sh
```
