$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Thu Sep 22 16:13:07 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! ADD_OUT [7] $end
$var wire 1 " ADD_OUT [6] $end
$var wire 1 # ADD_OUT [5] $end
$var wire 1 $ ADD_OUT [4] $end
$var wire 1 % ADD_OUT [3] $end
$var wire 1 & ADD_OUT [2] $end
$var wire 1 ' ADD_OUT [1] $end
$var wire 1 ( ADD_OUT [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * EQUAL_FLAG $end
$var wire 1 + HabilitaRAM $end
$var wire 1 , KEY [3] $end
$var wire 1 - KEY [2] $end
$var wire 1 . KEY [1] $end
$var wire 1 / KEY [0] $end
$var wire 1 0 LEDR [9] $end
$var wire 1 1 LEDR [8] $end
$var wire 1 2 LEDR [7] $end
$var wire 1 3 LEDR [6] $end
$var wire 1 4 LEDR [5] $end
$var wire 1 5 LEDR [4] $end
$var wire 1 6 LEDR [3] $end
$var wire 1 7 LEDR [2] $end
$var wire 1 8 LEDR [1] $end
$var wire 1 9 LEDR [0] $end
$var wire 1 : MEM_ADDRESS [5] $end
$var wire 1 ; MEM_ADDRESS [4] $end
$var wire 1 < MEM_ADDRESS [3] $end
$var wire 1 = MEM_ADDRESS [2] $end
$var wire 1 > MEM_ADDRESS [1] $end
$var wire 1 ? MEM_ADDRESS [0] $end
$var wire 1 @ Palavra [11] $end
$var wire 1 A Palavra [10] $end
$var wire 1 B Palavra [9] $end
$var wire 1 C Palavra [8] $end
$var wire 1 D Palavra [7] $end
$var wire 1 E Palavra [6] $end
$var wire 1 F Palavra [5] $end
$var wire 1 G Palavra [4] $end
$var wire 1 H Palavra [3] $end
$var wire 1 I Palavra [2] $end
$var wire 1 J Palavra [1] $end
$var wire 1 K Palavra [0] $end
$var wire 1 L PC_OUT [8] $end
$var wire 1 M PC_OUT [7] $end
$var wire 1 N PC_OUT [6] $end
$var wire 1 O PC_OUT [5] $end
$var wire 1 P PC_OUT [4] $end
$var wire 1 Q PC_OUT [3] $end
$var wire 1 R PC_OUT [2] $end
$var wire 1 S PC_OUT [1] $end
$var wire 1 T PC_OUT [0] $end
$var wire 1 U REGA_OUT [7] $end
$var wire 1 V REGA_OUT [6] $end
$var wire 1 W REGA_OUT [5] $end
$var wire 1 X REGA_OUT [4] $end
$var wire 1 Y REGA_OUT [3] $end
$var wire 1 Z REGA_OUT [2] $end
$var wire 1 [ REGA_OUT [1] $end
$var wire 1 \ REGA_OUT [0] $end

$scope module i1 $end
$var wire 1 ] gnd $end
$var wire 1 ^ vcc $end
$var wire 1 _ unknown $end
$var wire 1 ` devoe $end
$var wire 1 a devclrn $end
$var wire 1 b devpor $end
$var wire 1 c ww_devoe $end
$var wire 1 d ww_devclrn $end
$var wire 1 e ww_devpor $end
$var wire 1 f ww_CLOCK_50 $end
$var wire 1 g ww_KEY [3] $end
$var wire 1 h ww_KEY [2] $end
$var wire 1 i ww_KEY [1] $end
$var wire 1 j ww_KEY [0] $end
$var wire 1 k ww_PC_OUT [8] $end
$var wire 1 l ww_PC_OUT [7] $end
$var wire 1 m ww_PC_OUT [6] $end
$var wire 1 n ww_PC_OUT [5] $end
$var wire 1 o ww_PC_OUT [4] $end
$var wire 1 p ww_PC_OUT [3] $end
$var wire 1 q ww_PC_OUT [2] $end
$var wire 1 r ww_PC_OUT [1] $end
$var wire 1 s ww_PC_OUT [0] $end
$var wire 1 t ww_LEDR [9] $end
$var wire 1 u ww_LEDR [8] $end
$var wire 1 v ww_LEDR [7] $end
$var wire 1 w ww_LEDR [6] $end
$var wire 1 x ww_LEDR [5] $end
$var wire 1 y ww_LEDR [4] $end
$var wire 1 z ww_LEDR [3] $end
$var wire 1 { ww_LEDR [2] $end
$var wire 1 | ww_LEDR [1] $end
$var wire 1 } ww_LEDR [0] $end
$var wire 1 ~ ww_REGA_OUT [7] $end
$var wire 1 !! ww_REGA_OUT [6] $end
$var wire 1 "! ww_REGA_OUT [5] $end
$var wire 1 #! ww_REGA_OUT [4] $end
$var wire 1 $! ww_REGA_OUT [3] $end
$var wire 1 %! ww_REGA_OUT [2] $end
$var wire 1 &! ww_REGA_OUT [1] $end
$var wire 1 '! ww_REGA_OUT [0] $end
$var wire 1 (! ww_Palavra [11] $end
$var wire 1 )! ww_Palavra [10] $end
$var wire 1 *! ww_Palavra [9] $end
$var wire 1 +! ww_Palavra [8] $end
$var wire 1 ,! ww_Palavra [7] $end
$var wire 1 -! ww_Palavra [6] $end
$var wire 1 .! ww_Palavra [5] $end
$var wire 1 /! ww_Palavra [4] $end
$var wire 1 0! ww_Palavra [3] $end
$var wire 1 1! ww_Palavra [2] $end
$var wire 1 2! ww_Palavra [1] $end
$var wire 1 3! ww_Palavra [0] $end
$var wire 1 4! ww_EQUAL_FLAG $end
$var wire 1 5! ww_HabilitaRAM $end
$var wire 1 6! ww_MEM_ADDRESS [5] $end
$var wire 1 7! ww_MEM_ADDRESS [4] $end
$var wire 1 8! ww_MEM_ADDRESS [3] $end
$var wire 1 9! ww_MEM_ADDRESS [2] $end
$var wire 1 :! ww_MEM_ADDRESS [1] $end
$var wire 1 ;! ww_MEM_ADDRESS [0] $end
$var wire 1 <! ww_ADD_OUT [7] $end
$var wire 1 =! ww_ADD_OUT [6] $end
$var wire 1 >! ww_ADD_OUT [5] $end
$var wire 1 ?! ww_ADD_OUT [4] $end
$var wire 1 @! ww_ADD_OUT [3] $end
$var wire 1 A! ww_ADD_OUT [2] $end
$var wire 1 B! ww_ADD_OUT [1] $end
$var wire 1 C! ww_ADD_OUT [0] $end
$var wire 1 D! \CLOCK_50~input_o\ $end
$var wire 1 E! \KEY[1]~input_o\ $end
$var wire 1 F! \KEY[2]~input_o\ $end
$var wire 1 G! \KEY[3]~input_o\ $end
$var wire 1 H! \LEDR[0]~output_o\ $end
$var wire 1 I! \LEDR[1]~output_o\ $end
$var wire 1 J! \LEDR[2]~output_o\ $end
$var wire 1 K! \LEDR[3]~output_o\ $end
$var wire 1 L! \LEDR[4]~output_o\ $end
$var wire 1 M! \LEDR[5]~output_o\ $end
$var wire 1 N! \LEDR[6]~output_o\ $end
$var wire 1 O! \LEDR[7]~output_o\ $end
$var wire 1 P! \ADD_OUT[0]~output_o\ $end
$var wire 1 Q! \ADD_OUT[1]~output_o\ $end
$var wire 1 R! \ADD_OUT[2]~output_o\ $end
$var wire 1 S! \ADD_OUT[3]~output_o\ $end
$var wire 1 T! \ADD_OUT[4]~output_o\ $end
$var wire 1 U! \ADD_OUT[5]~output_o\ $end
$var wire 1 V! \ADD_OUT[6]~output_o\ $end
$var wire 1 W! \ADD_OUT[7]~output_o\ $end
$var wire 1 X! \PC_OUT[0]~output_o\ $end
$var wire 1 Y! \PC_OUT[1]~output_o\ $end
$var wire 1 Z! \PC_OUT[2]~output_o\ $end
$var wire 1 [! \PC_OUT[3]~output_o\ $end
$var wire 1 \! \PC_OUT[4]~output_o\ $end
$var wire 1 ]! \PC_OUT[5]~output_o\ $end
$var wire 1 ^! \PC_OUT[6]~output_o\ $end
$var wire 1 _! \PC_OUT[7]~output_o\ $end
$var wire 1 `! \PC_OUT[8]~output_o\ $end
$var wire 1 a! \LEDR[8]~output_o\ $end
$var wire 1 b! \LEDR[9]~output_o\ $end
$var wire 1 c! \REGA_OUT[0]~output_o\ $end
$var wire 1 d! \REGA_OUT[1]~output_o\ $end
$var wire 1 e! \REGA_OUT[2]~output_o\ $end
$var wire 1 f! \REGA_OUT[3]~output_o\ $end
$var wire 1 g! \REGA_OUT[4]~output_o\ $end
$var wire 1 h! \REGA_OUT[5]~output_o\ $end
$var wire 1 i! \REGA_OUT[6]~output_o\ $end
$var wire 1 j! \REGA_OUT[7]~output_o\ $end
$var wire 1 k! \Palavra[0]~output_o\ $end
$var wire 1 l! \Palavra[1]~output_o\ $end
$var wire 1 m! \Palavra[2]~output_o\ $end
$var wire 1 n! \Palavra[3]~output_o\ $end
$var wire 1 o! \Palavra[4]~output_o\ $end
$var wire 1 p! \Palavra[5]~output_o\ $end
$var wire 1 q! \Palavra[6]~output_o\ $end
$var wire 1 r! \Palavra[7]~output_o\ $end
$var wire 1 s! \Palavra[8]~output_o\ $end
$var wire 1 t! \Palavra[9]~output_o\ $end
$var wire 1 u! \Palavra[10]~output_o\ $end
$var wire 1 v! \Palavra[11]~output_o\ $end
$var wire 1 w! \EQUAL_FLAG~output_o\ $end
$var wire 1 x! \HabilitaRAM~output_o\ $end
$var wire 1 y! \MEM_ADDRESS[0]~output_o\ $end
$var wire 1 z! \MEM_ADDRESS[1]~output_o\ $end
$var wire 1 {! \MEM_ADDRESS[2]~output_o\ $end
$var wire 1 |! \MEM_ADDRESS[3]~output_o\ $end
$var wire 1 }! \MEM_ADDRESS[4]~output_o\ $end
$var wire 1 ~! \MEM_ADDRESS[5]~output_o\ $end
$var wire 1 !" \KEY[0]~input_o\ $end
$var wire 1 "" \ROM1|memROM~7_combout\ $end
$var wire 1 #" \ROM1|memROM~0_combout\ $end
$var wire 1 $" \ROM1|memROM~1_combout\ $end
$var wire 1 %" \ROM1|memROM~2_combout\ $end
$var wire 1 &" \ROM1|memROM~3_combout\ $end
$var wire 1 '" \processador|decoderInstru1|saida~6_combout\ $end
$var wire 1 (" \processador|decoderInstru1|saida[5]~7_combout\ $end
$var wire 1 )" \processador|decoderInstru1|saida[1]~0_combout\ $end
$var wire 1 *" \RAM1|ram~527_combout\ $end
$var wire 1 +" \processador|ULA1|Add0~1_sumout\ $end
$var wire 1 ," \processador|decoderInstru1|saida[5]~4_combout\ $end
$var wire 1 -" \processador|decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 ." \processador|ULA1|Add1~34_cout\ $end
$var wire 1 /" \processador|ULA1|Add1~1_sumout\ $end
$var wire 1 0" \processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 1" \processador|decoderInstru1|Equal8~0_combout\ $end
$var wire 1 2" \processador|decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 3" \RAM1|ram~544_combout\ $end
$var wire 1 4" \RAM1|ram~519_q\ $end
$var wire 1 5" \RAM1|ram~528_combout\ $end
$var wire 1 6" \RAM1|dado_out[0]~16_combout\ $end
$var wire 1 7" \processador|ULA1|Add0~2\ $end
$var wire 1 8" \processador|ULA1|Add0~5_sumout\ $end
$var wire 1 9" \processador|ULA1|Add1~2\ $end
$var wire 1 :" \processador|ULA1|Add1~5_sumout\ $end
$var wire 1 ;" \processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 <" \RAM1|ram~520_q\ $end
$var wire 1 =" \RAM1|ram~530_combout\ $end
$var wire 1 >" \RAM1|dado_out[1]~17_combout\ $end
$var wire 1 ?" \processador|ULA1|Add0~6\ $end
$var wire 1 @" \processador|ULA1|Add0~9_sumout\ $end
$var wire 1 A" \processador|ULA1|Add1~6\ $end
$var wire 1 B" \processador|ULA1|Add1~9_sumout\ $end
$var wire 1 C" \processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 D" \RAM1|ram~521_q\ $end
$var wire 1 E" \RAM1|ram~532_combout\ $end
$var wire 1 F" \RAM1|dado_out[2]~18_combout\ $end
$var wire 1 G" \processador|ULA1|Add0~10\ $end
$var wire 1 H" \processador|ULA1|Add0~13_sumout\ $end
$var wire 1 I" \processador|ULA1|Add1~10\ $end
$var wire 1 J" \processador|ULA1|Add1~13_sumout\ $end
$var wire 1 K" \processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 L" \RAM1|ram~522_q\ $end
$var wire 1 M" \RAM1|ram~534_combout\ $end
$var wire 1 N" \RAM1|dado_out[3]~19_combout\ $end
$var wire 1 O" \processador|ULA1|Add0~14\ $end
$var wire 1 P" \processador|ULA1|Add0~17_sumout\ $end
$var wire 1 Q" \processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 R" \RAM1|ram~523_q\ $end
$var wire 1 S" \RAM1|ram~536_combout\ $end
$var wire 1 T" \RAM1|dado_out[4]~20_combout\ $end
$var wire 1 U" \processador|ULA1|Add1~14\ $end
$var wire 1 V" \processador|ULA1|Add1~17_sumout\ $end
$var wire 1 W" \processador|ULA1|Add0~18\ $end
$var wire 1 X" \processador|ULA1|Add0~21_sumout\ $end
$var wire 1 Y" \processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 Z" \RAM1|ram~524_q\ $end
$var wire 1 [" \RAM1|ram~538_combout\ $end
$var wire 1 \" \RAM1|dado_out[5]~21_combout\ $end
$var wire 1 ]" \processador|ULA1|Add1~18\ $end
$var wire 1 ^" \processador|ULA1|Add1~21_sumout\ $end
$var wire 1 _" \processador|decoderInstru1|Equal3~1_combout\ $end
$var wire 1 `" \processador|ULA1|Add0~22\ $end
$var wire 1 a" \processador|ULA1|Add0~25_sumout\ $end
$var wire 1 b" \processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 c" \RAM1|ram~525_q\ $end
$var wire 1 d" \RAM1|ram~540_combout\ $end
$var wire 1 e" \RAM1|dado_out[6]~22_combout\ $end
$var wire 1 f" \processador|ULA1|Add1~22\ $end
$var wire 1 g" \processador|ULA1|Add1~25_sumout\ $end
$var wire 1 h" \processador|ULA1|Add0~26\ $end
$var wire 1 i" \processador|ULA1|Add0~29_sumout\ $end
$var wire 1 j" \processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 k" \RAM1|ram~526_q\ $end
$var wire 1 l" \RAM1|ram~542_combout\ $end
$var wire 1 m" \RAM1|dado_out[7]~23_combout\ $end
$var wire 1 n" \processador|ULA1|Add1~26\ $end
$var wire 1 o" \processador|ULA1|Add1~29_sumout\ $end
$var wire 1 p" \processador|decoderInstru1|saida~1_combout\ $end
$var wire 1 q" \processador|FLAG|DOUT~1_combout\ $end
$var wire 1 r" \processador|FLAG|DOUT~0_combout\ $end
$var wire 1 s" \processador|FLAG|DOUT~q\ $end
$var wire 1 t" \processador|LOG_DESVIO|SelMuxPC[0]~0_combout\ $end
$var wire 1 u" \processador|incrementaPC|Add0~2\ $end
$var wire 1 v" \processador|incrementaPC|Add0~6\ $end
$var wire 1 w" \processador|incrementaPC|Add0~10\ $end
$var wire 1 x" \processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 y" \processador|decoderInstru1|saida~5_combout\ $end
$var wire 1 z" \processador|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 {" \ROM1|memROM~6_combout\ $end
$var wire 1 |" \processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 }" \processador|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 ~" \ROM1|memROM~5_combout\ $end
$var wire 1 !# \processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 "# \processador|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 ## \ROM1|memROM~4_combout\ $end
$var wire 1 $# \processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 %# \processador|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 &# \ROM1|memROM~8_combout\ $end
$var wire 1 '# \RAM1|ram~529_combout\ $end
$var wire 1 (# \RAM1|ram~531_combout\ $end
$var wire 1 )# \RAM1|ram~533_combout\ $end
$var wire 1 *# \RAM1|ram~535_combout\ $end
$var wire 1 +# \RAM1|ram~537_combout\ $end
$var wire 1 ,# \RAM1|ram~539_combout\ $end
$var wire 1 -# \RAM1|ram~541_combout\ $end
$var wire 1 .# \RAM1|ram~543_combout\ $end
$var wire 1 /# \processador|incrementaPC|Add0~14\ $end
$var wire 1 0# \processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 1# \processador|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 2# \processador|incrementaPC|Add0~18\ $end
$var wire 1 3# \processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 4# \processador|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 5# \processador|incrementaPC|Add0~22\ $end
$var wire 1 6# \processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 7# \processador|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 8# \processador|incrementaPC|Add0~26\ $end
$var wire 1 9# \processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 :# \processador|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 ;# \processador|incrementaPC|Add0~30\ $end
$var wire 1 <# \processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 =# \processador|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 ># \processador|decoderInstru1|Equal5~0_combout\ $end
$var wire 1 ?# \processador|decoderInstru1|Equal3~0_combout\ $end
$var wire 1 @# \processador|decoderInstru1|Equal4~0_combout\ $end
$var wire 1 A# \processador|REGA|DOUT\ [7] $end
$var wire 1 B# \processador|REGA|DOUT\ [6] $end
$var wire 1 C# \processador|REGA|DOUT\ [5] $end
$var wire 1 D# \processador|REGA|DOUT\ [4] $end
$var wire 1 E# \processador|REGA|DOUT\ [3] $end
$var wire 1 F# \processador|REGA|DOUT\ [2] $end
$var wire 1 G# \processador|REGA|DOUT\ [1] $end
$var wire 1 H# \processador|REGA|DOUT\ [0] $end
$var wire 1 I# \processador|PC|DOUT\ [8] $end
$var wire 1 J# \processador|PC|DOUT\ [7] $end
$var wire 1 K# \processador|PC|DOUT\ [6] $end
$var wire 1 L# \processador|PC|DOUT\ [5] $end
$var wire 1 M# \processador|PC|DOUT\ [4] $end
$var wire 1 N# \processador|PC|DOUT\ [3] $end
$var wire 1 O# \processador|PC|DOUT\ [2] $end
$var wire 1 P# \processador|PC|DOUT\ [1] $end
$var wire 1 Q# \processador|PC|DOUT\ [0] $end
$var wire 1 R# \processador|REG_RET|DOUT\ [8] $end
$var wire 1 S# \processador|REG_RET|DOUT\ [7] $end
$var wire 1 T# \processador|REG_RET|DOUT\ [6] $end
$var wire 1 U# \processador|REG_RET|DOUT\ [5] $end
$var wire 1 V# \processador|REG_RET|DOUT\ [4] $end
$var wire 1 W# \processador|REG_RET|DOUT\ [3] $end
$var wire 1 X# \processador|REG_RET|DOUT\ [2] $end
$var wire 1 Y# \processador|REG_RET|DOUT\ [1] $end
$var wire 1 Z# \processador|REG_RET|DOUT\ [0] $end
$var wire 1 [# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 \# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ]# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ^# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 _# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 `# \processador|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 a# \processador|decoderInstru1|ALT_INV_saida~6_combout\ $end
$var wire 1 b# \processador|decoderInstru1|ALT_INV_saida[5]~4_combout\ $end
$var wire 1 c# \processador|decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 d# \processador|decoderInstru1|ALT_INV_Equal8~0_combout\ $end
$var wire 1 e# \processador|decoderInstru1|ALT_INV_saida~1_combout\ $end
$var wire 1 f# \processador|decoderInstru1|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 g# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 h# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 i# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 j# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 k# \processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 l# \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 m# \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 n# \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 o# \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 p# \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 q# \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 r# \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 s# \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 t# \processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 u# \processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 v# \processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 w# \processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 x# \processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 y# \processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 z# \processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 {# \processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 |# \processador|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 }# \processador|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ~# \processador|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 !$ \processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 "$ \processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 #$ \processador|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 $$ \processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 %$ \processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 &$ \processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 '$ \processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ($ \processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 )$ \processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 *$ \processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 +$ \processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ,$ \processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 -$ \processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 .$ \processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 /$ \processador|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 0$ \processador|decoderInstru1|ALT_INV_Equal3~1_combout\ $end
$var wire 1 1$ \processador|decoderInstru1|ALT_INV_saida[5]~7_combout\ $end
$var wire 1 2$ \RAM1|ALT_INV_dado_out[7]~23_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_dado_out[6]~22_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_dado_out[5]~21_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_dado_out[4]~20_combout\ $end
$var wire 1 6$ \RAM1|ALT_INV_dado_out[3]~19_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_dado_out[2]~18_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_dado_out[1]~17_combout\ $end
$var wire 1 9$ \RAM1|ALT_INV_dado_out[0]~16_combout\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~526_q\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~525_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~524_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~523_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~522_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~521_q\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~520_q\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~519_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 K$ \processador|REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 L$ \processador|REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 M$ \processador|REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 N$ \processador|REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 O$ \processador|REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 P$ \processador|REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 Q$ \processador|REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 R$ \processador|REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 S$ \processador|REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 T$ \processador|LOG_DESVIO|ALT_INV_SelMuxPC[0]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0*
1+
0]
1^
x_
1`
1a
1b
1c
1d
1e
xf
04!
15!
xD!
xE!
xF!
xG!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
zP!
zQ!
zR!
zS!
zT!
zU!
zV!
zW!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
1v!
0w!
1x!
0y!
1z!
1{!
1|!
0}!
0~!
1!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
1*"
1+"
0,"
0-"
1."
1/"
10"
01"
02"
03"
04"
05"
16"
07"
18"
09"
0:"
0;"
0<"
0="
1>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
1N"
0O"
1P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
1y"
1z"
0{"
0|"
1}"
0~"
0!#
1"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
0i#
1j#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
0{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
0&$
1/$
10$
11$
02$
03$
04$
05$
06$
07$
08$
09$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
0J$
0T$
x,
x-
x.
1/
0L
0M
0N
0O
0P
0Q
0R
0S
0T
00
01
z2
z3
z4
z5
z6
z7
z8
z9
0U
0V
0W
0X
0Y
0Z
0[
0\
1@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0:
0;
1<
1=
1>
0?
z!
z"
z#
z$
z%
z&
z'
z(
xg
xh
xi
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
zv
zw
zx
zy
zz
z{
z|
z}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
06!
07!
18!
19!
1:!
0;!
z<!
z=!
z>!
z?!
z@!
zA!
zB!
zC!
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
$end
#20000
0/
0j
0!"
#40000
1/
1j
1!"
1N#
1O#
1P#
1Z#
0S$
0r#
0q#
0p#
1x"
1|"
1""
0$"
1%"
0*"
1!#
1{"
1~"
0^#
0]#
0%$
1J$
0h#
1i#
0\#
0$$
0#$
1Y!
1Z!
1[!
0z"
0t"
0y"
0}"
0"#
1r
1q
1p
1T$
1S
1R
1Q
0|!
0{!
0z!
1z"
1}"
1"#
1%#
08!
09!
0:!
0s!
0v!
0>
0=
0<
0+!
0(!
0C
0@
#60000
0/
0j
0!"
#80000
1/
1j
1!"
1Q#
0s#
1$"
1&"
0$#
1u"
1&$
0g#
0i#
1X!
0!#
1v"
1'"
0%#
1%$
1s
0|"
1w"
0a#
1T
0"#
1$$
0z"
0}"
1%#
0x"
1/#
1#$
1t!
10#
0"$
1*!
1B
#100000
0/
0j
0!"
#120000
1/
1j
1!"
0N#
0O#
0P#
1r#
1q#
1p#
1x"
0/#
1|"
0w"
1#"
0$"
1!#
0v"
0{"
1##
0_#
1]#
0%$
1i#
0j#
0$$
0#$
0Y!
0Z!
0[!
0|"
0x"
00#
0'"
1_"
1t"
1@#
1"$
1#$
1$$
0r
0q
0p
0T$
00$
1a#
0S
0R
0Q
1y!
1{!
1}"
1;!
19!
1?
1u!
0t!
1=
1)!
0*!
0B
1A
#140000
0/
0j
0!"
#160000
1/
1j
1!"
1O#
0q#
0&"
1|"
0$$
1g#
1Z!
1("
1,"
1-"
12"
0a"
0i"
1o"
0t"
0@#
1q
1T$
0t#
0c#
0b#
01$
1R
08"
1:"
0H"
1J"
0P"
1V"
0X"
1^"
1g"
1C"
1"#
0%#
0u#
0v#
0w#
0x#
0z#
0u!
1p!
1o!
1q!
0)!
1.!
1/!
1-!
1G
1F
1E
0A
#180000
0/
0j
0!"
#200000
1/
1j
1!"
1H#
1F#
1P#
0Q#
1s#
0r#
0,$
0.$
0+"
17"
0/"
19"
0@"
1G"
1B"
0!#
1v"
0""
0%"
1*"
13"
1$#
0u"
0~"
1&#
0[#
1^#
0&$
0J$
1h#
1\#
1%$
0y#
1{#
0X!
1Y!
1e!
1c!
1!#
0v"
0|"
1w"
1H"
0:"
1A"
18"
1K"
0,"
0-"
02"
0H"
1O"
0J"
1a"
0g"
1i"
0o"
1>#
1%#
08"
1?"
1:"
0A"
1;"
0"#
1P"
1Q"
0V"
1X"
1Y"
0^"
1z#
1$$
0%$
0s
1r
1%!
1'!
0B"
1I"
1x"
1|"
0w"
1v#
1w#
0z#
1t#
1u#
1x#
1c#
1b#
0T
1S
1\
1Z
1}!
1~!
1"#
0}"
1B"
0I"
1@"
0P"
1W"
0$$
0#$
1y#
1|!
1z!
00"
0K"
0Q"
0Y"
0x"
1J"
0y#
17!
16!
0C"
1z"
1}"
0X"
1`"
0J"
0x#
1#$
18!
1:!
1;
1:
1k!
0p!
0o!
0q!
1C"
1x#
1>
1<
0z"
1K"
0a"
1h"
13!
0.!
0/!
0-!
0K"
1K
0G
0F
0E
0i"
#220000
0/
0j
0!"
#240000
1/
1j
1!"
14"
1D"
1Q#
0s#
0E$
0I$
15"
1E"
0#"
1$"
1%"
03"
0$#
1u"
1&$
0h#
0i#
1j#
0D$
0H$
1X!
0!#
1v"
1'#
1)#
0("
0_"
1)"
1a"
0h"
1g"
1i"
1o"
1p"
0>#
0%#
1%$
1s
0|"
1w"
0e#
0t#
0u#
0f#
10$
11$
1T
0"#
0i"
1$$
0g"
0a"
1h"
1i"
0o"
0>"
0N"
0T"
0\"
0e"
0m"
1b"
1j"
1x"
0}"
0#$
12$
13$
14$
15$
16$
18$
1t#
1u#
0k!
1m!
0I!
0K!
0L!
0M!
0N!
0O!
0Q!
0S!
0T!
0U!
0V!
0W!
1l!
1J!
1R!
1H!
1P!
0i"
18"
0?"
0:"
1A"
1H"
0O"
1J"
1P"
0W"
1V"
1X"
0`"
1^"
1a"
0h"
0b"
1g"
1i"
0j"
1o"
1z"
03!
11!
0|
0z
0y
0x
0w
0v
0B!
0@!
0?!
0>!
0=!
0<!
12!
1{
1A!
1}
1C!
0t#
0u#
0v#
0w#
0x#
1z#
0K
1J
1I
19
08
17
06
05
04
03
02
1(
0'
1&
0%
0$
0#
0"
0!
0i"
0a"
0X"
0P"
0B"
1I"
0@"
0;"
1K"
1Q"
1Y"
1b"
1j"
1y#
0J"
1U"
0C"
1x#
0V"
1]"
0K"
1q"
1w#
0^"
1f"
0/$
0Q"
1v#
0g"
1n"
0Y"
1u#
0o"
0b"
1t#
0j"
1r"
#260000
0/
0j
0!"
#280000
1/
1j
1!"
1s"
1N#
0O#
0P#
0Q#
1s#
1r#
1q#
0p#
0`#
0x"
1/#
1|"
0w"
1!#
0v"
1""
1#"
0$"
1&"
0*"
1$#
0u"
1{"
0##
0&#
1[#
1_#
0]#
0&$
1J$
0g#
1i#
0j#
0\#
0%$
0$$
1#$
0X!
0Y!
0Z!
1[!
1w!
0!#
0|"
1x"
0/#
10#
1"#
0z"
1_"
0)"
0p"
1t"
1@#
1}"
05"
0E"
1%#
06"
0F"
0'#
0)#
0"$
0#$
1$$
1%$
0s
0r
0q
1p
14!
00#
17$
19$
1D$
1H$
0T$
1e#
1f#
00$
0T
0S
0R
1Q
1*
0}!
0~!
0y!
0"#
0}"
1z"
11#
1"$
0|!
0{!
1>"
1N"
1T"
1\"
1e"
1m"
0z"
1"#
0%#
01#
16"
1F"
1+"
07"
1/"
1@"
0G"
1B"
07!
06!
0;!
0y#
0{#
07$
09$
02$
03$
04$
05$
06$
08$
08!
09!
0?
0;
0:
1u!
0m!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
zP!
zQ!
zR!
zS!
zT!
zU!
zV!
zW!
0l!
0H"
08"
0=
0<
18"
1:"
0A"
1H"
1J"
0U"
1P"
1V"
0]"
1X"
1^"
0f"
1a"
1g"
0n"
1i"
1o"
0+"
17"
0/"
0@"
1G"
0B"
10"
1C"
1)!
01!
z}
z|
z{
zz
zy
zx
zw
zv
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
02!
1y#
1{#
0t#
0u#
0v#
0w#
0x#
0z#
0J
0I
1A
z9
z8
z7
z6
z5
z4
z3
z2
z(
z'
z&
z%
z$
z#
z"
z!
0H"
1O"
08"
1?"
0o"
0g"
0^"
0V"
1B"
0I"
1;"
1K"
1Q"
1Y"
1b"
1j"
00"
0C"
0y#
1w#
1v#
1u#
1t#
0J"
1@"
0P"
1W"
0j"
0b"
0Y"
0Q"
1C"
1x#
0X"
1`"
0K"
0a"
1h"
0i"
#300000
0/
0j
0!"
#320000
1/
1j
1!"
0N#
1P#
0r#
1p#
0x"
0""
0%"
1!#
1~"
1##
0_#
0^#
0%$
1h#
1\#
1#$
1Y!
0[!
1z"
1?#
0@#
0"#
1%#
1r
0p
1S
0Q
1y!
1|!
0z!
1;!
18!
0:!
1?
0u!
1r!
0>
1<
0)!
1,!
1D
0A
#340000
0/
0j
0!"
#360000
1/
1j
1!"
1N#
0P#
1Q#
0s#
1r#
0p#
1x"
0!#
1""
0#"
1%"
0&"
0$#
1u"
0##
1_#
1&$
1g#
0h#
1j#
0\#
1%$
0#$
1X!
0Y!
1[!
1!#
0z"
0_"
1a"
0h"
1i"
1o"
0t"
0?#
0%#
0%$
1s
0r
1p
1T$
0t#
10$
1T
0S
1Q
0y!
0i"
0|!
0a"
1h"
1i"
0o"
1j"
1z"
1"#
0;!
1t#
08!
0?
0r!
0i"
0<
0j"
0,!
0D
#380000
0/
0j
0!"
#400000
1/
1j
1!"
1P#
0Q#
1s#
0r#
0!#
1v"
1#"
1$#
0u"
0{"
1]#
0&$
0j#
1%$
0X!
1Y!
1!#
0v"
1|"
0"#
1("
1,"
1-"
12"
1_"
1%#
0$$
0%$
0s
1r
0|"
00$
0c#
0b#
01$
0T
1S
1"#
1}"
1$$
1{!
1+"
07"
1/"
18"
0?"
0:"
1A"
1H"
0O"
1J"
1P"
0W"
1V"
1X"
0`"
1^"
1g"
0;"
1a"
0h"
1i"
1o"
0}"
0t#
0u#
0v#
0w#
0x#
1z#
0{#
19!
1p!
1o!
1q!
0i"
0a"
0X"
0P"
0B"
1I"
0@"
08"
1=
1y#
1.!
1/!
1-!
0J"
1U"
1G
1F
1E
1x#
0V"
1]"
1w#
0^"
1f"
1v#
0g"
1n"
1u#
0o"
1t#
#420000
0/
0j
0!"
#440000
1/
1j
1!"
0H#
1Q#
0s#
1.$
0+"
0/"
0""
0#"
1$"
1*"
0$#
1u"
0~"
1##
1&#
0[#
0_#
1^#
1&$
0J$
0i#
1j#
1\#
1{#
1X!
0c!
0!#
1v"
0H"
1O"
1J"
0U"
1K"
0("
1)"
0,"
0-"
02"
0_"
1p"
18"
1:"
0A"
1;"
1+"
1/"
09"
10"
15"
1E"
0%#
1P"
1Q"
1V"
0]"
1X"
1Y"
1^"
0f"
1%$
1s
0'!
1|"
0v#
0w#
0D$
0H$
0{#
0z#
0e#
10$
1c#
1b#
0f#
11$
0x#
1T
0\
1}!
1~!
1y!
0"#
1g"
0n"
0^"
0:"
1B"
0I"
0V"
0P"
1W"
0$$
1|!
1z!
0g"
0>"
0N"
0T"
0\"
0e"
0m"
0C"
1a"
1i"
1o"
0q"
1'#
1)#
0r"
1w#
0y#
1z#
1v#
0u#
17!
16!
1;!
1}"
0X"
1`"
0J"
0o"
1/$
0t#
12$
13$
14$
15$
16$
18$
1u#
18!
1:!
1?
1;
1:
1m!
0p!
0o!
0q!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1l!
1b"
0Y"
0;"
1C"
0Q"
1t#
1x#
1>
1<
08"
1:"
1H"
0O"
1J"
1P"
0W"
1V"
1X"
0`"
1^"
0b"
1g"
0i"
1o"
1j"
11!
0.!
0/!
0-!
0}
0|
0{
0z
0y
0x
0w
0v
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
12!
0K"
0j"
0t#
0u#
0v#
0w#
0x#
0z#
1J
1I
0G
0F
0E
09
08
07
06
05
04
03
02
0(
0'
0&
0%
0$
0#
0"
0!
1J!
1R!
1H!
1P!
0a"
0X"
0P"
1;"
1K"
1Q"
1Y"
1b"
1j"
1{
1A!
1}
1C!
19
17
1(
1&
#460000
0/
0j
0!"
#480000
1/
1j
1!"
0s"
1O#
0P#
0Q#
1s#
1r#
0q#
1`#
0|"
1w"
1!#
0v"
1""
1#"
0$"
0%"
1&"
0*"
1$#
0u"
1{"
0&#
1[#
0]#
0&$
1J$
0g#
1h#
1i#
0j#
0\#
0%$
1$$
0X!
0Y!
1Z!
0w!
0!#
1|"
0w"
0x"
1/#
1"#
1_"
0)"
0p"
1?#
05"
0E"
1%#
0}"
06"
0F"
0'#
0)#
1#$
0$$
1%$
0s
0r
1q
04!
10#
1x"
0/#
17$
19$
1D$
1H$
1e#
1f#
00$
0T
0S
1R
0*
0}!
0~!
0"#
1}"
0z"
0#$
0"$
0|!
0{!
1>"
1N"
1T"
1\"
1e"
1m"
16"
1F"
0+"
0/"
19"
1@"
0G"
0B"
1I"
00#
07!
06!
11#
1z"
1"$
1y#
1{#
07$
09$
02$
03$
04$
05$
06$
08$
08!
09!
0;
0:
1r!
0m!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
zP!
zQ!
zR!
zS!
zT!
zU!
zV!
zW!
0l!
0J"
1U"
0H"
0:"
1A"
0=
0<
18"
1:"
0A"
1H"
1J"
0U"
1P"
0V"
1X"
0^"
1a"
0g"
1i"
0o"
1+"
1/"
09"
0@"
1G"
1B"
0I"
00"
0C"
01#
1z#
1x#
1,!
01!
z}
z|
z{
zz
zy
zx
zw
zv
zC!
zB!
zA!
z@!
z?!
z>!
z=!
z<!
02!
0B"
1I"
1V"
0y#
0{#
1t#
1u#
1v#
1w#
0x#
0z#
0J
0I
1D
z9
z8
z7
z6
z5
z4
z3
z2
z(
z'
z&
z%
z$
z#
z"
z!
0K"
0;"
0J"
0H"
1O"
0:"
0V"
1B"
0I"
0w#
1y#
1;"
1K"
0Q"
0Y"
0b"
0j"
10"
1C"
1J"
0y#
1w#
1z#
1x#
0C"
1Q"
0J"
0P"
1W"
0x#
0K"
0;"
0Q"
1C"
1x#
1K"
0X"
1`"
0K"
0a"
1h"
0i"
#500000
0/
0j
0!"
#520000
1/
1j
1!"
1Q#
0s#
0""
1%"
1*"
0$#
1u"
0{"
1~"
0^#
1]#
1&$
0J$
0h#
1\#
1X!
1!#
1t"
0?#
1@#
0%#
0%$
1s
0T$
1T
1"#
1|!
1{!
0z!
0"#
1%#
18!
19!
0:!
1u!
0r!
0>
1=
1<
1)!
0,!
0D
1A
#540000
0/
0j
0!"
#560000
1/
1j
1!"
#580000
0/
0j
0!"
#600000
1/
1j
1!"
#620000
0/
0j
0!"
#640000
1/
1j
1!"
#660000
0/
0j
0!"
#680000
1/
1j
1!"
#700000
0/
0j
0!"
#720000
1/
1j
1!"
#740000
0/
0j
0!"
#760000
1/
1j
1!"
#780000
0/
0j
0!"
#800000
1/
1j
1!"
#820000
0/
0j
0!"
#840000
1/
1j
1!"
#860000
0/
0j
0!"
#880000
1/
1j
1!"
#900000
0/
0j
0!"
#920000
1/
1j
1!"
#940000
0/
0j
0!"
#960000
1/
1j
1!"
#980000
0/
0j
0!"
#1000000
