{"vcs1":{"timestamp_begin":1731033320.326287119, "rt":4.42, "ut":0.53, "st":0.29}}
{"vcselab":{"timestamp_begin":1731033324.820854727, "rt":2.84, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1731033327.838687637, "rt":0.77, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731033319.644218230}
{"VCS_COMP_START_TIME": 1731033319.644218230}
{"VCS_COMP_END_TIME": 1731033329.913359308}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231552}}
