// Seed: 916682969
module module_0;
  wire  id_1;
  logic id_2 = id_2;
  assign id_1 = id_2;
  wire id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    output tri id_6,
    output logic id_7,
    input supply0 id_8,
    input uwire id_9,
    output tri id_10
);
  initial begin : LABEL_0
    id_7 = -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  output reg id_1;
  nand primCall (id_1, id_2, id_3, id_4);
  always @(negedge id_2) id_1 <= id_4 || -1;
endmodule
