Loading plugins phase: Elapsed time ==> 1s.450ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.820ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.119ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 WISH_VIBES_Socket.v -verilog
======================================================================

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 WISH_VIBES_Socket.v -verilog
======================================================================

======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 24 18:55:37 2023


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   vpp
Options  :    -yv2 -q10 WISH_VIBES_Socket.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 24 18:55:37 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WISH_VIBES_Socket.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
WISH_VIBES_Socket.v (line 2944, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
WISH_VIBES_Socket.v (line 3121, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 24 18:55:38 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  WISH_VIBES_Socket.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -dcpsoc3 -verilog WISH_VIBES_Socket.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 24 18:55:39 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\codegentemp\WISH_VIBES_Socket.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_10323
	Net_10324
	Net_10325
	Net_10327
	Net_10328
	Net_10329
	Net_10330
	\mux_3:tmp__mux_3_reg\
	Net_9765
	Net_9767
	Net_10468
	Net_10469
	Net_10470
	Net_10471
	Net_10472
	Net_10473
	Net_3027
	Net_3028
	Net_3029
	Net_3031
	Net_3032
	Net_3033
	Net_3034
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_333
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_331
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	Net_3874
	\SD:SPI0:BSPIM:mosi_after_ld\
	\SD:SPI0:BSPIM:so_send\
	\SD:SPI0:BSPIM:mosi_cpha_1\
	\SD:SPI0:BSPIM:pre_mosi\
	\SD:SPI0:BSPIM:dpcounter_zero\
	\SD:SPI0:BSPIM:control_7\
	\SD:SPI0:BSPIM:control_6\
	\SD:SPI0:BSPIM:control_5\
	\SD:SPI0:BSPIM:control_4\
	\SD:SPI0:BSPIM:control_3\
	\SD:SPI0:BSPIM:control_2\
	\SD:SPI0:BSPIM:control_1\
	\SD:SPI0:BSPIM:control_0\
	\SD:SPI0:Net_253\
	\SD:Net_2\
	Net_10322
	Net_2792
	Net_2793
	Net_2794
	Net_2795
	Net_2796
	Net_2797
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_8886
	Net_8887
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_4:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8888
	Net_8885
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_7337
	Net_7338
	Net_7339
	Net_7340
	Net_7341
	Net_7342
	Net_7345
	Net_7346
	Net_7347
	Net_7348
	Net_7349
	Net_7350
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_8896
	Net_8897
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_5:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8898
	Net_8895
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	\BasicCounter:MODULE_6:b_31\
	\BasicCounter:MODULE_6:b_30\
	\BasicCounter:MODULE_6:b_29\
	\BasicCounter:MODULE_6:b_28\
	\BasicCounter:MODULE_6:b_27\
	\BasicCounter:MODULE_6:b_26\
	\BasicCounter:MODULE_6:b_25\
	\BasicCounter:MODULE_6:b_24\
	\BasicCounter:MODULE_6:b_23\
	\BasicCounter:MODULE_6:b_22\
	\BasicCounter:MODULE_6:b_21\
	\BasicCounter:MODULE_6:b_20\
	\BasicCounter:MODULE_6:b_19\
	\BasicCounter:MODULE_6:b_18\
	\BasicCounter:MODULE_6:b_17\
	\BasicCounter:MODULE_6:b_16\
	\BasicCounter:MODULE_6:b_15\
	\BasicCounter:MODULE_6:b_14\
	\BasicCounter:MODULE_6:b_13\
	\BasicCounter:MODULE_6:b_12\
	\BasicCounter:MODULE_6:b_11\
	\BasicCounter:MODULE_6:b_10\
	\BasicCounter:MODULE_6:b_9\
	\BasicCounter:MODULE_6:b_8\
	\BasicCounter:MODULE_6:b_7\
	\BasicCounter:MODULE_6:b_6\
	\BasicCounter:MODULE_6:b_5\
	\BasicCounter:MODULE_6:b_4\
	\BasicCounter:MODULE_6:b_3\
	\BasicCounter:MODULE_6:b_2\
	\BasicCounter:MODULE_6:b_1\
	\BasicCounter:MODULE_6:b_0\
	\BasicCounter:MODULE_6:g2:a0:a_31\
	\BasicCounter:MODULE_6:g2:a0:a_30\
	\BasicCounter:MODULE_6:g2:a0:a_29\
	\BasicCounter:MODULE_6:g2:a0:a_28\
	\BasicCounter:MODULE_6:g2:a0:a_27\
	\BasicCounter:MODULE_6:g2:a0:a_26\
	\BasicCounter:MODULE_6:g2:a0:a_25\
	\BasicCounter:MODULE_6:g2:a0:a_24\
	\BasicCounter:MODULE_6:g2:a0:b_31\
	\BasicCounter:MODULE_6:g2:a0:b_30\
	\BasicCounter:MODULE_6:g2:a0:b_29\
	\BasicCounter:MODULE_6:g2:a0:b_28\
	\BasicCounter:MODULE_6:g2:a0:b_27\
	\BasicCounter:MODULE_6:g2:a0:b_26\
	\BasicCounter:MODULE_6:g2:a0:b_25\
	\BasicCounter:MODULE_6:g2:a0:b_24\
	\BasicCounter:MODULE_6:g2:a0:b_23\
	\BasicCounter:MODULE_6:g2:a0:b_22\
	\BasicCounter:MODULE_6:g2:a0:b_21\
	\BasicCounter:MODULE_6:g2:a0:b_20\
	\BasicCounter:MODULE_6:g2:a0:b_19\
	\BasicCounter:MODULE_6:g2:a0:b_18\
	\BasicCounter:MODULE_6:g2:a0:b_17\
	\BasicCounter:MODULE_6:g2:a0:b_16\
	\BasicCounter:MODULE_6:g2:a0:b_15\
	\BasicCounter:MODULE_6:g2:a0:b_14\
	\BasicCounter:MODULE_6:g2:a0:b_13\
	\BasicCounter:MODULE_6:g2:a0:b_12\
	\BasicCounter:MODULE_6:g2:a0:b_11\
	\BasicCounter:MODULE_6:g2:a0:b_10\
	\BasicCounter:MODULE_6:g2:a0:b_9\
	\BasicCounter:MODULE_6:g2:a0:b_8\
	\BasicCounter:MODULE_6:g2:a0:b_7\
	\BasicCounter:MODULE_6:g2:a0:b_6\
	\BasicCounter:MODULE_6:g2:a0:b_5\
	\BasicCounter:MODULE_6:g2:a0:b_4\
	\BasicCounter:MODULE_6:g2:a0:b_3\
	\BasicCounter:MODULE_6:g2:a0:b_2\
	\BasicCounter:MODULE_6:g2:a0:b_1\
	\BasicCounter:MODULE_6:g2:a0:b_0\
	\BasicCounter:MODULE_6:g2:a0:s_31\
	\BasicCounter:MODULE_6:g2:a0:s_30\
	\BasicCounter:MODULE_6:g2:a0:s_29\
	\BasicCounter:MODULE_6:g2:a0:s_28\
	\BasicCounter:MODULE_6:g2:a0:s_27\
	\BasicCounter:MODULE_6:g2:a0:s_26\
	\BasicCounter:MODULE_6:g2:a0:s_25\
	\BasicCounter:MODULE_6:g2:a0:s_24\
	\BasicCounter:MODULE_6:g2:a0:s_23\
	\BasicCounter:MODULE_6:g2:a0:s_22\
	\BasicCounter:MODULE_6:g2:a0:s_21\
	\BasicCounter:MODULE_6:g2:a0:s_20\
	\BasicCounter:MODULE_6:g2:a0:s_19\
	\BasicCounter:MODULE_6:g2:a0:s_18\
	\BasicCounter:MODULE_6:g2:a0:s_17\
	\BasicCounter:MODULE_6:g2:a0:s_16\
	\BasicCounter:MODULE_6:g2:a0:s_15\
	\BasicCounter:MODULE_6:g2:a0:s_14\
	\BasicCounter:MODULE_6:g2:a0:s_13\
	\BasicCounter:MODULE_6:g2:a0:s_12\
	\BasicCounter:MODULE_6:g2:a0:s_11\
	\BasicCounter:MODULE_6:g2:a0:s_10\
	\BasicCounter:MODULE_6:g2:a0:s_9\
	\BasicCounter:MODULE_6:g2:a0:s_8\
	\BasicCounter:MODULE_6:g2:a0:s_7\
	\BasicCounter:MODULE_6:g2:a0:s_6\
	\BasicCounter:MODULE_6:g2:a0:s_5\
	\BasicCounter:MODULE_6:g2:a0:s_4\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6731
	Net_6732
	Net_6733
	Net_6734
	Net_6735
	Net_6736
	Net_6737
	\ADC:Net_268\
	\ADC:Net_270\
	Net_2640
	Net_2621
	Net_2622
	Net_2623
	Net_2624
	Net_2625
	Net_2626
	Net_2628
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:Net_101\
	\PWM_MOTORS:Net_96\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_7:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10714
	Net_10710
	Net_10715
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	\ADC_N_CHANNELS_USED:control_bus_7\
	\ADC_N_CHANNELS_USED:control_bus_6\
	\ADC_N_CHANNELS_USED:control_bus_5\
	\ADC_N_CHANNELS_USED:control_bus_4\
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	\PWM_VT:PWMUDB:km_run\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_2\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_1\
	\PWM_VT:PWMUDB:ctrl_cmpmode2_0\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_2\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_1\
	\PWM_VT:PWMUDB:ctrl_cmpmode1_0\
	\PWM_VT:PWMUDB:capt_rising\
	\PWM_VT:PWMUDB:capt_falling\
	\PWM_VT:PWMUDB:trig_rise\
	\PWM_VT:PWMUDB:trig_fall\
	\PWM_VT:PWMUDB:sc_kill\
	\PWM_VT:PWMUDB:min_kill\
	\PWM_VT:PWMUDB:km_tc\
	\PWM_VT:PWMUDB:db_tc\
	\PWM_VT:PWMUDB:dith_sel\
	\PWM_VT:Net_101\
	\PWM_VT:Net_96\
	\PWM_VT:PWMUDB:MODULE_8:b_31\
	\PWM_VT:PWMUDB:MODULE_8:b_30\
	\PWM_VT:PWMUDB:MODULE_8:b_29\
	\PWM_VT:PWMUDB:MODULE_8:b_28\
	\PWM_VT:PWMUDB:MODULE_8:b_27\
	\PWM_VT:PWMUDB:MODULE_8:b_26\
	\PWM_VT:PWMUDB:MODULE_8:b_25\
	\PWM_VT:PWMUDB:MODULE_8:b_24\
	\PWM_VT:PWMUDB:MODULE_8:b_23\
	\PWM_VT:PWMUDB:MODULE_8:b_22\
	\PWM_VT:PWMUDB:MODULE_8:b_21\
	\PWM_VT:PWMUDB:MODULE_8:b_20\
	\PWM_VT:PWMUDB:MODULE_8:b_19\
	\PWM_VT:PWMUDB:MODULE_8:b_18\
	\PWM_VT:PWMUDB:MODULE_8:b_17\
	\PWM_VT:PWMUDB:MODULE_8:b_16\
	\PWM_VT:PWMUDB:MODULE_8:b_15\
	\PWM_VT:PWMUDB:MODULE_8:b_14\
	\PWM_VT:PWMUDB:MODULE_8:b_13\
	\PWM_VT:PWMUDB:MODULE_8:b_12\
	\PWM_VT:PWMUDB:MODULE_8:b_11\
	\PWM_VT:PWMUDB:MODULE_8:b_10\
	\PWM_VT:PWMUDB:MODULE_8:b_9\
	\PWM_VT:PWMUDB:MODULE_8:b_8\
	\PWM_VT:PWMUDB:MODULE_8:b_7\
	\PWM_VT:PWMUDB:MODULE_8:b_6\
	\PWM_VT:PWMUDB:MODULE_8:b_5\
	\PWM_VT:PWMUDB:MODULE_8:b_4\
	\PWM_VT:PWMUDB:MODULE_8:b_3\
	\PWM_VT:PWMUDB:MODULE_8:b_2\
	\PWM_VT:PWMUDB:MODULE_8:b_1\
	\PWM_VT:PWMUDB:MODULE_8:b_0\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10448
	Net_10444
	Net_10449
	\PWM_VT:Net_113\
	\PWM_VT:Net_107\
	\PWM_VT:Net_114\
	Net_10365
	Net_10366
	Net_10367
	Net_10368
	Net_10369
	Net_10370
	Net_10371
	Net_10377
	Net_10378
	Net_10379
	Net_10380
	Net_10381
	Net_10382
	Net_10383
	\MODULE_9:g1:a0:gx:u0:albi_2\
	\MODULE_9:g1:a0:gx:u0:agbi_2\
	\MODULE_9:g1:a0:gx:u0:lt_3\
	\MODULE_9:g1:a0:gx:u0:gt_3\
	\MODULE_9:g1:a0:gx:u0:lti_1\
	\MODULE_9:g1:a0:gx:u0:gti_1\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\
	\MODULE_10:g1:a0:gx:u0:albi_2\
	\MODULE_10:g1:a0:gx:u0:agbi_2\
	\MODULE_10:g1:a0:gx:u0:lt_3\
	\MODULE_10:g1:a0:gx:u0:gt_3\
	\MODULE_10:g1:a0:gx:u0:lti_1\
	\MODULE_10:g1:a0:gx:u0:gti_1\
	\MODULE_10:g1:a0:gx:u0:albi_1\
	\MODULE_10:g1:a0:gx:u0:agbi_1\
	\MODULE_10:g1:a0:gx:u0:albi_0\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:g1:a0:xgte\
	\MODULE_10:lt\
	\MODULE_10:gt\
	\MODULE_10:gte\
	\MODULE_10:lte\
	\MODULE_10:neq\

    Synthesized names
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_2\
	\BasicCounter:add_vi_vv_MODGEN_8_31\
	\BasicCounter:add_vi_vv_MODGEN_8_30\
	\BasicCounter:add_vi_vv_MODGEN_8_29\
	\BasicCounter:add_vi_vv_MODGEN_8_28\
	\BasicCounter:add_vi_vv_MODGEN_8_27\
	\BasicCounter:add_vi_vv_MODGEN_8_26\
	\BasicCounter:add_vi_vv_MODGEN_8_25\
	\BasicCounter:add_vi_vv_MODGEN_8_24\
	\BasicCounter:add_vi_vv_MODGEN_8_23\
	\BasicCounter:add_vi_vv_MODGEN_8_22\
	\BasicCounter:add_vi_vv_MODGEN_8_21\
	\BasicCounter:add_vi_vv_MODGEN_8_20\
	\BasicCounter:add_vi_vv_MODGEN_8_19\
	\BasicCounter:add_vi_vv_MODGEN_8_18\
	\BasicCounter:add_vi_vv_MODGEN_8_17\
	\BasicCounter:add_vi_vv_MODGEN_8_16\
	\BasicCounter:add_vi_vv_MODGEN_8_15\
	\BasicCounter:add_vi_vv_MODGEN_8_14\
	\BasicCounter:add_vi_vv_MODGEN_8_13\
	\BasicCounter:add_vi_vv_MODGEN_8_12\
	\BasicCounter:add_vi_vv_MODGEN_8_11\
	\BasicCounter:add_vi_vv_MODGEN_8_10\
	\BasicCounter:add_vi_vv_MODGEN_8_9\
	\BasicCounter:add_vi_vv_MODGEN_8_8\
	\BasicCounter:add_vi_vv_MODGEN_8_7\
	\BasicCounter:add_vi_vv_MODGEN_8_6\
	\BasicCounter:add_vi_vv_MODGEN_8_5\
	\BasicCounter:add_vi_vv_MODGEN_8_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 818 User equations/components.
Deleted 148 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__VOLTAGE_SENSE_2_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_6_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_5_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_4_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_3_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_1_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_2_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__PRESSURE_SENSOR_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__MASTER_MODE_VOLTAGE_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_B_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__EMG_A_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing AMuxHw_Decoder_enable to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__PUMP_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \MOTOR_ON_OFF_2:clk\ to zero
Aliasing \MOTOR_ON_OFF_2:rst\ to zero
Aliasing \MOTOR_DRIVER_TYPE:clk\ to zero
Aliasing \MOTOR_DRIVER_TYPE:rst\ to zero
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \MOTOR_DIR_2:clk\ to zero
Aliasing \MOTOR_DIR_2:rst\ to zero
Aliasing \PACER_TIMER:Net_260\ to zero
Aliasing Net_3249 to zero
Aliasing \PACER_TIMER:Net_102\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \RESET_FF:clk\ to zero
Aliasing \RESET_FF:rst\ to zero
Aliasing \FF_STATUS:status_1\ to zero
Aliasing \FF_STATUS:status_2\ to zero
Aliasing \FF_STATUS:status_3\ to zero
Aliasing \FF_STATUS:status_4\ to zero
Aliasing \FF_STATUS:status_5\ to zero
Aliasing \FF_STATUS:status_6\ to zero
Aliasing \FF_STATUS:status_7\ to zero
Aliasing \MY_TIMER:Net_260\ to zero
Aliasing \MY_TIMER:Net_102\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing Net_332 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \CYCLES_TIMER:Net_260\ to zero
Aliasing Net_3872 to zero
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \SD:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_3\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SD:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \SD:SPI0:Net_274\ to zero
Aliasing \SD:tmpOE__mosi0_net_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \SD:tmpOE__miso0_net_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \SD:tmpOE__sclk0_net_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \SD:tmpOE__SPI0_CS_net_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__CS_RTC_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__CLK_RTC_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__MOSI_RTC_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__MISO_RTC_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__MOTOR_EN_2_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \MOTOR_ON_OFF_1:clk\ to zero
Aliasing \MOTOR_ON_OFF_1:rst\ to zero
Aliasing tmpOE__MOTOR_EN_1_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing Net_7326 to zero
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \LED_CTRL:clk\ to zero
Aliasing \LED_CTRL:rst\ to zero
Aliasing \BLINK_CTRL_EN:clk\ to zero
Aliasing \BLINK_CTRL_EN:rst\ to zero
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing Net_7185 to zero
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BasicCounter:MODULE_6:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_19\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_18\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_17\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_16\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_15\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_14\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_13\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_12\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_11\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_10\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_9\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_8\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_7\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_6\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_5\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:a_4\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \ADC_SOC:clk\ to zero
Aliasing \ADC_SOC:rst\ to zero
Aliasing \ADC_STATUS:status_1\ to zero
Aliasing \ADC_STATUS:status_2\ to zero
Aliasing \ADC_STATUS:status_3\ to zero
Aliasing \ADC_STATUS:status_4\ to zero
Aliasing \ADC_STATUS:status_5\ to zero
Aliasing \ADC_STATUS:status_6\ to zero
Aliasing \ADC_STATUS:status_7\ to zero
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing tmpOE__MOTOR_2B_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__MOTOR_2A_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \MOTOR_DIR_1:clk\ to zero
Aliasing \MOTOR_DIR_1:rst\ to zero
Aliasing Net_9919 to zero
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \ADC_N_CHANNELS_USED:clk\ to zero
Aliasing \ADC_N_CHANNELS_USED:rst\ to zero
Aliasing \MY_TIMER_REG:clk\ to zero
Aliasing \MY_TIMER_REG:rst\ to zero
Aliasing tmpOE__VALVE_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__VT_1A_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_VT:PWMUDB:hwCapture\ to zero
Aliasing \PWM_VT:PWMUDB:trig_out\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing Net_10360 to zero
Aliasing \PWM_VT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_VT:PWMUDB:final_kill\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_VT:PWMUDB:dith_count_1\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_VT:PWMUDB:dith_count_0\\R\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_VT:PWMUDB:cs_addr_0\ to \PWM_VT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_VT:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__VT_1B_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \VT1_DIR:clk\ to zero
Aliasing \VT1_DIR:rst\ to zero
Aliasing tmpOE__VT_2A_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing tmpOE__VT_2B_net_0 to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \VT2_DIR:clk\ to zero
Aliasing \VT2_DIR:rst\ to zero
Aliasing MODIN8_3 to \BasicCounter:MODIN5_3\
Aliasing MODIN8_2 to \BasicCounter:MODIN5_2\
Aliasing MODIN8_1 to \BasicCounter:MODIN5_1\
Aliasing MODIN8_0 to \BasicCounter:MODIN5_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing MODIN10_3 to \BasicCounter:MODIN5_3\
Aliasing MODIN10_2 to \BasicCounter:MODIN5_2\
Aliasing MODIN10_1 to \BasicCounter:MODIN5_1\
Aliasing MODIN10_0 to \BasicCounter:MODIN5_0\
Aliasing \MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing AMuxHw_Decoder_old_id_3D to \BasicCounter:MODIN5_3\
Aliasing AMuxHw_Decoder_old_id_2D to \BasicCounter:MODIN5_2\
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN5_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN5_0\
Aliasing \SD:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_VT:PWMUDB:min_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Aliasing \PWM_VT:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_VT:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_VT:PWMUDB:ltch_kill_reg\\D\ to tmpOE__CURRENT_SENSE_2_net_0
Removing Lhs of wire one[7] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_2_net_0[10] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_6_net_0[17] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_5_net_0[24] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_4_net_0[31] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_3_net_0[38] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_1_net_0[45] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_2_net_0[52] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__PRESSURE_SENSOR_net_0[59] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__MASTER_MODE_VOLTAGE_net_0[66] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_B_net_0[73] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__EMG_A_net_0[80] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_5205[88] = cy_srff_3[92]
Removing Rhs of wire Net_4627[90] = \ADC_SOC:control_out_0\[1764]
Removing Rhs of wire Net_4627[90] = \ADC_SOC:control_0\[1787]
Removing Rhs of wire Net_5460[93] = cmp_vv_vv_MODGEN_2[165]
Removing Rhs of wire Net_5460[93] = \MODULE_10:g1:a0:xeq\[2848]
Removing Rhs of wire Net_5460[93] = \MODULE_10:g1:a0:gx:u0:aeqb_1\[2827]
Removing Lhs of wire Net_2836[95] = cy_srff_2[94]
Removing Lhs of wire AMuxHw_Decoder_enable[98] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[100] = \MODULE_9:g1:a0:xeq\[2774]
Removing Lhs of wire tmpOE__PUMP_net_0[124] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_10343[125] = \mux_4:tmp__mux_4_reg\[157]
Removing Lhs of wire \MOTOR_ON_OFF_2:clk\[130] = zero[2]
Removing Lhs of wire \MOTOR_ON_OFF_2:rst\[131] = zero[2]
Removing Rhs of wire Net_10313[132] = \MOTOR_ON_OFF_2:control_out_0\[133]
Removing Rhs of wire Net_10313[132] = \MOTOR_ON_OFF_2:control_0\[156]
Removing Rhs of wire Net_10233[158] = \MOTOR_DRIVER_TYPE:control_out_0\[177]
Removing Rhs of wire Net_10233[158] = \MOTOR_DRIVER_TYPE:control_0\[199]
Removing Rhs of wire Net_9969[160] = \PWM_MOTORS:PWMUDB:pwm1_i_reg\[1989]
Removing Rhs of wire Net_2982[163] = \MOTOR_DIR_1:control_out_0\[1868]
Removing Rhs of wire Net_2982[163] = \MOTOR_DIR_1:control_0\[1891]
Removing Rhs of wire Net_10264[167] = \MOTOR_DRIVER_TYPE:control_out_1\[178]
Removing Rhs of wire Net_10264[167] = \MOTOR_DRIVER_TYPE:control_1\[198]
Removing Rhs of wire Net_9990[169] = \PWM_MOTORS:PWMUDB:pwm2_i_reg\[1991]
Removing Rhs of wire Net_9759[170] = \mux_2:tmp__mux_2_reg\[166]
Removing Rhs of wire Net_3021[173] = \MOTOR_DIR_2:control_out_0\[214]
Removing Rhs of wire Net_3021[173] = \MOTOR_DIR_2:control_0\[237]
Removing Rhs of wire Net_9749[174] = \mux_1:tmp__mux_1_reg\[171]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:clk\[175] = zero[2]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:rst\[176] = zero[2]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[201] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[207] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \MOTOR_DIR_2:clk\[212] = zero[2]
Removing Lhs of wire \MOTOR_DIR_2:rst\[213] = zero[2]
Removing Lhs of wire \PACER_TIMER:Net_260\[240] = zero[2]
Removing Lhs of wire \PACER_TIMER:Net_266\[241] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire Net_3249[242] = zero[2]
Removing Rhs of wire Net_3264[247] = \PACER_TIMER:Net_51\[243]
Removing Lhs of wire \PACER_TIMER:Net_102\[248] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire Net_3018[252] = cy_srff_1[250]
Removing Rhs of wire Net_3334[253] = \RESET_FF:control_out_0\[256]
Removing Rhs of wire Net_3334[253] = \RESET_FF:control_0\[279]
Removing Lhs of wire \RESET_FF:clk\[254] = zero[2]
Removing Lhs of wire \RESET_FF:rst\[255] = zero[2]
Removing Lhs of wire \FF_STATUS:status_0\[280] = cy_srff_1[250]
Removing Lhs of wire \FF_STATUS:status_1\[281] = zero[2]
Removing Lhs of wire \FF_STATUS:status_2\[282] = zero[2]
Removing Lhs of wire \FF_STATUS:status_3\[283] = zero[2]
Removing Lhs of wire \FF_STATUS:status_4\[284] = zero[2]
Removing Lhs of wire \FF_STATUS:status_5\[285] = zero[2]
Removing Lhs of wire \FF_STATUS:status_6\[286] = zero[2]
Removing Lhs of wire \FF_STATUS:status_7\[287] = zero[2]
Removing Lhs of wire \MY_TIMER:Net_260\[291] = zero[2]
Removing Lhs of wire \MY_TIMER:Net_266\[292] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_4386[293] = \MY_TIMER_REG:control_out_0\[2234]
Removing Rhs of wire Net_4386[293] = \MY_TIMER_REG:control_0\[2257]
Removing Lhs of wire \MY_TIMER:Net_102\[299] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_6117[303] = \UART_RS485:BUART:rx_interrupt_out\[324]
Removing Lhs of wire \UART_RS485:Net_61\[304] = Net_124[305]
Removing Lhs of wire Net_332[309] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[310] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[311] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[312] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[313] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[314] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[315] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[316] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[317] = zero[2]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[328] = \UART_RS485:BUART:tx_bitclk_dp\[364]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[374] = \UART_RS485:BUART:tx_counter_dp\[365]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[375] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[376] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[377] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[379] = \UART_RS485:BUART:tx_fifo_empty\[342]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[381] = \UART_RS485:BUART:tx_fifo_notfull\[341]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[395] = Net_6196[444]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[447] = \UART_RS485:BUART:rx_break_status\[448]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[449] = \UART_RS485:BUART:rx_parity_error_status\[450]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[451] = \UART_RS485:BUART:rx_stop_bit_error\[452]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_5\[461] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[588]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[463] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[512]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\[467] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[534]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[468] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[469] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[470] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[471] = \UART_RS485:BUART:sRX:MODIN1_6\[472]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[472] = \UART_RS485:BUART:rx_count_6\[436]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[473] = \UART_RS485:BUART:sRX:MODIN1_5\[474]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[474] = \UART_RS485:BUART:rx_count_5\[437]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[475] = \UART_RS485:BUART:sRX:MODIN1_4\[476]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[476] = \UART_RS485:BUART:rx_count_4\[438]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[477] = \UART_RS485:BUART:sRX:MODIN1_3\[478]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[478] = \UART_RS485:BUART:rx_count_3\[439]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[479] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[480] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[481] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[482] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[483] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[484] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[485] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[486] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[487] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[488] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[489] = \UART_RS485:BUART:rx_count_6\[436]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[490] = \UART_RS485:BUART:rx_count_5\[437]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[491] = \UART_RS485:BUART:rx_count_4\[438]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[492] = \UART_RS485:BUART:rx_count_3\[439]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[493] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[494] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[495] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[496] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[497] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[498] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[499] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[514] = Net_6196[444]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[515] = \UART_RS485:BUART:rx_parity_bit\[466]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[516] = Net_6196[444]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[517] = \UART_RS485:BUART:rx_parity_bit\[466]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[518] = Net_6196[444]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[519] = \UART_RS485:BUART:rx_parity_bit\[466]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[521] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[522] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[520]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[523] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[520]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[544] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[545] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[546] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[547] = \UART_RS485:BUART:rx_count_6\[436]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[548] = \UART_RS485:BUART:rx_count_6\[436]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[549] = \UART_RS485:BUART:rx_count_5\[437]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[550] = \UART_RS485:BUART:rx_count_5\[437]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[551] = \UART_RS485:BUART:rx_count_4\[438]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[552] = \UART_RS485:BUART:rx_count_4\[438]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[553] = \UART_RS485:BUART:rx_count_3\[439]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[554] = \UART_RS485:BUART:rx_count_3\[439]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[555] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[556] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[557] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[558] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[559] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[560] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[561] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[562] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[563] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[564] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[565] = \UART_RS485:BUART:rx_count_6\[436]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[566] = \UART_RS485:BUART:rx_count_5\[437]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[567] = \UART_RS485:BUART:rx_count_4\[438]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[568] = \UART_RS485:BUART:rx_count_3\[439]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[569] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[570] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[571] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[572] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[573] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[574] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[575] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__RS485_RX_net_0[591] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__RS485_TX_net_0[596] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[602] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[611] = zero[2]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[612] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire Net_3872[613] = zero[2]
Removing Rhs of wire Net_345[618] = \CYCLES_TIMER:Net_51\[614]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[619] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \SD:SPI0:Net_276\[622] = \SD:Net_19\[623]
Removing Rhs of wire \SD:SPI0:BSPIM:load_rx_data\[626] = \SD:SPI0:BSPIM:dpcounter_one\[627]
Removing Lhs of wire \SD:SPI0:BSPIM:pol_supprt\[628] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:miso_to_dp\[629] = \SD:SPI0:Net_244\[630]
Removing Lhs of wire \SD:SPI0:Net_244\[630] = \SD:Net_16\[723]
Removing Rhs of wire \SD:Net_10\[634] = \SD:SPI0:BSPIM:mosi_fin\[635]
Removing Rhs of wire \SD:Net_10\[634] = \SD:SPI0:BSPIM:mosi_cpha_0\[636]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_1\[657] = \SD:SPI0:BSPIM:dpMOSI_fifo_empty\[658]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_2\[659] = \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\[660]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_3\[661] = \SD:SPI0:BSPIM:load_rx_data\[626]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_4\[663] = \SD:SPI0:BSPIM:dpMISO_fifo_full\[664]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_5\[665] = \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\[666]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_6\[668] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_5\[669] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_3\[670] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_2\[671] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_1\[672] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_0\[673] = zero[2]
Removing Lhs of wire \SD:SPI0:Net_273\[683] = zero[2]
Removing Lhs of wire \SD:SPI0:Net_274\[724] = zero[2]
Removing Lhs of wire \SD:tmpOE__mosi0_net_0\[726] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \SD:tmpOE__miso0_net_0\[733] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \SD:tmpOE__sclk0_net_0\[739] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \SD:tmpOE__SPI0_CS_net_0\[745] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__CS_RTC_net_0[752] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__CLK_RTC_net_0[758] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__MOSI_RTC_net_0[764] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__MISO_RTC_net_0[770] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_EN_2_net_0[776] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_10337[783] = \MOTOR_ON_OFF_1:control_out_0\[786]
Removing Rhs of wire Net_10337[783] = \MOTOR_ON_OFF_1:control_0\[809]
Removing Lhs of wire \MOTOR_ON_OFF_1:clk\[784] = zero[2]
Removing Lhs of wire \MOTOR_ON_OFF_1:rst\[785] = zero[2]
Removing Lhs of wire tmpOE__MOTOR_EN_1_net_0[811] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[817] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[837] = \BLINK_05HZ:PWMUDB:control_7\[829]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[847] = zero[2]
Removing Rhs of wire Net_3925[849] = \BLINK_CTRL_EN:control_out_0\[1215]
Removing Rhs of wire Net_3925[849] = \BLINK_CTRL_EN:control_0\[1238]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[853] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[855] = zero[2]
Removing Lhs of wire Net_7326[856] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[857] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[858] = \BLINK_05HZ:PWMUDB:runmode_enable\[854]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[862] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[863] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[864] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[865] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[868] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_1\[872] = \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\[1138]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_6_0\[874] = \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\[1139]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[875] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[876] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[877] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[878] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[880] = \BLINK_05HZ:PWMUDB:tc_i\[860]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[881] = \BLINK_05HZ:PWMUDB:runmode_enable\[854]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[882] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[969] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[971] = zero[2]
Removing Rhs of wire \BLINK_05HZ:Net_96\[974] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[966]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[977] = \BLINK_05HZ:PWMUDB:cmp1\[978]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_23\[1020] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_22\[1021] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_21\[1022] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_20\[1023] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_19\[1024] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_18\[1025] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_17\[1026] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_16\[1027] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_15\[1028] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_14\[1029] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_13\[1030] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_12\[1031] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_11\[1032] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_10\[1033] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_9\[1034] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_8\[1035] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_7\[1036] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_6\[1037] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_5\[1038] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_4\[1039] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_3\[1040] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_2\[1041] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_1\[1042] = \BLINK_05HZ:PWMUDB:MODIN3_1\[1043]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN3_1\[1043] = \BLINK_05HZ:PWMUDB:dith_count_1\[871]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:a_0\[1044] = \BLINK_05HZ:PWMUDB:MODIN3_0\[1045]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN3_0\[1045] = \BLINK_05HZ:PWMUDB:dith_count_0\[873]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1177] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1178] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_5579[1179] = \BLINK_05HZ:Net_96\[974]
Removing Lhs of wire \LED_CTRL:clk\[1186] = zero[2]
Removing Lhs of wire \LED_CTRL:rst\[1187] = zero[2]
Removing Rhs of wire Net_7450[1188] = \LED_CTRL:control_out_0\[1189]
Removing Rhs of wire Net_7450[1188] = \LED_CTRL:control_0\[1212]
Removing Rhs of wire Net_7694[1190] = \LED_CTRL:control_out_1\[1191]
Removing Rhs of wire Net_7694[1190] = \LED_CTRL:control_1\[1211]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[1213] = zero[2]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[1214] = zero[2]
Removing Rhs of wire Net_5930[1216] = \BLINK_CTRL_EN:control_out_1\[1217]
Removing Rhs of wire Net_5930[1216] = \BLINK_CTRL_EN:control_1\[1237]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1240] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[1259] = \BLINK_25HZ:PWMUDB:control_7\[1251]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[1269] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[1274] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[1276] = zero[2]
Removing Lhs of wire Net_7185[1277] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[1278] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[1279] = \BLINK_25HZ:PWMUDB:runmode_enable\[1275]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[1283] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[1284] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[1285] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[1286] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[1289] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_1\[1293] = \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\[1511]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_7_0\[1295] = \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\[1512]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[1296] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[1297] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[1298] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[1299] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[1301] = \BLINK_25HZ:PWMUDB:tc_i\[1281]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[1302] = \BLINK_25HZ:PWMUDB:runmode_enable\[1275]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[1303] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[1342] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[1344] = zero[2]
Removing Rhs of wire \BLINK_25HZ:Net_96\[1347] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[1339]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[1350] = \BLINK_25HZ:PWMUDB:cmp1\[1351]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_23\[1393] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_22\[1394] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_21\[1395] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_20\[1396] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_19\[1397] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_18\[1398] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_17\[1399] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_16\[1400] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_15\[1401] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_14\[1402] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_13\[1403] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_12\[1404] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_11\[1405] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_10\[1406] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_9\[1407] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_8\[1408] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_7\[1409] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_6\[1410] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_5\[1411] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_4\[1412] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_3\[1413] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_2\[1414] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_1\[1415] = \BLINK_25HZ:PWMUDB:MODIN4_1\[1416]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN4_1\[1416] = \BLINK_25HZ:PWMUDB:dith_count_1\[1292]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:a_0\[1417] = \BLINK_25HZ:PWMUDB:MODIN4_0\[1418]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN4_0\[1418] = \BLINK_25HZ:PWMUDB:dith_count_0\[1294]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1550] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1551] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_7667[1552] = \BLINK_25HZ:Net_96\[1347]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_8_3\[1559] = \BasicCounter:MODULE_6:g2:a0:s_3\[1719]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_8_2\[1560] = \BasicCounter:MODULE_6:g2:a0:s_2\[1720]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_8_1\[1561] = \BasicCounter:MODULE_6:g2:a0:s_1\[1721]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_8_0\[1562] = \BasicCounter:MODULE_6:g2:a0:s_0\[1722]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_23\[1603] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_22\[1604] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_21\[1605] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_20\[1606] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_19\[1607] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_18\[1608] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_17\[1609] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_16\[1610] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_15\[1611] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_14\[1612] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_13\[1613] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_12\[1614] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_11\[1615] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_10\[1616] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_9\[1617] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_8\[1618] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_7\[1619] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_6\[1620] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_5\[1621] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_4\[1622] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_3\[1623] = \BasicCounter:MODIN5_3\[1624]
Removing Lhs of wire \BasicCounter:MODIN5_3\[1624] = Net_5190_3[102]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_2\[1625] = \BasicCounter:MODIN5_2\[1626]
Removing Lhs of wire \BasicCounter:MODIN5_2\[1626] = Net_5190_2[104]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_1\[1627] = \BasicCounter:MODIN5_1\[1628]
Removing Lhs of wire \BasicCounter:MODIN5_1\[1628] = Net_5190_1[106]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:a_0\[1629] = \BasicCounter:MODIN5_0\[1630]
Removing Lhs of wire \BasicCounter:MODIN5_0\[1630] = Net_5190_0[108]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1760] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1761] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \ADC_SOC:clk\[1762] = zero[2]
Removing Lhs of wire \ADC_SOC:rst\[1763] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_0\[1791] = Net_5290[1789]
Removing Lhs of wire \ADC_STATUS:status_1\[1792] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_2\[1793] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_3\[1794] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_4\[1795] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_5\[1796] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_6\[1797] = zero[2]
Removing Lhs of wire \ADC_STATUS:status_7\[1798] = zero[2]
Removing Rhs of wire \ADC:Net_488\[1812] = \ADC:Net_250\[1846]
Removing Lhs of wire \ADC:Net_481\[1814] = zero[2]
Removing Lhs of wire \ADC:Net_482\[1815] = zero[2]
Removing Lhs of wire \ADC:Net_252\[1848] = zero[2]
Removing Lhs of wire tmpOE__MOTOR_2B_net_0[1854] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__MOTOR_2A_net_0[1860] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \MOTOR_DIR_1:clk\[1866] = zero[2]
Removing Lhs of wire \MOTOR_DIR_1:rst\[1867] = zero[2]
Removing Lhs of wire Net_9919[1892] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ctrl_enable\[1908] = \PWM_MOTORS:PWMUDB:control_7\[1900]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[1918] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[1919] = \PWM_MOTORS:PWMUDB:control_7\[1900]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[1923] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[1925] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[1926] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[1927] = \PWM_MOTORS:PWMUDB:runmode_enable\[1924]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[1931] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[1932] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[1933] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[1934] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[1937] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_1\[1941] = \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_1\[2157]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_9_0\[1943] = \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_0\[2158]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[1944] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[1945] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[1946] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[1947] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[1949] = \PWM_MOTORS:PWMUDB:tc_i\[1929]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[1950] = \PWM_MOTORS:PWMUDB:runmode_enable\[1924]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[1951] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[1996] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_23\[2039] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_22\[2040] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_21\[2041] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_20\[2042] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_19\[2043] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_18\[2044] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_17\[2045] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_16\[2046] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_15\[2047] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_14\[2048] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_13\[2049] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_12\[2050] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_11\[2051] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_10\[2052] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_9\[2053] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_8\[2054] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_7\[2055] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_6\[2056] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_5\[2057] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_4\[2058] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_3\[2059] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_2\[2060] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_1\[2061] = \PWM_MOTORS:PWMUDB:MODIN6_1\[2062]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN6_1\[2062] = \PWM_MOTORS:PWMUDB:dith_count_1\[1940]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:a_0\[2063] = \PWM_MOTORS:PWMUDB:MODIN6_0\[2064]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN6_0\[2064] = \PWM_MOTORS:PWMUDB:dith_count_0\[1942]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2196] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2197] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \ADC_N_CHANNELS_USED:clk\[2205] = zero[2]
Removing Lhs of wire \ADC_N_CHANNELS_USED:rst\[2206] = zero[2]
Removing Rhs of wire Net_7046_3[2215] = \ADC_N_CHANNELS_USED:control_out_3\[2216]
Removing Rhs of wire Net_7046_3[2215] = \ADC_N_CHANNELS_USED:control_3\[2228]
Removing Rhs of wire Net_7046_2[2217] = \ADC_N_CHANNELS_USED:control_out_2\[2218]
Removing Rhs of wire Net_7046_2[2217] = \ADC_N_CHANNELS_USED:control_2\[2229]
Removing Rhs of wire Net_7046_1[2219] = \ADC_N_CHANNELS_USED:control_out_1\[2220]
Removing Rhs of wire Net_7046_1[2219] = \ADC_N_CHANNELS_USED:control_1\[2230]
Removing Rhs of wire Net_7046_0[2221] = \ADC_N_CHANNELS_USED:control_out_0\[2222]
Removing Rhs of wire Net_7046_0[2221] = \ADC_N_CHANNELS_USED:control_0\[2231]
Removing Lhs of wire \MY_TIMER_REG:clk\[2232] = zero[2]
Removing Lhs of wire \MY_TIMER_REG:rst\[2233] = zero[2]
Removing Lhs of wire tmpOE__VALVE_net_0[2259] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__VT_1A_net_0[2265] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:ctrl_enable\[2285] = \PWM_VT:PWMUDB:control_7\[2277]
Removing Lhs of wire \PWM_VT:PWMUDB:hwCapture\[2295] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:hwEnable\[2296] = \PWM_VT:PWMUDB:control_7\[2277]
Removing Lhs of wire \PWM_VT:PWMUDB:trig_out\[2300] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\R\[2302] = zero[2]
Removing Lhs of wire Net_10360[2303] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\S\[2304] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:final_enable\[2305] = \PWM_VT:PWMUDB:runmode_enable\[2301]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\R\[2309] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\S\[2310] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\R\[2311] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\S\[2312] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:final_kill\[2315] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_1\[2319] = \PWM_VT:PWMUDB:MODULE_8:g2:a0:s_1\[2585]
Removing Lhs of wire \PWM_VT:PWMUDB:add_vi_vv_MODGEN_10_0\[2321] = \PWM_VT:PWMUDB:MODULE_8:g2:a0:s_0\[2586]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_1\\R\[2322] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_1\\S\[2323] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_0\\R\[2324] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:dith_count_0\\S\[2325] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_2\[2327] = \PWM_VT:PWMUDB:tc_i\[2307]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_1\[2328] = \PWM_VT:PWMUDB:runmode_enable\[2301]
Removing Lhs of wire \PWM_VT:PWMUDB:cs_addr_0\[2329] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:compare1\[2411] = \PWM_VT:PWMUDB:cmp1_less\[2381]
Removing Lhs of wire \PWM_VT:PWMUDB:compare2\[2412] = \PWM_VT:PWMUDB:cmp2_less\[2384]
Removing Rhs of wire Net_10358[2422] = \PWM_VT:PWMUDB:pwm1_i_reg\[2415]
Removing Rhs of wire Net_10359[2423] = \PWM_VT:PWMUDB:pwm2_i_reg\[2417]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_temp\[2424] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_23\[2467] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_22\[2468] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_21\[2469] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_20\[2470] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_19\[2471] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_18\[2472] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_17\[2473] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_16\[2474] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_15\[2475] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_14\[2476] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_13\[2477] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_12\[2478] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_11\[2479] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_10\[2480] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_9\[2481] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_8\[2482] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_7\[2483] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_6\[2484] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_5\[2485] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_4\[2486] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_3\[2487] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_2\[2488] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_1\[2489] = \PWM_VT:PWMUDB:MODIN7_1\[2490]
Removing Lhs of wire \PWM_VT:PWMUDB:MODIN7_1\[2490] = \PWM_VT:PWMUDB:dith_count_1\[2318]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:a_0\[2491] = \PWM_VT:PWMUDB:MODIN7_0\[2492]
Removing Lhs of wire \PWM_VT:PWMUDB:MODIN7_0\[2492] = \PWM_VT:PWMUDB:dith_count_0\[2320]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2624] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2625] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__VT_1B_net_0[2634] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \VT1_DIR:clk\[2640] = zero[2]
Removing Lhs of wire \VT1_DIR:rst\[2641] = zero[2]
Removing Rhs of wire Net_10364[2642] = \VT1_DIR:control_out_0\[2643]
Removing Rhs of wire Net_10364[2642] = \VT1_DIR:control_0\[2666]
Removing Lhs of wire tmpOE__VT_2A_net_0[2669] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire tmpOE__VT_2B_net_0[2676] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Rhs of wire Net_10374[2682] = \VT2_DIR:control_out_0\[2686]
Removing Rhs of wire Net_10374[2682] = \VT2_DIR:control_0\[2709]
Removing Lhs of wire \VT2_DIR:clk\[2684] = zero[2]
Removing Lhs of wire \VT2_DIR:rst\[2685] = zero[2]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[2711] = Net_5190_3[102]
Removing Lhs of wire MODIN8_3[2712] = Net_5190_3[102]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[2713] = Net_5190_2[104]
Removing Lhs of wire MODIN8_2[2714] = Net_5190_2[104]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[2715] = Net_5190_1[106]
Removing Lhs of wire MODIN8_1[2716] = Net_5190_1[106]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[2717] = Net_5190_0[108]
Removing Lhs of wire MODIN8_0[2718] = Net_5190_0[108]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[2719] = MODIN9_3[2720]
Removing Lhs of wire MODIN9_3[2720] = AMuxHw_Decoder_old_id_3[101]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[2721] = MODIN9_2[2722]
Removing Lhs of wire MODIN9_2[2722] = AMuxHw_Decoder_old_id_2[103]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[2723] = MODIN9_1[2724]
Removing Lhs of wire MODIN9_1[2724] = AMuxHw_Decoder_old_id_1[105]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[2725] = MODIN9_0[2726]
Removing Lhs of wire MODIN9_0[2726] = AMuxHw_Decoder_old_id_0[107]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[2727] = Net_5190_3[102]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[2728] = Net_5190_2[104]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[2729] = Net_5190_1[106]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[2730] = Net_5190_0[108]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[2731] = AMuxHw_Decoder_old_id_3[101]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[2732] = AMuxHw_Decoder_old_id_2[103]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[2733] = AMuxHw_Decoder_old_id_1[105]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[2734] = AMuxHw_Decoder_old_id_0[107]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[2735] = Net_5190_3[102]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[2736] = Net_5190_2[104]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[2737] = Net_5190_1[106]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[2738] = Net_5190_0[108]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[2739] = AMuxHw_Decoder_old_id_3[101]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[2740] = AMuxHw_Decoder_old_id_2[103]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[2741] = AMuxHw_Decoder_old_id_1[105]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[2742] = AMuxHw_Decoder_old_id_0[107]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[2747] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[2748] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[2746]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[2752] = \MODULE_9:g1:a0:gx:u0:eq_3\[2751]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[2774] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[2753]
Removing Lhs of wire \MODULE_10:g1:a0:newa_3\[2785] = Net_5190_3[102]
Removing Lhs of wire MODIN10_3[2786] = Net_5190_3[102]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[2787] = Net_5190_2[104]
Removing Lhs of wire MODIN10_2[2788] = Net_5190_2[104]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[2789] = Net_5190_1[106]
Removing Lhs of wire MODIN10_1[2790] = Net_5190_1[106]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[2791] = Net_5190_0[108]
Removing Lhs of wire MODIN10_0[2792] = Net_5190_0[108]
Removing Lhs of wire \MODULE_10:g1:a0:newb_3\[2793] = MODIN11_3[2794]
Removing Lhs of wire MODIN11_3[2794] = Net_7046_3[2215]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[2795] = MODIN11_2[2796]
Removing Lhs of wire MODIN11_2[2796] = Net_7046_2[2217]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[2797] = MODIN11_1[2798]
Removing Lhs of wire MODIN11_1[2798] = Net_7046_1[2219]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[2799] = MODIN11_0[2800]
Removing Lhs of wire MODIN11_0[2800] = Net_7046_0[2221]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_3\[2801] = Net_5190_3[102]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[2802] = Net_5190_2[104]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[2803] = Net_5190_1[106]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[2804] = Net_5190_0[108]
Removing Lhs of wire \MODULE_10:g1:a0:datab_3\[2805] = Net_7046_3[2215]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[2806] = Net_7046_2[2217]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[2807] = Net_7046_1[2219]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[2808] = Net_7046_0[2221]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_3\[2809] = Net_5190_3[102]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[2810] = Net_5190_2[104]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[2811] = Net_5190_1[106]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[2812] = Net_5190_0[108]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_3\[2813] = Net_7046_3[2215]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[2814] = Net_7046_2[2217]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[2815] = Net_7046_1[2219]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[2816] = Net_7046_0[2221]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:aeqb_0\[2821] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eq_0\[2822] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[2820]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eqi_0\[2826] = \MODULE_10:g1:a0:gx:u0:eq_3\[2825]
Removing Lhs of wire AMuxHw_Decoder_old_id_3D[2861] = Net_5190_3[102]
Removing Lhs of wire AMuxHw_Decoder_old_id_2D[2863] = Net_5190_2[104]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[2865] = Net_5190_1[106]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[2867] = Net_5190_0[108]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[2882] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[2897] = \UART_RS485:BUART:rx_bitclk_pre\[430]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[2905] = \UART_RS485:BUART:rx_parity_error_pre\[460]
Removing Lhs of wire \SD:SPI0:BSPIM:so_send_reg\\D\[2910] = zero[2]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_reg\\D\[2917] = \SD:SPI0:BSPIM:mosi_pre_reg\[650]
Removing Lhs of wire \SD:SPI0:BSPIM:dpcounter_one_reg\\D\[2919] = \SD:SPI0:BSPIM:load_rx_data\[626]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\[2920] = \SD:SPI0:BSPIM:mosi_from_dp\[640]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[2924] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[2925] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[2926] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[2929] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[2932] = \BLINK_05HZ:PWMUDB:pwm_i\[967]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[2933] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[2934] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[2936] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[2937] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[2938] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[2941] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[2944] = \BLINK_25HZ:PWMUDB:pwm_i\[1340]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[2945] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[2946] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[2948] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[2949] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[2950] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[2953] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[2956] = \PWM_MOTORS:PWMUDB:pwm_i\[1988]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[2957] = \PWM_MOTORS:PWMUDB:pwm1_i\[1990]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[2958] = \PWM_MOTORS:PWMUDB:pwm2_i\[1992]
Removing Lhs of wire \PWM_VT:PWMUDB:min_kill_reg\\D\[2960] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:prevCapture\\D\[2961] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:trig_last\\D\[2962] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:ltch_kill_reg\\D\[2965] = tmpOE__CURRENT_SENSE_2_net_0[1]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_i_reg\\D\[2968] = \PWM_VT:PWMUDB:pwm_i\[2414]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm1_i_reg\\D\[2969] = \PWM_VT:PWMUDB:pwm1_i\[2416]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm2_i_reg\\D\[2970] = \PWM_VT:PWMUDB:pwm2_i\[2418]

------------------------------------------------------
Aliased 0 equations, 623 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__CURRENT_SENSE_2_net_0' (cost = 0):
tmpOE__CURRENT_SENSE_2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_6728' (cost = 1):
Net_6728 <= ((Net_2835 and Net_5205));

Note:  Expanding virtual equation for 'Net_6729' (cost = 2):
Net_6729 <= (Net_4627
	OR (Net_2835 and Net_5205));

Note:  Expanding virtual equation for 'Net_9770' (cost = 1):
Net_9770 <= ((Net_9969 and Net_2982));

Note:  Expanding virtual equation for 'Net_9761' (cost = 1):
Net_9761 <= ((Net_9990 and Net_3021));

Note:  Expanding virtual equation for 'Net_3025' (cost = 0):
Net_3025 <= (not Net_3021);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:cmp1\' (cost = 0):
\PWM_VT:PWMUDB:cmp1\ <= (\PWM_VT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:cmp2\' (cost = 0):
\PWM_VT:PWMUDB:cmp2\ <= (\PWM_VT:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_VT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_VT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_VT:PWMUDB:dith_count_1\ and \PWM_VT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_10373' (cost = 0):
Net_10373 <= (not Net_10364);

Note:  Expanding virtual equation for 'Net_10375' (cost = 0):
Net_10375 <= (not Net_10374);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_3\ <= ((not AMuxHw_Decoder_old_id_3 and not Net_5190_3)
	OR (AMuxHw_Decoder_old_id_3 and Net_5190_3));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= ((not AMuxHw_Decoder_old_id_2 and not Net_5190_2)
	OR (AMuxHw_Decoder_old_id_2 and Net_5190_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_9:g1:a0:gx:u0:eq_3\ <= ((not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:lt_0\ <= ((not Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= ((not AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:lt_1\ <= ((not Net_5190_1 and not Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and Net_5190_1 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and Net_5190_1));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_5190_3 and not Net_7046_3)
	OR (Net_5190_3 and Net_7046_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5190_2 and not Net_7046_2)
	OR (Net_5190_2 and Net_7046_2));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not Net_7046_1)
	OR (Net_5190_1 and Net_7046_1));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not Net_7046_0)
	OR (Net_5190_0 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_10:g1:a0:gx:u0:eq_2\ <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:lt_0\ <= ((not Net_5190_0 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_0\ <= ((not Net_7046_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_10:g1:a0:gx:u0:lt_1\ <= ((not Net_5190_1 and not Net_5190_0 and Net_7046_0)
	OR (not Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and Net_7046_1));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_10:g1:a0:gx:u0:gt_1\ <= ((not Net_7046_1 and not Net_7046_0 and Net_5190_0)
	OR (not Net_7046_0 and Net_5190_1 and Net_5190_0)
	OR (not Net_7046_1 and Net_5190_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_10:g1:a0:gx:u0:eq_3\ <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_7046_3 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_7046_3 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_0 and not Net_7046_3 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_3 and not Net_7046_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_7046_3)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_3 and Net_5190_0 and Net_7046_3 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_3 and Net_5190_1 and Net_7046_3 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_7046_3 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_7046_3 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 16):
\MODULE_9:g1:a0:xeq\ <= ((not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for 'Net_9745' (cost = 1):
Net_9745 <= ((not Net_3021 and Net_9990));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_6:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_VT:PWMUDB:dith_count_0\ and \PWM_VT:PWMUDB:dith_count_1\)
	OR (not \PWM_VT:PWMUDB:dith_count_1\ and \PWM_VT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal Net_5460 with ( cost: 128 or cost_inv: 64)  > 90 or with size: 16 > 102 has been made a (soft) node.
Net_5460 <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_7046_3 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_7046_3 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_0 and not Net_7046_3 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_3 and not Net_7046_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_7046_3)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_3 and Net_5190_0 and Net_7046_3 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_3 and Net_5190_1 and Net_7046_3 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_7046_3 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_7046_3 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Virtual signal AMuxHw_Decoder_is_active with ( cost: 96 or cost_inv: -1)  > 90 or with size: 16 > 102 has been made a (soft) node.
AMuxHw_Decoder_is_active <= ((not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_3 and not Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_2 and not Net_5190_2 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2)
	OR (not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (AMuxHw_Decoder_old_id_3 and Net_5190_3 and AMuxHw_Decoder_old_id_2 and Net_5190_2 and AMuxHw_Decoder_old_id_1 and Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_2\' (cost = 3):
\BasicCounter:MODULE_6:g2:a0:s_2\ <= ((not Net_5190_1 and Net_5190_2)
	OR (not Net_5190_0 and Net_5190_2)
	OR (not Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:s_3\' (cost = 4):
\BasicCounter:MODULE_6:g2:a0:s_3\ <= ((not Net_5190_2 and Net_5190_3)
	OR (not Net_5190_1 and Net_5190_3)
	OR (not Net_5190_0 and Net_5190_3)
	OR (not Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 193 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_VT:PWMUDB:final_capture\ to zero
Aliasing \PWM_VT:PWMUDB:pwm_i\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[394] = \UART_RS485:BUART:rx_bitclk\[442]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[445] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[455] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[884] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1148] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1158] = zero[2]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1168] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[1305] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1521] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1531] = zero[2]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1541] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1731] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1741] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1751] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[1953] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i\[1988] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2167] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2177] = zero[2]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2187] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:final_capture\[2331] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:pwm_i\[2414] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2595] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2605] = zero[2]
Removing Lhs of wire \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[2615] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[2889] = \UART_RS485:BUART:tx_ctrl_mark_last\[385]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[2899] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[2901] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[2903] = zero[2]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[2904] = \UART_RS485:BUART:rx_markspace_pre\[459]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[2951] = \PWM_MOTORS:PWMUDB:control_7\[1900]
Removing Lhs of wire \PWM_VT:PWMUDB:runmode_enable\\D\[2963] = \PWM_VT:PWMUDB:control_7\[2277]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj" -dcpsoc3 WISH_VIBES_Socket.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.646ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 24 October 2023 18:55:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\PSoC5_FW_WISH_VIBES - Copia\FW_Socket - WISH+Toast\WISH_VIBES_Socket.cydsn\WISH_VIBES_Socket.cyprj -d CY8C5888LTI-LP097 WISH_VIBES_Socket.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_VT:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_0\ kept \MODULE_10:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_VT:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SD_Clock_1'. Fanout=1, Signal=\SD:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_VT'. Fanout=1, Signal=Net_10350
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=1, Signal=Net_2334
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 6: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 7: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_VT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_VT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_VT, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: CURRENT_SENSE_2(0), MOTOR_2A(0), MOTOR_2B(0), VOLTAGE_SENSE_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CURRENT_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_2(0)__PA ,
            analog_term => Net_6720 ,
            pad => CURRENT_SENSE_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_5 );

    Pin : Name = VOLTAGE_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE_2(0)__PA ,
            analog_term => Net_6721 ,
            pad => VOLTAGE_SENSE_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_4 );

    Pin : Name = EMG_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_6(0)__PA ,
            analog_term => Net_6722 ,
            pad => EMG_6(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_11 );
        Properties:
        {
        }

    Pin : Name = EMG_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_5(0)__PA ,
            analog_term => Net_6723 ,
            pad => EMG_5(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_10 );
        Properties:
        {
        }

    Pin : Name = EMG_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_4(0)__PA ,
            analog_term => Net_6724 ,
            pad => EMG_4(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_9 );
        Properties:
        {
        }

    Pin : Name = EMG_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_3(0)__PA ,
            analog_term => Net_6725 ,
            pad => EMG_3(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_8 );
        Properties:
        {
        }

    Pin : Name = EMG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_1(0)__PA ,
            analog_term => Net_6717 ,
            pad => EMG_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = EMG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_2(0)__PA ,
            analog_term => Net_6716 ,
            pad => EMG_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = PRESSURE_SENSOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PRESSURE_SENSOR(0)__PA ,
            analog_term => Net_6719 ,
            pad => PRESSURE_SENSOR(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = MASTER_MODE_VOLTAGE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MASTER_MODE_VOLTAGE(0)__PA ,
            analog_term => Net_6718 ,
            pad => MASTER_MODE_VOLTAGE(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = EMG_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_B(0)__PA ,
            analog_term => Net_6726 ,
            pad => EMG_B(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_7 );
        Properties:
        {
        }

    Pin : Name = EMG_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_A(0)__PA ,
            analog_term => Net_6727 ,
            pad => EMG_A(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_6 );
        Properties:
        {
        }

    Pin : Name = PUMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PUMP(0)__PA ,
            pin_input => Net_10343 ,
            pad => PUMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:mosi0(0)\__PA ,
            pin_input => \SD:Net_10\ ,
            pad => \SD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:miso0(0)\__PA ,
            fb => \SD:Net_16\ ,
            pad => \SD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:sclk0(0)\__PA ,
            pin_input => \SD:Net_22\ ,
            pad => \SD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:SPI0_CS(0)\__PA ,
            pad => \SD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_RTC(0)__PA ,
            pad => CS_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_RTC(0)__PA ,
            pad => CLK_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_RTC(0)__PA ,
            pad => MOSI_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_RTC(0)__PA ,
            pad => MISO_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_2(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_2(0)__PA ,
            pin_input => Net_9776 ,
            pad => MOTOR_EN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_1(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_1(0)__PA ,
            pin_input => Net_9774 ,
            pad => MOTOR_EN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_7325 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_7353 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2B(0)__PA ,
            pin_input => Net_9749 ,
            pad => MOTOR_2B(0)_PAD );

    Pin : Name = MOTOR_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2A(0)__PA ,
            pin_input => Net_9759 ,
            pad => MOTOR_2A(0)_PAD );

    Pin : Name = VALVE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VALVE(0)__PA ,
            pad => VALVE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_1A(0)__PA ,
            pin_input => Net_10659 ,
            pad => VT_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_1B(0)__PA ,
            pin_input => Net_10658 ,
            pad => VT_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_2A(0)__PA ,
            pin_input => Net_10661 ,
            pad => VT_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VT_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VT_2B(0)__PA ,
            pin_input => Net_10660 ,
            pad => VT_2B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !AMuxHw_Decoder_old_id_3 * Net_5190_3
            + AMuxHw_Decoder_old_id_3 * !Net_5190_3
            + !AMuxHw_Decoder_old_id_2 * Net_5190_2
            + AMuxHw_Decoder_old_id_2 * !Net_5190_2
            + !AMuxHw_Decoder_old_id_1 * Net_5190_1
            + AMuxHw_Decoder_old_id_1 * !Net_5190_1
            + !AMuxHw_Decoder_old_id_0 * Net_5190_0
            + AMuxHw_Decoder_old_id_0 * !Net_5190_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_10343, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10233 * Net_9969
            + Net_9969 * Net_2982
        );
        Output = Net_10343 (fanout=1)

    MacroCell: Name=Net_5460, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * Net_7046_3
            + Net_5190_3 * !Net_7046_3
            + !Net_5190_2 * Net_7046_2
            + Net_5190_2 * !Net_7046_2
            + !Net_5190_1 * Net_7046_1
            + Net_5190_1 * !Net_7046_1
            + !Net_5190_0 * Net_7046_0
            + Net_5190_0 * !Net_7046_0
        );
        Output = Net_5460 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_9759, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10264 * Net_9990
            + Net_9990 * Net_3021
        );
        Output = Net_9759 (fanout=1)

    MacroCell: Name=Net_9749, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10264 * Net_9990 * !Net_3021
            + Net_10264 * Net_3021
        );
        Output = Net_9749 (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_9776, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)

    MacroCell: Name=Net_9774, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)

    MacroCell: Name=Net_7353, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)

    MacroCell: Name=Net_7325, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)

    MacroCell: Name=Net_10659, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * Net_10364
        );
        Output = Net_10659 (fanout=1)

    MacroCell: Name=Net_10658, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * !Net_10364
        );
        Output = Net_10658 (fanout=1)

    MacroCell: Name=Net_10661, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * Net_10374
        );
        Output = Net_10661 (fanout=1)

    MacroCell: Name=Net_10660, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * !Net_10374
        );
        Output = Net_10660 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=Net_5205, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + Net_4627 * !Net_5460
        );
        Output = Net_5205 (fanout=1)

    MacroCell: Name=cy_srff_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * cy_srff_2
        );
        Output = cy_srff_2 (fanout=2)

    MacroCell: Name=AMuxHw_Decoder_old_id_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_3
        );
        Output = AMuxHw_Decoder_old_id_3 (fanout=13)

    MacroCell: Name=Net_5190_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_2 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_3
        );
        Output = Net_5190_3 (fanout=4)

    MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=13)

    MacroCell: Name=Net_5190_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_2
        );
        Output = Net_5190_2 (fanout=5)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=13)

    MacroCell: Name=Net_5190_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=13)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_7 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_8 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_9, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_9 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_10, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_10 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_11, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_11 (fanout=1)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_9969, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=1)

    MacroCell: Name=Net_9990, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)

    MacroCell: Name=\PWM_VT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:control_7\
        );
        Output = \PWM_VT:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_10358, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp1_less\
        );
        Output = Net_10358 (fanout=2)

    MacroCell: Name=Net_10359, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp2_less\
        );
        Output = Net_10359 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD:Net_19\ ,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
            route_si => \SD:Net_16\ ,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_10350 ,
            cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_10350 ,
            cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_VT:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_VT:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_VT:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_5290 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_2835 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_2:control_7\ ,
            control_6 => \MOTOR_ON_OFF_2:control_6\ ,
            control_5 => \MOTOR_ON_OFF_2:control_5\ ,
            control_4 => \MOTOR_ON_OFF_2:control_4\ ,
            control_3 => \MOTOR_ON_OFF_2:control_3\ ,
            control_2 => \MOTOR_ON_OFF_2:control_2\ ,
            control_1 => \MOTOR_ON_OFF_2:control_1\ ,
            control_0 => Net_10313 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
            control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
            control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
            control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
            control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
            control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
            control_1 => Net_10264 ,
            control_0 => Net_10233 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_2:control_7\ ,
            control_6 => \MOTOR_DIR_2:control_6\ ,
            control_5 => \MOTOR_DIR_2:control_5\ ,
            control_4 => \MOTOR_DIR_2:control_4\ ,
            control_3 => \MOTOR_DIR_2:control_3\ ,
            control_2 => \MOTOR_DIR_2:control_2\ ,
            control_1 => \MOTOR_DIR_2:control_1\ ,
            control_0 => Net_3021 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_1:control_7\ ,
            control_6 => \MOTOR_ON_OFF_1:control_6\ ,
            control_5 => \MOTOR_ON_OFF_1:control_5\ ,
            control_4 => \MOTOR_ON_OFF_1:control_4\ ,
            control_3 => \MOTOR_ON_OFF_1:control_3\ ,
            control_2 => \MOTOR_ON_OFF_1:control_2\ ,
            control_1 => \MOTOR_ON_OFF_1:control_1\ ,
            control_0 => Net_10337 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_1:control_7\ ,
            control_6 => \MOTOR_DIR_1:control_6\ ,
            control_5 => \MOTOR_DIR_1:control_5\ ,
            control_4 => \MOTOR_DIR_1:control_4\ ,
            control_3 => \MOTOR_DIR_1:control_3\ ,
            control_2 => \MOTOR_DIR_1:control_2\ ,
            control_1 => \MOTOR_DIR_1:control_1\ ,
            control_0 => Net_2982 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2334 ,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
            control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
            control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
            control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
            control_3 => Net_7046_3 ,
            control_2 => Net_7046_2 ,
            control_1 => Net_7046_1 ,
            control_0 => Net_7046_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_VT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10350 ,
            control_7 => \PWM_VT:PWMUDB:control_7\ ,
            control_6 => \PWM_VT:PWMUDB:control_6\ ,
            control_5 => \PWM_VT:PWMUDB:control_5\ ,
            control_4 => \PWM_VT:PWMUDB:control_4\ ,
            control_3 => \PWM_VT:PWMUDB:control_3\ ,
            control_2 => \PWM_VT:PWMUDB:control_2\ ,
            control_1 => \PWM_VT:PWMUDB:control_1\ ,
            control_0 => \PWM_VT:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VT1_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VT1_DIR:control_7\ ,
            control_6 => \VT1_DIR:control_6\ ,
            control_5 => \VT1_DIR:control_5\ ,
            control_4 => \VT1_DIR:control_4\ ,
            control_3 => \VT1_DIR:control_3\ ,
            control_2 => \VT1_DIR:control_2\ ,
            control_1 => \VT1_DIR:control_1\ ,
            control_0 => Net_10364 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\VT2_DIR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \VT2_DIR:control_7\ ,
            control_6 => \VT2_DIR:control_6\ ,
            control_5 => \VT2_DIR:control_5\ ,
            control_4 => \VT2_DIR:control_4\ ,
            control_3 => \VT2_DIR:control_3\ ,
            control_2 => \VT2_DIR:control_2\ ,
            control_1 => \VT2_DIR:control_1\ ,
            control_0 => Net_10374 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD:Net_19\ ,
            enable => \SD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD:SPI0:BSPIM:count_0\ ,
            tc => \SD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   37 :   11 :   48 : 77.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   90 :  102 :  192 : 46.88 %
  Unique P-terms              :  167 :  217 :  384 : 43.49 %
  Total P-terms               :  189 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   19 :    5 :   24 : 79.17 %
    Control Registers         :   17 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.269ms
Tech Mapping phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : MASTER_MODE_VOLTAGE(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PRESSURE_SENSOR(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PUMP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VALVE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VT_1A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VT_1B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VT_2A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VT_2B(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CURRENT_SENSE_2(0)
IO_2@[IOP=(2)][IoId=(2)] : VOLTAGE_SENSE_2(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : MASTER_MODE_VOLTAGE(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MOTOR_EN_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PRESSURE_SENSOR(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PUMP(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : VALVE(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : VT_1A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : VT_1B(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : VT_2A(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VT_2B(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CURRENT_SENSE_2(0)
IO_7@[IOP=(1)][IoId=(7)] : VOLTAGE_SENSE_2(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 8s.777ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6730 {
    dsm_0_vplus
  }
  Net: Net_6719 {
    p0_1
  }
  Net: Net_6718 {
    p0_2
  }
  Net: Net_6717 {
    p2_6
  }
  Net: Net_6716 {
    p2_7
  }
  Net: Net_6721 {
    p2_3
  }
  Net: Net_6720 {
    p0_0
  }
  Net: Net_6727 {
    p0_4
  }
  Net: Net_6726 {
    p0_5
  }
  Net: Net_6725 {
    p1_0
  }
  Net: Net_6724 {
    p1_3
  }
  Net: Net_6723 {
    p15_0
  }
  Net: Net_6722 {
    p15_1
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_3
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_0
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p15_1
    agr5_x_vidac_3_vout
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_p15_0
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_4
    agl3_x_p2_7
    agl3_x_p2_3
    agl5_x_p0_5
    agl5_x_p0_1
    agl4_x_p0_0
    p1_3
    p1_0
    p15_1
    p15_0
    p2_6
    p0_2
    p0_4
    p2_7
    p2_3
    p0_5
    p0_1
    p0_0
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_6730
  p0_1                                             -> Net_6719
  p0_2                                             -> Net_6718
  p2_6                                             -> Net_6717
  p2_7                                             -> Net_6716
  p2_3                                             -> Net_6721
  p0_0                                             -> Net_6720
  p0_4                                             -> Net_6727
  p0_5                                             -> Net_6726
  p1_0                                             -> Net_6725
  p1_3                                             -> Net_6724
  p15_0                                            -> Net_6723
  p15_1                                            -> Net_6722
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl3                                             -> AmuxNet::AMuxHw
  agl3_x_agr3                                      -> AmuxNet::AMuxHw
  agr3                                             -> AmuxNet::AMuxHw
  agr3_x_p1_3                                      -> AmuxNet::AMuxHw
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl0                                             -> AmuxNet::AMuxHw
  agl0_x_agr0                                      -> AmuxNet::AMuxHw
  agr0                                             -> AmuxNet::AMuxHw
  agr0_x_p1_0                                      -> AmuxNet::AMuxHw
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_agr5                                      -> AmuxNet::AMuxHw
  agr5                                             -> AmuxNet::AMuxHw
  agr5_x_p15_1                                     -> AmuxNet::AMuxHw
  agr5_x_vidac_3_vout                              -> AmuxNet::AMuxHw
  vidac_3_vout                                     -> AmuxNet::AMuxHw
  agr4_x_vidac_3_vout                              -> AmuxNet::AMuxHw
  agr4                                             -> AmuxNet::AMuxHw
  agr4_x_p15_0                                     -> AmuxNet::AMuxHw
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl2                                             -> AmuxNet::AMuxHw
  agl2_x_p2_6                                      -> AmuxNet::AMuxHw
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl6                                             -> AmuxNet::AMuxHw
  agl6_x_p0_2                                      -> AmuxNet::AMuxHw
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw
  agl3_x_p2_7                                      -> AmuxNet::AMuxHw
  agl3_x_p2_3                                      -> AmuxNet::AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_6730
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_6719
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_6718
      Outer: agl6_x_p0_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_6717
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_6716
      Outer: agl3_x_p2_7
      Inner: __open__
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_6721
      Outer: agl3_x_p2_3
      Inner: __open__
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_6720
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_6727
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_6726
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   Net_6725
      Outer: agr0_x_p1_0
      Inner: agl0_x_dsm_0_vplus
      Path {
        p1_0
        agr0_x_p1_0
        agr0
        agl0_x_agr0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 9 {
      Net:   Net_6724
      Outer: agr3_x_p1_3
      Inner: agl3_x_agr3
      Path {
        p1_3
        agr3_x_p1_3
        agr3
        agl3_x_agr3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 10 {
      Net:   Net_6723
      Outer: agr4_x_p15_0
      Inner: agr5_x_vidac_3_vout
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agr4_x_vidac_3_vout
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 11 {
      Net:   Net_6722
      Outer: agr5_x_p15_1
      Inner: __open__
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.15
                   Pterms :            4.69
               Macrocells :            2.31
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      11.80 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_10343, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10233 * Net_9969
            + Net_9969 * Net_2982
        );
        Output = Net_10343 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9776, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9969, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_9990, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_2:control_7\ ,
        control_6 => \MOTOR_ON_OFF_2:control_6\ ,
        control_5 => \MOTOR_ON_OFF_2:control_5\ ,
        control_4 => \MOTOR_ON_OFF_2:control_4\ ,
        control_3 => \MOTOR_ON_OFF_2:control_3\ ,
        control_2 => \MOTOR_ON_OFF_2:control_2\ ,
        control_1 => \MOTOR_ON_OFF_2:control_1\ ,
        control_0 => Net_10313 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_1:control_7\ ,
        control_6 => \MOTOR_DIR_1:control_6\ ,
        control_5 => \MOTOR_DIR_1:control_5\ ,
        control_4 => \MOTOR_DIR_1:control_4\ ,
        control_3 => \MOTOR_DIR_1:control_3\ ,
        control_2 => \MOTOR_DIR_1:control_2\ ,
        control_1 => \MOTOR_DIR_1:control_1\ ,
        control_0 => Net_2982 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9759, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10264 * Net_9990
            + Net_9990 * Net_3021
        );
        Output = Net_9759 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_9749, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10264 * Net_9990 * !Net_3021
            + Net_10264 * Net_3021
        );
        Output = Net_9749 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
        control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
        control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
        control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
        control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
        control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
        control_1 => Net_10264 ,
        control_0 => Net_10233 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2334 ,
        control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9774, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:Net_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_1:control_7\ ,
        control_6 => \MOTOR_ON_OFF_1:control_6\ ,
        control_5 => \MOTOR_ON_OFF_1:control_5\ ,
        control_4 => \MOTOR_ON_OFF_1:control_4\ ,
        control_3 => \MOTOR_ON_OFF_1:control_3\ ,
        control_2 => \MOTOR_ON_OFF_1:control_2\ ,
        control_1 => \MOTOR_ON_OFF_1:control_1\ ,
        control_0 => Net_10337 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_2:control_7\ ,
        control_6 => \MOTOR_DIR_2:control_6\ ,
        control_5 => \MOTOR_DIR_2:control_5\ ,
        control_4 => \MOTOR_DIR_2:control_4\ ,
        control_3 => \MOTOR_DIR_2:control_3\ ,
        control_2 => \MOTOR_DIR_2:control_2\ ,
        control_1 => \MOTOR_DIR_2:control_1\ ,
        control_0 => Net_3021 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_10358, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp1_less\
        );
        Output = Net_10358 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_VT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:control_7\
        );
        Output = \PWM_VT:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_5579, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_10350 ,
        cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_VT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_10350 ,
        control_7 => \PWM_VT:PWMUDB:control_7\ ,
        control_6 => \PWM_VT:PWMUDB:control_6\ ,
        control_5 => \PWM_VT:PWMUDB:control_5\ ,
        control_4 => \PWM_VT:PWMUDB:control_4\ ,
        control_3 => \PWM_VT:PWMUDB:control_3\ ,
        control_2 => \PWM_VT:PWMUDB:control_2\ ,
        control_1 => \PWM_VT:PWMUDB:control_1\ ,
        control_0 => \PWM_VT:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
        chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_9, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_8, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD:Net_19\ ,
        cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
        route_si => \SD:Net_16\ ,
        f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VT1_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VT1_DIR:control_7\ ,
        control_6 => \VT1_DIR:control_6\ ,
        control_5 => \VT1_DIR:control_5\ ,
        control_4 => \VT1_DIR:control_4\ ,
        control_3 => \VT1_DIR:control_3\ ,
        control_2 => \VT1_DIR:control_2\ ,
        control_1 => \VT1_DIR:control_1\ ,
        control_0 => Net_10364 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD:Net_19\ ,
        enable => \SD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SD:SPI0:BSPIM:count_6\ ,
        count_5 => \SD:SPI0:BSPIM:count_5\ ,
        count_4 => \SD:SPI0:BSPIM:count_4\ ,
        count_3 => \SD:SPI0:BSPIM:count_3\ ,
        count_2 => \SD:SPI0:BSPIM:count_2\ ,
        count_1 => \SD:SPI0:BSPIM:count_1\ ,
        count_0 => \SD:SPI0:BSPIM:count_0\ ,
        tc => \SD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MY_TIMER_REG:control_7\ ,
        control_6 => \MY_TIMER_REG:control_6\ ,
        control_5 => \MY_TIMER_REG:control_5\ ,
        control_4 => \MY_TIMER_REG:control_4\ ,
        control_3 => \MY_TIMER_REG:control_3\ ,
        control_2 => \MY_TIMER_REG:control_2\ ,
        control_1 => \MY_TIMER_REG:control_1\ ,
        control_0 => Net_4386 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5460, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * Net_7046_3
            + Net_5190_3 * !Net_7046_3
            + !Net_5190_2 * Net_7046_2
            + Net_5190_2 * !Net_7046_2
            + !Net_5190_1 * Net_7046_1
            + Net_5190_1 * !Net_7046_1
            + !Net_5190_0 * Net_7046_0
            + Net_5190_0 * !Net_7046_0
        );
        Output = Net_5460 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
        control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
        control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
        control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
        control_3 => Net_7046_3 ,
        control_2 => Net_7046_2 ,
        control_1 => Net_7046_1 ,
        control_0 => Net_7046_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_10661, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * Net_10374
        );
        Output = Net_10661 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10659, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * Net_10364
        );
        Output = Net_10659 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_10359, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10350) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_VT:PWMUDB:runmode_enable\ * \PWM_VT:PWMUDB:cmp2_less\
        );
        Output = Net_10359 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_10658, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10358 * !Net_10364
        );
        Output = Net_10658 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7353, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_VT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_10350 ,
        cs_addr_2 => \PWM_VT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_VT:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_VT:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_VT:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_VT:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_VT:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_VT:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLINK_CTRL_EN:control_7\ ,
        control_6 => \BLINK_CTRL_EN:control_6\ ,
        control_5 => \BLINK_CTRL_EN:control_5\ ,
        control_4 => \BLINK_CTRL_EN:control_4\ ,
        control_3 => \BLINK_CTRL_EN:control_3\ ,
        control_2 => \BLINK_CTRL_EN:control_2\ ,
        control_1 => Net_5930 ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_2835 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_11, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_7325, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => Net_7694 ,
        control_0 => Net_7450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7667, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_10, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_old_id_3, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_3
        );
        Output = AMuxHw_Decoder_old_id_3 (fanout=13)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !AMuxHw_Decoder_old_id_3 * Net_5190_3
            + AMuxHw_Decoder_old_id_3 * !Net_5190_3
            + !AMuxHw_Decoder_old_id_2 * Net_5190_2
            + AMuxHw_Decoder_old_id_2 * !Net_5190_2
            + !AMuxHw_Decoder_old_id_1 * Net_5190_1
            + AMuxHw_Decoder_old_id_1 * !Net_5190_1
            + !AMuxHw_Decoder_old_id_0 * Net_5190_0
            + AMuxHw_Decoder_old_id_0 * !Net_5190_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * cy_srff_2
        );
        Output = cy_srff_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5205, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + Net_4627 * !Net_5460
        );
        Output = Net_5205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_5290 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_3, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_2 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_3
        );
        Output = Net_5190_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5190_2, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_2
        );
        Output = Net_5190_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5190_1, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD:Net_22\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10660, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10359 * !Net_10374
        );
        Output = Net_10660 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\VT2_DIR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \VT2_DIR:control_7\ ,
        control_6 => \VT2_DIR:control_6\ ,
        control_5 => \VT2_DIR:control_5\ ,
        control_4 => \VT2_DIR:control_4\ ,
        control_3 => \VT2_DIR:control_3\ ,
        control_2 => \VT2_DIR:control_2\ ,
        control_1 => \VT2_DIR:control_1\ ,
        control_0 => Net_10374 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CURRENT_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_2(0)__PA ,
        analog_term => Net_6720 ,
        pad => CURRENT_SENSE_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PRESSURE_SENSOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PRESSURE_SENSOR(0)__PA ,
        analog_term => Net_6719 ,
        pad => PRESSURE_SENSOR(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MASTER_MODE_VOLTAGE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MASTER_MODE_VOLTAGE(0)__PA ,
        analog_term => Net_6718 ,
        pad => MASTER_MODE_VOLTAGE(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VT_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_2B(0)__PA ,
        pin_input => Net_10660 ,
        pad => VT_2B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EMG_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_A(0)__PA ,
        analog_term => Net_6727 ,
        pad => EMG_A(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EMG_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_B(0)__PA ,
        analog_term => Net_6726 ,
        pad => EMG_B(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_7 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:mosi0(0)\__PA ,
        pin_input => \SD:Net_10\ ,
        pad => \SD:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_3(0)__PA ,
        analog_term => Net_6725 ,
        pad => EMG_3(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_8 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EMG_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_4(0)__PA ,
        analog_term => Net_6724 ,
        pad => EMG_4(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_9 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS485_CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_CTS(0)__PA ,
        pad => RS485_CTS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR_EN_2(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_2(0)__PA ,
        pin_input => Net_9776 ,
        pad => MOTOR_EN_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2A(0)__PA ,
        pin_input => Net_9759 ,
        pad => MOTOR_2A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2B(0)__PA ,
        pin_input => Net_9749 ,
        pad => MOTOR_2B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VOLTAGE_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE_2(0)__PA ,
        analog_term => Net_6721 ,
        pad => VOLTAGE_SENSE_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EMG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_1(0)__PA ,
        analog_term => Net_6717 ,
        pad => EMG_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EMG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_2(0)__PA ,
        analog_term => Net_6716 ,
        pad => EMG_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_EN_1(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_1(0)__PA ,
        pin_input => Net_9774 ,
        pad => MOTOR_EN_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PUMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PUMP(0)__PA ,
        pin_input => Net_10343 ,
        pad => PUMP(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VALVE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VALVE(0)__PA ,
        pad => VALVE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VT_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_1A(0)__PA ,
        pin_input => Net_10659 ,
        pad => VT_1A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VT_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_1B(0)__PA ,
        pin_input => Net_10658 ,
        pad => VT_1B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VT_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VT_2A(0)__PA ,
        pin_input => Net_10661 ,
        pad => VT_2A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:miso0(0)\__PA ,
        fb => \SD:Net_16\ ,
        pad => \SD:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_7325 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_7353 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_RTC(0)__PA ,
        pad => MISO_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_RTC(0)__PA ,
        pad => MOSI_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_5(0)__PA ,
        analog_term => Net_6723 ,
        pad => EMG_5(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_10 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EMG_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_6(0)__PA ,
        analog_term => Net_6722 ,
        pad => EMG_6(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_11 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:sclk0(0)\__PA ,
        pin_input => \SD:Net_22\ ,
        pad => \SD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:SPI0_CS(0)\__PA ,
        pad => \SD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_RTC(0)__PA ,
        pad => CS_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CLK_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_RTC(0)__PA ,
        pad => CLK_RTC(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \SD:Net_19\ ,
            dclk_1 => \SD:Net_19_local\ ,
            dclk_glb_2 => \ADC:Net_93\ ,
            dclk_2 => \ADC:Net_93_local\ ,
            dclk_glb_3 => Net_10350 ,
            dclk_3 => Net_10350_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_4 => Net_2334 ,
            dclk_4 => Net_2334_local ,
            dclk_glb_5 => Net_4387 ,
            dclk_5 => Net_4387_local ,
            dclk_glb_6 => Net_6987 ,
            dclk_6 => Net_6987_local ,
            dclk_glb_7 => Net_2711 ,
            dclk_7 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_6730 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => cy_srff_2 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CYCLES_TIMER:TimerHW\
        PORT MAP (
            clock => Net_2711 ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \CYCLES_TIMER:Net_261\ ,
            irq => \CYCLES_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\MY_TIMER:TimerHW\
        PORT MAP (
            clock => Net_4387 ,
            enable => __ONE__ ,
            timer_reset => Net_4386 ,
            tc => \MY_TIMER:Net_51\ ,
            cmp => \MY_TIMER:Net_261\ ,
            irq => \MY_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_11 => Net_6722 ,
            muxin_10 => Net_6723 ,
            muxin_9 => Net_6724 ,
            muxin_8 => Net_6725 ,
            muxin_7 => Net_6726 ,
            muxin_6 => Net_6727 ,
            muxin_5 => Net_6720 ,
            muxin_4 => Net_6721 ,
            muxin_3 => Net_6716 ,
            muxin_2 => Net_6717 ,
            muxin_1 => Net_6718 ,
            muxin_0 => Net_6719 ,
            vout => Net_6730 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "000000000000"
            muxin_width = 12
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |     CURRENT_SENSE_2(0) | In(AMuxHw_Decoder_one_hot_5), Analog(Net_6720)
     |   1 |     * |      NONE |      HI_Z_ANALOG |     PRESSURE_SENSOR(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_6719)
     |   2 |     * |      NONE |      HI_Z_ANALOG | MASTER_MODE_VOLTAGE(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_6718)
     |   3 |     * |      NONE |         CMOS_OUT |               VT_2B(0) | In(Net_10660)
     |   4 |     * |      NONE |      HI_Z_ANALOG |               EMG_A(0) | In(AMuxHw_Decoder_one_hot_6), Analog(Net_6727)
     |   5 |     * |      NONE |      HI_Z_ANALOG |               EMG_B(0) | In(AMuxHw_Decoder_one_hot_7), Analog(Net_6726)
     |   6 |     * |      NONE |         CMOS_OUT |          \SD:mosi0(0)\ | In(\SD:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT |         FTDI_ENABLE(0) | 
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |               EMG_3(0) | In(AMuxHw_Decoder_one_hot_8), Analog(Net_6725)
     |   3 |     * |      NONE |      HI_Z_ANALOG |               EMG_4(0) | In(AMuxHw_Decoder_one_hot_9), Analog(Net_6724)
     |   4 |     * |      NONE |    RES_PULL_DOWN |           RS485_CTS(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          MOTOR_EN_2(0) | In(Net_9776)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   2 |   0 |       |      NONE |         CMOS_OUT |            MOTOR_2A(0) | In(Net_9759)
     |   1 |       |      NONE |         CMOS_OUT |            MOTOR_2B(0) | In(Net_9749)
     |   3 |       |      NONE |      HI_Z_ANALOG |     VOLTAGE_SENSE_2(0) | In(AMuxHw_Decoder_one_hot_4), Analog(Net_6721)
     |   6 |     * |      NONE |      HI_Z_ANALOG |               EMG_1(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_6717)
     |   7 |     * |      NONE |      HI_Z_ANALOG |               EMG_2(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_6716)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          MOTOR_EN_1(0) | In(Net_9774)
     |   1 |     * |      NONE |         CMOS_OUT |                PUMP(0) | In(Net_10343)
     |   2 |     * |      NONE |         CMOS_OUT |               VALVE(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |               VT_1A(0) | In(Net_10659)
     |   4 |     * |      NONE |         CMOS_OUT |               VT_1B(0) | In(Net_10658)
     |   5 |     * |      NONE |         CMOS_OUT |               VT_2A(0) | In(Net_10661)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          \SD:miso0(0)\ | FB(\SD:Net_16\)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |             LED_RED(0) | In(Net_7325)
     |   1 |     * |      NONE |         CMOS_OUT |           LED_GREEN(0) | In(Net_7353)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |            MISO_RTC(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            MOSI_RTC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           RS_485_EN(0) | In(Net_6020)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |            RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |               EMG_5(0) | In(AMuxHw_Decoder_one_hot_10), Analog(Net_6723)
     |   1 |     * |      NONE |      HI_Z_ANALOG |               EMG_6(0) | In(AMuxHw_Decoder_one_hot_11), Analog(Net_6722)
     |   2 |     * |      NONE |         CMOS_OUT |          \SD:sclk0(0)\ | In(\SD:Net_22\)
     |   3 |     * |      NONE |         CMOS_OUT |        \SD:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |              CS_RTC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             CLK_RTC(0) | 
----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.129ms
Digital Placement phase: Elapsed time ==> 3s.613ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "WISH_VIBES_Socket_r.vh2" --pcf-path "WISH_VIBES_Socket.pco" --des-name "WISH_VIBES_Socket" --dsf-path "WISH_VIBES_Socket.dsf" --sdc-path "WISH_VIBES_Socket.sdc" --lib-path "WISH_VIBES_Socket_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in WISH_VIBES_Socket_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.669ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.167ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.167ms
API generation phase: Elapsed time ==> 4s.126ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
