// Seed: 115129690
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    input tri0 id_9
);
  assign module_1.id_29 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    input tri id_0
    , id_46,
    input wire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    inout tri id_7,
    input uwire id_8,
    input wire _id_9,
    input tri1 id_10
    , id_47,
    output uwire id_11,
    input supply0 id_12,
    output wand id_13[id_9 : 1],
    input supply0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    output wand id_17,
    input wand id_18,
    input tri1 id_19,
    input wand id_20,
    input tri1 id_21,
    input supply1 id_22,
    output wor id_23,
    input uwire id_24,
    output wire id_25,
    input tri id_26,
    output wire id_27
    , id_48,
    input supply0 id_28,
    input wand id_29,
    output wire id_30,
    input wand id_31,
    output supply0 id_32,
    input supply0 id_33,
    input supply0 id_34,
    output logic id_35,
    input wire id_36,
    output supply1 id_37,
    output wor id_38,
    output wor id_39,
    input wire id_40,
    input wor id_41,
    input supply0 id_42,
    output supply1 id_43,
    output uwire id_44
);
  assign id_7.id_14 = -1'b0;
  module_0 modCall_1 (
      id_40,
      id_14,
      id_19,
      id_5,
      id_30,
      id_6,
      id_18,
      id_27,
      id_15,
      id_41
  );
  always id_35 = id_48;
  wire id_49, id_50, id_51;
endmodule
