<stg><name>DCT_Block_DCT_.exit2_proc</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="12">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="2">
<condition id="14">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %Xbuff, [8 x i8]* @str16, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str16, [8 x i8]* @str16, [8 x i8]* @str16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:1  %Ybuff_addr = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 64

]]></node>
<StgValue><ssdm name="Ybuff_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
newFuncRoot:2  store float -1.000000e+00, float* %Ybuff_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %rowrcv_1 = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %.preheader10 ]

]]></node>
<StgValue><ssdm name="rowrcv_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i4 %rowrcv_1, -8

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %rowrcv = add i4 %rowrcv_1, 1

]]></node>
<StgValue><ssdm name="rowrcv"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %.preheader.exitStub, label %.preheader10.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="3" op_0_bw="4">
<![CDATA[
.preheader10.preheader:0  %tmp = trunc i4 %rowrcv_1 to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader10.preheader:1  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:2  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0">
<![CDATA[
.preheader.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader10:0  %colrcv_1 = phi i4 [ %colrcv, %0 ], [ 0, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="colrcv_1"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="4">
<![CDATA[
.preheader10:1  %colrcv_1_cast = zext i4 %colrcv_1 to i6

]]></node>
<StgValue><ssdm name="colrcv_1_cast"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:2  %exitcond2 = icmp eq i4 %colrcv_1, -8

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:4  %colrcv = add i4 %colrcv_1, 1

]]></node>
<StgValue><ssdm name="colrcv"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %exitcond2, label %.loopexit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %Xbuff_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %Xbuff)

]]></node>
<StgValue><ssdm name="Xbuff_read"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_3 = add i6 %tmp_2, %colrcv_1_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_6 = zext i6 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Ybuff_addr_1 = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="Ybuff_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %Xbuff_read, float* %Ybuff_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="Ybuff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Ybuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="Xbuff" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="Xbuff"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="Xbuff" to="stg_4" fromId="34" toId="4">
</dataflow>
<dataflow id="39" from="str16" to="stg_4" fromId="38" toId="4">
</dataflow>
<dataflow id="41" from="stg_40" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="42" from="stg_40" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="43" from="stg_40" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="44" from="stg_40" to="stg_4" fromId="40" toId="4">
</dataflow>
<dataflow id="45" from="str16" to="stg_4" fromId="38" toId="4">
</dataflow>
<dataflow id="46" from="str16" to="stg_4" fromId="38" toId="4">
</dataflow>
<dataflow id="47" from="str16" to="stg_4" fromId="38" toId="4">
</dataflow>
<dataflow id="48" from="Ybuff" to="Ybuff_addr" fromId="33" toId="5">
</dataflow>
<dataflow id="50" from="stg_49" to="Ybuff_addr" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="stg_51" to="Ybuff_addr" fromId="51" toId="5">
</dataflow>
<dataflow id="54" from="stg_53" to="stg_6" fromId="53" toId="6">
</dataflow>
<dataflow id="55" from="Ybuff_addr" to="stg_6" fromId="5" toId="6">
</dataflow>
<dataflow id="57" from="stg_56" to="rowrcv_1" fromId="56" toId="8">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="stg_7" to="rowrcv_1" fromId="7" toId="8">
</dataflow>
<dataflow id="59" from="rowrcv" to="rowrcv_1" fromId="11" toId="8">
<BackEdge/>
<condition id="26">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="stg_22" to="rowrcv_1" fromId="22" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="61" from="rowrcv_1" to="exitcond3" fromId="8" toId="9">
</dataflow>
<dataflow id="63" from="stg_62" to="exitcond3" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="stg_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="stg_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="stg_66" to="empty" fromId="66" toId="10">
</dataflow>
<dataflow id="70" from="rowrcv_1" to="rowrcv" fromId="8" toId="11">
</dataflow>
<dataflow id="72" from="stg_71" to="rowrcv" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="exitcond3" to="stg_12" fromId="9" toId="12">
</dataflow>
<dataflow id="74" from="rowrcv_1" to="tmp" fromId="8" toId="13">
</dataflow>
<dataflow id="76" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_2" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="tmp" to="tmp_2" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="stg_78" to="tmp_2" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="colrcv" to="colrcv_1" fromId="21" toId="17">
<BackEdge/>
<condition id="27">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="stg_28" to="colrcv_1" fromId="28" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="82" from="stg_56" to="colrcv_1" fromId="56" toId="17">
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="stg_15" to="colrcv_1" fromId="15" toId="17">
</dataflow>
<dataflow id="84" from="colrcv_1" to="colrcv_1_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="colrcv_1" to="exitcond2" fromId="17" toId="19">
</dataflow>
<dataflow id="86" from="stg_62" to="exitcond2" fromId="62" toId="19">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="64" toId="20">
</dataflow>
<dataflow id="88" from="stg_66" to="empty_5" fromId="66" toId="20">
</dataflow>
<dataflow id="89" from="stg_66" to="empty_5" fromId="66" toId="20">
</dataflow>
<dataflow id="90" from="stg_66" to="empty_5" fromId="66" toId="20">
</dataflow>
<dataflow id="91" from="colrcv_1" to="colrcv" fromId="17" toId="21">
</dataflow>
<dataflow id="92" from="stg_71" to="colrcv" fromId="71" toId="21">
</dataflow>
<dataflow id="93" from="exitcond2" to="stg_22" fromId="19" toId="22">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_fifo.volatile.floatP" to="Xbuff_read" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="Xbuff" to="Xbuff_read" fromId="34" toId="23">
</dataflow>
<dataflow id="97" from="tmp_2" to="tmp_3" fromId="14" toId="24">
</dataflow>
<dataflow id="98" from="colrcv_1_cast" to="tmp_3" fromId="18" toId="24">
</dataflow>
<dataflow id="99" from="tmp_3" to="tmp_6" fromId="24" toId="25">
</dataflow>
<dataflow id="100" from="Ybuff" to="Ybuff_addr_1" fromId="33" toId="26">
</dataflow>
<dataflow id="101" from="stg_49" to="Ybuff_addr_1" fromId="49" toId="26">
</dataflow>
<dataflow id="102" from="tmp_6" to="Ybuff_addr_1" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="Xbuff_read" to="stg_27" fromId="23" toId="27">
</dataflow>
<dataflow id="104" from="Ybuff_addr_1" to="stg_27" fromId="26" toId="27">
</dataflow>
<dataflow id="105" from="exitcond3" to="stg_2" fromId="9" toId="2">
</dataflow>
<dataflow id="106" from="exitcond2" to="stg_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
