
*** Running vivado
    with args -log adder_display.vds -m64 -mode batch -messageDb vivado.pb -notrace -source adder_display.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source adder_display.tcl -notrace
Command: synth_design -top adder_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1041.582 ; gain = 154.137 ; free physical = 112 ; free virtual = 3499
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_display' [/home/innovril/vivado1/1_adder/adder_display.v:7]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/innovril/vivado1/1_adder/adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [/home/innovril/vivado1/1_adder/adder.v:8]
INFO: [Synth 8-638] synthesizing module 'lcd_module' [/home/innovril/vivado1/1_adder/1_adder/1_adder.runs/synth_1/.Xil/Vivado-2842-Lenovo-IdeaPad-Y480/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lcd_module' (2#1) [/home/innovril/vivado1/1_adder/1_adder/1_adder.runs/synth_1/.Xil/Vivado-2842-Lenovo-IdeaPad-Y480/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'adder_display' (3#1) [/home/innovril/vivado1/1_adder/adder_display.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1082.020 ; gain = 194.574 ; free physical = 103 ; free virtual = 3459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1082.020 ; gain = 194.574 ; free physical = 103 ; free virtual = 3459
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'lcd_module' instantiated as 'lcd_module' [/home/innovril/vivado1/1_adder/adder_display.v:60]
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/innovril/vivado1/1_adder/adder.xdc]
Finished Parsing XDC File [/home/innovril/vivado1/1_adder/adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/innovril/vivado1/1_adder/adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1447.465 ; gain = 0.000 ; free physical = 120 ; free virtual = 3154
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 109 ; free virtual = 3157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 109 ; free virtual = 3158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 107 ; free virtual = 3158
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 115 ; free virtual = 3162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   4 Input     39 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder_display 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   4 Input     39 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 113 ; free virtual = 3162
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 108 ; free virtual = 3159
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 108 ; free virtual = 3159

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'display_name_reg[2]' (FD) to 'display_name_reg[3]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[3]' (FD) to 'display_name_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[4]' (FD) to 'display_name_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[5]' (FD) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[6]' (FD) to 'display_name_reg[16]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[8]' (FD) to 'display_name_reg[10]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FD) to 'display_name_reg[11]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[10]' (FD) to 'display_name_reg[12]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[11]' (FD) to 'display_name_reg[18]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[12]' (FD) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[13]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[14]' (FD) to 'display_name_reg[22]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[16]' (FD) to 'display_name_reg[17]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[17]' (FD) to 'display_name_reg[20]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[18]' (FD) to 'display_name_reg[32]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[19]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[20]' (FD) to 'display_name_reg[24]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[22]' (FD) to 'display_name_reg[26]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[24]' (FD) to 'display_name_reg[33]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[25]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[26]' (FD) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[27]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[28]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[30]' (FD) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FD) to 'display_name_reg[36]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[34]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[35]' (FD) to 'display_name_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[37] )
WARNING: [Synth 8-3332] Sequential element (display_name_reg[37]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[35]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[34]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[33]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[31]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[30]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[29]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[28]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[27]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[26]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[25]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[24]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[23]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[22]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[21]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[20]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[19]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[18]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[17]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[16]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[15]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[14]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[13]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[12]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[11]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[10]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[9]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[8]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[7]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[6]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[5]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[4]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[3]) is unused and will be removed from module adder_display.
WARNING: [Synth 8-3332] Sequential element (display_name_reg[2]) is unused and will be removed from module adder_display.
INFO: [Synth 8-3886] merging instance 'display_name_reg[38]' (FD) to 'display_valid_reg'
WARNING: [Synth 8-3332] Sequential element (display_name_reg[38]) is unused and will be removed from module adder_display.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 124 ; free virtual = 3165
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 124 ; free virtual = 3165

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 129 ; free virtual = 3091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 129 ; free virtual = 3091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 127 ; free virtual = 3087
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 127 ; free virtual = 3087

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 127 ; free virtual = 3087
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 130 ; free virtual = 3093
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 130 ; free virtual = 3092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 130 ; free virtual = 3092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 130 ; free virtual = 3092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 129 ; free virtual = 3092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 129 ; free virtual = 3092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     9|
|4     |LUT1       |     1|
|5     |LUT2       |    38|
|6     |LUT4       |     1|
|7     |LUT5       |    32|
|8     |LUT6       |     1|
|9     |FDRE       |   101|
|10    |IBUF       |     4|
|11    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+---------------+-------+------+
|      |Instance       |Module |Cells |
+------+---------------+-------+------+
|1     |top            |       |   244|
|2     |  adder_module |adder  |    41|
+------+---------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1447.465 ; gain = 560.020 ; free physical = 128 ; free virtual = 3091
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1447.465 ; gain = 103.434 ; free physical = 127 ; free virtual = 3091
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:18 . Memory (MB): peak = 1447.473 ; gain = 560.027 ; free physical = 127 ; free virtual = 3091
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 1447.473 ; gain = 481.473 ; free physical = 106 ; free virtual = 3085
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.480 ; gain = 0.000 ; free physical = 138 ; free virtual = 3088
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 19:42:35 2017...
