module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h31e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire0;
  input wire [(5'h11):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire4;
  wire signed [(4'ha):(1'h0)] wire93;
  wire signed [(4'hd):(1'h0)] wire95;
  wire [(4'hb):(1'h0)] wire96;
  wire [(5'h12):(1'h0)] wire97;
  wire [(4'hc):(1'h0)] wire98;
  wire [(2'h2):(1'h0)] wire108;
  wire [(5'h10):(1'h0)] wire109;
  wire signed [(4'h9):(1'h0)] wire110;
  wire [(4'hd):(1'h0)] wire111;
  wire signed [(4'he):(1'h0)] wire112;
  wire signed [(2'h3):(1'h0)] wire113;
  wire signed [(3'h4):(1'h0)] wire127;
  wire [(4'hf):(1'h0)] wire128;
  wire signed [(5'h12):(1'h0)] wire129;
  wire [(5'h15):(1'h0)] wire134;
  wire [(5'h11):(1'h0)] wire151;
  reg [(5'h13):(1'h0)] reg175 = (1'h0);
  reg [(4'hf):(1'h0)] reg174 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg173 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg172 = (1'h0);
  reg signed [(4'he):(1'h0)] reg171 = (1'h0);
  reg [(5'h12):(1'h0)] reg170 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg169 = (1'h0);
  reg signed [(4'he):(1'h0)] reg168 = (1'h0);
  reg [(3'h5):(1'h0)] reg167 = (1'h0);
  reg [(4'ha):(1'h0)] reg166 = (1'h0);
  reg [(4'h8):(1'h0)] reg165 = (1'h0);
  reg [(2'h3):(1'h0)] reg164 = (1'h0);
  reg [(5'h12):(1'h0)] reg163 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg161 = (1'h0);
  reg signed [(4'he):(1'h0)] reg160 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg159 = (1'h0);
  reg [(2'h3):(1'h0)] reg158 = (1'h0);
  reg [(4'h8):(1'h0)] reg157 = (1'h0);
  reg [(3'h6):(1'h0)] reg156 = (1'h0);
  reg [(4'hf):(1'h0)] reg155 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg154 = (1'h0);
  reg [(5'h10):(1'h0)] reg153 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg133 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg132 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg130 = (1'h0);
  reg [(4'hd):(1'h0)] reg126 = (1'h0);
  reg [(4'h8):(1'h0)] reg125 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg123 = (1'h0);
  reg [(5'h12):(1'h0)] reg122 = (1'h0);
  reg [(4'ha):(1'h0)] reg121 = (1'h0);
  reg [(4'hf):(1'h0)] reg120 = (1'h0);
  reg signed [(4'he):(1'h0)] reg119 = (1'h0);
  reg [(4'h8):(1'h0)] reg118 = (1'h0);
  reg [(5'h11):(1'h0)] reg117 = (1'h0);
  reg [(2'h2):(1'h0)] reg116 = (1'h0);
  reg [(4'hc):(1'h0)] reg115 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg114 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg107 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg106 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg105 = (1'h0);
  reg signed [(4'he):(1'h0)] reg104 = (1'h0);
  reg [(4'he):(1'h0)] reg103 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg102 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg101 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg100 = (1'h0);
  reg [(4'h8):(1'h0)] reg99 = (1'h0);
  assign y = {wire93,
                 wire95,
                 wire96,
                 wire97,
                 wire98,
                 wire108,
                 wire109,
                 wire110,
                 wire111,
                 wire112,
                 wire113,
                 wire127,
                 wire128,
                 wire129,
                 wire134,
                 wire151,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 (1'h0)};
  module5 #() modinst94 (.wire8(wire1), .wire6(wire4), .clk(clk), .wire7(wire2), .y(wire93), .wire9(wire0));
  assign wire95 = ($signed($unsigned($signed($signed(wire0)))) ~^ $unsigned((((wire2 - wire0) ?
                          (!wire93) : $unsigned(wire93)) ?
                      wire2 : ((-wire3) ? {wire3, wire2} : wire2))));
  assign wire96 = ((($signed($signed((8'hb0))) ?
                              $unsigned($unsigned(wire3)) : ((wire4 ?
                                      (7'h42) : wire4) ?
                                  $unsigned(wire2) : (~&wire0))) ?
                          (~&wire4[(3'h4):(2'h2)]) : ($unsigned(wire0) != $signed($unsigned(wire3)))) ?
                      ($signed(($unsigned(wire93) ?
                              $unsigned(wire93) : (wire4 ? wire1 : wire0))) ?
                          {((wire95 + wire2) ?
                                  (wire3 ? wire95 : wire95) : $signed(wire4)),
                              ({wire2} ?
                                  (wire1 ?
                                      wire1 : wire4) : $unsigned(wire95))} : wire2) : wire0[(5'h14):(5'h12)]);
  assign wire97 = $signed((wire0 ?
                      (+($unsigned(wire96) == (+wire96))) : {$unsigned({wire2})}));
  assign wire98 = ((~|wire95) ?
                      (wire4[(3'h5):(3'h4)] ?
                          (|wire97[(3'h6):(3'h5)]) : $unsigned(wire96)) : wire97);
  always
    @(posedge clk) begin
      if ($signed(wire98))
        begin
          reg99 <= $unsigned(wire1);
          reg100 <= wire3[(2'h3):(2'h3)];
          if ($signed({$unsigned($unsigned(((8'haa) ? reg99 : wire4))),
              $unsigned(wire93[(4'h9):(1'h1)])}))
            begin
              reg101 <= {(($unsigned($signed(wire96)) ?
                          (|(wire4 ? wire95 : (8'ha9))) : $unsigned(wire4)) ?
                      (!(^$unsigned(wire98))) : $signed((8'haa))),
                  $unsigned({(&{wire97}), $unsigned((8'hbe))})};
              reg102 <= (^~($unsigned(({wire97} == {wire95})) >>> ($signed(reg99[(2'h3):(1'h0)]) >= ($signed(wire1) ?
                  (wire0 ? wire96 : reg99) : {wire3, wire4}))));
              reg103 <= (reg99 ?
                  $signed({$signed($unsigned((8'hb1))),
                      ($unsigned(wire93) * (wire95 || wire3))}) : ($signed({$signed((8'ha8)),
                      wire3}) | reg99));
              reg104 <= wire4[(2'h2):(1'h1)];
              reg105 <= $signed(wire3[(4'hc):(1'h1)]);
            end
          else
            begin
              reg101 <= wire97;
              reg102 <= wire93;
            end
          reg106 <= $unsigned((wire95 ?
              $unsigned((wire0 ?
                  (wire4 || wire2) : wire0)) : {$signed((+wire96)),
                  (|$unsigned(wire2))}));
        end
      else
        begin
          reg99 <= (($signed(wire2[(3'h4):(2'h3)]) ?
              ({$unsigned((8'hb9)), reg102[(2'h2):(2'h2)]} ?
                  {(~^wire4)} : ({wire96} + (~^reg101))) : {((reg105 < wire96) ?
                      reg99[(2'h2):(1'h1)] : (~|wire3))}) + $unsigned((wire98[(2'h3):(1'h0)] ?
              ($unsigned(reg101) << $signed(reg104)) : wire1[(4'hb):(1'h1)])));
          reg100 <= $unsigned({reg105[(1'h0):(1'h0)]});
          reg101 <= ({$signed(wire96)} && $signed($signed(reg99[(3'h5):(2'h2)])));
        end
      reg107 <= $signed(((^$signed($unsigned(wire2))) == wire98));
    end
  assign wire108 = $unsigned((~|reg103));
  assign wire109 = (~^(^{(wire97[(4'ha):(3'h4)] ?
                           (wire108 ? reg102 : wire2) : reg100),
                       wire1}));
  assign wire110 = $signed(($signed((8'ha0)) > reg107[(2'h3):(1'h0)]));
  assign wire111 = ($signed(({(reg105 <<< wire95),
                       wire0} >>> ($unsigned(wire1) ~^ (wire110 ?
                       wire96 : wire2)))) == ($signed((wire108 + (^reg101))) >> reg101[(2'h3):(1'h1)]));
  assign wire112 = ((8'h9d) ?
                       (~^$signed(($signed(reg106) ?
                           (reg107 && reg105) : wire109[(3'h6):(2'h3)]))) : ((reg104 * {wire97}) || (-reg105[(1'h1):(1'h0)])));
  assign wire113 = $unsigned({(8'ha4)});
  always
    @(posedge clk) begin
      reg114 <= ($unsigned(reg105) ?
          (({wire111} ^ wire2[(4'h9):(1'h1)]) ?
              ((8'hab) ~^ (&(|reg104))) : ($unsigned((wire98 ?
                  wire95 : wire113)) ^~ $signed($unsigned(wire0)))) : ($signed(reg99) + (wire95[(1'h1):(1'h0)] ^~ ((^(8'ha3)) ?
              $unsigned(wire113) : $unsigned(reg99)))));
      if ($unsigned(($unsigned({(reg114 ?
              wire96 : wire98)}) >> (((|wire112) & $unsigned(reg107)) ?
          (reg104[(4'ha):(4'h9)] ?
              $unsigned(wire109) : {wire109, reg101}) : ((!wire113) ?
              (wire108 < reg103) : (wire3 ? wire1 : wire98))))))
        begin
          if (wire2)
            begin
              reg115 <= reg103[(3'h4):(1'h0)];
              reg116 <= ($signed((~|($unsigned(reg103) <<< (wire97 <= (8'h9d))))) == (wire95[(4'hc):(1'h1)] ?
                  (wire113[(2'h3):(1'h0)] ?
                      ((reg101 ? reg104 : wire109) ?
                          $unsigned(wire110) : $unsigned(reg107)) : $signed(wire113)) : {reg104[(4'ha):(4'ha)],
                      wire108}));
              reg117 <= (8'ha9);
            end
          else
            begin
              reg115 <= $unsigned(((^~reg114) >>> ((-(reg101 <<< wire96)) - $signed($unsigned(reg100)))));
              reg116 <= (-(~&(reg102[(1'h1):(1'h1)] ?
                  ($unsigned(reg107) ?
                      reg106[(1'h1):(1'h0)] : {(8'ha9)}) : wire0)));
              reg117 <= $signed(wire112);
              reg118 <= reg114;
              reg119 <= wire93;
            end
          reg120 <= (reg106[(1'h1):(1'h1)] ?
              ($signed(((8'ha1) != (~&wire1))) ?
                  reg117[(4'he):(3'h6)] : {reg105}) : ($signed(reg115) ?
                  ((wire96[(1'h1):(1'h0)] ?
                      (&reg106) : $signed((8'hba))) & reg103) : {$unsigned($unsigned(reg105)),
                      (^~(reg117 < wire97))}));
          if ((8'hbb))
            begin
              reg121 <= reg107;
              reg122 <= wire97;
            end
          else
            begin
              reg121 <= reg118[(1'h1):(1'h0)];
              reg122 <= reg105;
            end
        end
      else
        begin
          if ((8'ha0))
            begin
              reg115 <= $unsigned($signed($unsigned($unsigned({wire95}))));
              reg116 <= ({{{$unsigned(wire97), ((7'h44) && reg100)},
                          ($signed(wire98) ?
                              $signed(wire2) : $unsigned(wire2))},
                      $signed(reg99)} ?
                  wire112 : reg114[(1'h1):(1'h1)]);
              reg117 <= (wire98[(1'h1):(1'h1)] ?
                  (|$unsigned(((-wire97) ?
                      (wire96 & wire96) : wire111))) : (8'haa));
            end
          else
            begin
              reg115 <= $unsigned(((~&((wire109 << wire109) ?
                  $signed(reg118) : reg116[(2'h2):(1'h1)])) >>> $signed((~^(reg114 >= wire4)))));
            end
          if (((|$unsigned((-wire4[(4'ha):(3'h7)]))) - ($signed((&(8'hae))) ?
              reg115 : (-reg114[(5'h13):(2'h2)]))))
            begin
              reg118 <= ((+(8'ha7)) ~^ ($unsigned(($signed(reg99) ?
                      (wire95 & reg102) : wire109)) ?
                  $signed(($signed(reg103) == (reg122 >= reg120))) : ((|reg99) ?
                      {reg107, (~wire109)} : (reg114[(3'h6):(3'h5)] ?
                          {wire97, wire4} : $unsigned(reg107)))));
              reg119 <= $unsigned({$unsigned(wire113[(1'h0):(1'h0)]),
                  $unsigned((|reg114[(4'h9):(4'h9)]))});
              reg120 <= (wire112 ?
                  (~&(~wire1)) : $unsigned(wire98[(4'h8):(3'h5)]));
              reg121 <= ((({wire113} <<< $signed(((8'hb5) ?
                          reg103 : wire112))) ?
                      ({$unsigned(reg104)} && ((wire3 * reg99) && reg100)) : (reg122 ~^ $signed($unsigned((8'hb9))))) ?
                  (^{($unsigned(reg104) ? {reg115} : reg120[(3'h6):(3'h6)]),
                      wire0[(5'h11):(3'h6)]}) : ((~&$signed((^~reg117))) ?
                      {(&$unsigned(reg106))} : reg103[(3'h6):(1'h0)]));
              reg122 <= $signed(($signed(((~wire109) ?
                  $signed(reg118) : {wire108})) | (wire108[(1'h1):(1'h1)] != wire98)));
            end
          else
            begin
              reg118 <= $unsigned(({((reg119 ? reg102 : (8'ha1)) ?
                      (wire3 ? wire111 : (8'hac)) : $unsigned((8'ha5))),
                  wire93[(2'h2):(2'h2)]} + $signed((wire109 + (wire95 | reg118)))));
              reg119 <= $signed(wire97[(4'h8):(2'h3)]);
            end
          reg123 <= (((8'haa) ?
              ((-reg102) ?
                  $signed($unsigned(wire109)) : reg116) : ((+$unsigned(wire4)) ?
                  $unsigned($unsigned(reg120)) : $signed($unsigned(wire98)))) <= (+(((~^wire109) <<< $unsigned(reg104)) ?
              $unsigned({(8'hb8)}) : ((&wire97) ? reg121 : $unsigned(wire2)))));
          reg124 <= reg121;
        end
      reg125 <= $unsigned($signed((((^~reg104) > (~^wire3)) - ((reg118 - wire0) ?
          $signed(reg100) : $unsigned(reg123)))));
      reg126 <= wire93[(2'h3):(1'h0)];
    end
  assign wire127 = $unsigned((({(reg99 * reg126), $unsigned(reg100)} + reg102) ?
                       {($unsigned((8'hba)) && $signed(reg123))} : (|reg104[(4'hb):(3'h7)])));
  assign wire128 = {(({((7'h42) <<< reg122),
                               (wire1 ?
                                   reg102 : (8'ha9))} + $unsigned((wire1 ~^ reg119))) ?
                           {reg103[(4'hb):(4'h9)],
                               {(wire95 ? wire1 : wire4),
                                   (wire3 ^~ reg115)}} : (!$signed(wire112))),
                       wire97};
  assign wire129 = reg120;
  always
    @(posedge clk) begin
      reg130 <= wire2[(2'h2):(1'h0)];
      reg131 <= $signed({$unsigned((~reg117[(4'ha):(3'h6)]))});
      reg132 <= $signed((^$signed((+wire109))));
      if ($signed($unsigned(((^~(reg103 ?
          reg123 : wire129)) && ($signed(reg105) & reg104[(4'he):(2'h2)])))))
        begin
          reg133 <= ($unsigned(reg115) <= (reg118[(3'h5):(2'h3)] ?
              {$signed($unsigned((8'hb9)))} : reg107[(1'h0):(1'h0)]));
        end
      else
        begin
          reg133 <= reg115[(2'h3):(1'h0)];
        end
    end
  assign wire134 = ($unsigned(wire1) ~^ {wire2[(2'h3):(1'h0)], wire108});
  module135 #() modinst152 (wire151, clk, reg105, wire134, reg123, wire96, wire111);
  always
    @(posedge clk) begin
      if ($unsigned(wire0))
        begin
          if ($signed((8'hb7)))
            begin
              reg153 <= $unsigned((~|($unsigned(reg115[(4'hc):(3'h4)]) ?
                  (~wire111) : {wire109[(4'he):(1'h0)]})));
              reg154 <= (&($unsigned(((7'h40) ?
                      $signed((8'hb9)) : ((8'ha2) ^~ wire110))) ?
                  ($unsigned(reg132) ?
                      (^~((8'hbd) ^ wire4)) : (reg153 | (reg115 >= (8'hb1)))) : reg119));
              reg155 <= (|reg101);
              reg156 <= (reg126[(3'h7):(2'h2)] ?
                  {((^wire110[(2'h3):(2'h2)]) ?
                          (reg154[(4'ha):(1'h1)] ?
                              (wire0 <= (8'hb4)) : ((8'hb3) >>> wire3)) : wire127[(1'h0):(1'h0)]),
                      $unsigned((-$unsigned((8'hbe))))} : reg107[(3'h5):(2'h2)]);
              reg157 <= (reg116[(1'h0):(1'h0)] < $unsigned((~reg124[(4'ha):(1'h0)])));
            end
          else
            begin
              reg153 <= $signed(($unsigned(wire97) ?
                  ($signed(reg100[(2'h3):(1'h1)]) ^ reg99) : {$unsigned(wire93[(2'h2):(1'h1)]),
                      wire98}));
              reg154 <= (reg105 ~^ (reg106 ?
                  wire110[(2'h2):(1'h1)] : ($signed((reg156 ?
                      reg117 : reg106)) && ((wire129 ? reg99 : wire2) ?
                      wire129[(4'hd):(4'hc)] : $signed(reg114)))));
              reg155 <= wire96;
              reg156 <= $signed(reg118[(3'h6):(1'h1)]);
              reg157 <= (8'ha2);
            end
          if ((&$signed((($unsigned(wire112) >> (+reg115)) ?
              (reg124[(4'h9):(4'h9)] ?
                  (~reg132) : {(8'hab), (8'hbd)}) : (&wire98)))))
            begin
              reg158 <= wire134;
              reg159 <= {(~|{((reg116 ? (7'h44) : wire3) ?
                          wire128[(1'h1):(1'h0)] : (wire108 ~^ reg103))})};
              reg160 <= (wire111[(1'h0):(1'h0)] <<< ($signed(($signed(reg104) ?
                  (wire113 << (7'h44)) : $signed(reg117))) < reg132[(2'h2):(1'h1)]));
              reg161 <= $unsigned($unsigned((^~$signed((8'hb7)))));
            end
          else
            begin
              reg158 <= ((^~($signed(((7'h43) ?
                  wire108 : (8'ha2))) >= reg157)) < reg121[(1'h0):(1'h0)]);
            end
        end
      else
        begin
          reg153 <= $signed({reg159[(4'hb):(3'h4)]});
          reg154 <= $signed(($signed(reg126[(4'hb):(4'ha)]) ?
              ($unsigned({(8'ha3)}) == ((~|wire113) ?
                  $signed((7'h43)) : $unsigned((7'h42)))) : $signed(reg104)));
          reg155 <= {($signed($signed((reg123 ? wire134 : (7'h40)))) ?
                  reg116 : reg133)};
        end
      if (($signed(($signed({reg118, reg159}) & reg121)) << (8'h9e)))
        begin
          reg162 <= reg126[(3'h7):(1'h1)];
          reg163 <= ((wire0[(5'h15):(4'ha)] == (!$signed((reg102 ?
              wire127 : wire3)))) + (8'ha6));
        end
      else
        begin
          if ($signed((wire127[(3'h4):(2'h2)] ?
              $unsigned((~&{reg116})) : reg124)))
            begin
              reg162 <= ($unsigned({reg154[(3'h4):(1'h1)],
                  wire151[(2'h3):(2'h3)]}) <<< (8'hb1));
              reg163 <= wire93[(3'h7):(1'h0)];
              reg164 <= (-(wire0 ?
                  (~&$unsigned(reg121[(4'ha):(4'h8)])) : reg107[(4'ha):(2'h2)]));
            end
          else
            begin
              reg162 <= $signed((~|reg100[(3'h4):(1'h1)]));
            end
          if ($signed((reg161 ?
              $unsigned((~&wire1)) : ($signed((wire111 ? reg154 : reg104)) ?
                  ((reg121 ^ wire96) == reg163) : ((wire113 != reg158) || $unsigned(wire151))))))
            begin
              reg165 <= reg130;
              reg166 <= $unsigned($signed((-(&(reg124 < (8'h9e))))));
              reg167 <= reg133[(3'h4):(2'h3)];
              reg168 <= ((-(&(^~$unsigned(reg164)))) << reg162);
            end
          else
            begin
              reg165 <= $unsigned(wire96[(1'h1):(1'h1)]);
              reg166 <= wire95;
              reg167 <= {$signed(wire129)};
              reg168 <= reg106[(1'h0):(1'h0)];
            end
          reg169 <= reg168;
          if ((~|reg119))
            begin
              reg170 <= reg99[(3'h6):(3'h4)];
              reg171 <= $signed({($signed($unsigned(reg121)) ?
                      (((8'haa) ?
                          reg169 : reg101) ^~ (reg167 <<< reg105)) : $unsigned($unsigned(reg107))),
                  reg103[(3'h5):(2'h2)]});
            end
          else
            begin
              reg170 <= (reg170 ?
                  (7'h43) : ((|($signed(reg171) <= {wire128,
                      reg125})) <<< reg163));
              reg171 <= ($unsigned(reg161[(5'h13):(1'h1)]) || $unsigned($unsigned(({wire110} ?
                  wire3[(4'hb):(2'h2)] : ((8'hbd) + wire112)))));
              reg172 <= (-$signed((reg159[(3'h7):(2'h3)] < reg115[(4'h9):(3'h7)])));
              reg173 <= $unsigned(reg157[(2'h2):(2'h2)]);
              reg174 <= {$unsigned($signed(wire93)), reg171[(4'h8):(1'h1)]};
            end
        end
      reg175 <= wire113;
    end
endmodule

module module135
#(parameter param149 = ((((&(8'hb3)) ? (((8'ha6) ^~ (8'h9c)) >>> ((8'hb2) ? (8'hbc) : (8'hac))) : {((8'hb8) >> (8'ha2))}) ? ({((8'h9f) <= (8'hb2))} & ((-(8'haa)) ? (8'hb1) : {(8'hb9)})) : (|(^(+(8'ha4))))) ? {((((8'hb5) + (8'ha1)) ? ((8'hb3) < (7'h40)) : {(8'hbb), (8'ha0)}) ? ({(8'hbd)} == ((8'hb4) * (8'hbe))) : (~|((8'hbb) ? (8'haa) : (8'hb2)))), ((((8'hbb) ? (8'hae) : (8'ha0)) ? (+(8'hb7)) : ((7'h40) != (8'hba))) ? ({(8'hb8), (8'hb6)} >> ((8'h9d) << (8'hbd))) : {((8'hbd) ? (8'h9e) : (8'hb2))})} : ((~|((8'hbd) ? (~^(8'ha0)) : ((7'h41) >= (8'ha5)))) >> ({{(8'ha3)}, ((7'h41) ? (8'ha1) : (8'ha1))} ^ (((8'h9d) ? (8'ha9) : (8'ha8)) ~^ {(8'ha0), (7'h42)})))), 
parameter param150 = param149)
(y, clk, wire140, wire139, wire138, wire137, wire136);
  output wire [(32'h6f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire140;
  input wire signed [(5'h15):(1'h0)] wire139;
  input wire signed [(5'h15):(1'h0)] wire138;
  input wire [(4'hb):(1'h0)] wire137;
  input wire signed [(4'hd):(1'h0)] wire136;
  wire signed [(5'h12):(1'h0)] wire147;
  wire signed [(2'h3):(1'h0)] wire146;
  wire signed [(3'h7):(1'h0)] wire145;
  wire [(5'h11):(1'h0)] wire143;
  wire signed [(5'h14):(1'h0)] wire142;
  wire signed [(5'h14):(1'h0)] wire141;
  reg [(4'hf):(1'h0)] reg148 = (1'h0);
  reg [(4'ha):(1'h0)] reg144 = (1'h0);
  assign y = {wire147,
                 wire146,
                 wire145,
                 wire143,
                 wire142,
                 wire141,
                 reg148,
                 reg144,
                 (1'h0)};
  assign wire141 = {((wire137 >= {(wire138 ^~ wire138),
                           (wire140 ?
                               wire139 : wire139)}) << (&(&$unsigned((7'h41)))))};
  assign wire142 = wire139;
  assign wire143 = $signed(wire138);
  always
    @(posedge clk) begin
      reg144 <= wire139;
    end
  assign wire145 = wire143;
  assign wire146 = (wire143[(4'hf):(3'h6)] || ($unsigned($unsigned((^wire145))) ?
                       ((~^{(8'h9e), wire145}) ?
                           $unsigned((wire141 >> wire138)) : $unsigned($unsigned((8'hb3)))) : wire141));
  assign wire147 = (wire142[(1'h1):(1'h1)] == wire140[(2'h2):(1'h1)]);
  always
    @(posedge clk) begin
      reg148 <= wire145;
    end
endmodule

module module5  (y, clk, wire6, wire7, wire8, wire9);
  output wire [(32'h77):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire6;
  input wire signed [(4'hc):(1'h0)] wire7;
  input wire signed [(5'h11):(1'h0)] wire8;
  input wire signed [(4'hc):(1'h0)] wire9;
  wire [(4'hc):(1'h0)] wire92;
  wire signed [(5'h15):(1'h0)] wire91;
  wire [(5'h11):(1'h0)] wire90;
  wire signed [(4'h9):(1'h0)] wire89;
  wire [(5'h15):(1'h0)] wire88;
  wire signed [(5'h10):(1'h0)] wire42;
  wire signed [(4'hc):(1'h0)] wire44;
  wire [(2'h2):(1'h0)] wire45;
  wire signed [(4'h8):(1'h0)] wire86;
  assign y = {wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire42,
                 wire44,
                 wire45,
                 wire86,
                 (1'h0)};
  module10 #() modinst43 (.wire14(wire7), .clk(clk), .y(wire42), .wire12(wire9), .wire13(wire6), .wire11(wire8));
  assign wire44 = (+(8'ha8));
  assign wire45 = $signed(wire44[(2'h2):(1'h0)]);
  module46 #() modinst87 (.wire51(wire7), .wire48(wire42), .clk(clk), .wire49(wire6), .wire47(wire45), .wire50(wire44), .y(wire86));
  assign wire88 = $signed(wire86[(1'h1):(1'h0)]);
  assign wire89 = (wire9[(2'h3):(2'h2)] ?
                      wire8[(3'h4):(2'h3)] : ((~wire44) ? wire7 : wire44));
  assign wire90 = {$signed($unsigned((~$signed((8'ha6))))),
                      ({$unsigned((~^wire44)), (wire86 + {wire44, (8'ha0)})} ?
                          $unsigned({wire89[(3'h7):(3'h4)]}) : wire6[(4'h8):(3'h5)])};
  assign wire91 = {(^$unsigned($signed({wire88})))};
  assign wire92 = wire86[(2'h2):(1'h1)];
endmodule

module module46
#(parameter param84 = ((8'ha0) ? {{(((7'h44) ? (8'hb6) : (8'hb4)) - {(8'hba), (7'h43)}), (((8'hac) ? (8'ha3) : (8'ha3)) ? ((8'hac) ? (8'ha5) : (8'hb2)) : (8'hae))}} : {({((8'ha6) ? (8'hb4) : (8'hae))} ^ {{(8'hb2), (8'hba)}, ((8'ha4) ? (8'ha9) : (8'hac))})}), 
parameter param85 = (8'hae))
(y, clk, wire51, wire50, wire49, wire48, wire47);
  output wire [(32'h16c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire51;
  input wire signed [(3'h5):(1'h0)] wire50;
  input wire [(4'hd):(1'h0)] wire49;
  input wire [(4'hb):(1'h0)] wire48;
  input wire [(2'h2):(1'h0)] wire47;
  wire signed [(3'h5):(1'h0)] wire83;
  wire [(5'h12):(1'h0)] wire82;
  wire signed [(4'h8):(1'h0)] wire77;
  wire signed [(4'h8):(1'h0)] wire76;
  wire signed [(5'h12):(1'h0)] wire72;
  wire [(5'h13):(1'h0)] wire71;
  wire signed [(4'hb):(1'h0)] wire70;
  wire [(5'h12):(1'h0)] wire69;
  wire signed [(3'h4):(1'h0)] wire68;
  wire signed [(4'he):(1'h0)] wire67;
  wire signed [(2'h2):(1'h0)] wire66;
  wire signed [(3'h5):(1'h0)] wire62;
  wire [(2'h2):(1'h0)] wire57;
  wire [(4'ha):(1'h0)] wire56;
  wire [(5'h15):(1'h0)] wire55;
  wire [(4'he):(1'h0)] wire54;
  wire signed [(5'h11):(1'h0)] wire53;
  wire signed [(4'h9):(1'h0)] wire52;
  reg [(4'h8):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg80 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg79 = (1'h0);
  reg [(4'h8):(1'h0)] reg78 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg74 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg73 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg65 = (1'h0);
  reg signed [(4'he):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg63 = (1'h0);
  reg [(5'h12):(1'h0)] reg61 = (1'h0);
  reg [(2'h2):(1'h0)] reg60 = (1'h0);
  reg [(3'h5):(1'h0)] reg59 = (1'h0);
  reg [(3'h5):(1'h0)] reg58 = (1'h0);
  assign y = {wire83,
                 wire82,
                 wire77,
                 wire76,
                 wire72,
                 wire71,
                 wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire62,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg75,
                 reg74,
                 reg73,
                 reg65,
                 reg64,
                 reg63,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 (1'h0)};
  assign wire52 = (wire50[(2'h2):(1'h0)] ? wire51[(3'h4):(1'h0)] : (8'hb5));
  assign wire53 = ($signed($unsigned(wire48[(2'h3):(1'h0)])) ?
                      wire48[(2'h3):(2'h2)] : $signed((~&$unsigned(wire49))));
  assign wire54 = (wire50 << {(((wire49 ? wire50 : wire52) ?
                              (&wire49) : $signed(wire50)) ?
                          wire52[(3'h6):(2'h2)] : $signed($unsigned((8'hab)))),
                      ({(^wire47)} < ((wire49 ?
                          wire48 : wire51) > (|wire49)))});
  assign wire55 = ($signed((!(wire52[(3'h4):(1'h1)] ?
                          wire51[(4'hc):(2'h3)] : $unsigned(wire53)))) ?
                      (8'ha7) : wire53);
  assign wire56 = (wire51[(4'hc):(3'h5)] || wire52[(3'h5):(2'h2)]);
  assign wire57 = wire56[(2'h2):(1'h0)];
  always
    @(posedge clk) begin
      reg58 <= $unsigned($signed(($signed((wire53 && (8'hb1))) ?
          ((+wire50) ~^ wire52) : $unsigned(wire47[(2'h2):(1'h1)]))));
      reg59 <= ((8'hbf) >= ((!wire56) ~^ ($signed($unsigned(wire53)) ?
          $unsigned((wire56 + wire54)) : wire51[(4'hb):(4'h9)])));
      reg60 <= ($unsigned((wire57[(1'h1):(1'h1)] ?
              wire52[(2'h3):(2'h3)] : wire50)) ?
          wire52[(2'h2):(1'h1)] : (wire54[(3'h6):(3'h4)] ?
              (^$signed({reg58})) : (8'hbc)));
      reg61 <= wire57[(1'h0):(1'h0)];
    end
  assign wire62 = $signed((($signed(wire47[(1'h0):(1'h0)]) && (wire51 ?
                      $signed(reg58) : wire53)) ^ ((~&reg61) || $signed(wire49))));
  always
    @(posedge clk) begin
      reg63 <= $signed(wire48[(4'ha):(3'h4)]);
      reg64 <= $signed(wire56);
      reg65 <= {wire56, reg63};
    end
  assign wire66 = (!(!($unsigned({(8'had), wire51}) ?
                      wire56[(1'h0):(1'h0)] : ($signed((8'hbb)) ^ $signed(wire54)))));
  assign wire67 = ($signed({reg63, reg65}) * $unsigned(((reg61 ?
                          wire48 : (wire49 ? reg64 : wire50)) ?
                      $signed(wire47[(1'h0):(1'h0)]) : reg65)));
  assign wire68 = (($unsigned(wire57) ?
                      $signed(reg64[(1'h0):(1'h0)]) : ($signed((wire54 ?
                          wire57 : wire55)) || ((8'ha9) ?
                          (wire66 ?
                              reg61 : reg58) : $unsigned(reg60)))) > (wire48[(3'h4):(1'h1)] ?
                      (~^($signed(reg64) > $signed(reg63))) : $unsigned($unsigned(reg65))));
  assign wire69 = ({(((wire66 ^~ wire68) != wire49[(4'hb):(4'h9)]) >> (8'hba)),
                          {(~|(^~wire66)), $signed($unsigned(wire51))}} ?
                      $signed((~^$unsigned((~^wire62)))) : wire56[(3'h4):(2'h2)]);
  assign wire70 = wire67[(3'h5):(2'h2)];
  assign wire71 = $unsigned(reg61[(5'h12):(4'hd)]);
  assign wire72 = (wire47 ?
                      $signed($unsigned($unsigned($signed(reg60)))) : (((~&(~&wire50)) ~^ ((+wire62) ?
                              ((8'ha6) ? (8'hab) : wire55) : (reg59 ?
                                  reg60 : wire68))) ?
                          {$unsigned((reg63 ^~ wire57))} : $signed(reg63)));
  always
    @(posedge clk) begin
      reg73 <= ((({(~&wire55), (wire51 < wire70)} > {$signed(reg63)}) ?
          wire62 : $signed({wire50[(1'h0):(1'h0)]})) || $unsigned(($unsigned($signed(wire52)) ^ wire50[(3'h4):(2'h3)])));
      reg74 <= wire69[(4'he):(1'h1)];
      reg75 <= (!{wire55[(4'ha):(3'h6)]});
    end
  assign wire76 = ((!wire50[(3'h5):(3'h5)]) ?
                      wire72[(4'h8):(3'h6)] : (^~(|$unsigned($signed(wire47)))));
  assign wire77 = (!wire57[(1'h1):(1'h0)]);
  always
    @(posedge clk) begin
      reg78 <= $unsigned(((8'haf) - ((8'haf) ?
          $signed($signed(reg60)) : ($unsigned((8'hb1)) ?
              (wire62 ? reg74 : wire55) : $signed(wire47)))));
      if ({(|{(wire62[(1'h1):(1'h0)] + $signed(reg73))}), (8'hb0)})
        begin
          reg79 <= $unsigned($unsigned({reg75[(3'h4):(3'h4)],
              $signed((^wire48))}));
          reg80 <= $signed((((!wire52) > (wire56 ?
              wire52 : $signed(wire53))) <= {$unsigned($signed(wire68)),
              {(&reg65)}}));
        end
      else
        begin
          reg79 <= ({$signed($unsigned(reg58[(2'h2):(1'h1)]))} ?
              (reg61 ?
                  (^~(wire56 ?
                      (8'hbf) : reg64)) : ($signed($signed((8'hb6))) == $unsigned((reg65 && reg73)))) : {wire51});
          reg80 <= reg74[(4'hb):(3'h7)];
          reg81 <= $signed($unsigned($unsigned(((~|wire69) ?
              (wire77 ? wire55 : wire48) : $signed(reg58)))));
        end
    end
  assign wire82 = $signed($unsigned($signed((wire51[(3'h7):(2'h2)] ?
                      $unsigned(wire51) : (wire55 < wire52)))));
  assign wire83 = $signed(wire47[(2'h2):(2'h2)]);
endmodule

module module10
#(parameter param40 = (|(+((((8'ha8) ? (8'h9e) : (8'haa)) ~^ ((8'hb4) ? (7'h43) : (8'ha6))) <<< ({(8'ha7)} <= {(7'h44)})))), 
parameter param41 = param40)
(y, clk, wire14, wire13, wire12, wire11);
  output wire [(32'hfa):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire14;
  input wire signed [(5'h13):(1'h0)] wire13;
  input wire [(4'hc):(1'h0)] wire12;
  input wire [(5'h11):(1'h0)] wire11;
  wire signed [(3'h7):(1'h0)] wire39;
  wire signed [(3'h4):(1'h0)] wire38;
  wire signed [(3'h6):(1'h0)] wire37;
  wire [(2'h2):(1'h0)] wire36;
  wire signed [(3'h4):(1'h0)] wire23;
  wire [(4'hf):(1'h0)] wire22;
  wire [(3'h5):(1'h0)] wire21;
  wire signed [(4'hb):(1'h0)] wire20;
  wire signed [(4'hd):(1'h0)] wire19;
  wire [(4'he):(1'h0)] wire18;
  wire signed [(5'h14):(1'h0)] wire17;
  wire signed [(4'hd):(1'h0)] wire16;
  wire signed [(4'hc):(1'h0)] wire15;
  reg signed [(5'h14):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(4'he):(1'h0)] reg33 = (1'h0);
  reg [(4'h8):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg31 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg [(4'hc):(1'h0)] reg29 = (1'h0);
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg [(3'h5):(1'h0)] reg27 = (1'h0);
  reg [(4'h8):(1'h0)] reg26 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg [(4'h9):(1'h0)] reg24 = (1'h0);
  assign y = {wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 (1'h0)};
  assign wire15 = $signed({$unsigned((!{wire11})),
                      ((^$signed(wire13)) ?
                          $unsigned({wire11}) : wire13[(3'h4):(2'h3)])});
  assign wire16 = $signed(($unsigned(wire14) ^~ wire14));
  assign wire17 = (-((~$signed((wire14 ? (8'haa) : wire11))) > wire12));
  assign wire18 = $unsigned($unsigned((~^wire12[(1'h1):(1'h0)])));
  assign wire19 = $unsigned((wire13[(4'hd):(4'h8)] ?
                      (~|((-wire16) ?
                          (~wire14) : $unsigned(wire14))) : ($signed($unsigned((8'ha2))) + {(&wire14),
                          wire11[(2'h3):(1'h0)]})));
  assign wire20 = wire15;
  assign wire21 = $unsigned($signed($signed(((!wire16) ?
                      (^wire17) : $unsigned(wire18)))));
  assign wire22 = $unsigned((~&(wire12 << $unsigned($signed(wire11)))));
  assign wire23 = (~&wire17);
  always
    @(posedge clk) begin
      reg24 <= wire22[(3'h6):(3'h5)];
      if (wire12[(3'h5):(2'h3)])
        begin
          reg25 <= $signed(wire14);
        end
      else
        begin
          reg25 <= (-$signed({$unsigned(wire11),
              ((wire19 || wire11) <<< wire22)}));
          reg26 <= wire22[(4'he):(4'hd)];
          reg27 <= (8'hb1);
        end
      if ($signed($signed(wire22)))
        begin
          reg28 <= reg25;
          reg29 <= ($signed(wire14[(3'h5):(1'h1)]) >= $signed(reg25[(2'h3):(1'h1)]));
          if ($signed(wire14[(3'h7):(3'h7)]))
            begin
              reg30 <= $unsigned(reg24);
              reg31 <= $unsigned(((($unsigned(wire13) << $signed(wire18)) ?
                  wire18 : $signed((wire16 ? reg29 : reg24))) ^ $signed((reg27 ?
                  wire18 : reg30))));
            end
          else
            begin
              reg30 <= wire22;
            end
          reg32 <= ((((reg27 ?
                  (~&(8'hbb)) : wire14[(3'h6):(2'h2)]) ^~ reg25[(2'h3):(2'h2)]) - wire15[(3'h4):(1'h0)]) ?
              reg25 : (((!reg26[(2'h3):(2'h3)]) ?
                      ((~&wire15) >>> (^~wire21)) : $unsigned($unsigned(reg27))) ?
                  reg25 : wire14[(2'h3):(2'h3)]));
          reg33 <= ((&((8'h9f) * $unsigned(wire16[(1'h0):(1'h0)]))) ?
              $unsigned({$unsigned((wire14 + reg24)),
                  (wire14 ?
                      $signed(reg29) : {wire17,
                          wire21})}) : ((($unsigned(wire13) ?
                      reg29[(1'h0):(1'h0)] : (!reg31)) == (8'hba)) ?
                  $signed($signed($unsigned(reg31))) : $signed((((8'hbf) ?
                      reg30 : reg31) == reg29[(4'h9):(3'h7)]))));
        end
      else
        begin
          reg28 <= $signed((wire22 ?
              $unsigned(reg28[(4'h8):(2'h2)]) : (((reg29 ?
                      reg27 : reg28) < (reg27 > reg29)) ?
                  (wire18[(1'h1):(1'h0)] <<< (wire18 ?
                      wire22 : wire12)) : $signed(wire19[(4'hc):(3'h7)]))));
          reg29 <= $signed(wire18);
          reg30 <= $unsigned($unsigned((~&reg27[(2'h2):(1'h0)])));
          reg31 <= (reg25[(1'h1):(1'h1)] ?
              $unsigned({((wire20 * wire12) ~^ (7'h42))}) : wire11);
        end
      reg34 <= ($unsigned((&(8'hb0))) < ((~(wire11[(4'hf):(4'hb)] ?
              $unsigned(reg24) : reg25)) ?
          {((^reg30) - (wire12 >> reg29))} : (wire21[(1'h0):(1'h0)] ?
              reg28 : ($unsigned(reg31) ?
                  wire11[(4'hf):(4'ha)] : (wire20 && reg30)))));
      reg35 <= (reg33[(1'h1):(1'h1)] >> reg31);
    end
  assign wire36 = (~^reg31[(1'h0):(1'h0)]);
  assign wire37 = wire16;
  assign wire38 = (~wire15[(4'hc):(3'h6)]);
  assign wire39 = reg26;
endmodule
