
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s
T'00001000000001000000000011011110110111100 0'
T'01010000110011100000000100110100100101101 1'
T'00000000000000010000000000001000000100010 0'
T'10000000000010000000000000000001101101101 0'
T'00000000000010000000000000000000001011001 1'
T'00000000000000010000000000001000000111010 0'
T'10000000100000010000000000001000000100011 0'
T'00000001000000010000000000001000000101011 1'
T'00000000000100000000000000000000110110100 1'
T'10111000001110000001001000001111010110000 0'
T'01010111100110100001101000011010001110001 0'
T'00000001000000010000000000001000000111011 1'
T'00100001001000010000000000001000000100010 1'
T'00000001000000010000000000001000000110011 1'
T'10000000000010000000000000000001001110000 0'
T'10011000000010000000000000000000110100101 0'
T'00000000000100000000000000000001001110001 1'
T'00011000000100000000000000000001111101001 1'
T'10000110000000010000000010001000001100010 0'
T'00001001000000010000000000000000001110011 1'
T'00010001000000000000100000001001100110101 0'
T'00010100000100000000000000000001011111100 1'
T'00010001000000011000000010000000001110011 1'
T'00101010101000000000011000011010100101001 0'
T'01011100001000000000100000001000010001001 0'
T'00010011000000011000000010000000000100010 1'
T'00000000000000010100000100000000001111011 1'
T'00000000000000010100000100000000001001011 1'
T'10000001001001111110000101000001001000101 0'
T'01100100001100110110010000000001110101000 0'
T'10010111000000010010001100000000010010000 0'
T'00000001000000000100000000010000000101011 1'
T'01000001010100000000000000000000100010001 0'
T'00010000000000010010000100000000001010111 0'
T'01000000000100000000000000000000010010100 0'
T'01000000000001000000000000000000001111001 0'
T'00010000000100000010000000010000000010110 0'
T'00010000000101000010000100000000001010110 0'
T'00010000000100100010000000010000001000110 0'
T'00000000000010000000000000000001000000010 1'
T'00000000000000001000000000001001110010101 0'
T'00000000000010001000000010000001010000010 1'
T'00000000000010010000000100000001110000010 1'
T'00000000000010010000000100000001100000011 1'
T'00000000000000010000000000010000100010001 0'
T'00000000000000001001100000001000110101101 0'
T'10001100100010010000000110000111000101110 1'
T'10000000100000010001000100000001100000111 1'
T'00100000000000010011001100000001101000101 1'
T'00000001000000010000000100000001100100110 0'
T'00000000000000010001010000010000011111101 0'
T'10000000100000010001000100000001000000111 1'
T'00000000000000010001001000010001111111000 0'
T'01000001000000010000000000000000110000110 1'
T'01000001000000010000000000000001110000110 1'
T'01000000000100010000000100000001010000011 0'
T'01001101100000001100001010000001100011001 1'
T'01000000000100010000000100100000110000110 0'
T'00100001000000000001000000000000101000111 1'
T'00000001011101011101000000010001001000100 1'
T'00100000000100000001000000010000001000010 0'
T'00000000000000000010000000000010100110100 0'
T'00100000000100000001000000010011101000110 0'
T'11100000000110011010000010010000101100110 1'
T'00000000000000000010000100100010101101000 0'
T'00000000000000000010000100110001001111001 0'
T'00100001000000000001000000010110001000010 0'
T'00100001000000000001000000010100001000111 0'
T'00000000000000000100000101000100010000100 0'
T'00000000000000000100000101010001111100000 0'
T'00100001000000000001000000010111101000011 0'
T'00100000000000000001000000011000001000111 0'
T'00100000001000010000000000010000110100100 0'
T'00000000000000010000000110001001001010100 0'
T'00100111011000000001000110011000101000111 1'
T'01000001000000010000000101100001010000010 0'
T'01011001000000010000000101000001010000111 0'
T'10010101010001010000000101100110110101011 1'
T'00000000000000001000000000001001010110001 0'
T'01000000010000010000000000010001110100100 0'
T'01000000000000010000000110000001010000110 0'
T'00000000000000000011001000010001111100001 0'
T'10000000000010010001011100000001100000111 1'
T'10000000000010010001010100000001000000010 1'
T'00000000000000000101010000010000111001000 0'
T'11011110010001000011011000000101111010010 0'
T'00000000000000001000000000010001000011100 0'
T'00010001000101111001011101010110101010000 1'
T'10000001100011010000000010001001101010000 1'
T'10000100101101010001100110010101110111011 0'
T'00000000100110001000101000000010000001000 1'
T'00000000000000000011001000010001010110101 0'
T'01110001000111110111010000000111000001010 0'
T'00000000000000011001110010000000100101101 0'
T'00011000000100110100100001010001001101000 0'
T'11110100011000011000011110001101000000011 0'
T'00100001001000100000000000000000001101001 0'
T'01110010011100000000011011001011001001101 1'
T'00010000000101100010000100000000000010110 0'
T'00000000000001000000000000000001110111101 1'
T'00010000000110000010000000000000001010110 0'
T'00010000110011001110000000000010000111110 1'
T'00000001011000000100000100000000000111010 1'
T'10000001000110000110101001111001111111001 1'
T'01010001111000001011010100010001001101010 0'
T'00010111000000011000000000001000001110011 1'
T'10011000000100010000000010000000011100110 0'
T'01100000010000011000000001000000000110010 1'
T'10000001000010011100000011000100000110110 1'
T'00000000100000010000010100000001000000110 1'
T'00000000000000001000000000000001101101001 1'
T'00010000000000001000000000000001100001000 0'
T'00000000000000000010000000000001110001101 1'
T'00000000000100000100000000000001101110001 0'
T'10000000000000010000000000000000000000001 0'
T'10000000000000000001000000000000101001100 0'
T'00100000000000010000000000000001110000100 0'
T'01000000000000000000000000010000111010101 0'
T'00010001000000000001000100000000100000101 0'
T'10100000110000001110110110111101001010101 1'
T'00001100000110110111000110000001100110101 1'
T'00001100000000011111001101010011011001000 0'
T'11101001000000001001000101000101111111001 0'
T'11101000010000000111110010011111011001100 0'
T'11111111100110011111111111111111111111101 1'
T'01101110111011111010011101100000100101001 0'
T'10111111011110100001101000011111111111100 1'
T'11101110010111100000110101001000001110001 0'
T'01010100111001110110000000100001100011100 0'
T'01100001010101111100000011101010001111111 0'
T'00011001011110010000000011001100110101011 1'
T'00000000011000011000101100110100100111011 1'
T'00010000000000001110100000100010011010111 0'
T'00011100000100010110000100100010100010111 0'
T'00000000101000110000000111001101010000010 1'
T'00001000000000001111000010100111000010111 1'
T'01110011000100010110011000011000110001010 1'
T'00110111011000010001011110010001001011111 1'
T'11100001100110010001100110000000010010111 0'
T'00010100110000111010000000010011001101001 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 140
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2285
#total gate fault coverage = 95.61%
#number of equivalent gate faults (collapsed) = 2118
#number of equivalent detected faults = 2013
#equivalent gate fault coverage = 95.04%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.5s 0.5s
