/****************************************************************************
**
** Copyright (C) 2024 MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** This file is part of the mikroSDK package
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** OF MERCHANTABILITY, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
** TO THE WARRANTIES FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
* @file  interrupts_mcu.h
* @brief pic18f57q43 MCU specific interrupt per module definitions.
*/

#ifndef _INTERRUPTS_MCU_H_
#define _INTERRUPTS_MCU_H_

#define INTCON INTCON0

// Interrupt table
#define INTERRUPTS_SW (0)
#define INTERRUPTS_HLVD (1)
#define INTERRUPTS_OSF (2)
#define INTERRUPTS_CSW (3)
#define INTERRUPTS_CLC1 (4)
#define INTERRUPTS_IOC (5)
#define INTERRUPTS_INT0 (6)
#define INTERRUPTS_ZCD (7)
#define INTERRUPTS_AD (8)
#define INTERRUPTS_ACT (9)
#define INTERRUPTS_C1 (10)
#define INTERRUPTS_SMT1 (11)
#define INTERRUPTS_SMT1PRA (12)
#define INTERRUPTS_SMT1PWA (13)
#define INTERRUPTS_ADT (14)
#define INTERRUPTS_DMA1SCNT (15)
#define INTERRUPTS_DMA1DCNT (16)
#define INTERRUPTS_DMA1OR (17)
#define INTERRUPTS_DMA1A (18)
#define INTERRUPTS_SPI1RX (19)
#define INTERRUPTS_SPI1TX (20)
#define INTERRUPTS_SPI1 (21)
#define INTERRUPTS_TMR2 (22)
#define INTERRUPTS_TMR1 (23)
#define INTERRUPTS_TMR1G (24)
#define INTERRUPTS_CCP1 (25)
#define INTERRUPTS_TMR0 (26)
#define INTERRUPTS_U1RX (27)
#define INTERRUPTS_U1TX (28)
#define INTERRUPTS_U1E (29)
#define INTERRUPTS_U1 (30)
#define INTERRUPTS_PWM1P (31)
#define INTERRUPTS_PWM1 (32)
#define INTERRUPTS_SPI2RX (33)
#define INTERRUPTS_SPI2TX (34)
#define INTERRUPTS_SPI2 (35)
#define INTERRUPTS_TMR3 (36)
#define INTERRUPTS_TMR3G (37)
#define INTERRUPTS_PWM2P (38)
#define INTERRUPTS_PWM2 (39)
#define INTERRUPTS_INT1 (40)
#define INTERRUPTS_CLC2 (41)
#define INTERRUPTS_CWG1 (42)
#define INTERRUPTS_NCO1 (43)
#define INTERRUPTS_DMA2SCNT (44)
#define INTERRUPTS_DMA2DCNT (45)
#define INTERRUPTS_DMA2OR (46)
#define INTERRUPTS_DMA2A (47)
#define INTERRUPTS_I2C1RX (48)
#define INTERRUPTS_I2C1TX (49)
#define INTERRUPTS_I2C1 (50)
#define INTERRUPTS_I2C1E (51)
#define INTERRUPTS_CLC3 (52)
#define INTERRUPTS_PWM3P (53)
#define INTERRUPTS_PWM3 (54)
#define INTERRUPTS_U2RX (55)
#define INTERRUPTS_U2TX (56)
#define INTERRUPTS_U2E (57)
#define INTERRUPTS_U2 (58)
#define INTERRUPTS_TMR5 (59)
#define INTERRUPTS_TMR5G (60)
#define INTERRUPTS_CCP2 (61)
#define INTERRUPTS_SCAN (62)
#define INTERRUPTS_U3RX (63)
#define INTERRUPTS_U3TX (64)
#define INTERRUPTS_U3E (65)
#define INTERRUPTS_U3 (66)
#define INTERRUPTS_CLC4 (67)
#define INTERRUPTS_INT2 (68)
#define INTERRUPTS_CLC5 (69)
#define INTERRUPTS_CWG2 (70)
#define INTERRUPTS_NCO2 (71)
#define INTERRUPTS_DMA3SCNT (72)
#define INTERRUPTS_DMA3DCNT (73)
#define INTERRUPTS_DMA3OR (74)
#define INTERRUPTS_DMA3A (75)
#define INTERRUPTS_CCP3 (76)
#define INTERRUPTS_CLC6 (77)
#define INTERRUPTS_CWG3 (78)
#define INTERRUPTS_TMR4 (79)
#define INTERRUPTS_DMA4SCNT (80)
#define INTERRUPTS_DMA4DCNT (81)
#define INTERRUPTS_DMA4OR (82)
#define INTERRUPTS_DMA4A (83)
#define INTERRUPTS_U4RX (84)
#define INTERRUPTS_U4TX (85)
#define INTERRUPTS_U4E (86)
#define INTERRUPTS_U4 (87)
#define INTERRUPTS_DMA5SCNT (88)
#define INTERRUPTS_DMA5DCNT (89)
#define INTERRUPTS_DMA5OR (90)
#define INTERRUPTS_DMA5A (91)
#define INTERRUPTS_U5RX (92)
#define INTERRUPTS_U5TX (93)
#define INTERRUPTS_U5E (94)
#define INTERRUPTS_U5 (95)
#define INTERRUPTS_DMA6SCNT (96)
#define INTERRUPTS_DMA6DCNT (97)
#define INTERRUPTS_DMA6OR (98)
#define INTERRUPTS_DMA6A (99)
#define INTERRUPTS_CLC7 (100)
#define INTERRUPTS_C2 (101)
#define INTERRUPTS_NCO3 (102)
#define INTERRUPTS_NVM (103)
#define INTERRUPTS_CLC8 (104)
#define INTERRUPTS_CRC (105)
#define INTERRUPTS_TMR6 (106)
// EOF Interrupt table

// Interrupt addresses
#define INTERRUPT_SW_REGISTER (PIE0)
#define INTERRUPT_HLVD_REGISTER (PIE0)
#define INTERRUPT_OSF_REGISTER (PIE0)
#define INTERRUPT_CSW_REGISTER (PIE0)
#define INTERRUPT_CLC1_REGISTER (PIE0)
#define INTERRUPT_IOC_REGISTER (PIE0)
#define INTERRUPT_INT0_REGISTER (PIE1)
#define INTERRUPT_ZCD_REGISTER (PIE1)
#define INTERRUPT_AD_REGISTER (PIE1)
#define INTERRUPT_ACT_REGISTER (PIE1)
#define INTERRUPT_C1_REGISTER (PIE1)
#define INTERRUPT_SMT1_REGISTER (PIE1)
#define INTERRUPT_SMT1PRA_REGISTER (PIE1)
#define INTERRUPT_SMT1PWA_REGISTER (PIE1)
#define INTERRUPT_ADT_REGISTER (PIE2)
#define INTERRUPT_DMA1SCNT_REGISTER (PIE2)
#define INTERRUPT_DMA1DCNT_REGISTER (PIE2)
#define INTERRUPT_DMA1OR_REGISTER (PIE2)
#define INTERRUPT_DMA1A_REGISTER (PIE2)
#define INTERRUPT_SPI1RX_REGISTER (PIE3)
#define INTERRUPT_SPI1TX_REGISTER (PIE3)
#define INTERRUPT_SPI1_REGISTER (PIE3)
#define INTERRUPT_TMR2_REGISTER (PIE3)
#define INTERRUPT_TMR1_REGISTER (PIE3)
#define INTERRUPT_TMR1G_REGISTER (PIE3)
#define INTERRUPT_CCP1_REGISTER (PIE3)
#define INTERRUPT_TMR0_REGISTER (PIE3)
#define INTERRUPT_U1RX_REGISTER (PIE4)
#define INTERRUPT_U1TX_REGISTER (PIE4)
#define INTERRUPT_U1E_REGISTER (PIE4)
#define INTERRUPT_U1_REGISTER (PIE4)
#define INTERRUPT_PWM1P_REGISTER (PIE4)
#define INTERRUPT_PWM1_REGISTER (PIE4)
#define INTERRUPT_SPI2RX_REGISTER (PIE5)
#define INTERRUPT_SPI2TX_REGISTER (PIE5)
#define INTERRUPT_SPI2_REGISTER (PIE5)
#define INTERRUPT_TMR3_REGISTER (PIE5)
#define INTERRUPT_TMR3G_REGISTER (PIE5)
#define INTERRUPT_PWM2P_REGISTER (PIE5)
#define INTERRUPT_PWM2_REGISTER (PIE5)
#define INTERRUPT_INT1_REGISTER (PIE6)
#define INTERRUPT_CLC2_REGISTER (PIE6)
#define INTERRUPT_CWG1_REGISTER (PIE6)
#define INTERRUPT_NCO1_REGISTER (PIE6)
#define INTERRUPT_DMA2SCNT_REGISTER (PIE6)
#define INTERRUPT_DMA2DCNT_REGISTER (PIE6)
#define INTERRUPT_DMA2OR_REGISTER (PIE6)
#define INTERRUPT_DMA2A_REGISTER (PIE6)
#define INTERRUPT_I2C1RX_REGISTER (PIE7)
#define INTERRUPT_I2C1TX_REGISTER (PIE7)
#define INTERRUPT_I2C1_REGISTER (PIE7)
#define INTERRUPT_I2C1E_REGISTER (PIE7)
#define INTERRUPT_CLC3_REGISTER (PIE7)
#define INTERRUPT_PWM3P_REGISTER (PIE7)
#define INTERRUPT_PWM3_REGISTER (PIE7)
#define INTERRUPT_U2RX_REGISTER (PIE8)
#define INTERRUPT_U2TX_REGISTER (PIE8)
#define INTERRUPT_U2E_REGISTER (PIE8)
#define INTERRUPT_U2_REGISTER (PIE8)
#define INTERRUPT_TMR5_REGISTER (PIE8)
#define INTERRUPT_TMR5G_REGISTER (PIE8)
#define INTERRUPT_CCP2_REGISTER (PIE8)
#define INTERRUPT_SCAN_REGISTER (PIE8)
#define INTERRUPT_U3RX_REGISTER (PIE9)
#define INTERRUPT_U3TX_REGISTER (PIE9)
#define INTERRUPT_U3E_REGISTER (PIE9)
#define INTERRUPT_U3_REGISTER (PIE9)
#define INTERRUPT_CLC4_REGISTER (PIE9)
#define INTERRUPT_INT2_REGISTER (PIE10)
#define INTERRUPT_CLC5_REGISTER (PIE10)
#define INTERRUPT_CWG2_REGISTER (PIE10)
#define INTERRUPT_NCO2_REGISTER (PIE10)
#define INTERRUPT_DMA3SCNT_REGISTER (PIE10)
#define INTERRUPT_DMA3DCNT_REGISTER (PIE10)
#define INTERRUPT_DMA3OR_REGISTER (PIE10)
#define INTERRUPT_DMA3A_REGISTER (PIE10)
#define INTERRUPT_CCP3_REGISTER (PIE11)
#define INTERRUPT_CLC6_REGISTER (PIE11)
#define INTERRUPT_CWG3_REGISTER (PIE11)
#define INTERRUPT_TMR4_REGISTER (PIE11)
#define INTERRUPT_DMA4SCNT_REGISTER (PIE11)
#define INTERRUPT_DMA4DCNT_REGISTER (PIE11)
#define INTERRUPT_DMA4OR_REGISTER (PIE11)
#define INTERRUPT_DMA4A_REGISTER (PIE11)
#define INTERRUPT_U4RX_REGISTER (PIE12)
#define INTERRUPT_U4TX_REGISTER (PIE12)
#define INTERRUPT_U4E_REGISTER (PIE12)
#define INTERRUPT_U4_REGISTER (PIE12)
#define INTERRUPT_DMA5SCNT_REGISTER (PIE12)
#define INTERRUPT_DMA5DCNT_REGISTER (PIE12)
#define INTERRUPT_DMA5OR_REGISTER (PIE12)
#define INTERRUPT_DMA5A_REGISTER (PIE12)
#define INTERRUPT_U5RX_REGISTER (PIE13)
#define INTERRUPT_U5TX_REGISTER (PIE13)
#define INTERRUPT_U5E_REGISTER (PIE13)
#define INTERRUPT_U5_REGISTER (PIE13)
#define INTERRUPT_DMA6SCNT_REGISTER (PIE13)
#define INTERRUPT_DMA6DCNT_REGISTER (PIE13)
#define INTERRUPT_DMA6OR_REGISTER (PIE13)
#define INTERRUPT_DMA6A_REGISTER (PIE13)
#define INTERRUPT_CLC7_REGISTER (PIE14)
#define INTERRUPT_C2_REGISTER (PIE14)
#define INTERRUPT_NCO3_REGISTER (PIE14)
#define INTERRUPT_NVM_REGISTER (PIE15)
#define INTERRUPT_CLC8_REGISTER (PIE15)
#define INTERRUPT_CRC_REGISTER (PIE15)
#define INTERRUPT_TMR6_REGISTER (PIE15)
// EOF Interrupt addresses

// Interrupt register bit values
#define INTERRUPT_SW_BIT (0)
#define INTERRUPT_HLVD_BIT (1)
#define INTERRUPT_OSF_BIT (2)
#define INTERRUPT_CSW_BIT (3)
#define INTERRUPT_CLC1_BIT (5)
#define INTERRUPT_IOC_BIT (7)
#define INTERRUPT_INT0_BIT (0)
#define INTERRUPT_ZCD_BIT (1)
#define INTERRUPT_AD_BIT (2)
#define INTERRUPT_ACT_BIT (3)
#define INTERRUPT_C1_BIT (4)
#define INTERRUPT_SMT1_BIT (5)
#define INTERRUPT_SMT1PRA_BIT (6)
#define INTERRUPT_SMT1PWA_BIT (7)
#define INTERRUPT_ADT_BIT (0)
#define INTERRUPT_DMA1SCNT_BIT (4)
#define INTERRUPT_DMA1DCNT_BIT (5)
#define INTERRUPT_DMA1OR_BIT (6)
#define INTERRUPT_DMA1A_BIT (7)
#define INTERRUPT_SPI1RX_BIT (0)
#define INTERRUPT_SPI1TX_BIT (1)
#define INTERRUPT_SPI1_BIT (2)
#define INTERRUPT_TMR2_BIT (3)
#define INTERRUPT_TMR1_BIT (4)
#define INTERRUPT_TMR1G_BIT (5)
#define INTERRUPT_CCP1_BIT (6)
#define INTERRUPT_TMR0_BIT (7)
#define INTERRUPT_U1RX_BIT (0)
#define INTERRUPT_U1TX_BIT (1)
#define INTERRUPT_U1E_BIT (2)
#define INTERRUPT_U1_BIT (3)
#define INTERRUPT_PWM1P_BIT (6)
#define INTERRUPT_PWM1_BIT (7)
#define INTERRUPT_SPI2RX_BIT (0)
#define INTERRUPT_SPI2TX_BIT (1)
#define INTERRUPT_SPI2_BIT (2)
#define INTERRUPT_TMR3_BIT (4)
#define INTERRUPT_TMR3G_BIT (5)
#define INTERRUPT_PWM2P_BIT (6)
#define INTERRUPT_PWM2_BIT (7)
#define INTERRUPT_INT1_BIT (0)
#define INTERRUPT_CLC2_BIT (1)
#define INTERRUPT_CWG1_BIT (2)
#define INTERRUPT_NCO1_BIT (3)
#define INTERRUPT_DMA2SCNT_BIT (4)
#define INTERRUPT_DMA2DCNT_BIT (5)
#define INTERRUPT_DMA2OR_BIT (6)
#define INTERRUPT_DMA2A_BIT (7)
#define INTERRUPT_I2C1RX_BIT (0)
#define INTERRUPT_I2C1TX_BIT (1)
#define INTERRUPT_I2C1_BIT (2)
#define INTERRUPT_I2C1E_BIT (3)
#define INTERRUPT_CLC3_BIT (5)
#define INTERRUPT_PWM3P_BIT (6)
#define INTERRUPT_PWM3_BIT (7)
#define INTERRUPT_U2RX_BIT (0)
#define INTERRUPT_U2TX_BIT (1)
#define INTERRUPT_U2E_BIT (2)
#define INTERRUPT_U2_BIT (3)
#define INTERRUPT_TMR5_BIT (4)
#define INTERRUPT_TMR5G_BIT (5)
#define INTERRUPT_CCP2_BIT (6)
#define INTERRUPT_SCAN_BIT (7)
#define INTERRUPT_U3RX_BIT (0)
#define INTERRUPT_U3TX_BIT (1)
#define INTERRUPT_U3E_BIT (2)
#define INTERRUPT_U3_BIT (3)
#define INTERRUPT_CLC4_BIT (5)
#define INTERRUPT_INT2_BIT (0)
#define INTERRUPT_CLC5_BIT (1)
#define INTERRUPT_CWG2_BIT (2)
#define INTERRUPT_NCO2_BIT (3)
#define INTERRUPT_DMA3SCNT_BIT (4)
#define INTERRUPT_DMA3DCNT_BIT (5)
#define INTERRUPT_DMA3OR_BIT (6)
#define INTERRUPT_DMA3A_BIT (7)
#define INTERRUPT_CCP3_BIT (0)
#define INTERRUPT_CLC6_BIT (1)
#define INTERRUPT_CWG3_BIT (2)
#define INTERRUPT_TMR4_BIT (3)
#define INTERRUPT_DMA4SCNT_BIT (4)
#define INTERRUPT_DMA4DCNT_BIT (5)
#define INTERRUPT_DMA4OR_BIT (6)
#define INTERRUPT_DMA4A_BIT (7)
#define INTERRUPT_U4RX_BIT (0)
#define INTERRUPT_U4TX_BIT (1)
#define INTERRUPT_U4E_BIT (2)
#define INTERRUPT_U4_BIT (3)
#define INTERRUPT_DMA5SCNT_BIT (4)
#define INTERRUPT_DMA5DCNT_BIT (5)
#define INTERRUPT_DMA5OR_BIT (6)
#define INTERRUPT_DMA5A_BIT (7)
#define INTERRUPT_U5RX_BIT (0)
#define INTERRUPT_U5TX_BIT (1)
#define INTERRUPT_U5E_BIT (2)
#define INTERRUPT_U5_BIT (3)
#define INTERRUPT_DMA6SCNT_BIT (4)
#define INTERRUPT_DMA6DCNT_BIT (5)
#define INTERRUPT_DMA6OR_BIT (6)
#define INTERRUPT_DMA6A_BIT (7)
#define INTERRUPT_CLC7_BIT (1)
#define INTERRUPT_C2_BIT (2)
#define INTERRUPT_NCO3_BIT (3)
#define INTERRUPT_NVM_BIT (0)
#define INTERRUPT_CLC8_BIT (1)
#define INTERRUPT_CRC_BIT (2)
#define INTERRUPT_TMR6_BIT (3)
// EOF Interrupt register bit values

#endif // _INTERRUPTS_MCU_H_
// ------------------------------------------------------------------------- END
