git clone --depth 1 --no-tags https://github.com/dangaradhya/SolveGPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752002363
git clone --depth 1 --no-tags https://github.com/karimelnekheily/8259_PIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755493969
git clone --depth 1 --no-tags https://github.com/jainl28patel/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755538059
git clone --depth 1 --no-tags https://github.com/5ANS5/Scripting-and-Automation-using-tcl-scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756509475
git clone --depth 1 --no-tags https://github.com/charliechin424/NTUEE-Integrated-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749660007
git clone --depth 1 --no-tags https://github.com/Gorruy/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752443127
git clone --depth 1 --no-tags https://github.com/vlsi27/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757306328
git clone --depth 1 --no-tags https://github.com/anvarakhmedov/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754224737
git clone --depth 1 --no-tags https://github.com/vvaides27tamu/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757720195
git clone --depth 1 --no-tags https://github.com/vicharak-in/UART_RX_TX_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753016524
git clone --depth 1 --no-tags https://github.com/sipneat/COEN-122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756164598
git clone --depth 1 --no-tags https://github.com/parvathy10/decade_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753112089
git clone --depth 1 --no-tags https://github.com/parvathy10/Single-Port-Memory-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752571219
git clone --depth 1 --no-tags https://github.com/AHassan001/DIGITAL-DESIGN-USING-VERILOG-AND-FPGA-FLOW-USING-VIVADO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754579355
git clone --depth 1 --no-tags https://github.com/jsdus/ALU-BitSlice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750949483
git clone --depth 1 --no-tags https://github.com/archnjh/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750209734
git clone --depth 1 --no-tags https://github.com/NawshinRaf/Digital-Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752009687
git clone --depth 1 --no-tags https://github.com/MaddieCrowley/tt06-dds-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754872368
git clone --depth 1 --no-tags https://github.com/stevehoover/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754838184
git clone --depth 1 --no-tags https://github.com/jinjuCS/Computer-Organization-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748446292
git clone --depth 1 --no-tags https://github.com/erenduyuk/Logisim-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748637112
git clone --depth 1 --no-tags https://github.com/Sameer3434/16-bits-microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749142450
git clone --depth 1 --no-tags https://github.com/SauravS-01/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749146188
git clone --depth 1 --no-tags https://github.com/musakartalengin/Integer-FloatingPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748827301
git clone --depth 1 --no-tags https://github.com/elif-colak/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749127234
git clone --depth 1 --no-tags https://github.com/rishabh4749/Useful_Lemmings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748945721
git clone --depth 1 --no-tags https://github.com/aki415/Mini-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748855972
git clone --depth 1 --no-tags https://github.com/Niotx/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748948195
git clone --depth 1 --no-tags https://github.com/samli50801/Multi-bit-Large-scale-Boolean-Matching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750163455
git clone --depth 1 --no-tags https://github.com/PFarrokhi/video-overlay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749775430
git clone --depth 1 --no-tags https://github.com/WaterDragonUseless/Mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749856779
git clone --depth 1 --no-tags https://github.com/Cengizhan18/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749781805
git clone --depth 1 --no-tags https://github.com/SDFGSJ/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749869551
git clone --depth 1 --no-tags https://github.com/PSGLGDFaithbian7/Chen-Kaida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750429410
git clone --depth 1 --no-tags https://github.com/YassineRouchad/Git_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751393043
git clone --depth 1 --no-tags https://github.com/navaneethans/VLSI-LAB-EXP-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751214223
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/ELEVATOR_CONTROL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751677606
git clone --depth 1 --no-tags https://github.com/doctor-TZ/my_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751637641
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/110-sequence-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751663133
git clone --depth 1 --no-tags https://github.com/alex-le2/verilog-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751882521
git clone --depth 1 --no-tags https://github.com/fiddleyowl/fpga-labs-fa23-fiddleyowl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752554618
git clone --depth 1 --no-tags https://github.com/samhitapatil/FPU-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753039718
git clone --depth 1 --no-tags https://github.com/KILLER-BOY-999/KILLER-PRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748561321
git clone --depth 1 --no-tags https://github.com/rcemcitak/Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753809725
git clone --depth 1 --no-tags https://github.com/rcemcitak/FPGA-Implementation-of-Simple-Quality-of-Service-based-Queuing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753807513
git clone --depth 1 --no-tags https://github.com/darshilshah7/usrf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757239882
git clone --depth 1 --no-tags https://github.com/vishnu-kuncham/IPA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757539834
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Full_sub_using_half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754899304
git clone --depth 1 --no-tags https://github.com/weilincao/uvm_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754435772
git clone --depth 1 --no-tags https://github.com/ertanhll/Parking-Lot-Occupancy-Counter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754383564
git clone --depth 1 --no-tags https://github.com/taranjot5k/Sequence-Memory-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754816842
git clone --depth 1 --no-tags https://github.com/Raheja-Sarthak/iisc_vlsi_8bit_sychronous_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754855319
git clone --depth 1 --no-tags https://github.com/himanshu1308/HDL_BITS-SOLUTIONS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755468376
git clone --depth 1 --no-tags https://github.com/calikusx/openlane_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756396498
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/100-Day-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755702801
git clone --depth 1 --no-tags https://github.com/shevrotin/theReset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756818606
git clone --depth 1 --no-tags https://github.com/lifzcn/HDLBits-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751356936
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/UART_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753559442
git clone --depth 1 --no-tags https://github.com/aliekhtera/MIPS_Data_Path_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755175683
git clone --depth 1 --no-tags https://github.com/bboydt/ecp5-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750672899
git clone --depth 1 --no-tags https://github.com/youya199/Test_ram_write.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756450837
git clone --depth 1 --no-tags https://github.com/SylvieAsija/Mini_SRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748836606
git clone --depth 1 --no-tags https://github.com/aebubebell/cis571.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748739672
git clone --depth 1 --no-tags https://github.com/eshitasangani/ece5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749614262
git clone --depth 1 --no-tags https://github.com/GuhanRajasekar/FPGA_course_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748716907
git clone --depth 1 --no-tags https://github.com/hhawley/Cardboard-Weather-Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748710124
git clone --depth 1 --no-tags https://github.com/long385552/SoC_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749299171
git clone --depth 1 --no-tags https://github.com/219677186/2311LabTest1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749973162
git clone --depth 1 --no-tags https://github.com/Royalmaddy007/5_Stage_Pipeline_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750362395
git clone --depth 1 --no-tags https://github.com/ZFXS55/Interpolation-filter-based-on-the-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750363030
git clone --depth 1 --no-tags https://github.com/corneliawg/cs272.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750125174
git clone --depth 1 --no-tags https://github.com/NitoHGa/Contador-de-pulsos----Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750082775
git clone --depth 1 --no-tags https://github.com/EngAhmed21/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750109874
git clone --depth 1 --no-tags https://github.com/Rithikiitb/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750767209
git clone --depth 1 --no-tags https://github.com/Mohammad-Azr/FPGA-Digital-Oscilloscope-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749799952
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/MEALY_1101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750275712
git clone --depth 1 --no-tags https://github.com/gtxzsxxk/dw-apb-uart-8250.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750426379
git clone --depth 1 --no-tags https://github.com/PK1203/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751777308
git clone --depth 1 --no-tags https://github.com/lukemorrison1341/SimpleCPUProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752000473
git clone --depth 1 --no-tags https://github.com/pulisrimanikanta/verilogcodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752741788
git clone --depth 1 --no-tags https://github.com/Vick210282/winograd_teach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751894127
git clone --depth 1 --no-tags https://github.com/Navjot4/30-Days-Verilog-Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749667126
git clone --depth 1 --no-tags https://github.com/Ghaithq/Adders-And-Multiplies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749408266
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/4_Bit_up-down_counter_8_states.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753922812
git clone --depth 1 --no-tags https://github.com/Kevin-Thomas-Ajax/Logic-Gates-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754631987
git clone --depth 1 --no-tags https://github.com/Griseoh/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755344985
git clone --depth 1 --no-tags https://github.com/Praranya/1x3-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754102318
git clone --depth 1 --no-tags https://github.com/Praranya/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753068190
git clone --depth 1 --no-tags https://github.com/arcotabidali/Exponential-Function-baseline-pipeline-shared.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756162805
git clone --depth 1 --no-tags https://github.com/melferranti/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756618400
git clone --depth 1 --no-tags https://github.com/melferranti/RCA-and-CSA-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756616883
git clone --depth 1 --no-tags https://github.com/KishanDESE/Efficient_FFT_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756581646
git clone --depth 1 --no-tags https://github.com/AlexiaIoana1/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756706614
git clone --depth 1 --no-tags https://github.com/buhp/pb6502vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756470442
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748904082
