#[derive(Copy, Clone, Debug, PartialEq, Eq)]
pub enum Interrupt {
    #[doc = "0 - CORE_LOCAL"]
    CORE_LOCAL = 0,
    #[doc = "1 - GPIO0_A"]
    GPIO0_A = 1,
    #[doc = "2 - GPIO0_B"]
    GPIO0_B = 2,
    #[doc = "3 - GPIO0_C"]
    GPIO0_C = 3,
    #[doc = "4 - GPIO0_D"]
    GPIO0_D = 4,
    #[doc = "5 - GPIO0_E"]
    GPIO0_E = 5,
    #[doc = "6 - GPIO0_F"]
    GPIO0_F = 6,
    #[doc = "7 - GPIO0_V"]
    GPIO0_V = 7,
    #[doc = "8 - GPIO0_W"]
    GPIO0_W = 8,
    #[doc = "9 - GPIO0_X"]
    GPIO0_X = 9,
    #[doc = "10 - GPIO0_Y"]
    GPIO0_Y = 10,
    #[doc = "11 - GPIO0_Z"]
    GPIO0_Z = 11,
    #[doc = "12 - GPIO1_A"]
    GPIO1_A = 12,
    #[doc = "13 - GPIO1_B"]
    GPIO1_B = 13,
    #[doc = "14 - GPIO1_C"]
    GPIO1_C = 14,
    #[doc = "15 - GPIO1_D"]
    GPIO1_D = 15,
    #[doc = "16 - GPIO1_E"]
    GPIO1_E = 16,
    #[doc = "17 - GPIO1_F"]
    GPIO1_F = 17,
    #[doc = "18 - GPIO1_V"]
    GPIO1_V = 18,
    #[doc = "19 - GPIO1_W"]
    GPIO1_W = 19,
    #[doc = "20 - GPIO1_X"]
    GPIO1_X = 20,
    #[doc = "21 - GPIO1_Y"]
    GPIO1_Y = 21,
    #[doc = "22 - GPIO1_Z"]
    GPIO1_Z = 22,
    #[doc = "23 - GPTMR0"]
    GPTMR0 = 23,
    #[doc = "24 - GPTMR1"]
    GPTMR1 = 24,
    #[doc = "25 - GPTMR2"]
    GPTMR2 = 25,
    #[doc = "26 - GPTMR3"]
    GPTMR3 = 26,
    #[doc = "27 - GPTMR4"]
    GPTMR4 = 27,
    #[doc = "28 - GPTMR5"]
    GPTMR5 = 28,
    #[doc = "29 - GPTMR6"]
    GPTMR6 = 29,
    #[doc = "30 - GPTMR7"]
    GPTMR7 = 30,
    #[doc = "31 - UART0"]
    UART0 = 31,
    #[doc = "32 - UART1"]
    UART1 = 32,
    #[doc = "33 - UART2"]
    UART2 = 33,
    #[doc = "34 - UART3"]
    UART3 = 34,
    #[doc = "35 - UART4"]
    UART4 = 35,
    #[doc = "36 - UART5"]
    UART5 = 36,
    #[doc = "37 - UART6"]
    UART6 = 37,
    #[doc = "38 - UART7"]
    UART7 = 38,
    #[doc = "39 - I2C0"]
    I2C0 = 39,
    #[doc = "40 - I2C1"]
    I2C1 = 40,
    #[doc = "41 - I2C2"]
    I2C2 = 41,
    #[doc = "42 - I2C3"]
    I2C3 = 42,
    #[doc = "43 - SPI0"]
    SPI0 = 43,
    #[doc = "44 - SPI1"]
    SPI1 = 44,
    #[doc = "45 - SPI2"]
    SPI2 = 45,
    #[doc = "46 - SPI3"]
    SPI3 = 46,
    #[doc = "47 - TSNS"]
    TSNS = 47,
    #[doc = "48 - MBX0A"]
    MBX0A = 48,
    #[doc = "49 - MBX0B"]
    MBX0B = 49,
    #[doc = "50 - MBX1A"]
    MBX1A = 50,
    #[doc = "51 - MBX1B"]
    MBX1B = 51,
    #[doc = "52 - EWDG0"]
    EWDG0 = 52,
    #[doc = "53 - EWDG1"]
    EWDG1 = 53,
    #[doc = "54 - EWDG2"]
    EWDG2 = 54,
    #[doc = "55 - EWDG3"]
    EWDG3 = 55,
    #[doc = "56 - HDMA"]
    HDMA = 56,
    #[doc = "57 - LOBS"]
    LOBS = 57,
    #[doc = "58 - ADC0"]
    ADC0 = 58,
    #[doc = "59 - ADC1"]
    ADC1 = 59,
    #[doc = "60 - ADC2"]
    ADC2 = 60,
    #[doc = "61 - ADC3"]
    ADC3 = 61,
    #[doc = "62 - ACMP0_0"]
    ACMP0_0 = 62,
    #[doc = "63 - ACMP0_1"]
    ACMP0_1 = 63,
    #[doc = "64 - ACMP1_0"]
    ACMP1_0 = 64,
    #[doc = "65 - ACMP1_1"]
    ACMP1_1 = 65,
    #[doc = "66 - ACMP2_0"]
    ACMP2_0 = 66,
    #[doc = "67 - ACMP2_1"]
    ACMP2_1 = 67,
    #[doc = "68 - ACMP3_0"]
    ACMP3_0 = 68,
    #[doc = "69 - ACMP3_1"]
    ACMP3_1 = 69,
    #[doc = "70 - I2S0"]
    I2S0 = 70,
    #[doc = "71 - I2S1"]
    I2S1 = 71,
    #[doc = "72 - DAO"]
    DAO = 72,
    #[doc = "73 - PDM"]
    PDM = 73,
    #[doc = "74 - UART8"]
    UART8 = 74,
    #[doc = "75 - UART9"]
    UART9 = 75,
    #[doc = "76 - UART10"]
    UART10 = 76,
    #[doc = "77 - UART11"]
    UART11 = 77,
    #[doc = "78 - UART12"]
    UART12 = 78,
    #[doc = "79 - UART13"]
    UART13 = 79,
    #[doc = "80 - UART14"]
    UART14 = 80,
    #[doc = "81 - UART15"]
    UART15 = 81,
    #[doc = "82 - I2C4"]
    I2C4 = 82,
    #[doc = "83 - I2C5"]
    I2C5 = 83,
    #[doc = "84 - I2C6"]
    I2C6 = 84,
    #[doc = "85 - I2C7"]
    I2C7 = 85,
    #[doc = "86 - SPI4"]
    SPI4 = 86,
    #[doc = "87 - SPI5"]
    SPI5 = 87,
    #[doc = "88 - SPI6"]
    SPI6 = 88,
    #[doc = "89 - SPI7"]
    SPI7 = 89,
    #[doc = "90 - MCAN0"]
    MCAN0 = 90,
    #[doc = "91 - MCAN1"]
    MCAN1 = 91,
    #[doc = "92 - MCAN2"]
    MCAN2 = 92,
    #[doc = "93 - MCAN3"]
    MCAN3 = 93,
    #[doc = "94 - MCAN4"]
    MCAN4 = 94,
    #[doc = "95 - MCAN5"]
    MCAN5 = 95,
    #[doc = "96 - MCAN6"]
    MCAN6 = 96,
    #[doc = "97 - MCAN7"]
    MCAN7 = 97,
    #[doc = "98 - PTPC"]
    PTPC = 98,
    #[doc = "99 - QEI0"]
    QEI0 = 99,
    #[doc = "100 - QEI1"]
    QEI1 = 100,
    #[doc = "101 - QEI2"]
    QEI2 = 101,
    #[doc = "102 - QEI3"]
    QEI3 = 102,
    #[doc = "103 - PWM0"]
    PWM0 = 103,
    #[doc = "104 - PWM1"]
    PWM1 = 104,
    #[doc = "105 - PWM2"]
    PWM2 = 105,
    #[doc = "106 - PWM3"]
    PWM3 = 106,
    #[doc = "107 - RDC0"]
    RDC0 = 107,
    #[doc = "108 - RDC1"]
    RDC1 = 108,
    #[doc = "109 - SDM0"]
    SDM0 = 109,
    #[doc = "110 - SDM1"]
    SDM1 = 110,
    #[doc = "111 - SEI_0"]
    SEI_0 = 111,
    #[doc = "112 - SEI_1"]
    SEI_1 = 112,
    #[doc = "113 - SEI_2"]
    SEI_2 = 113,
    #[doc = "114 - SEI_3"]
    SEI_3 = 114,
    #[doc = "115 - MTG0"]
    MTG0 = 115,
    #[doc = "116 - MTG1"]
    MTG1 = 116,
    #[doc = "117 - VSC0"]
    VSC0 = 117,
    #[doc = "118 - VSC1"]
    VSC1 = 118,
    #[doc = "119 - CLC0_0"]
    CLC0_0 = 119,
    #[doc = "120 - CLC0_1"]
    CLC0_1 = 120,
    #[doc = "121 - CLC1_0"]
    CLC1_0 = 121,
    #[doc = "122 - CLC1_1"]
    CLC1_1 = 122,
    #[doc = "123 - TRGMUX0"]
    TRGMUX0 = 123,
    #[doc = "124 - TRGMUX1"]
    TRGMUX1 = 124,
    #[doc = "125 - ENET0"]
    ENET0 = 125,
    #[doc = "126 - NTMR0"]
    NTMR0 = 126,
    #[doc = "127 - USB0"]
    USB0 = 127,
    #[doc = "128 - TSW_0"]
    TSW_0 = 128,
    #[doc = "129 - TSW_1"]
    TSW_1 = 129,
    #[doc = "130 - TSW_2"]
    TSW_2 = 130,
    #[doc = "131 - TSW_3"]
    TSW_3 = 131,
    #[doc = "132 - TSW_PTP_EVT"]
    TSW_PTP_EVT = 132,
    #[doc = "133 - ESC"]
    ESC = 133,
    #[doc = "134 - ESC_SYNC0"]
    ESC_SYNC0 = 134,
    #[doc = "135 - ESC_SYNC1"]
    ESC_SYNC1 = 135,
    #[doc = "136 - ESC_RESET"]
    ESC_RESET = 136,
    #[doc = "137 - XPI0"]
    XPI0 = 137,
    #[doc = "138 - FEMC"]
    FEMC = 138,
    #[doc = "139 - PPI"]
    PPI = 139,
    #[doc = "140 - XDMA"]
    XDMA = 140,
    #[doc = "141 - FFA"]
    FFA = 141,
    #[doc = "142 - SDP"]
    SDP = 142,
    #[doc = "143 - RNG"]
    RNG = 143,
    #[doc = "144 - PKA"]
    PKA = 144,
    #[doc = "145 - PSEC"]
    PSEC = 145,
    #[doc = "146 - PGPIO"]
    PGPIO = 146,
    #[doc = "147 - PEWDG"]
    PEWDG = 147,
    #[doc = "148 - PTMR"]
    PTMR = 148,
    #[doc = "149 - PUART"]
    PUART = 149,
    #[doc = "150 - FUSE"]
    FUSE = 150,
    #[doc = "151 - SECMON"]
    SECMON = 151,
    #[doc = "152 - RTC"]
    RTC = 152,
    #[doc = "153 - PAD_WAKEUP"]
    PAD_WAKEUP = 153,
    #[doc = "154 - BGPIO"]
    BGPIO = 154,
    #[doc = "155 - BVIO"]
    BVIO = 155,
    #[doc = "156 - BROWNOUT"]
    BROWNOUT = 156,
    #[doc = "157 - SYSCTL"]
    SYSCTL = 157,
    #[doc = "158 - CPU0"]
    CPU0 = 158,
    #[doc = "159 - CPU1"]
    CPU1 = 159,
    #[doc = "160 - DEBUG0"]
    DEBUG0 = 160,
    #[doc = "161 - DEBUG1"]
    DEBUG1 = 161,
}
unsafe impl crate::InterruptNumber for Interrupt {
    #[inline(always)]
    fn number(self) -> u16 {
        self as u16
    }
}
#[cfg(feature = "rt")]
mod _vectors {
    extern "C" {
        fn CORE_LOCAL();
        fn GPIO0_A();
        fn GPIO0_B();
        fn GPIO0_C();
        fn GPIO0_D();
        fn GPIO0_E();
        fn GPIO0_F();
        fn GPIO0_V();
        fn GPIO0_W();
        fn GPIO0_X();
        fn GPIO0_Y();
        fn GPIO0_Z();
        fn GPIO1_A();
        fn GPIO1_B();
        fn GPIO1_C();
        fn GPIO1_D();
        fn GPIO1_E();
        fn GPIO1_F();
        fn GPIO1_V();
        fn GPIO1_W();
        fn GPIO1_X();
        fn GPIO1_Y();
        fn GPIO1_Z();
        fn GPTMR0();
        fn GPTMR1();
        fn GPTMR2();
        fn GPTMR3();
        fn GPTMR4();
        fn GPTMR5();
        fn GPTMR6();
        fn GPTMR7();
        fn UART0();
        fn UART1();
        fn UART2();
        fn UART3();
        fn UART4();
        fn UART5();
        fn UART6();
        fn UART7();
        fn I2C0();
        fn I2C1();
        fn I2C2();
        fn I2C3();
        fn SPI0();
        fn SPI1();
        fn SPI2();
        fn SPI3();
        fn TSNS();
        fn MBX0A();
        fn MBX0B();
        fn MBX1A();
        fn MBX1B();
        fn EWDG0();
        fn EWDG1();
        fn EWDG2();
        fn EWDG3();
        fn HDMA();
        fn LOBS();
        fn ADC0();
        fn ADC1();
        fn ADC2();
        fn ADC3();
        fn ACMP0_0();
        fn ACMP0_1();
        fn ACMP1_0();
        fn ACMP1_1();
        fn ACMP2_0();
        fn ACMP2_1();
        fn ACMP3_0();
        fn ACMP3_1();
        fn I2S0();
        fn I2S1();
        fn DAO();
        fn PDM();
        fn UART8();
        fn UART9();
        fn UART10();
        fn UART11();
        fn UART12();
        fn UART13();
        fn UART14();
        fn UART15();
        fn I2C4();
        fn I2C5();
        fn I2C6();
        fn I2C7();
        fn SPI4();
        fn SPI5();
        fn SPI6();
        fn SPI7();
        fn MCAN0();
        fn MCAN1();
        fn MCAN2();
        fn MCAN3();
        fn MCAN4();
        fn MCAN5();
        fn MCAN6();
        fn MCAN7();
        fn PTPC();
        fn QEI0();
        fn QEI1();
        fn QEI2();
        fn QEI3();
        fn PWM0();
        fn PWM1();
        fn PWM2();
        fn PWM3();
        fn RDC0();
        fn RDC1();
        fn SDM0();
        fn SDM1();
        fn SEI_0();
        fn SEI_1();
        fn SEI_2();
        fn SEI_3();
        fn MTG0();
        fn MTG1();
        fn VSC0();
        fn VSC1();
        fn CLC0_0();
        fn CLC0_1();
        fn CLC1_0();
        fn CLC1_1();
        fn TRGMUX0();
        fn TRGMUX1();
        fn ENET0();
        fn NTMR0();
        fn USB0();
        fn TSW_0();
        fn TSW_1();
        fn TSW_2();
        fn TSW_3();
        fn TSW_PTP_EVT();
        fn ESC();
        fn ESC_SYNC0();
        fn ESC_SYNC1();
        fn ESC_RESET();
        fn XPI0();
        fn FEMC();
        fn PPI();
        fn XDMA();
        fn FFA();
        fn SDP();
        fn RNG();
        fn PKA();
        fn PSEC();
        fn PGPIO();
        fn PEWDG();
        fn PTMR();
        fn PUART();
        fn FUSE();
        fn SECMON();
        fn RTC();
        fn PAD_WAKEUP();
        fn BGPIO();
        fn BVIO();
        fn BROWNOUT();
        fn SYSCTL();
        fn CPU0();
        fn CPU1();
        fn DEBUG0();
        fn DEBUG1();
    }
    pub union Vector {
        _handler: unsafe extern "C" fn(),
        _reserved: u32,
    }
    #[link_section = ".vector_table.interrupts"]
    #[no_mangle]
    pub static __VECTORED_INTERRUPTS: [Vector; 162] = [
        Vector {
            _handler: CORE_LOCAL,
        },
        Vector { _handler: GPIO0_A },
        Vector { _handler: GPIO0_B },
        Vector { _handler: GPIO0_C },
        Vector { _handler: GPIO0_D },
        Vector { _handler: GPIO0_E },
        Vector { _handler: GPIO0_F },
        Vector { _handler: GPIO0_V },
        Vector { _handler: GPIO0_W },
        Vector { _handler: GPIO0_X },
        Vector { _handler: GPIO0_Y },
        Vector { _handler: GPIO0_Z },
        Vector { _handler: GPIO1_A },
        Vector { _handler: GPIO1_B },
        Vector { _handler: GPIO1_C },
        Vector { _handler: GPIO1_D },
        Vector { _handler: GPIO1_E },
        Vector { _handler: GPIO1_F },
        Vector { _handler: GPIO1_V },
        Vector { _handler: GPIO1_W },
        Vector { _handler: GPIO1_X },
        Vector { _handler: GPIO1_Y },
        Vector { _handler: GPIO1_Z },
        Vector { _handler: GPTMR0 },
        Vector { _handler: GPTMR1 },
        Vector { _handler: GPTMR2 },
        Vector { _handler: GPTMR3 },
        Vector { _handler: GPTMR4 },
        Vector { _handler: GPTMR5 },
        Vector { _handler: GPTMR6 },
        Vector { _handler: GPTMR7 },
        Vector { _handler: UART0 },
        Vector { _handler: UART1 },
        Vector { _handler: UART2 },
        Vector { _handler: UART3 },
        Vector { _handler: UART4 },
        Vector { _handler: UART5 },
        Vector { _handler: UART6 },
        Vector { _handler: UART7 },
        Vector { _handler: I2C0 },
        Vector { _handler: I2C1 },
        Vector { _handler: I2C2 },
        Vector { _handler: I2C3 },
        Vector { _handler: SPI0 },
        Vector { _handler: SPI1 },
        Vector { _handler: SPI2 },
        Vector { _handler: SPI3 },
        Vector { _handler: TSNS },
        Vector { _handler: MBX0A },
        Vector { _handler: MBX0B },
        Vector { _handler: MBX1A },
        Vector { _handler: MBX1B },
        Vector { _handler: EWDG0 },
        Vector { _handler: EWDG1 },
        Vector { _handler: EWDG2 },
        Vector { _handler: EWDG3 },
        Vector { _handler: HDMA },
        Vector { _handler: LOBS },
        Vector { _handler: ADC0 },
        Vector { _handler: ADC1 },
        Vector { _handler: ADC2 },
        Vector { _handler: ADC3 },
        Vector { _handler: ACMP0_0 },
        Vector { _handler: ACMP0_1 },
        Vector { _handler: ACMP1_0 },
        Vector { _handler: ACMP1_1 },
        Vector { _handler: ACMP2_0 },
        Vector { _handler: ACMP2_1 },
        Vector { _handler: ACMP3_0 },
        Vector { _handler: ACMP3_1 },
        Vector { _handler: I2S0 },
        Vector { _handler: I2S1 },
        Vector { _handler: DAO },
        Vector { _handler: PDM },
        Vector { _handler: UART8 },
        Vector { _handler: UART9 },
        Vector { _handler: UART10 },
        Vector { _handler: UART11 },
        Vector { _handler: UART12 },
        Vector { _handler: UART13 },
        Vector { _handler: UART14 },
        Vector { _handler: UART15 },
        Vector { _handler: I2C4 },
        Vector { _handler: I2C5 },
        Vector { _handler: I2C6 },
        Vector { _handler: I2C7 },
        Vector { _handler: SPI4 },
        Vector { _handler: SPI5 },
        Vector { _handler: SPI6 },
        Vector { _handler: SPI7 },
        Vector { _handler: MCAN0 },
        Vector { _handler: MCAN1 },
        Vector { _handler: MCAN2 },
        Vector { _handler: MCAN3 },
        Vector { _handler: MCAN4 },
        Vector { _handler: MCAN5 },
        Vector { _handler: MCAN6 },
        Vector { _handler: MCAN7 },
        Vector { _handler: PTPC },
        Vector { _handler: QEI0 },
        Vector { _handler: QEI1 },
        Vector { _handler: QEI2 },
        Vector { _handler: QEI3 },
        Vector { _handler: PWM0 },
        Vector { _handler: PWM1 },
        Vector { _handler: PWM2 },
        Vector { _handler: PWM3 },
        Vector { _handler: RDC0 },
        Vector { _handler: RDC1 },
        Vector { _handler: SDM0 },
        Vector { _handler: SDM1 },
        Vector { _handler: SEI_0 },
        Vector { _handler: SEI_1 },
        Vector { _handler: SEI_2 },
        Vector { _handler: SEI_3 },
        Vector { _handler: MTG0 },
        Vector { _handler: MTG1 },
        Vector { _handler: VSC0 },
        Vector { _handler: VSC1 },
        Vector { _handler: CLC0_0 },
        Vector { _handler: CLC0_1 },
        Vector { _handler: CLC1_0 },
        Vector { _handler: CLC1_1 },
        Vector { _handler: TRGMUX0 },
        Vector { _handler: TRGMUX1 },
        Vector { _handler: ENET0 },
        Vector { _handler: NTMR0 },
        Vector { _handler: USB0 },
        Vector { _handler: TSW_0 },
        Vector { _handler: TSW_1 },
        Vector { _handler: TSW_2 },
        Vector { _handler: TSW_3 },
        Vector {
            _handler: TSW_PTP_EVT,
        },
        Vector { _handler: ESC },
        Vector {
            _handler: ESC_SYNC0,
        },
        Vector {
            _handler: ESC_SYNC1,
        },
        Vector {
            _handler: ESC_RESET,
        },
        Vector { _handler: XPI0 },
        Vector { _handler: FEMC },
        Vector { _handler: PPI },
        Vector { _handler: XDMA },
        Vector { _handler: FFA },
        Vector { _handler: SDP },
        Vector { _handler: RNG },
        Vector { _handler: PKA },
        Vector { _handler: PSEC },
        Vector { _handler: PGPIO },
        Vector { _handler: PEWDG },
        Vector { _handler: PTMR },
        Vector { _handler: PUART },
        Vector { _handler: FUSE },
        Vector { _handler: SECMON },
        Vector { _handler: RTC },
        Vector {
            _handler: PAD_WAKEUP,
        },
        Vector { _handler: BGPIO },
        Vector { _handler: BVIO },
        Vector { _handler: BROWNOUT },
        Vector { _handler: SYSCTL },
        Vector { _handler: CPU0 },
        Vector { _handler: CPU1 },
        Vector { _handler: DEBUG0 },
        Vector { _handler: DEBUG1 },
    ];
}
pub const FGPIO: gpio::Gpio = unsafe { gpio::Gpio::from_ptr(0x0030_0000usize as _) };
pub const PLIC: plic::Plic = unsafe { plic::Plic::from_ptr(0xe400_0000usize as _) };
pub const MCHTMR: mchtmr::Mchtmr = unsafe { mchtmr::Mchtmr::from_ptr(0xe600_0000usize as _) };
pub const PLICSW: plicsw::Plicsw = unsafe { plicsw::Plicsw::from_ptr(0xe640_0000usize as _) };
pub const GPTMR0: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf000_0000usize as _) };
pub const GPTMR1: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf000_4000usize as _) };
pub const GPTMR2: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf000_8000usize as _) };
pub const GPTMR3: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf000_c000usize as _) };
pub const UART0: uart::Uart = unsafe { uart::Uart::from_ptr(0xf004_0000usize as _) };
pub const UART1: uart::Uart = unsafe { uart::Uart::from_ptr(0xf004_4000usize as _) };
pub const UART2: uart::Uart = unsafe { uart::Uart::from_ptr(0xf004_8000usize as _) };
pub const UART3: uart::Uart = unsafe { uart::Uart::from_ptr(0xf004_c000usize as _) };
pub const UART4: uart::Uart = unsafe { uart::Uart::from_ptr(0xf005_0000usize as _) };
pub const UART5: uart::Uart = unsafe { uart::Uart::from_ptr(0xf005_4000usize as _) };
pub const UART6: uart::Uart = unsafe { uart::Uart::from_ptr(0xf005_8000usize as _) };
pub const UART7: uart::Uart = unsafe { uart::Uart::from_ptr(0xf005_c000usize as _) };
pub const I2C0: i2c::I2c = unsafe { i2c::I2c::from_ptr(0xf006_0000usize as _) };
pub const I2C1: i2c::I2c = unsafe { i2c::I2c::from_ptr(0xf006_4000usize as _) };
pub const I2C2: i2c::I2c = unsafe { i2c::I2c::from_ptr(0xf006_8000usize as _) };
pub const I2C3: i2c::I2c = unsafe { i2c::I2c::from_ptr(0xf006_c000usize as _) };
pub const SPI0: spi::Spi = unsafe { spi::Spi::from_ptr(0xf007_0000usize as _) };
pub const SPI1: spi::Spi = unsafe { spi::Spi::from_ptr(0xf007_4000usize as _) };
pub const SPI2: spi::Spi = unsafe { spi::Spi::from_ptr(0xf007_8000usize as _) };
pub const SPI3: spi::Spi = unsafe { spi::Spi::from_ptr(0xf007_c000usize as _) };
pub const TSNS: tsns::Tsns = unsafe { tsns::Tsns::from_ptr(0xf009_0000usize as _) };
pub const MBX0A: mbx::Mbx = unsafe { mbx::Mbx::from_ptr(0xf00a_0000usize as _) };
pub const MBX0B: mbx::Mbx = unsafe { mbx::Mbx::from_ptr(0xf00a_4000usize as _) };
pub const MBX1A: mbx::Mbx = unsafe { mbx::Mbx::from_ptr(0xf00a_8000usize as _) };
pub const MBX1B: mbx::Mbx = unsafe { mbx::Mbx::from_ptr(0xf00a_c000usize as _) };
pub const WDG0: wdg::Wdg = unsafe { wdg::Wdg::from_ptr(0xf00b_0000usize as _) };
pub const WDG1: wdg::Wdg = unsafe { wdg::Wdg::from_ptr(0xf00b_4000usize as _) };
pub const CRC: crc::Crc = unsafe { crc::Crc::from_ptr(0xf00c_0000usize as _) };
pub const DMAMUX: dmamux::Dmamux = unsafe { dmamux::Dmamux::from_ptr(0xf00c_4000usize as _) };
pub const HDMA: dma::Dma = unsafe { dma::Dma::from_ptr(0xf00c_8000usize as _) };
pub const GPIO0: gpio::Gpio = unsafe { gpio::Gpio::from_ptr(0xf00d_0000usize as _) };
pub const GPIO1: gpio::Gpio = unsafe { gpio::Gpio::from_ptr(0xf00d_4000usize as _) };
pub const GPIOM: gpiom::Gpiom = unsafe { gpiom::Gpiom::from_ptr(0xf00d_8000usize as _) };
pub const LOBS: lobs::Lobs = unsafe { lobs::Lobs::from_ptr(0xf00d_c000usize as _) };
pub const ADC0: adc16::Adc = unsafe { adc16::Adc::from_ptr(0xf010_0000usize as _) };
pub const ADC1: adc16::Adc = unsafe { adc16::Adc::from_ptr(0xf010_4000usize as _) };
pub const ADC2: adc16::Adc = unsafe { adc16::Adc::from_ptr(0xf010_8000usize as _) };
pub const ACMP0: acmp::Acmp = unsafe { acmp::Acmp::from_ptr(0xf013_0000usize as _) };
pub const ACMP1: acmp::Acmp = unsafe { acmp::Acmp::from_ptr(0xf013_4000usize as _) };
pub const ACMP2: acmp::Acmp = unsafe { acmp::Acmp::from_ptr(0xf013_8000usize as _) };
pub const ACMP3: acmp::Acmp = unsafe { acmp::Acmp::from_ptr(0xf013_c000usize as _) };
pub const I2S0: i2s::I2s = unsafe { i2s::I2s::from_ptr(0xf014_0000usize as _) };
pub const I2S1: i2s::I2s = unsafe { i2s::I2s::from_ptr(0xf014_4000usize as _) };
pub const PDM: pdm::Pdm = unsafe { pdm::Pdm::from_ptr(0xf015_4000usize as _) };
pub const DAO: dao::Dao = unsafe { dao::Dao::from_ptr(0xf021_0000usize as _) };
pub const MCAN0: mcan::Mcan = unsafe { mcan::Mcan::from_ptr(0xf030_0000usize as _) };
pub const MCAN1: mcan::Mcan = unsafe { mcan::Mcan::from_ptr(0xf030_4000usize as _) };
pub const MCAN2: mcan::Mcan = unsafe { mcan::Mcan::from_ptr(0xf030_8000usize as _) };
pub const MCAN3: mcan::Mcan = unsafe { mcan::Mcan::from_ptr(0xf030_c000usize as _) };
pub const SYNT: synt::Synt = unsafe { synt::Synt::from_ptr(0xf032_8000usize as _) };
pub const PTPC: ptpc::Ptpc = unsafe { ptpc::Ptpc::from_ptr(0xf037_c000usize as _) };
pub const QEI0: qei::Qei = unsafe { qei::Qei::from_ptr(0xf040_0000usize as _) };
pub const QEI1: qei::Qei = unsafe { qei::Qei::from_ptr(0xf040_4000usize as _) };
pub const QEO0: qeo::Qeo = unsafe { qeo::Qeo::from_ptr(0xf041_0000usize as _) };
pub const QEO1: qeo::Qeo = unsafe { qeo::Qeo::from_ptr(0xf041_4000usize as _) };
pub const PWM0: pwm::Pwmv2 = unsafe { pwm::Pwmv2::from_ptr(0xf042_0000usize as _) };
pub const PWM1: pwm::Pwmv2 = unsafe { pwm::Pwmv2::from_ptr(0xf042_4000usize as _) };
pub const PWM2: pwm::Pwmv2 = unsafe { pwm::Pwmv2::from_ptr(0xf042_8000usize as _) };
pub const PWM3: pwm::Pwmv2 = unsafe { pwm::Pwmv2::from_ptr(0xf042_c000usize as _) };
pub const RDC0: rdc::Rdc = unsafe { rdc::Rdc::from_ptr(0xf044_0000usize as _) };
pub const SDM0: sdm::Sdm = unsafe { sdm::Sdm::from_ptr(0xf045_0000usize as _) };
pub const PLB: plb::Plb = unsafe { plb::Plb::from_ptr(0xf046_0000usize as _) };
pub const SEI: sei::Sei = unsafe { sei::Sei::from_ptr(0xf047_0000usize as _) };
pub const TRGM0: trgm::Trgm = unsafe { trgm::Trgm::from_ptr(0xf047_c000usize as _) };
pub const MTG0: mtg::Mtg = unsafe { mtg::Mtg::from_ptr(0xf049_0000usize as _) };
pub const VSC0: vsc::Vsc = unsafe { vsc::Vsc::from_ptr(0xf04a_0000usize as _) };
pub const CLC0: clc::Clc = unsafe { clc::Clc::from_ptr(0xf04b_0000usize as _) };
pub const USB0: usb::Usb = unsafe { usb::Usb::from_ptr(0xf112_0000usize as _) };
pub const ENET0: enet::Enet = unsafe { enet::Enet::from_ptr(0xf140_0000usize as _) };
pub const ENET1: enet::Enet = unsafe { enet::Enet::from_ptr(0xf140_4000usize as _) };
pub const ESC: esc::Esc = unsafe { esc::Esc::from_ptr(0xf140_8000usize as _) };
pub const NTMR0: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf141_0000usize as _) };
pub const NTMR1: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf141_4000usize as _) };
pub const XPI0: xpi::Xpi = unsafe { xpi::Xpi::from_ptr(0xf300_0000usize as _) };
pub const XPI1: xpi::Xpi = unsafe { xpi::Xpi::from_ptr(0xf300_4000usize as _) };
pub const FEMC: femc::Femc = unsafe { femc::Femc::from_ptr(0xf300_c000usize as _) };
pub const PPI: ppi::Ppi = unsafe { ppi::Ppi::from_ptr(0xf301_0000usize as _) };
pub const FFA: ffa::Ffa = unsafe { ffa::Ffa::from_ptr(0xf301_8000usize as _) };
pub const XDMA: dma::Dma = unsafe { dma::Dma::from_ptr(0xf310_0000usize as _) };
pub const SDP: sdp::Sdp = unsafe { sdp::Sdp::from_ptr(0xf314_0000usize as _) };
pub const PSEC: psec::Psec = unsafe { psec::Psec::from_ptr(0xf314_4000usize as _) };
pub const PMON: pmon::Pmon = unsafe { pmon::Pmon::from_ptr(0xf314_8000usize as _) };
pub const RNG: rng::Rng = unsafe { rng::Rng::from_ptr(0xf314_c000usize as _) };
pub const KEYM: keym::Keym = unsafe { keym::Keym::from_ptr(0xf315_4000usize as _) };
pub const OTP: otp::Otp = unsafe { otp::Otp::from_ptr(0xf315_8000usize as _) };
pub const SYSCTL: sysctl::Sysctl = unsafe { sysctl::Sysctl::from_ptr(0xf400_0000usize as _) };
pub const IOC: ioc::Ioc = unsafe { ioc::Ioc::from_ptr(0xf404_0000usize as _) };
pub const PLLCTL: pllctl::Pllctlv2 = unsafe { pllctl::Pllctlv2::from_ptr(0xf40c_0000usize as _) };
pub const PPOR: ppor::Ppor = unsafe { ppor::Ppor::from_ptr(0xf410_0000usize as _) };
pub const PCFG: pcfg::Pcfg = unsafe { pcfg::Pcfg::from_ptr(0xf410_4000usize as _) };
pub const PIOC: ioc::Ioc = unsafe { ioc::Ioc::from_ptr(0xf411_8000usize as _) };
pub const PGPIO: gpio::Gpio = unsafe { gpio::Gpio::from_ptr(0xf411_c000usize as _) };
pub const PTMR: tmr::Tmr = unsafe { tmr::Tmr::from_ptr(0xf412_0000usize as _) };
pub const PUART: uart::Uart = unsafe { uart::Uart::from_ptr(0xf412_4000usize as _) };
pub const PWDG: wdg::Wdg = unsafe { wdg::Wdg::from_ptr(0xf412_8000usize as _) };
pub const BPOR: bpor::Bpor = unsafe { bpor::Bpor::from_ptr(0xf420_4000usize as _) };
pub const BCFG: bcfg::Bcfg = unsafe { bcfg::Bcfg::from_ptr(0xf420_8000usize as _) };
pub const BIOC: ioc::Ioc = unsafe { ioc::Ioc::from_ptr(0xf421_0000usize as _) };
pub const BGPIO: gpio::Gpio = unsafe { gpio::Gpio::from_ptr(0xf421_4000usize as _) };
pub const BSEC: bsec::Bsec = unsafe { bsec::Bsec::from_ptr(0xf424_0000usize as _) };
pub const RTC: rtc::Rtc = unsafe { rtc::Rtc::from_ptr(0xf424_4000usize as _) };
pub const BKEY: bkey::Bkey = unsafe { bkey::Bkey::from_ptr(0xf424_8000usize as _) };
pub const BMON: bmon::Bmon = unsafe { bmon::Bmon::from_ptr(0xf424_c000usize as _) };
pub const TAMP: tamp::Tamp = unsafe { tamp::Tamp::from_ptr(0xf425_0000usize as _) };
pub const MONO: mono::Mono = unsafe { mono::Mono::from_ptr(0xf425_4000usize as _) };
#[cfg(feature = "rt")]
#[cfg(feature = "rt")]
pub use Interrupt as interrupt;
#[path = "../../peripherals/acmp_v6e.rs"]
pub mod acmp;
#[path = "../../peripherals/adc16_v6e.rs"]
pub mod adc16;
#[path = "../../peripherals/bcfg_v68.rs"]
pub mod bcfg;
#[path = "../../peripherals/bkey_common.rs"]
pub mod bkey;
#[path = "../../peripherals/bmon_common.rs"]
pub mod bmon;
#[path = "../../peripherals/bpor_v68.rs"]
pub mod bpor;
#[path = "../../peripherals/bsec_common.rs"]
pub mod bsec;
#[path = "../../peripherals/clc_v6e.rs"]
pub mod clc;
#[path = "../../peripherals/crc_common.rs"]
pub mod crc;
#[path = "../../peripherals/dao_v68.rs"]
pub mod dao;
#[path = "../../peripherals/dma_v6e.rs"]
pub mod dma;
#[path = "../../peripherals/dmamux_common.rs"]
pub mod dmamux;
#[path = "../../peripherals/enet_v68.rs"]
pub mod enet;
#[path = "../../peripherals/esc_v6e.rs"]
pub mod esc;
#[path = "../../peripherals/femc_common.rs"]
pub mod femc;
#[path = "../../peripherals/ffa_v6e.rs"]
pub mod ffa;
#[path = "../../peripherals/gpio_v53.rs"]
pub mod gpio;
#[path = "../../peripherals/gpiom_v67.rs"]
pub mod gpiom;
#[path = "../../peripherals/i2c_v53.rs"]
pub mod i2c;
#[path = "../../peripherals/i2s_common.rs"]
pub mod i2s;
#[path = "../../peripherals/ioc_common.rs"]
pub mod ioc;
#[path = "../../peripherals/keym_common.rs"]
pub mod keym;
#[path = "../../peripherals/lobs_v6e.rs"]
pub mod lobs;
#[path = "../../peripherals/mbx_common.rs"]
pub mod mbx;
#[path = "../../peripherals/mcan_v53.rs"]
pub mod mcan;
#[path = "../../peripherals/mchtmr_common.rs"]
pub mod mchtmr;
#[path = "../../peripherals/mono_common.rs"]
pub mod mono;
#[path = "../../peripherals/mtg_v6e.rs"]
pub mod mtg;
#[path = "../../peripherals/otp_common.rs"]
pub mod otp;
#[path = "../../peripherals/pcfg_v6e.rs"]
pub mod pcfg;
#[path = "../../peripherals/pdm_common.rs"]
pub mod pdm;
#[path = "../../peripherals/plb_v6e.rs"]
pub mod plb;
#[path = "../../peripherals/plic_common.rs"]
pub mod plic;
#[path = "../../peripherals/plicsw_common.rs"]
pub mod plicsw;
#[path = "../../peripherals/pllctl_v2.rs"]
pub mod pllctl;
#[path = "../../peripherals/pmon_common.rs"]
pub mod pmon;
#[path = "../../peripherals/ppi_v6e.rs"]
pub mod ppi;
#[path = "../../peripherals/ppor_v53.rs"]
pub mod ppor;
#[path = "../../peripherals/psec_common.rs"]
pub mod psec;
#[path = "../../peripherals/ptpc_common.rs"]
pub mod ptpc;
#[path = "../../peripherals/pwm_v6e.rs"]
pub mod pwm;
#[path = "../../peripherals/qei_v6e.rs"]
pub mod qei;
#[path = "../../peripherals/qeo_v6e.rs"]
pub mod qeo;
#[path = "../../peripherals/rdc_v6e.rs"]
pub mod rdc;
#[path = "../../peripherals/rng_common.rs"]
pub mod rng;
#[path = "../../peripherals/rtc_common.rs"]
pub mod rtc;
#[path = "../../peripherals/sdm_v6e.rs"]
pub mod sdm;
#[path = "../../peripherals/sdp_v53.rs"]
pub mod sdp;
#[path = "../../peripherals/sei_v6e.rs"]
pub mod sei;
#[path = "../../peripherals/spi_v53.rs"]
pub mod spi;
#[path = "../../peripherals/synt_v53.rs"]
pub mod synt;
#[path = "../../peripherals/sysctl_v6e.rs"]
pub mod sysctl;
#[path = "../../peripherals/tamp_v62.rs"]
pub mod tamp;
#[path = "../../peripherals/tmr_v6e.rs"]
pub mod tmr;
#[path = "../../peripherals/trgm_v53.rs"]
pub mod trgm;
#[path = "../../peripherals/tsns_common.rs"]
pub mod tsns;
#[path = "../../peripherals/uart_v53.rs"]
pub mod uart;
#[path = "../../peripherals/usb_v53.rs"]
pub mod usb;
#[path = "../../peripherals/vsc_v6e.rs"]
pub mod vsc;
#[path = "../../peripherals/wdg_v53.rs"]
pub mod wdg;
#[path = "../../peripherals/xpi_dummy.rs"]
pub mod xpi;
pub const FLASH_BASE: usize = 2147483648;
pub const FLASH_SIZE: usize = 1048576;
pub mod resources {
    //! `SYSCTL.RESOURCE` definitions
    pub const CPU0: usize = 0;
    pub const CPX0: usize = 1;
    pub const CPU1: usize = 8;
    pub const CPX1: usize = 9;
    pub const POW_CPU0: usize = 21;
    pub const POW_CPU1: usize = 22;
    pub const POW_OTN: usize = 23;
    pub const RST_SOC: usize = 24;
    pub const RST_CPU0: usize = 25;
    pub const RST_CPU1: usize = 26;
    pub const RST_OTN: usize = 27;
    pub const CLK_SRC_XTAL: usize = 32;
    pub const CLK_SRC_PLL0: usize = 33;
    pub const CLK_SRC_CLK0_PLL0: usize = 34;
    pub const CLK_SRC_CLK1_PLL0: usize = 35;
    pub const CLK_SRC_PLL1: usize = 36;
    pub const CLK_SRC_CLK0_PLL1: usize = 37;
    pub const CLK_SRC_CLK1_PLL1: usize = 38;
    pub const CLK_SRC_CLK2_PLL1: usize = 39;
    pub const CLK_SRC_PLL2: usize = 40;
    pub const CLK_SRC_CLK0_PLL2: usize = 41;
    pub const CLK_SRC_CLK1_PLL2: usize = 42;
    pub const CLK_SRC_PLL0_REF: usize = 43;
    pub const CLK_SRC_PLL1_REF: usize = 44;
    pub const CLK_SRC_PLL2_REF: usize = 45;
    pub const CLK_TOP_CPU0: usize = 64;
    pub const CLK_TOP_MCT0: usize = 65;
    pub const CLK_TOP_CPU1: usize = 66;
    pub const CLK_TOP_MCT1: usize = 67;
    pub const CLK_TOP_AHB0: usize = 68;
    pub const CLK_TOP_AXIF: usize = 69;
    pub const CLK_TOP_AXIS: usize = 70;
    pub const CLK_TOP_AXIC: usize = 71;
    pub const CLK_TOP_AXIN: usize = 72;
    pub const CLK_TOP_TMR0: usize = 73;
    pub const CLK_TOP_TMR1: usize = 74;
    pub const CLK_TOP_TMR2: usize = 75;
    pub const CLK_TOP_TMR3: usize = 76;
    pub const CLK_TOP_TMR4: usize = 77;
    pub const CLK_TOP_TMR5: usize = 78;
    pub const CLK_TOP_TMR6: usize = 79;
    pub const CLK_TOP_TMR7: usize = 80;
    pub const CLK_TOP_I2C0: usize = 81;
    pub const CLK_TOP_I2C1: usize = 82;
    pub const CLK_TOP_I2C2: usize = 83;
    pub const CLK_TOP_I2C3: usize = 84;
    pub const CLK_TOP_I2C4: usize = 85;
    pub const CLK_TOP_I2C5: usize = 86;
    pub const CLK_TOP_I2C6: usize = 87;
    pub const CLK_TOP_I2C7: usize = 88;
    pub const CLK_TOP_SPI0: usize = 89;
    pub const CLK_TOP_SPI1: usize = 90;
    pub const CLK_TOP_SPI2: usize = 91;
    pub const CLK_TOP_SPI3: usize = 92;
    pub const CLK_TOP_SPI4: usize = 93;
    pub const CLK_TOP_SPI5: usize = 94;
    pub const CLK_TOP_SPI6: usize = 95;
    pub const CLK_TOP_SPI7: usize = 96;
    pub const CLK_TOP_URT0: usize = 97;
    pub const CLK_TOP_URT1: usize = 98;
    pub const CLK_TOP_URT2: usize = 99;
    pub const CLK_TOP_URT3: usize = 100;
    pub const CLK_TOP_URT4: usize = 101;
    pub const CLK_TOP_URT5: usize = 102;
    pub const CLK_TOP_URT6: usize = 103;
    pub const CLK_TOP_URT7: usize = 104;
    pub const CLK_TOP_URT8: usize = 105;
    pub const CLK_TOP_URT9: usize = 106;
    pub const CLK_TOP_URT10: usize = 107;
    pub const CLK_TOP_URT11: usize = 108;
    pub const CLK_TOP_URT12: usize = 109;
    pub const CLK_TOP_URT13: usize = 110;
    pub const CLK_TOP_URT14: usize = 111;
    pub const CLK_TOP_URT15: usize = 112;
    pub const CLK_TOP_ANA0: usize = 113;
    pub const CLK_TOP_ANA1: usize = 114;
    pub const CLK_TOP_ANA2: usize = 115;
    pub const CLK_TOP_ANA3: usize = 116;
    pub const CLK_TOP_AUD0: usize = 117;
    pub const CLK_TOP_AUD1: usize = 118;
    pub const CLK_TOP_CAN0: usize = 119;
    pub const CLK_TOP_CAN1: usize = 120;
    pub const CLK_TOP_CAN2: usize = 121;
    pub const CLK_TOP_CAN3: usize = 122;
    pub const CLK_TOP_CAN4: usize = 123;
    pub const CLK_TOP_CAN5: usize = 124;
    pub const CLK_TOP_CAN6: usize = 125;
    pub const CLK_TOP_CAN7: usize = 126;
    pub const CLK_TOP_XPI0: usize = 127;
    pub const CLK_TOP_FEMC: usize = 128;
    pub const CLK_TOP_ETH0: usize = 129;
    pub const CLK_TOP_PTP0: usize = 130;
    pub const CLK_TOP_REF0: usize = 131;
    pub const CLK_TOP_REF1: usize = 132;
    pub const CLK_TOP_NTM0: usize = 133;
    pub const CLK_TOP_TSW1: usize = 134;
    pub const CLK_TOP_TSW2: usize = 135;
    pub const CLK_TOP_TSW3: usize = 136;
    pub const CLK_TOP_ADC0: usize = 137;
    pub const CLK_TOP_ADC1: usize = 138;
    pub const CLK_TOP_ADC2: usize = 139;
    pub const CLK_TOP_ADC3: usize = 140;
    pub const CLK_TOP_I2S0: usize = 141;
    pub const CLK_TOP_I2S1: usize = 142;
    pub const AHBP: usize = 256;
    pub const AXIS: usize = 257;
    pub const AXIC: usize = 258;
    pub const AXIN: usize = 259;
    pub const ROM0: usize = 260;
    pub const LMM0: usize = 261;
    pub const MCT0: usize = 262;
    pub const LMM1: usize = 263;
    pub const MCT1: usize = 264;
    pub const TMR0: usize = 265;
    pub const TMR1: usize = 266;
    pub const TMR2: usize = 267;
    pub const TMR3: usize = 268;
    pub const TMR4: usize = 269;
    pub const TMR5: usize = 270;
    pub const TMR6: usize = 271;
    pub const TMR7: usize = 272;
    pub const I2C0: usize = 273;
    pub const I2C1: usize = 274;
    pub const I2C2: usize = 275;
    pub const I2C3: usize = 276;
    pub const I2C4: usize = 277;
    pub const I2C5: usize = 278;
    pub const I2C6: usize = 279;
    pub const I2C7: usize = 280;
    pub const SPI0: usize = 281;
    pub const SPI1: usize = 282;
    pub const SPI2: usize = 283;
    pub const SPI3: usize = 284;
    pub const SPI4: usize = 285;
    pub const SPI5: usize = 286;
    pub const SPI6: usize = 287;
    pub const SPI7: usize = 288;
    pub const URT0: usize = 289;
    pub const URT1: usize = 290;
    pub const URT2: usize = 291;
    pub const URT3: usize = 292;
    pub const URT4: usize = 293;
    pub const URT5: usize = 294;
    pub const URT6: usize = 295;
    pub const URT7: usize = 296;
    pub const URT8: usize = 297;
    pub const URT9: usize = 298;
    pub const URT10: usize = 299;
    pub const URT11: usize = 300;
    pub const URT12: usize = 301;
    pub const URT13: usize = 302;
    pub const URT14: usize = 303;
    pub const URT15: usize = 304;
    pub const CRC0: usize = 305;
    pub const TSNS: usize = 306;
    pub const WDG0: usize = 307;
    pub const WDG1: usize = 308;
    pub const WDG2: usize = 309;
    pub const WDG3: usize = 310;
    pub const MBX0: usize = 311;
    pub const MBX1: usize = 312;
    pub const GPIO: usize = 313;
    pub const PPI0: usize = 314;
    pub const HDMA: usize = 315;
    pub const LOBS: usize = 316;
    pub const ADC0: usize = 317;
    pub const ADC1: usize = 318;
    pub const ADC2: usize = 319;
    pub const ADC3: usize = 320;
    pub const CMP0: usize = 321;
    pub const CMP1: usize = 322;
    pub const CMP2: usize = 323;
    pub const CMP3: usize = 324;
    pub const I2S0: usize = 325;
    pub const I2S1: usize = 326;
    pub const PDM0: usize = 327;
    pub const CLSD: usize = 328;
    pub const CAN0: usize = 329;
    pub const CAN1: usize = 330;
    pub const CAN2: usize = 331;
    pub const CAN3: usize = 332;
    pub const CAN4: usize = 333;
    pub const CAN5: usize = 334;
    pub const CAN6: usize = 335;
    pub const CAN7: usize = 336;
    pub const PTPC: usize = 337;
    pub const QEI0: usize = 338;
    pub const QEI1: usize = 339;
    pub const QEI2: usize = 340;
    pub const QEI3: usize = 341;
    pub const QEO0: usize = 342;
    pub const QEO1: usize = 343;
    pub const QEO2: usize = 344;
    pub const QEO3: usize = 345;
    pub const PWM0: usize = 346;
    pub const PWM1: usize = 347;
    pub const PWM2: usize = 348;
    pub const PWM3: usize = 349;
    pub const RDC0: usize = 350;
    pub const RDC1: usize = 351;
    pub const SDM0: usize = 352;
    pub const SDM1: usize = 353;
    pub const PLB0: usize = 354;
    pub const SEI0: usize = 355;
    pub const MTG0: usize = 356;
    pub const MTG1: usize = 357;
    pub const VSC0: usize = 358;
    pub const VSC1: usize = 359;
    pub const CLC0: usize = 360;
    pub const CLC1: usize = 361;
    pub const EMDS: usize = 362;
    pub const RNG0: usize = 363;
    pub const SDP0: usize = 364;
    pub const PKA0: usize = 365;
    pub const KMAN: usize = 366;
    pub const XPI0: usize = 367;
    pub const FEMC: usize = 368;
    pub const RAM0: usize = 369;
    pub const RAM1: usize = 370;
    pub const XDMA: usize = 371;
    pub const FFA0: usize = 372;
    pub const ETH0: usize = 373;
    pub const USB0: usize = 374;
    pub const NTM0: usize = 375;
    pub const REF0: usize = 376;
    pub const REF1: usize = 377;
    pub const TSW0: usize = 378;
    pub const ESC0: usize = 379;
}
pub mod clocks {
    //! `SYSCTL.CLOCK` definitions
    pub const CPU0: usize = 0;
    pub const MCT0: usize = 1;
    pub const CPU1: usize = 2;
    pub const MCT1: usize = 3;
    pub const AHB0: usize = 4;
    pub const AXIF: usize = 5;
    pub const AXIS: usize = 6;
    pub const AXIC: usize = 7;
    pub const AXIN: usize = 8;
    pub const TMR0: usize = 9;
    pub const TMR1: usize = 10;
    pub const TMR2: usize = 11;
    pub const TMR3: usize = 12;
    pub const TMR4: usize = 13;
    pub const TMR5: usize = 14;
    pub const TMR6: usize = 15;
    pub const TMR7: usize = 16;
    pub const I2C0: usize = 17;
    pub const I2C1: usize = 18;
    pub const I2C2: usize = 19;
    pub const I2C3: usize = 20;
    pub const I2C4: usize = 21;
    pub const I2C5: usize = 22;
    pub const I2C6: usize = 23;
    pub const I2C7: usize = 24;
    pub const SPI0: usize = 25;
    pub const SPI1: usize = 26;
    pub const SPI2: usize = 27;
    pub const SPI3: usize = 28;
    pub const SPI4: usize = 29;
    pub const SPI5: usize = 30;
    pub const SPI6: usize = 31;
    pub const SPI7: usize = 32;
    pub const URT0: usize = 33;
    pub const URT1: usize = 34;
    pub const URT2: usize = 35;
    pub const URT3: usize = 36;
    pub const URT4: usize = 37;
    pub const URT5: usize = 38;
    pub const URT6: usize = 39;
    pub const URT7: usize = 40;
    pub const URT8: usize = 41;
    pub const URT9: usize = 42;
    pub const URT10: usize = 43;
    pub const URT11: usize = 44;
    pub const URT12: usize = 45;
    pub const URT13: usize = 46;
    pub const URT14: usize = 47;
    pub const URT15: usize = 48;
    pub const ANA0: usize = 49;
    pub const ANA1: usize = 50;
    pub const ANA2: usize = 51;
    pub const ANA3: usize = 52;
    pub const AUD0: usize = 53;
    pub const AUD1: usize = 54;
    pub const CAN0: usize = 55;
    pub const CAN1: usize = 56;
    pub const CAN2: usize = 57;
    pub const CAN3: usize = 58;
    pub const CAN4: usize = 59;
    pub const CAN5: usize = 60;
    pub const CAN6: usize = 61;
    pub const CAN7: usize = 62;
    pub const XPI0: usize = 63;
    pub const FEMC: usize = 64;
    pub const ETH0: usize = 65;
    pub const PTP0: usize = 66;
    pub const NTM0: usize = 67;
    pub const REF0: usize = 68;
    pub const REF1: usize = 69;
    pub const TSW1: usize = 70;
    pub const TSW2: usize = 71;
    pub const TSW3: usize = 72;
}
pub mod pins {
    //! Pin pad definitions
    pub const PA00: usize = 0;
    pub const PA01: usize = 1;
    pub const PA02: usize = 2;
    pub const PA03: usize = 3;
    pub const PA04: usize = 4;
    pub const PA05: usize = 5;
    pub const PA06: usize = 6;
    pub const PA07: usize = 7;
    pub const PA08: usize = 8;
    pub const PA09: usize = 9;
    pub const PA10: usize = 10;
    pub const PA11: usize = 11;
    pub const PA12: usize = 12;
    pub const PA13: usize = 13;
    pub const PA14: usize = 14;
    pub const PA15: usize = 15;
    pub const PA16: usize = 16;
    pub const PA17: usize = 17;
    pub const PA18: usize = 18;
    pub const PA19: usize = 19;
    pub const PA20: usize = 20;
    pub const PA21: usize = 21;
    pub const PA22: usize = 22;
    pub const PA23: usize = 23;
    pub const PA24: usize = 24;
    pub const PA25: usize = 25;
    pub const PA26: usize = 26;
    pub const PA27: usize = 27;
    pub const PA28: usize = 28;
    pub const PA29: usize = 29;
    pub const PA30: usize = 30;
    pub const PA31: usize = 31;
    pub const PB00: usize = 32;
    pub const PB01: usize = 33;
    pub const PB02: usize = 34;
    pub const PB03: usize = 35;
    pub const PB04: usize = 36;
    pub const PB05: usize = 37;
    pub const PB06: usize = 38;
    pub const PB07: usize = 39;
    pub const PB08: usize = 40;
    pub const PB09: usize = 41;
    pub const PB10: usize = 42;
    pub const PB11: usize = 43;
    pub const PB12: usize = 44;
    pub const PB13: usize = 45;
    pub const PB14: usize = 46;
    pub const PB15: usize = 47;
    pub const PB16: usize = 48;
    pub const PB17: usize = 49;
    pub const PB18: usize = 50;
    pub const PB19: usize = 51;
    pub const PB20: usize = 52;
    pub const PB21: usize = 53;
    pub const PB22: usize = 54;
    pub const PB23: usize = 55;
    pub const PB24: usize = 56;
    pub const PB25: usize = 57;
    pub const PB26: usize = 58;
    pub const PB27: usize = 59;
    pub const PB28: usize = 60;
    pub const PB29: usize = 61;
    pub const PB30: usize = 62;
    pub const PB31: usize = 63;
    pub const PC00: usize = 64;
    pub const PC01: usize = 65;
    pub const PC02: usize = 66;
    pub const PC03: usize = 67;
    pub const PC04: usize = 68;
    pub const PC05: usize = 69;
    pub const PC06: usize = 70;
    pub const PC07: usize = 71;
    pub const PC08: usize = 72;
    pub const PC09: usize = 73;
    pub const PC10: usize = 74;
    pub const PC11: usize = 75;
    pub const PC12: usize = 76;
    pub const PC13: usize = 77;
    pub const PC14: usize = 78;
    pub const PC15: usize = 79;
    pub const PC16: usize = 80;
    pub const PC17: usize = 81;
    pub const PC18: usize = 82;
    pub const PC19: usize = 83;
    pub const PC20: usize = 84;
    pub const PC21: usize = 85;
    pub const PC22: usize = 86;
    pub const PC23: usize = 87;
    pub const PC24: usize = 88;
    pub const PC25: usize = 89;
    pub const PC26: usize = 90;
    pub const PC27: usize = 91;
    pub const PC28: usize = 92;
    pub const PC29: usize = 93;
    pub const PC30: usize = 94;
    pub const PC31: usize = 95;
    pub const PD00: usize = 96;
    pub const PD01: usize = 97;
    pub const PD02: usize = 98;
    pub const PD03: usize = 99;
    pub const PD04: usize = 100;
    pub const PD05: usize = 101;
    pub const PD06: usize = 102;
    pub const PD07: usize = 103;
    pub const PD08: usize = 104;
    pub const PD09: usize = 105;
    pub const PD10: usize = 106;
    pub const PD11: usize = 107;
    pub const PD12: usize = 108;
    pub const PD13: usize = 109;
    pub const PD14: usize = 110;
    pub const PD15: usize = 111;
    pub const PD16: usize = 112;
    pub const PD17: usize = 113;
    pub const PD18: usize = 114;
    pub const PD19: usize = 115;
    pub const PD20: usize = 116;
    pub const PD21: usize = 117;
    pub const PD22: usize = 118;
    pub const PD23: usize = 119;
    pub const PD24: usize = 120;
    pub const PD25: usize = 121;
    pub const PD26: usize = 122;
    pub const PD27: usize = 123;
    pub const PD28: usize = 124;
    pub const PD29: usize = 125;
    pub const PD30: usize = 126;
    pub const PD31: usize = 127;
    pub const PE00: usize = 128;
    pub const PE01: usize = 129;
    pub const PE02: usize = 130;
    pub const PE03: usize = 131;
    pub const PE04: usize = 132;
    pub const PE05: usize = 133;
    pub const PE06: usize = 134;
    pub const PE07: usize = 135;
    pub const PE08: usize = 136;
    pub const PE09: usize = 137;
    pub const PE10: usize = 138;
    pub const PE11: usize = 139;
    pub const PE12: usize = 140;
    pub const PE13: usize = 141;
    pub const PE14: usize = 142;
    pub const PE15: usize = 143;
    pub const PE16: usize = 144;
    pub const PE17: usize = 145;
    pub const PE18: usize = 146;
    pub const PE19: usize = 147;
    pub const PE20: usize = 148;
    pub const PE21: usize = 149;
    pub const PE22: usize = 150;
    pub const PE23: usize = 151;
    pub const PE24: usize = 152;
    pub const PE25: usize = 153;
    pub const PE26: usize = 154;
    pub const PE27: usize = 155;
    pub const PE28: usize = 156;
    pub const PE29: usize = 157;
    pub const PE30: usize = 158;
    pub const PE31: usize = 159;
    pub const PF00: usize = 160;
    pub const PF01: usize = 161;
    pub const PF02: usize = 162;
    pub const PF03: usize = 163;
    pub const PF04: usize = 164;
    pub const PF05: usize = 165;
    pub const PF06: usize = 166;
    pub const PF07: usize = 167;
    pub const PF08: usize = 168;
    pub const PF09: usize = 169;
    pub const PF10: usize = 170;
    pub const PF11: usize = 171;
    pub const PF12: usize = 172;
    pub const PF13: usize = 173;
    pub const PF14: usize = 174;
    pub const PF15: usize = 175;
    pub const PF16: usize = 176;
    pub const PF17: usize = 177;
    pub const PF18: usize = 178;
    pub const PF19: usize = 179;
    pub const PF20: usize = 180;
    pub const PF21: usize = 181;
    pub const PF22: usize = 182;
    pub const PF23: usize = 183;
    pub const PF24: usize = 184;
    pub const PF25: usize = 185;
    pub const PF26: usize = 186;
    pub const PF27: usize = 187;
    pub const PF28: usize = 188;
    pub const PF29: usize = 189;
    pub const PF30: usize = 190;
    pub const PF31: usize = 191;
    pub const PV00: usize = 352;
    pub const PV01: usize = 353;
    pub const PV02: usize = 354;
    pub const PV03: usize = 355;
    pub const PV04: usize = 356;
    pub const PV05: usize = 357;
    pub const PV06: usize = 358;
    pub const PV07: usize = 359;
    pub const PV08: usize = 360;
    pub const PV09: usize = 361;
    pub const PV10: usize = 362;
    pub const PV11: usize = 363;
    pub const PV12: usize = 364;
    pub const PV13: usize = 365;
    pub const PV14: usize = 366;
    pub const PV15: usize = 367;
    pub const PW00: usize = 384;
    pub const PW01: usize = 385;
    pub const PW02: usize = 386;
    pub const PW03: usize = 387;
    pub const PW04: usize = 388;
    pub const PW05: usize = 389;
    pub const PW06: usize = 390;
    pub const PW07: usize = 391;
    pub const PW08: usize = 392;
    pub const PW09: usize = 393;
    pub const PW10: usize = 394;
    pub const PW11: usize = 395;
    pub const PW12: usize = 396;
    pub const PW13: usize = 397;
    pub const PW14: usize = 398;
    pub const PW15: usize = 399;
    pub const PW16: usize = 400;
    pub const PW17: usize = 401;
    pub const PW18: usize = 402;
    pub const PW19: usize = 403;
    pub const PW20: usize = 404;
    pub const PW21: usize = 405;
    pub const PW22: usize = 406;
    pub const PW23: usize = 407;
    pub const PX00: usize = 416;
    pub const PX01: usize = 417;
    pub const PX02: usize = 418;
    pub const PX03: usize = 419;
    pub const PX04: usize = 420;
    pub const PX05: usize = 421;
    pub const PX06: usize = 422;
    pub const PX07: usize = 423;
    pub const PY00: usize = 448;
    pub const PY01: usize = 449;
    pub const PY02: usize = 450;
    pub const PY03: usize = 451;
    pub const PY04: usize = 452;
    pub const PY05: usize = 453;
    pub const PY06: usize = 454;
    pub const PY07: usize = 455;
    pub const PZ00: usize = 480;
    pub const PZ01: usize = 481;
    pub const PZ02: usize = 482;
    pub const PZ03: usize = 483;
    pub const PZ04: usize = 484;
    pub const PZ05: usize = 485;
    pub const PZ06: usize = 486;
    pub const PZ07: usize = 487;
}
pub mod iomux {
    //! `FUNC_CTL` function mux definitions
    pub const BIOC_PZ00_FUNC_CTL_BGPIO_Z_00: u8 = 0;
    pub const BIOC_PZ00_FUNC_CTL_SOC_PZ_00: u8 = 3;
    pub const BIOC_PZ00_FUNC_CTL_TAMP_PZ_00: u8 = 2;
    pub const BIOC_PZ01_FUNC_CTL_BGPIO_Z_01: u8 = 0;
    pub const BIOC_PZ01_FUNC_CTL_SOC_PZ_01: u8 = 3;
    pub const BIOC_PZ01_FUNC_CTL_TAMP_PZ_01: u8 = 2;
    pub const BIOC_PZ02_FUNC_CTL_BGPIO_Z_02: u8 = 0;
    pub const BIOC_PZ02_FUNC_CTL_SOC_PZ_02: u8 = 3;
    pub const BIOC_PZ02_FUNC_CTL_TAMP_PZ_02: u8 = 2;
    pub const BIOC_PZ03_FUNC_CTL_BGPIO_Z_03: u8 = 0;
    pub const BIOC_PZ03_FUNC_CTL_SOC_PZ_03: u8 = 3;
    pub const BIOC_PZ03_FUNC_CTL_TAMP_PZ_03: u8 = 2;
    pub const BIOC_PZ04_FUNC_CTL_BGPIO_Z_04: u8 = 0;
    pub const BIOC_PZ04_FUNC_CTL_SOC_PZ_04: u8 = 3;
    pub const BIOC_PZ04_FUNC_CTL_TAMP_PZ_04: u8 = 2;
    pub const BIOC_PZ05_FUNC_CTL_BGPIO_Z_05: u8 = 0;
    pub const BIOC_PZ05_FUNC_CTL_SOC_PZ_05: u8 = 3;
    pub const BIOC_PZ05_FUNC_CTL_TAMP_PZ_05: u8 = 2;
    pub const BIOC_PZ06_FUNC_CTL_BGPIO_Z_06: u8 = 0;
    pub const BIOC_PZ06_FUNC_CTL_SOC_PZ_06: u8 = 3;
    pub const BIOC_PZ06_FUNC_CTL_TAMP_PZ_06: u8 = 2;
    pub const BIOC_PZ07_FUNC_CTL_BGPIO_Z_07: u8 = 0;
    pub const BIOC_PZ07_FUNC_CTL_SOC_PZ_07: u8 = 3;
    pub const BIOC_PZ07_FUNC_CTL_TAMP_PZ_07: u8 = 2;
    pub const IOC_PA00_FUNC_CTL_GPIO_A_00: u8 = 0;
    pub const IOC_PA00_FUNC_CTL_GPTMR1_COMP_0: u8 = 1;
    pub const IOC_PA00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PA00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PA00_FUNC_CTL_SYSCTL_CLK_OBS_0: u8 = 24;
    pub const IOC_PA00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PA00_FUNC_CTL_UART0_TXD: u8 = 2;
    pub const IOC_PA01_FUNC_CTL_GPIO_A_01: u8 = 0;
    pub const IOC_PA01_FUNC_CTL_GPTMR1_CAPT_0: u8 = 1;
    pub const IOC_PA01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PA01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PA01_FUNC_CTL_SYSCTL_CLK_OBS_2: u8 = 24;
    pub const IOC_PA01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PA01_FUNC_CTL_UART0_RXD: u8 = 2;
    pub const IOC_PA02_FUNC_CTL_GPIO_A_02: u8 = 0;
    pub const IOC_PA02_FUNC_CTL_GPTMR1_COMP_1: u8 = 1;
    pub const IOC_PA02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PA02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PA02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PA02_FUNC_CTL_SYSCTL_CLK_OBS_1: u8 = 24;
    pub const IOC_PA02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PA02_FUNC_CTL_UART0_DE: u8 = 2;
    pub const IOC_PA02_FUNC_CTL_UART0_RTS: u8 = 3;
    pub const IOC_PA03_FUNC_CTL_GPIO_A_03: u8 = 0;
    pub const IOC_PA03_FUNC_CTL_GPTMR1_CAPT_1: u8 = 1;
    pub const IOC_PA03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PA03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PA03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PA03_FUNC_CTL_SPI0_CS_3: u8 = 5;
    pub const IOC_PA03_FUNC_CTL_SYSCTL_CLK_OBS_3: u8 = 24;
    pub const IOC_PA03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PA03_FUNC_CTL_UART0_CTS: u8 = 3;
    pub const IOC_PA04_FUNC_CTL_GPIO_A_04: u8 = 0;
    pub const IOC_PA04_FUNC_CTL_JTAG_TDO: u8 = 24;
    pub const IOC_PA04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PA04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PA04_FUNC_CTL_SPI1_SCLK: u8 = 5;
    pub const IOC_PA04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PA04_FUNC_CTL_UART1_CTS: u8 = 3;
    pub const IOC_PA05_FUNC_CTL_GPIO_A_05: u8 = 0;
    pub const IOC_PA05_FUNC_CTL_GPTMR1_COMP_2: u8 = 1;
    pub const IOC_PA05_FUNC_CTL_JTAG_TDI: u8 = 24;
    pub const IOC_PA05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PA05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PA05_FUNC_CTL_SPI1_CS_0: u8 = 5;
    pub const IOC_PA05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PA05_FUNC_CTL_UART1_DE: u8 = 2;
    pub const IOC_PA05_FUNC_CTL_UART1_RTS: u8 = 3;
    pub const IOC_PA06_FUNC_CTL_GPIO_A_06: u8 = 0;
    pub const IOC_PA06_FUNC_CTL_GPTMR0_CAPT_0: u8 = 1;
    pub const IOC_PA06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PA06_FUNC_CTL_JTAG_TCK: u8 = 24;
    pub const IOC_PA06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PA06_FUNC_CTL_SPI1_MISO: u8 = 5;
    pub const IOC_PA06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PA06_FUNC_CTL_UART1_RXD: u8 = 2;
    pub const IOC_PA07_FUNC_CTL_GPIO_A_07: u8 = 0;
    pub const IOC_PA07_FUNC_CTL_GPTMR0_COMP_0: u8 = 1;
    pub const IOC_PA07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PA07_FUNC_CTL_JTAG_TMS: u8 = 24;
    pub const IOC_PA07_FUNC_CTL_PDM0_D_3: u8 = 9;
    pub const IOC_PA07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PA07_FUNC_CTL_SPI1_MOSI: u8 = 5;
    pub const IOC_PA07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PA07_FUNC_CTL_UART1_TXD: u8 = 2;
    pub const IOC_PA08_FUNC_CTL_GPIO_A_08: u8 = 0;
    pub const IOC_PA08_FUNC_CTL_GPTMR0_COMP_1: u8 = 1;
    pub const IOC_PA08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PA08_FUNC_CTL_JTAG_TRST: u8 = 24;
    pub const IOC_PA08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PA08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PA08_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PA08_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PA08_FUNC_CTL_SDM1_DAT_0: u8 = 23;
    pub const IOC_PA08_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PA08_FUNC_CTL_SPI0_CS_2: u8 = 5;
    pub const IOC_PA08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PA08_FUNC_CTL_UART2_TXD: u8 = 2;
    pub const IOC_PA09_FUNC_CTL_ESC0_REFCK: u8 = 11;
    pub const IOC_PA09_FUNC_CTL_ETH0_EVTO_2: u8 = 25;
    pub const IOC_PA09_FUNC_CTL_GPIO_A_09: u8 = 0;
    pub const IOC_PA09_FUNC_CTL_GPTMR0_CAPT_1: u8 = 1;
    pub const IOC_PA09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PA09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PA09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PA09_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PA09_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PA09_FUNC_CTL_SDM1_CLK_0: u8 = 23;
    pub const IOC_PA09_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PA09_FUNC_CTL_SPI0_CS_1: u8 = 5;
    pub const IOC_PA09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PA09_FUNC_CTL_TSW0_EVTO_2: u8 = 26;
    pub const IOC_PA09_FUNC_CTL_UART2_RXD: u8 = 2;
    pub const IOC_PA10_FUNC_CTL_CPU1_NMI: u8 = 24;
    pub const IOC_PA10_FUNC_CTL_ESC0_CTR_1: u8 = 11;
    pub const IOC_PA10_FUNC_CTL_ESC0_EVTI_0: u8 = 27;
    pub const IOC_PA10_FUNC_CTL_ETH0_EVTI_0: u8 = 25;
    pub const IOC_PA10_FUNC_CTL_GPIO_A_10: u8 = 0;
    pub const IOC_PA10_FUNC_CTL_GPTMR0_COMP_2: u8 = 1;
    pub const IOC_PA10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PA10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PA10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PA10_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PA10_FUNC_CTL_SDM1_DAT_1: u8 = 23;
    pub const IOC_PA10_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PA10_FUNC_CTL_SPI0_SCLK: u8 = 5;
    pub const IOC_PA10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PA10_FUNC_CTL_TSW0_EVTI_0: u8 = 26;
    pub const IOC_PA10_FUNC_CTL_UART2_DE: u8 = 2;
    pub const IOC_PA10_FUNC_CTL_UART2_RTS: u8 = 3;
    pub const IOC_PA11_FUNC_CTL_CPU0_NMI: u8 = 24;
    pub const IOC_PA11_FUNC_CTL_ESC0_CTR_0: u8 = 11;
    pub const IOC_PA11_FUNC_CTL_ESC0_EVTO_0: u8 = 27;
    pub const IOC_PA11_FUNC_CTL_ETH0_EVTO_0: u8 = 25;
    pub const IOC_PA11_FUNC_CTL_GPIO_A_11: u8 = 0;
    pub const IOC_PA11_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PA11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PA11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PA11_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PA11_FUNC_CTL_SDM1_CLK_1: u8 = 23;
    pub const IOC_PA11_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PA11_FUNC_CTL_SPI0_CS_0: u8 = 5;
    pub const IOC_PA11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PA11_FUNC_CTL_TSW0_EVTO_0: u8 = 26;
    pub const IOC_PA11_FUNC_CTL_UART2_CTS: u8 = 3;
    pub const IOC_PA12_FUNC_CTL_CPU1_NMI: u8 = 24;
    pub const IOC_PA12_FUNC_CTL_ESC0_EVTI_1: u8 = 27;
    pub const IOC_PA12_FUNC_CTL_ESC0_SDA: u8 = 11;
    pub const IOC_PA12_FUNC_CTL_ETH0_EVTI_1: u8 = 25;
    pub const IOC_PA12_FUNC_CTL_GPIO_A_12: u8 = 0;
    pub const IOC_PA12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PA12_FUNC_CTL_PDM0_D_0: u8 = 9;
    pub const IOC_PA12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PA12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PA12_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PA12_FUNC_CTL_SDM1_DAT_2: u8 = 23;
    pub const IOC_PA12_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PA12_FUNC_CTL_SPI0_MISO: u8 = 5;
    pub const IOC_PA12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PA12_FUNC_CTL_TSW0_EVTI_1: u8 = 26;
    pub const IOC_PA12_FUNC_CTL_UART3_CTS: u8 = 3;
    pub const IOC_PA13_FUNC_CTL_CPU0_NMI: u8 = 24;
    pub const IOC_PA13_FUNC_CTL_ESC0_EVTO_1: u8 = 27;
    pub const IOC_PA13_FUNC_CTL_ESC0_SCL: u8 = 11;
    pub const IOC_PA13_FUNC_CTL_ETH0_EVTO_1: u8 = 25;
    pub const IOC_PA13_FUNC_CTL_GPIO_A_13: u8 = 0;
    pub const IOC_PA13_FUNC_CTL_GPTMR1_COMP_3: u8 = 1;
    pub const IOC_PA13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PA13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PA13_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PA13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PA13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PA13_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PA13_FUNC_CTL_SDM1_CLK_2: u8 = 23;
    pub const IOC_PA13_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PA13_FUNC_CTL_SPI0_MOSI: u8 = 5;
    pub const IOC_PA13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PA13_FUNC_CTL_TSW0_EVTO_1: u8 = 26;
    pub const IOC_PA13_FUNC_CTL_UART3_DE: u8 = 2;
    pub const IOC_PA13_FUNC_CTL_UART3_RTS: u8 = 3;
    pub const IOC_PA14_FUNC_CTL_ESC0_CTR_2: u8 = 11;
    pub const IOC_PA14_FUNC_CTL_ETH0_EVTO_3: u8 = 25;
    pub const IOC_PA14_FUNC_CTL_GPIO_A_14: u8 = 0;
    pub const IOC_PA14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PA14_FUNC_CTL_PDM0_D_2: u8 = 9;
    pub const IOC_PA14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PA14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PA14_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PA14_FUNC_CTL_SDM1_CLK_3: u8 = 23;
    pub const IOC_PA14_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PA14_FUNC_CTL_SPI0_DAT2: u8 = 5;
    pub const IOC_PA14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PA14_FUNC_CTL_TSW0_EVTO_3: u8 = 26;
    pub const IOC_PA14_FUNC_CTL_UART3_RXD: u8 = 2;
    pub const IOC_PA15_FUNC_CTL_ESC0_CTR_3: u8 = 11;
    pub const IOC_PA15_FUNC_CTL_GPIO_A_15: u8 = 0;
    pub const IOC_PA15_FUNC_CTL_GPTMR0_COMP_3: u8 = 1;
    pub const IOC_PA15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PA15_FUNC_CTL_PDM0_D_1: u8 = 9;
    pub const IOC_PA15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PA15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PA15_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PA15_FUNC_CTL_SDM1_DAT_3: u8 = 23;
    pub const IOC_PA15_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PA15_FUNC_CTL_SPI0_DAT3: u8 = 5;
    pub const IOC_PA15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PA15_FUNC_CTL_UART3_TXD: u8 = 2;
    pub const IOC_PA16_FUNC_CTL_ESC0_P0_RXDV: u8 = 11;
    pub const IOC_PA16_FUNC_CTL_GPIO_A_16: u8 = 0;
    pub const IOC_PA16_FUNC_CTL_GPTMR3_COMP_0: u8 = 1;
    pub const IOC_PA16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PA16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PA16_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PA16_FUNC_CTL_SDM0_DAT_3: u8 = 23;
    pub const IOC_PA16_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PA16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PA16_FUNC_CTL_TSW0_P1_RXDV: u8 = 10;
    pub const IOC_PA16_FUNC_CTL_UART4_TXD: u8 = 2;
    pub const IOC_PA17_FUNC_CTL_ESC0_P0_RXD_0: u8 = 11;
    pub const IOC_PA17_FUNC_CTL_GPIO_A_17: u8 = 0;
    pub const IOC_PA17_FUNC_CTL_GPTMR3_CAPT_0: u8 = 1;
    pub const IOC_PA17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PA17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PA17_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PA17_FUNC_CTL_SDM0_CLK_3: u8 = 23;
    pub const IOC_PA17_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PA17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PA17_FUNC_CTL_TSW0_P1_RXD_0: u8 = 10;
    pub const IOC_PA17_FUNC_CTL_UART4_RXD: u8 = 2;
    pub const IOC_PA18_FUNC_CTL_ESC0_P0_RXD_1: u8 = 11;
    pub const IOC_PA18_FUNC_CTL_GPIO_A_18: u8 = 0;
    pub const IOC_PA18_FUNC_CTL_GPTMR3_COMP_1: u8 = 1;
    pub const IOC_PA18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PA18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PA18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PA18_FUNC_CTL_QEI2_H1: u8 = 20;
    pub const IOC_PA18_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PA18_FUNC_CTL_SDM0_DAT_2: u8 = 23;
    pub const IOC_PA18_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PA18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PA18_FUNC_CTL_TSW0_P1_RXD_1: u8 = 10;
    pub const IOC_PA18_FUNC_CTL_UART4_DE: u8 = 2;
    pub const IOC_PA18_FUNC_CTL_UART4_RTS: u8 = 3;
    pub const IOC_PA19_FUNC_CTL_ESC0_P0_RXD_2: u8 = 11;
    pub const IOC_PA19_FUNC_CTL_GPIO_A_19: u8 = 0;
    pub const IOC_PA19_FUNC_CTL_GPTMR3_CAPT_1: u8 = 1;
    pub const IOC_PA19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PA19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PA19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PA19_FUNC_CTL_QEI2_F: u8 = 20;
    pub const IOC_PA19_FUNC_CTL_SDM0_CLK_2: u8 = 23;
    pub const IOC_PA19_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PA19_FUNC_CTL_SPI3_CS_3: u8 = 5;
    pub const IOC_PA19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PA19_FUNC_CTL_TSW0_P1_RXD_2: u8 = 10;
    pub const IOC_PA19_FUNC_CTL_UART4_CTS: u8 = 3;
    pub const IOC_PA20_FUNC_CTL_ESC0_P0_RXD_3: u8 = 11;
    pub const IOC_PA20_FUNC_CTL_GPIO_A_20: u8 = 0;
    pub const IOC_PA20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PA20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PA20_FUNC_CTL_QEI2_H0: u8 = 20;
    pub const IOC_PA20_FUNC_CTL_SDM0_DAT_1: u8 = 23;
    pub const IOC_PA20_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PA20_FUNC_CTL_SPI2_SCLK: u8 = 5;
    pub const IOC_PA20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PA20_FUNC_CTL_TSW0_P1_RXD_3: u8 = 10;
    pub const IOC_PA20_FUNC_CTL_UART5_CTS: u8 = 3;
    pub const IOC_PA21_FUNC_CTL_ESC0_P0_RXCK: u8 = 11;
    pub const IOC_PA21_FUNC_CTL_GPIO_A_21: u8 = 0;
    pub const IOC_PA21_FUNC_CTL_GPTMR3_COMP_2: u8 = 1;
    pub const IOC_PA21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PA21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PA21_FUNC_CTL_QEI2_Z: u8 = 20;
    pub const IOC_PA21_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PA21_FUNC_CTL_SDM0_CLK_1: u8 = 23;
    pub const IOC_PA21_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PA21_FUNC_CTL_SPI2_CS_0: u8 = 5;
    pub const IOC_PA21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PA21_FUNC_CTL_TSW0_P1_RXCK: u8 = 10;
    pub const IOC_PA21_FUNC_CTL_UART5_DE: u8 = 2;
    pub const IOC_PA21_FUNC_CTL_UART5_RTS: u8 = 3;
    pub const IOC_PA22_FUNC_CTL_ESC0_P1_RXER: u8 = 11;
    pub const IOC_PA22_FUNC_CTL_ETH0_TXER: u8 = 18;
    pub const IOC_PA22_FUNC_CTL_GPIO_A_22: u8 = 0;
    pub const IOC_PA22_FUNC_CTL_GPTMR2_CAPT_0: u8 = 1;
    pub const IOC_PA22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PA22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PA22_FUNC_CTL_QEI2_B: u8 = 20;
    pub const IOC_PA22_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PA22_FUNC_CTL_SDM0_DAT_0: u8 = 23;
    pub const IOC_PA22_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PA22_FUNC_CTL_SPI2_MISO: u8 = 5;
    pub const IOC_PA22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PA22_FUNC_CTL_TSW0_P2_RXER: u8 = 10;
    pub const IOC_PA22_FUNC_CTL_UART5_RXD: u8 = 2;
    pub const IOC_PA23_FUNC_CTL_ESC0_P0_RXER: u8 = 11;
    pub const IOC_PA23_FUNC_CTL_ETH0_RXER: u8 = 18;
    pub const IOC_PA23_FUNC_CTL_GPIO_A_23: u8 = 0;
    pub const IOC_PA23_FUNC_CTL_GPTMR2_COMP_0: u8 = 1;
    pub const IOC_PA23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PA23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PA23_FUNC_CTL_QEI2_A: u8 = 20;
    pub const IOC_PA23_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PA23_FUNC_CTL_SDM0_CLK_0: u8 = 23;
    pub const IOC_PA23_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PA23_FUNC_CTL_SPI2_MOSI: u8 = 5;
    pub const IOC_PA23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PA23_FUNC_CTL_TSW0_P1_RXER: u8 = 10;
    pub const IOC_PA23_FUNC_CTL_UART5_TXD: u8 = 2;
    pub const IOC_PA24_FUNC_CTL_ESC0_P0_TXCK: u8 = 11;
    pub const IOC_PA24_FUNC_CTL_GPIO_A_24: u8 = 0;
    pub const IOC_PA24_FUNC_CTL_GPTMR2_COMP_1: u8 = 1;
    pub const IOC_PA24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PA24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PA24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PA24_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PA24_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PA24_FUNC_CTL_SPI3_CS_2: u8 = 5;
    pub const IOC_PA24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PA24_FUNC_CTL_TSW0_P1_TXCK: u8 = 10;
    pub const IOC_PA24_FUNC_CTL_UART6_TXD: u8 = 2;
    pub const IOC_PA25_FUNC_CTL_ESC0_CTR_0: u8 = 18;
    pub const IOC_PA25_FUNC_CTL_ESC0_P0_TXD_0: u8 = 11;
    pub const IOC_PA25_FUNC_CTL_GPIO_A_25: u8 = 0;
    pub const IOC_PA25_FUNC_CTL_GPTMR2_CAPT_1: u8 = 1;
    pub const IOC_PA25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PA25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PA25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PA25_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PA25_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PA25_FUNC_CTL_SPI3_CS_1: u8 = 5;
    pub const IOC_PA25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PA25_FUNC_CTL_TSW0_P1_TXD_0: u8 = 10;
    pub const IOC_PA25_FUNC_CTL_UART6_RXD: u8 = 2;
    pub const IOC_PA26_FUNC_CTL_ESC0_P0_TXD_1: u8 = 11;
    pub const IOC_PA26_FUNC_CTL_GPIO_A_26: u8 = 0;
    pub const IOC_PA26_FUNC_CTL_GPTMR2_COMP_2: u8 = 1;
    pub const IOC_PA26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PA26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PA26_FUNC_CTL_QEI1_H1: u8 = 20;
    pub const IOC_PA26_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PA26_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PA26_FUNC_CTL_SPI3_SCLK: u8 = 5;
    pub const IOC_PA26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PA26_FUNC_CTL_TSW0_P1_TXD_1: u8 = 10;
    pub const IOC_PA26_FUNC_CTL_UART6_DE: u8 = 2;
    pub const IOC_PA26_FUNC_CTL_UART6_RTS: u8 = 3;
    pub const IOC_PA27_FUNC_CTL_ESC0_P0_TXD_2: u8 = 11;
    pub const IOC_PA27_FUNC_CTL_GPIO_A_27: u8 = 0;
    pub const IOC_PA27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PA27_FUNC_CTL_QEI1_F: u8 = 20;
    pub const IOC_PA27_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PA27_FUNC_CTL_SPI3_CS_0: u8 = 5;
    pub const IOC_PA27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PA27_FUNC_CTL_TSW0_P1_TXD_2: u8 = 10;
    pub const IOC_PA27_FUNC_CTL_UART6_CTS: u8 = 3;
    pub const IOC_PA28_FUNC_CTL_ESC0_CTR_1: u8 = 18;
    pub const IOC_PA28_FUNC_CTL_ESC0_P0_TXD_3: u8 = 11;
    pub const IOC_PA28_FUNC_CTL_GPIO_A_28: u8 = 0;
    pub const IOC_PA28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PA28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PA28_FUNC_CTL_QEI1_H0: u8 = 20;
    pub const IOC_PA28_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PA28_FUNC_CTL_SPI3_MISO: u8 = 5;
    pub const IOC_PA28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PA28_FUNC_CTL_TSW0_P1_TXD_3: u8 = 10;
    pub const IOC_PA28_FUNC_CTL_UART7_CTS: u8 = 3;
    pub const IOC_PA29_FUNC_CTL_ESC0_P0_TXEN: u8 = 11;
    pub const IOC_PA29_FUNC_CTL_GPIO_A_29: u8 = 0;
    pub const IOC_PA29_FUNC_CTL_GPTMR3_COMP_3: u8 = 1;
    pub const IOC_PA29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PA29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PA29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PA29_FUNC_CTL_QEI1_Z: u8 = 20;
    pub const IOC_PA29_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PA29_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PA29_FUNC_CTL_SPI3_MOSI: u8 = 5;
    pub const IOC_PA29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PA29_FUNC_CTL_TSW0_P1_TXEN: u8 = 10;
    pub const IOC_PA29_FUNC_CTL_UART7_DE: u8 = 2;
    pub const IOC_PA29_FUNC_CTL_UART7_RTS: u8 = 3;
    pub const IOC_PA30_FUNC_CTL_ESC0_MDIO: u8 = 11;
    pub const IOC_PA30_FUNC_CTL_ETH0_MDIO: u8 = 18;
    pub const IOC_PA30_FUNC_CTL_GPIO_A_30: u8 = 0;
    pub const IOC_PA30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PA30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PA30_FUNC_CTL_QEI1_A: u8 = 20;
    pub const IOC_PA30_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PA30_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PA30_FUNC_CTL_SPI3_DAT2: u8 = 5;
    pub const IOC_PA30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PA30_FUNC_CTL_TSW0_P1_MDC: u8 = 10;
    pub const IOC_PA30_FUNC_CTL_UART7_RXD: u8 = 2;
    pub const IOC_PA31_FUNC_CTL_ESC0_MDC: u8 = 11;
    pub const IOC_PA31_FUNC_CTL_ETH0_MDC: u8 = 18;
    pub const IOC_PA31_FUNC_CTL_GPIO_A_31: u8 = 0;
    pub const IOC_PA31_FUNC_CTL_GPTMR2_COMP_3: u8 = 1;
    pub const IOC_PA31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PA31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PA31_FUNC_CTL_QEI1_B: u8 = 20;
    pub const IOC_PA31_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PA31_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PA31_FUNC_CTL_SPI3_DAT3: u8 = 5;
    pub const IOC_PA31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PA31_FUNC_CTL_TSW0_P1_MDIO: u8 = 10;
    pub const IOC_PA31_FUNC_CTL_UART7_TXD: u8 = 2;
    pub const IOC_PB00_FUNC_CTL_ESC0_P0_RXDV: u8 = 11;
    pub const IOC_PB00_FUNC_CTL_ETH0_RXDV: u8 = 18;
    pub const IOC_PB00_FUNC_CTL_GPIO_B_00: u8 = 0;
    pub const IOC_PB00_FUNC_CTL_GPTMR5_COMP_0: u8 = 1;
    pub const IOC_PB00_FUNC_CTL_I2S0_TXD_0: u8 = 8;
    pub const IOC_PB00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PB00_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PB00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PB00_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PB00_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PB00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PB00_FUNC_CTL_TSW0_P1_RXDV: u8 = 10;
    pub const IOC_PB00_FUNC_CTL_UART8_TXD: u8 = 2;
    pub const IOC_PB01_FUNC_CTL_ESC0_P0_RXD_0: u8 = 11;
    pub const IOC_PB01_FUNC_CTL_ETH0_RXD_0: u8 = 18;
    pub const IOC_PB01_FUNC_CTL_GPIO_B_01: u8 = 0;
    pub const IOC_PB01_FUNC_CTL_GPTMR5_CAPT_0: u8 = 1;
    pub const IOC_PB01_FUNC_CTL_I2S0_BCLK: u8 = 8;
    pub const IOC_PB01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PB01_FUNC_CTL_PDM0_D_2: u8 = 9;
    pub const IOC_PB01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PB01_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PB01_FUNC_CTL_SDM1_DAT_3: u8 = 23;
    pub const IOC_PB01_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PB01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PB01_FUNC_CTL_TSW0_P1_RXD_0: u8 = 10;
    pub const IOC_PB01_FUNC_CTL_UART8_RXD: u8 = 2;
    pub const IOC_PB02_FUNC_CTL_ESC0_P0_RXD_1: u8 = 11;
    pub const IOC_PB02_FUNC_CTL_ETH0_RXD_1: u8 = 18;
    pub const IOC_PB02_FUNC_CTL_GPIO_B_02: u8 = 0;
    pub const IOC_PB02_FUNC_CTL_GPTMR5_COMP_1: u8 = 1;
    pub const IOC_PB02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PB02_FUNC_CTL_I2S0_TXD_3: u8 = 8;
    pub const IOC_PB02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PB02_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PB02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PB02_FUNC_CTL_QEI0_H1: u8 = 20;
    pub const IOC_PB02_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PB02_FUNC_CTL_SDM1_CLK_3: u8 = 23;
    pub const IOC_PB02_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PB02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PB02_FUNC_CTL_TSW0_P1_RXD_1: u8 = 10;
    pub const IOC_PB02_FUNC_CTL_UART8_DE: u8 = 2;
    pub const IOC_PB02_FUNC_CTL_UART8_RTS: u8 = 3;
    pub const IOC_PB03_FUNC_CTL_ESC0_P0_RXD_2: u8 = 11;
    pub const IOC_PB03_FUNC_CTL_ETH0_RXD_2: u8 = 18;
    pub const IOC_PB03_FUNC_CTL_GPIO_B_03: u8 = 0;
    pub const IOC_PB03_FUNC_CTL_GPTMR5_CAPT_1: u8 = 1;
    pub const IOC_PB03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PB03_FUNC_CTL_I2S0_TXD_1: u8 = 8;
    pub const IOC_PB03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PB03_FUNC_CTL_PDM0_D_0: u8 = 9;
    pub const IOC_PB03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PB03_FUNC_CTL_QEI0_F: u8 = 20;
    pub const IOC_PB03_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PB03_FUNC_CTL_SPI4_CS_3: u8 = 5;
    pub const IOC_PB03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PB03_FUNC_CTL_TSW0_P1_RXD_2: u8 = 10;
    pub const IOC_PB03_FUNC_CTL_UART8_CTS: u8 = 3;
    pub const IOC_PB04_FUNC_CTL_ESC0_P0_RXD_3: u8 = 11;
    pub const IOC_PB04_FUNC_CTL_ETH0_RXD_3: u8 = 18;
    pub const IOC_PB04_FUNC_CTL_GPIO_B_04: u8 = 0;
    pub const IOC_PB04_FUNC_CTL_I2S0_MCLK: u8 = 8;
    pub const IOC_PB04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PB04_FUNC_CTL_PDM0_D_1: u8 = 9;
    pub const IOC_PB04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PB04_FUNC_CTL_QEI0_H0: u8 = 20;
    pub const IOC_PB04_FUNC_CTL_SDM1_DAT_2: u8 = 23;
    pub const IOC_PB04_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PB04_FUNC_CTL_SPI5_SCLK: u8 = 5;
    pub const IOC_PB04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PB04_FUNC_CTL_TSW0_P1_RXD_3: u8 = 10;
    pub const IOC_PB04_FUNC_CTL_UART9_CTS: u8 = 3;
    pub const IOC_PB05_FUNC_CTL_ESC0_P0_RXCK: u8 = 11;
    pub const IOC_PB05_FUNC_CTL_ETH0_RXCK: u8 = 18;
    pub const IOC_PB05_FUNC_CTL_GPIO_B_05: u8 = 0;
    pub const IOC_PB05_FUNC_CTL_GPTMR5_COMP_2: u8 = 1;
    pub const IOC_PB05_FUNC_CTL_I2S0_TXD_2: u8 = 8;
    pub const IOC_PB05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PB05_FUNC_CTL_PDM0_D_3: u8 = 9;
    pub const IOC_PB05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PB05_FUNC_CTL_QEI0_Z: u8 = 20;
    pub const IOC_PB05_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PB05_FUNC_CTL_SDM1_CLK_2: u8 = 23;
    pub const IOC_PB05_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PB05_FUNC_CTL_SPI5_CS_0: u8 = 5;
    pub const IOC_PB05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PB05_FUNC_CTL_TSW0_P1_RXCK: u8 = 10;
    pub const IOC_PB05_FUNC_CTL_UART9_DE: u8 = 2;
    pub const IOC_PB05_FUNC_CTL_UART9_RTS: u8 = 3;
    pub const IOC_PB06_FUNC_CTL_ESC0_P0_TXCK: u8 = 11;
    pub const IOC_PB06_FUNC_CTL_ETH0_TXCK: u8 = 18;
    pub const IOC_PB06_FUNC_CTL_GPIO_B_06: u8 = 0;
    pub const IOC_PB06_FUNC_CTL_GPTMR4_CAPT_0: u8 = 1;
    pub const IOC_PB06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PB06_FUNC_CTL_I2S0_RXD_1: u8 = 8;
    pub const IOC_PB06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PB06_FUNC_CTL_QEI0_B: u8 = 20;
    pub const IOC_PB06_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PB06_FUNC_CTL_SDM1_DAT_1: u8 = 23;
    pub const IOC_PB06_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PB06_FUNC_CTL_SPI5_MISO: u8 = 5;
    pub const IOC_PB06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PB06_FUNC_CTL_TSW0_P1_TXCK: u8 = 10;
    pub const IOC_PB06_FUNC_CTL_UART9_RXD: u8 = 2;
    pub const IOC_PB07_FUNC_CTL_ESC0_P0_TXD_0: u8 = 11;
    pub const IOC_PB07_FUNC_CTL_ETH0_TXD_0: u8 = 18;
    pub const IOC_PB07_FUNC_CTL_GPIO_B_07: u8 = 0;
    pub const IOC_PB07_FUNC_CTL_GPTMR4_COMP_0: u8 = 1;
    pub const IOC_PB07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PB07_FUNC_CTL_I2S0_RXD_3: u8 = 8;
    pub const IOC_PB07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PB07_FUNC_CTL_QEI0_A: u8 = 20;
    pub const IOC_PB07_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PB07_FUNC_CTL_SDM1_CLK_1: u8 = 23;
    pub const IOC_PB07_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PB07_FUNC_CTL_SPI5_MOSI: u8 = 5;
    pub const IOC_PB07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PB07_FUNC_CTL_TSW0_P1_TXD_0: u8 = 10;
    pub const IOC_PB07_FUNC_CTL_UART9_TXD: u8 = 2;
    pub const IOC_PB08_FUNC_CTL_ESC0_P0_TXD_1: u8 = 11;
    pub const IOC_PB08_FUNC_CTL_ETH0_TXD_1: u8 = 18;
    pub const IOC_PB08_FUNC_CTL_GPIO_B_08: u8 = 0;
    pub const IOC_PB08_FUNC_CTL_GPTMR4_COMP_1: u8 = 1;
    pub const IOC_PB08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PB08_FUNC_CTL_I2S0_RXD_0: u8 = 8;
    pub const IOC_PB08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PB08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PB08_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PB08_FUNC_CTL_SDM1_DAT_0: u8 = 23;
    pub const IOC_PB08_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PB08_FUNC_CTL_SPI4_CS_2: u8 = 5;
    pub const IOC_PB08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PB08_FUNC_CTL_TSW0_P1_TXD_1: u8 = 10;
    pub const IOC_PB08_FUNC_CTL_UART10_TXD: u8 = 2;
    pub const IOC_PB09_FUNC_CTL_ESC0_P0_TXD_2: u8 = 11;
    pub const IOC_PB09_FUNC_CTL_ETH0_TXD_2: u8 = 18;
    pub const IOC_PB09_FUNC_CTL_GPIO_B_09: u8 = 0;
    pub const IOC_PB09_FUNC_CTL_GPTMR4_CAPT_1: u8 = 1;
    pub const IOC_PB09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PB09_FUNC_CTL_I2S0_RXD_2: u8 = 8;
    pub const IOC_PB09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PB09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PB09_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PB09_FUNC_CTL_SDM1_CLK_0: u8 = 23;
    pub const IOC_PB09_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PB09_FUNC_CTL_SPI4_CS_1: u8 = 5;
    pub const IOC_PB09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PB09_FUNC_CTL_TSW0_P1_TXD_2: u8 = 10;
    pub const IOC_PB09_FUNC_CTL_UART10_RXD: u8 = 2;
    pub const IOC_PB10_FUNC_CTL_ESC0_P0_TXD_3: u8 = 11;
    pub const IOC_PB10_FUNC_CTL_ETH0_TXD_3: u8 = 18;
    pub const IOC_PB10_FUNC_CTL_GPIO_B_10: u8 = 0;
    pub const IOC_PB10_FUNC_CTL_GPTMR4_COMP_2: u8 = 1;
    pub const IOC_PB10_FUNC_CTL_I2S0_FCLK: u8 = 8;
    pub const IOC_PB10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PB10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PB10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PB10_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PB10_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PB10_FUNC_CTL_SPI4_SCLK: u8 = 5;
    pub const IOC_PB10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PB10_FUNC_CTL_TSW0_P1_TXD_3: u8 = 10;
    pub const IOC_PB10_FUNC_CTL_UART10_DE: u8 = 2;
    pub const IOC_PB10_FUNC_CTL_UART10_RTS: u8 = 3;
    pub const IOC_PB11_FUNC_CTL_ESC0_P0_TXEN: u8 = 11;
    pub const IOC_PB11_FUNC_CTL_ETH0_TXEN: u8 = 18;
    pub const IOC_PB11_FUNC_CTL_GPIO_B_11: u8 = 0;
    pub const IOC_PB11_FUNC_CTL_I2S0_MCLK: u8 = 8;
    pub const IOC_PB11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PB11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PB11_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PB11_FUNC_CTL_SPI4_CS_0: u8 = 5;
    pub const IOC_PB11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PB11_FUNC_CTL_TSW0_P1_TXEN: u8 = 10;
    pub const IOC_PB11_FUNC_CTL_UART10_CTS: u8 = 3;
    pub const IOC_PB12_FUNC_CTL_ESC0_P1_RXDV: u8 = 11;
    pub const IOC_PB12_FUNC_CTL_GPIO_B_12: u8 = 0;
    pub const IOC_PB12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PB12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PB12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PB12_FUNC_CTL_SDM0_DAT_3: u8 = 23;
    pub const IOC_PB12_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PB12_FUNC_CTL_SPI4_MISO: u8 = 5;
    pub const IOC_PB12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PB12_FUNC_CTL_TSW0_P2_RXDV: u8 = 10;
    pub const IOC_PB12_FUNC_CTL_UART11_CTS: u8 = 3;
    pub const IOC_PB13_FUNC_CTL_ESC0_P1_RXD_0: u8 = 11;
    pub const IOC_PB13_FUNC_CTL_GPIO_B_13: u8 = 0;
    pub const IOC_PB13_FUNC_CTL_GPTMR5_COMP_3: u8 = 1;
    pub const IOC_PB13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PB13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PB13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PB13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PB13_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PB13_FUNC_CTL_SDM0_CLK_3: u8 = 23;
    pub const IOC_PB13_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PB13_FUNC_CTL_SPI4_MOSI: u8 = 5;
    pub const IOC_PB13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PB13_FUNC_CTL_TSW0_P2_RXD_0: u8 = 10;
    pub const IOC_PB13_FUNC_CTL_UART11_DE: u8 = 2;
    pub const IOC_PB13_FUNC_CTL_UART11_RTS: u8 = 3;
    pub const IOC_PB14_FUNC_CTL_ESC0_P1_RXD_1: u8 = 11;
    pub const IOC_PB14_FUNC_CTL_GPIO_B_14: u8 = 0;
    pub const IOC_PB14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PB14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PB14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PB14_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PB14_FUNC_CTL_SDM0_DAT_2: u8 = 23;
    pub const IOC_PB14_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PB14_FUNC_CTL_SPI4_DAT2: u8 = 5;
    pub const IOC_PB14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PB14_FUNC_CTL_TSW0_P2_RXD_1: u8 = 10;
    pub const IOC_PB14_FUNC_CTL_UART11_RXD: u8 = 2;
    pub const IOC_PB15_FUNC_CTL_ESC0_P1_RXD_2: u8 = 11;
    pub const IOC_PB15_FUNC_CTL_GPIO_B_15: u8 = 0;
    pub const IOC_PB15_FUNC_CTL_GPTMR4_COMP_3: u8 = 1;
    pub const IOC_PB15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PB15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PB15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PB15_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PB15_FUNC_CTL_SDM0_CLK_2: u8 = 23;
    pub const IOC_PB15_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PB15_FUNC_CTL_SPI4_DAT3: u8 = 5;
    pub const IOC_PB15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PB15_FUNC_CTL_TSW0_P2_RXD_2: u8 = 10;
    pub const IOC_PB15_FUNC_CTL_UART11_TXD: u8 = 2;
    pub const IOC_PB16_FUNC_CTL_ESC0_P1_RXD_3: u8 = 11;
    pub const IOC_PB16_FUNC_CTL_GPIO_B_16: u8 = 0;
    pub const IOC_PB16_FUNC_CTL_GPTMR7_COMP_0: u8 = 1;
    pub const IOC_PB16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PB16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PB16_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PB16_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PB16_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PB16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PB16_FUNC_CTL_TSW0_P2_RXD_3: u8 = 10;
    pub const IOC_PB16_FUNC_CTL_UART12_TXD: u8 = 2;
    pub const IOC_PB17_FUNC_CTL_ESC0_P1_RXCK: u8 = 11;
    pub const IOC_PB17_FUNC_CTL_GPIO_B_17: u8 = 0;
    pub const IOC_PB17_FUNC_CTL_GPTMR7_CAPT_0: u8 = 1;
    pub const IOC_PB17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PB17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PB17_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PB17_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PB17_FUNC_CTL_SDM0_DAT_1: u8 = 23;
    pub const IOC_PB17_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PB17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PB17_FUNC_CTL_TSW0_P2_RXCK: u8 = 10;
    pub const IOC_PB17_FUNC_CTL_UART12_RXD: u8 = 2;
    pub const IOC_PB18_FUNC_CTL_ESC0_P1_TXCK: u8 = 11;
    pub const IOC_PB18_FUNC_CTL_GPIO_B_18: u8 = 0;
    pub const IOC_PB18_FUNC_CTL_GPTMR7_COMP_1: u8 = 1;
    pub const IOC_PB18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PB18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PB18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PB18_FUNC_CTL_QEI2_H1: u8 = 20;
    pub const IOC_PB18_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PB18_FUNC_CTL_SDM0_CLK_1: u8 = 23;
    pub const IOC_PB18_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PB18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PB18_FUNC_CTL_TSW0_P2_TXCK: u8 = 10;
    pub const IOC_PB18_FUNC_CTL_UART12_DE: u8 = 2;
    pub const IOC_PB18_FUNC_CTL_UART12_RTS: u8 = 3;
    pub const IOC_PB19_FUNC_CTL_ESC0_P1_TXD_0: u8 = 11;
    pub const IOC_PB19_FUNC_CTL_GPIO_B_19: u8 = 0;
    pub const IOC_PB19_FUNC_CTL_GPTMR7_CAPT_1: u8 = 1;
    pub const IOC_PB19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PB19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PB19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PB19_FUNC_CTL_QEI2_F: u8 = 20;
    pub const IOC_PB19_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PB19_FUNC_CTL_SDM0_DAT_0: u8 = 23;
    pub const IOC_PB19_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PB19_FUNC_CTL_SPI7_CS_3: u8 = 5;
    pub const IOC_PB19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PB19_FUNC_CTL_TSW0_P2_TXD_0: u8 = 10;
    pub const IOC_PB19_FUNC_CTL_UART12_CTS: u8 = 3;
    pub const IOC_PB20_FUNC_CTL_DAO_RP: u8 = 9;
    pub const IOC_PB20_FUNC_CTL_ESC0_P1_TXD_1: u8 = 11;
    pub const IOC_PB20_FUNC_CTL_GPIO_B_20: u8 = 0;
    pub const IOC_PB20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PB20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PB20_FUNC_CTL_QEI2_H0: u8 = 20;
    pub const IOC_PB20_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PB20_FUNC_CTL_SDM0_CLK_0: u8 = 23;
    pub const IOC_PB20_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PB20_FUNC_CTL_SPI6_SCLK: u8 = 5;
    pub const IOC_PB20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PB20_FUNC_CTL_TSW0_P2_TXD_1: u8 = 10;
    pub const IOC_PB20_FUNC_CTL_UART13_CTS: u8 = 3;
    pub const IOC_PB21_FUNC_CTL_DAO_LN: u8 = 9;
    pub const IOC_PB21_FUNC_CTL_ESC0_P1_TXD_2: u8 = 11;
    pub const IOC_PB21_FUNC_CTL_GPIO_B_21: u8 = 0;
    pub const IOC_PB21_FUNC_CTL_GPTMR7_COMP_2: u8 = 1;
    pub const IOC_PB21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PB21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PB21_FUNC_CTL_QEI2_Z: u8 = 20;
    pub const IOC_PB21_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PB21_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PB21_FUNC_CTL_SPI6_CS_0: u8 = 5;
    pub const IOC_PB21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PB21_FUNC_CTL_TSW0_P2_TXD_2: u8 = 10;
    pub const IOC_PB21_FUNC_CTL_UART13_DE: u8 = 2;
    pub const IOC_PB21_FUNC_CTL_UART13_RTS: u8 = 3;
    pub const IOC_PB22_FUNC_CTL_DAO_RN: u8 = 9;
    pub const IOC_PB22_FUNC_CTL_ESC0_P1_TXD_3: u8 = 11;
    pub const IOC_PB22_FUNC_CTL_GPIO_B_22: u8 = 0;
    pub const IOC_PB22_FUNC_CTL_GPTMR6_CAPT_0: u8 = 1;
    pub const IOC_PB22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PB22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PB22_FUNC_CTL_QEI2_B: u8 = 20;
    pub const IOC_PB22_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PB22_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PB22_FUNC_CTL_SPI6_MISO: u8 = 5;
    pub const IOC_PB22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PB22_FUNC_CTL_TSW0_P2_TXD_3: u8 = 10;
    pub const IOC_PB22_FUNC_CTL_UART13_RXD: u8 = 2;
    pub const IOC_PB23_FUNC_CTL_DAO_LP: u8 = 9;
    pub const IOC_PB23_FUNC_CTL_ESC0_P1_TXEN: u8 = 11;
    pub const IOC_PB23_FUNC_CTL_GPIO_B_23: u8 = 0;
    pub const IOC_PB23_FUNC_CTL_GPTMR6_COMP_0: u8 = 1;
    pub const IOC_PB23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PB23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PB23_FUNC_CTL_QEI2_A: u8 = 20;
    pub const IOC_PB23_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PB23_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PB23_FUNC_CTL_SPI6_MOSI: u8 = 5;
    pub const IOC_PB23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PB23_FUNC_CTL_TSW0_P2_TXEN: u8 = 10;
    pub const IOC_PB23_FUNC_CTL_UART13_TXD: u8 = 2;
    pub const IOC_PB24_FUNC_CTL_ESC0_CTR_4: u8 = 11;
    pub const IOC_PB24_FUNC_CTL_ESC0_EVTI_0: u8 = 27;
    pub const IOC_PB24_FUNC_CTL_ETH0_EVTI_0: u8 = 25;
    pub const IOC_PB24_FUNC_CTL_GPIO_B_24: u8 = 0;
    pub const IOC_PB24_FUNC_CTL_GPTMR6_COMP_1: u8 = 1;
    pub const IOC_PB24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PB24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PB24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PB24_FUNC_CTL_RDC0_PWM_N: u8 = 21;
    pub const IOC_PB24_FUNC_CTL_SDM0_CLK_3: u8 = 23;
    pub const IOC_PB24_FUNC_CTL_SPI7_CS_2: u8 = 5;
    pub const IOC_PB24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PB24_FUNC_CTL_TSW0_EVTI_0: u8 = 26;
    pub const IOC_PB24_FUNC_CTL_UART14_TXD: u8 = 2;
    pub const IOC_PB24_FUNC_CTL_XPI0_CA_CS1: u8 = 14;
    pub const IOC_PB25_FUNC_CTL_ESC0_CTR_5: u8 = 11;
    pub const IOC_PB25_FUNC_CTL_ESC0_EVTO_0: u8 = 27;
    pub const IOC_PB25_FUNC_CTL_ETH0_EVTO_0: u8 = 25;
    pub const IOC_PB25_FUNC_CTL_GPIO_B_25: u8 = 0;
    pub const IOC_PB25_FUNC_CTL_GPTMR6_CAPT_1: u8 = 1;
    pub const IOC_PB25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PB25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PB25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PB25_FUNC_CTL_RDC0_PWM_P: u8 = 21;
    pub const IOC_PB25_FUNC_CTL_SDM0_DAT_3: u8 = 23;
    pub const IOC_PB25_FUNC_CTL_SPI7_CS_1: u8 = 5;
    pub const IOC_PB25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PB25_FUNC_CTL_TSW0_EVTO_0: u8 = 26;
    pub const IOC_PB25_FUNC_CTL_UART14_RXD: u8 = 2;
    pub const IOC_PB25_FUNC_CTL_XPI0_CA_DQS: u8 = 14;
    pub const IOC_PB26_FUNC_CTL_ESC0_CTR_6: u8 = 11;
    pub const IOC_PB26_FUNC_CTL_ESC0_EVTI_1: u8 = 27;
    pub const IOC_PB26_FUNC_CTL_ETH0_EVTI_1: u8 = 25;
    pub const IOC_PB26_FUNC_CTL_GPIO_B_26: u8 = 0;
    pub const IOC_PB26_FUNC_CTL_GPTMR6_COMP_2: u8 = 1;
    pub const IOC_PB26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PB26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PB26_FUNC_CTL_QEI1_H1: u8 = 20;
    pub const IOC_PB26_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PB26_FUNC_CTL_SDM0_CLK_2: u8 = 23;
    pub const IOC_PB26_FUNC_CTL_SPI7_SCLK: u8 = 5;
    pub const IOC_PB26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PB26_FUNC_CTL_TSW0_EVTI_1: u8 = 26;
    pub const IOC_PB26_FUNC_CTL_UART14_DE: u8 = 2;
    pub const IOC_PB26_FUNC_CTL_UART14_RTS: u8 = 3;
    pub const IOC_PB26_FUNC_CTL_XPI0_CA_D_2: u8 = 14;
    pub const IOC_PB27_FUNC_CTL_ESC0_CTR_7: u8 = 11;
    pub const IOC_PB27_FUNC_CTL_ETH0_EVTO_2: u8 = 25;
    pub const IOC_PB27_FUNC_CTL_GPIO_B_27: u8 = 0;
    pub const IOC_PB27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PB27_FUNC_CTL_QEI1_F: u8 = 20;
    pub const IOC_PB27_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PB27_FUNC_CTL_SDM0_DAT_2: u8 = 23;
    pub const IOC_PB27_FUNC_CTL_SPI7_CS_0: u8 = 5;
    pub const IOC_PB27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PB27_FUNC_CTL_TSW0_EVTO_2: u8 = 26;
    pub const IOC_PB27_FUNC_CTL_UART14_CTS: u8 = 3;
    pub const IOC_PB27_FUNC_CTL_XPI0_CA_D_0: u8 = 14;
    pub const IOC_PB28_FUNC_CTL_ESC0_CTR_8: u8 = 11;
    pub const IOC_PB28_FUNC_CTL_GPIO_B_28: u8 = 0;
    pub const IOC_PB28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PB28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PB28_FUNC_CTL_QEI1_H0: u8 = 20;
    pub const IOC_PB28_FUNC_CTL_RDC0_PWM_N: u8 = 21;
    pub const IOC_PB28_FUNC_CTL_SDM0_CLK_1: u8 = 23;
    pub const IOC_PB28_FUNC_CTL_SPI7_MISO: u8 = 5;
    pub const IOC_PB28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PB28_FUNC_CTL_UART15_CTS: u8 = 3;
    pub const IOC_PB28_FUNC_CTL_XPI0_CA_D_1: u8 = 14;
    pub const IOC_PB29_FUNC_CTL_ESC0_EVTO_1: u8 = 27;
    pub const IOC_PB29_FUNC_CTL_ETH0_EVTO_1: u8 = 25;
    pub const IOC_PB29_FUNC_CTL_GPIO_B_29: u8 = 0;
    pub const IOC_PB29_FUNC_CTL_GPTMR7_COMP_3: u8 = 1;
    pub const IOC_PB29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PB29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PB29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PB29_FUNC_CTL_QEI1_Z: u8 = 20;
    pub const IOC_PB29_FUNC_CTL_RDC0_PWM_P: u8 = 21;
    pub const IOC_PB29_FUNC_CTL_SDM0_DAT_1: u8 = 23;
    pub const IOC_PB29_FUNC_CTL_SPI7_MOSI: u8 = 5;
    pub const IOC_PB29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PB29_FUNC_CTL_TSW0_EVTO_1: u8 = 26;
    pub const IOC_PB29_FUNC_CTL_UART15_DE: u8 = 2;
    pub const IOC_PB29_FUNC_CTL_UART15_RTS: u8 = 3;
    pub const IOC_PB29_FUNC_CTL_XPI0_CA_SCLK: u8 = 14;
    pub const IOC_PB30_FUNC_CTL_ESC0_CTR_7: u8 = 11;
    pub const IOC_PB30_FUNC_CTL_GPIO_B_30: u8 = 0;
    pub const IOC_PB30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PB30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PB30_FUNC_CTL_QEI1_A: u8 = 20;
    pub const IOC_PB30_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PB30_FUNC_CTL_SDM0_CLK_0: u8 = 23;
    pub const IOC_PB30_FUNC_CTL_SPI7_DAT2: u8 = 5;
    pub const IOC_PB30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PB30_FUNC_CTL_UART15_RXD: u8 = 2;
    pub const IOC_PB30_FUNC_CTL_XPI0_CA_CS0: u8 = 14;
    pub const IOC_PB31_FUNC_CTL_ESC0_CTR_8: u8 = 11;
    pub const IOC_PB31_FUNC_CTL_ETH0_EVTO_3: u8 = 25;
    pub const IOC_PB31_FUNC_CTL_GPIO_B_31: u8 = 0;
    pub const IOC_PB31_FUNC_CTL_GPTMR6_COMP_3: u8 = 1;
    pub const IOC_PB31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PB31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PB31_FUNC_CTL_QEI1_B: u8 = 20;
    pub const IOC_PB31_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PB31_FUNC_CTL_SDM0_DAT_0: u8 = 23;
    pub const IOC_PB31_FUNC_CTL_SPI7_DAT3: u8 = 5;
    pub const IOC_PB31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PB31_FUNC_CTL_TSW0_EVTO_3: u8 = 26;
    pub const IOC_PB31_FUNC_CTL_UART15_TXD: u8 = 2;
    pub const IOC_PB31_FUNC_CTL_XPI0_CA_D_3: u8 = 14;
    pub const IOC_PC00_FUNC_CTL_ESC0_GPI_15: u8 = 18;
    pub const IOC_PC00_FUNC_CTL_ESC0_GPI_63: u8 = 10;
    pub const IOC_PC00_FUNC_CTL_ESC0_GPO_00: u8 = 11;
    pub const IOC_PC00_FUNC_CTL_FEMC_DQ_24: u8 = 12;
    pub const IOC_PC00_FUNC_CTL_GPIO_C_00: u8 = 0;
    pub const IOC_PC00_FUNC_CTL_GPTMR1_COMP_0: u8 = 1;
    pub const IOC_PC00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PC00_FUNC_CTL_PPI0_DQ_24: u8 = 13;
    pub const IOC_PC00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PC00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PC00_FUNC_CTL_UART0_TXD: u8 = 2;
    pub const IOC_PC00_FUNC_CTL_XPI0_CB_CS0: u8 = 14;
    pub const IOC_PC01_FUNC_CTL_ESC0_GPI_14: u8 = 18;
    pub const IOC_PC01_FUNC_CTL_ESC0_GPI_62: u8 = 10;
    pub const IOC_PC01_FUNC_CTL_ESC0_GPO_01: u8 = 11;
    pub const IOC_PC01_FUNC_CTL_FEMC_DQ_25: u8 = 12;
    pub const IOC_PC01_FUNC_CTL_GPIO_C_01: u8 = 0;
    pub const IOC_PC01_FUNC_CTL_GPTMR1_CAPT_0: u8 = 1;
    pub const IOC_PC01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PC01_FUNC_CTL_PPI0_DQ_25: u8 = 13;
    pub const IOC_PC01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PC01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PC01_FUNC_CTL_UART0_RXD: u8 = 2;
    pub const IOC_PC01_FUNC_CTL_XPI0_CB_D_1: u8 = 14;
    pub const IOC_PC02_FUNC_CTL_ESC0_GPI_13: u8 = 18;
    pub const IOC_PC02_FUNC_CTL_ESC0_GPI_61: u8 = 10;
    pub const IOC_PC02_FUNC_CTL_ESC0_GPO_02: u8 = 11;
    pub const IOC_PC02_FUNC_CTL_FEMC_DQ_22: u8 = 12;
    pub const IOC_PC02_FUNC_CTL_GPIO_C_02: u8 = 0;
    pub const IOC_PC02_FUNC_CTL_GPTMR1_COMP_1: u8 = 1;
    pub const IOC_PC02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PC02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PC02_FUNC_CTL_PPI0_DQ_22: u8 = 13;
    pub const IOC_PC02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PC02_FUNC_CTL_QEI0_H1: u8 = 20;
    pub const IOC_PC02_FUNC_CTL_SDM1_CLK_0: u8 = 23;
    pub const IOC_PC02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PC02_FUNC_CTL_UART0_DE: u8 = 2;
    pub const IOC_PC02_FUNC_CTL_UART0_RTS: u8 = 3;
    pub const IOC_PC02_FUNC_CTL_XPI0_CB_D_2: u8 = 14;
    pub const IOC_PC03_FUNC_CTL_ESC0_GPI_12: u8 = 18;
    pub const IOC_PC03_FUNC_CTL_ESC0_GPI_60: u8 = 10;
    pub const IOC_PC03_FUNC_CTL_ESC0_GPO_03: u8 = 11;
    pub const IOC_PC03_FUNC_CTL_FEMC_DQ_26: u8 = 12;
    pub const IOC_PC03_FUNC_CTL_GPIO_C_03: u8 = 0;
    pub const IOC_PC03_FUNC_CTL_GPTMR1_CAPT_1: u8 = 1;
    pub const IOC_PC03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PC03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PC03_FUNC_CTL_PPI0_DQ_26: u8 = 13;
    pub const IOC_PC03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PC03_FUNC_CTL_QEI0_F: u8 = 20;
    pub const IOC_PC03_FUNC_CTL_SPI1_CS_3: u8 = 5;
    pub const IOC_PC03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PC03_FUNC_CTL_UART0_CTS: u8 = 3;
    pub const IOC_PC03_FUNC_CTL_XPI0_CB_D_3: u8 = 14;
    pub const IOC_PC04_FUNC_CTL_ESC0_GPI_11: u8 = 18;
    pub const IOC_PC04_FUNC_CTL_ESC0_GPI_59: u8 = 10;
    pub const IOC_PC04_FUNC_CTL_ESC0_GPO_04: u8 = 11;
    pub const IOC_PC04_FUNC_CTL_FEMC_DQ_27: u8 = 12;
    pub const IOC_PC04_FUNC_CTL_GPIO_C_04: u8 = 0;
    pub const IOC_PC04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PC04_FUNC_CTL_PPI0_DQ_27: u8 = 13;
    pub const IOC_PC04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PC04_FUNC_CTL_QEI0_H0: u8 = 20;
    pub const IOC_PC04_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PC04_FUNC_CTL_SPI0_SCLK: u8 = 5;
    pub const IOC_PC04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PC04_FUNC_CTL_UART1_CTS: u8 = 3;
    pub const IOC_PC04_FUNC_CTL_XPI0_CB_SCLK: u8 = 14;
    pub const IOC_PC05_FUNC_CTL_ESC0_GPI_10: u8 = 18;
    pub const IOC_PC05_FUNC_CTL_ESC0_GPI_58: u8 = 10;
    pub const IOC_PC05_FUNC_CTL_ESC0_GPO_05: u8 = 11;
    pub const IOC_PC05_FUNC_CTL_FEMC_DQ_28: u8 = 12;
    pub const IOC_PC05_FUNC_CTL_GPIO_C_05: u8 = 0;
    pub const IOC_PC05_FUNC_CTL_GPTMR1_COMP_2: u8 = 1;
    pub const IOC_PC05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PC05_FUNC_CTL_PPI0_DQ_28: u8 = 13;
    pub const IOC_PC05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PC05_FUNC_CTL_QEI0_Z: u8 = 20;
    pub const IOC_PC05_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PC05_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PC05_FUNC_CTL_SPI0_CS_0: u8 = 5;
    pub const IOC_PC05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PC05_FUNC_CTL_UART1_DE: u8 = 2;
    pub const IOC_PC05_FUNC_CTL_UART1_RTS: u8 = 3;
    pub const IOC_PC05_FUNC_CTL_XPI0_CA_CS0: u8 = 14;
    pub const IOC_PC06_FUNC_CTL_ESC0_GPI_09: u8 = 18;
    pub const IOC_PC06_FUNC_CTL_ESC0_GPI_57: u8 = 10;
    pub const IOC_PC06_FUNC_CTL_ESC0_GPO_06: u8 = 11;
    pub const IOC_PC06_FUNC_CTL_FEMC_DQ_29: u8 = 12;
    pub const IOC_PC06_FUNC_CTL_GPIO_C_06: u8 = 0;
    pub const IOC_PC06_FUNC_CTL_GPTMR0_CAPT_0: u8 = 1;
    pub const IOC_PC06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PC06_FUNC_CTL_PPI0_DQ_29: u8 = 13;
    pub const IOC_PC06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PC06_FUNC_CTL_QEI0_B: u8 = 20;
    pub const IOC_PC06_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PC06_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PC06_FUNC_CTL_SPI0_MISO: u8 = 5;
    pub const IOC_PC06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PC06_FUNC_CTL_UART1_RXD: u8 = 2;
    pub const IOC_PC06_FUNC_CTL_XPI0_CA_D_1: u8 = 14;
    pub const IOC_PC07_FUNC_CTL_ESC0_GPI_08: u8 = 18;
    pub const IOC_PC07_FUNC_CTL_ESC0_GPI_56: u8 = 10;
    pub const IOC_PC07_FUNC_CTL_ESC0_GPO_07: u8 = 11;
    pub const IOC_PC07_FUNC_CTL_FEMC_DQ_30: u8 = 12;
    pub const IOC_PC07_FUNC_CTL_GPIO_C_07: u8 = 0;
    pub const IOC_PC07_FUNC_CTL_GPTMR0_COMP_0: u8 = 1;
    pub const IOC_PC07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PC07_FUNC_CTL_PPI0_DQ_30: u8 = 13;
    pub const IOC_PC07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PC07_FUNC_CTL_QEI0_A: u8 = 20;
    pub const IOC_PC07_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PC07_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PC07_FUNC_CTL_SPI0_MOSI: u8 = 5;
    pub const IOC_PC07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PC07_FUNC_CTL_UART1_TXD: u8 = 2;
    pub const IOC_PC07_FUNC_CTL_XPI0_CA_D_3: u8 = 14;
    pub const IOC_PC08_FUNC_CTL_ESC0_GPI_07: u8 = 18;
    pub const IOC_PC08_FUNC_CTL_ESC0_GPI_55: u8 = 10;
    pub const IOC_PC08_FUNC_CTL_ESC0_GPO_08: u8 = 11;
    pub const IOC_PC08_FUNC_CTL_FEMC_DQ_31: u8 = 12;
    pub const IOC_PC08_FUNC_CTL_GPIO_C_08: u8 = 0;
    pub const IOC_PC08_FUNC_CTL_GPTMR0_COMP_1: u8 = 1;
    pub const IOC_PC08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PC08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PC08_FUNC_CTL_PPI0_DQ_31: u8 = 13;
    pub const IOC_PC08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PC08_FUNC_CTL_SPI1_CS_2: u8 = 5;
    pub const IOC_PC08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PC08_FUNC_CTL_UART2_TXD: u8 = 2;
    pub const IOC_PC08_FUNC_CTL_XPI0_CA_SCLK: u8 = 14;
    pub const IOC_PC09_FUNC_CTL_ESC0_GPI_06: u8 = 18;
    pub const IOC_PC09_FUNC_CTL_ESC0_GPI_54: u8 = 10;
    pub const IOC_PC09_FUNC_CTL_ESC0_GPO_09: u8 = 11;
    pub const IOC_PC09_FUNC_CTL_FEMC_DQ_23: u8 = 12;
    pub const IOC_PC09_FUNC_CTL_GPIO_C_09: u8 = 0;
    pub const IOC_PC09_FUNC_CTL_GPTMR0_CAPT_1: u8 = 1;
    pub const IOC_PC09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PC09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PC09_FUNC_CTL_PPI0_DQ_23: u8 = 13;
    pub const IOC_PC09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PC09_FUNC_CTL_SDM1_DAT_0: u8 = 23;
    pub const IOC_PC09_FUNC_CTL_SPI1_CS_1: u8 = 5;
    pub const IOC_PC09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PC09_FUNC_CTL_UART2_RXD: u8 = 2;
    pub const IOC_PC09_FUNC_CTL_XPI0_CB_CS1: u8 = 14;
    pub const IOC_PC10_FUNC_CTL_ESC0_GPI_05: u8 = 18;
    pub const IOC_PC10_FUNC_CTL_ESC0_GPI_53: u8 = 10;
    pub const IOC_PC10_FUNC_CTL_ESC0_GPO_10: u8 = 11;
    pub const IOC_PC10_FUNC_CTL_FEMC_DQ_20: u8 = 12;
    pub const IOC_PC10_FUNC_CTL_GPIO_C_10: u8 = 0;
    pub const IOC_PC10_FUNC_CTL_GPTMR0_COMP_2: u8 = 1;
    pub const IOC_PC10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PC10_FUNC_CTL_PPI0_DQ_20: u8 = 13;
    pub const IOC_PC10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PC10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PC10_FUNC_CTL_SDM1_CLK_1: u8 = 23;
    pub const IOC_PC10_FUNC_CTL_SPI1_SCLK: u8 = 5;
    pub const IOC_PC10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PC10_FUNC_CTL_UART2_DE: u8 = 2;
    pub const IOC_PC10_FUNC_CTL_UART2_RTS: u8 = 3;
    pub const IOC_PC10_FUNC_CTL_XPI0_CB_D_0: u8 = 14;
    pub const IOC_PC11_FUNC_CTL_ESC0_GPI_04: u8 = 18;
    pub const IOC_PC11_FUNC_CTL_ESC0_GPI_52: u8 = 10;
    pub const IOC_PC11_FUNC_CTL_ESC0_GPO_11: u8 = 11;
    pub const IOC_PC11_FUNC_CTL_FEMC_DQ_21: u8 = 12;
    pub const IOC_PC11_FUNC_CTL_GPIO_C_11: u8 = 0;
    pub const IOC_PC11_FUNC_CTL_PPI0_DQ_21: u8 = 13;
    pub const IOC_PC11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PC11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PC11_FUNC_CTL_SDM1_DAT_1: u8 = 23;
    pub const IOC_PC11_FUNC_CTL_SPI1_CS_0: u8 = 5;
    pub const IOC_PC11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PC11_FUNC_CTL_UART2_CTS: u8 = 3;
    pub const IOC_PC11_FUNC_CTL_XPI0_CB_DQS: u8 = 14;
    pub const IOC_PC12_FUNC_CTL_ESC0_GPI_03: u8 = 18;
    pub const IOC_PC12_FUNC_CTL_ESC0_GPI_51: u8 = 10;
    pub const IOC_PC12_FUNC_CTL_ESC0_GPO_12: u8 = 11;
    pub const IOC_PC12_FUNC_CTL_FEMC_DM_2: u8 = 12;
    pub const IOC_PC12_FUNC_CTL_GPIO_C_12: u8 = 0;
    pub const IOC_PC12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PC12_FUNC_CTL_PPI0_DM_2: u8 = 13;
    pub const IOC_PC12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PC12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PC12_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PC12_FUNC_CTL_SPI1_MISO: u8 = 5;
    pub const IOC_PC12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PC12_FUNC_CTL_UART3_CTS: u8 = 3;
    pub const IOC_PC12_FUNC_CTL_XPI0_CA_D_2: u8 = 14;
    pub const IOC_PC13_FUNC_CTL_ESC0_GPI_02: u8 = 18;
    pub const IOC_PC13_FUNC_CTL_ESC0_GPI_50: u8 = 10;
    pub const IOC_PC13_FUNC_CTL_ESC0_GPO_13: u8 = 11;
    pub const IOC_PC13_FUNC_CTL_FEMC_DQ_18: u8 = 12;
    pub const IOC_PC13_FUNC_CTL_GPIO_C_13: u8 = 0;
    pub const IOC_PC13_FUNC_CTL_GPTMR1_COMP_3: u8 = 1;
    pub const IOC_PC13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PC13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PC13_FUNC_CTL_PPI0_DQ_18: u8 = 13;
    pub const IOC_PC13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PC13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PC13_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PC13_FUNC_CTL_SDM1_CLK_2: u8 = 23;
    pub const IOC_PC13_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PC13_FUNC_CTL_SPI1_MOSI: u8 = 5;
    pub const IOC_PC13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PC13_FUNC_CTL_UART3_DE: u8 = 2;
    pub const IOC_PC13_FUNC_CTL_UART3_RTS: u8 = 3;
    pub const IOC_PC13_FUNC_CTL_XPI0_CA_CS1: u8 = 14;
    pub const IOC_PC14_FUNC_CTL_ESC0_GPI_01: u8 = 18;
    pub const IOC_PC14_FUNC_CTL_ESC0_GPI_49: u8 = 10;
    pub const IOC_PC14_FUNC_CTL_ESC0_GPO_14: u8 = 11;
    pub const IOC_PC14_FUNC_CTL_FEMC_DQ_19: u8 = 12;
    pub const IOC_PC14_FUNC_CTL_GPIO_C_14: u8 = 0;
    pub const IOC_PC14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PC14_FUNC_CTL_PPI0_DQ_19: u8 = 13;
    pub const IOC_PC14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PC14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PC14_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PC14_FUNC_CTL_SDM1_DAT_2: u8 = 23;
    pub const IOC_PC14_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PC14_FUNC_CTL_SPI1_DAT2: u8 = 5;
    pub const IOC_PC14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PC14_FUNC_CTL_UART3_RXD: u8 = 2;
    pub const IOC_PC15_FUNC_CTL_ESC0_GPI_00: u8 = 18;
    pub const IOC_PC15_FUNC_CTL_ESC0_GPI_48: u8 = 10;
    pub const IOC_PC15_FUNC_CTL_ESC0_GPO_15: u8 = 11;
    pub const IOC_PC15_FUNC_CTL_FEMC_DM_3: u8 = 12;
    pub const IOC_PC15_FUNC_CTL_GPIO_C_15: u8 = 0;
    pub const IOC_PC15_FUNC_CTL_GPTMR0_COMP_3: u8 = 1;
    pub const IOC_PC15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PC15_FUNC_CTL_PPI0_DM_3: u8 = 13;
    pub const IOC_PC15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PC15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PC15_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PC15_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PC15_FUNC_CTL_SPI1_DAT3: u8 = 5;
    pub const IOC_PC15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PC15_FUNC_CTL_UART3_TXD: u8 = 2;
    pub const IOC_PC15_FUNC_CTL_XPI0_CA_D_0: u8 = 14;
    pub const IOC_PC16_FUNC_CTL_ESC0_GPI_47: u8 = 10;
    pub const IOC_PC16_FUNC_CTL_ESC0_GPO_16: u8 = 11;
    pub const IOC_PC16_FUNC_CTL_FEMC_DQ_16: u8 = 12;
    pub const IOC_PC16_FUNC_CTL_GPIO_C_16: u8 = 0;
    pub const IOC_PC16_FUNC_CTL_GPTMR3_COMP_0: u8 = 1;
    pub const IOC_PC16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PC16_FUNC_CTL_PPI0_DQ_16: u8 = 13;
    pub const IOC_PC16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PC16_FUNC_CTL_SDM1_CLK_3: u8 = 23;
    pub const IOC_PC16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PC16_FUNC_CTL_UART4_TXD: u8 = 2;
    pub const IOC_PC16_FUNC_CTL_XPI0_CA_DQS: u8 = 14;
    pub const IOC_PC17_FUNC_CTL_ESC0_GPI_46: u8 = 10;
    pub const IOC_PC17_FUNC_CTL_ESC0_GPO_17: u8 = 11;
    pub const IOC_PC17_FUNC_CTL_FEMC_DQ_17: u8 = 12;
    pub const IOC_PC17_FUNC_CTL_GPIO_C_17: u8 = 0;
    pub const IOC_PC17_FUNC_CTL_GPTMR3_CAPT_0: u8 = 1;
    pub const IOC_PC17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PC17_FUNC_CTL_PPI0_DQ_17: u8 = 13;
    pub const IOC_PC17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PC17_FUNC_CTL_SDM1_DAT_3: u8 = 23;
    pub const IOC_PC17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PC17_FUNC_CTL_UART4_RXD: u8 = 2;
    pub const IOC_PC18_FUNC_CTL_ESC0_CTR_0: u8 = 18;
    pub const IOC_PC18_FUNC_CTL_ESC0_GPI_45: u8 = 10;
    pub const IOC_PC18_FUNC_CTL_ESC0_GPO_18: u8 = 11;
    pub const IOC_PC18_FUNC_CTL_FEMC_A_04: u8 = 12;
    pub const IOC_PC18_FUNC_CTL_GPIO_C_18: u8 = 0;
    pub const IOC_PC18_FUNC_CTL_GPTMR3_COMP_1: u8 = 1;
    pub const IOC_PC18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PC18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PC18_FUNC_CTL_PPI0_DQ_04: u8 = 13;
    pub const IOC_PC18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PC18_FUNC_CTL_QEI2_H1: u8 = 20;
    pub const IOC_PC18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PC18_FUNC_CTL_UART4_DE: u8 = 2;
    pub const IOC_PC18_FUNC_CTL_UART4_RTS: u8 = 3;
    pub const IOC_PC18_FUNC_CTL_XPI_SLV_RDY: u8 = 30;
    pub const IOC_PC19_FUNC_CTL_ESC0_CTR_1: u8 = 18;
    pub const IOC_PC19_FUNC_CTL_ESC0_GPI_44: u8 = 10;
    pub const IOC_PC19_FUNC_CTL_ESC0_GPO_19: u8 = 11;
    pub const IOC_PC19_FUNC_CTL_FEMC_A_05: u8 = 12;
    pub const IOC_PC19_FUNC_CTL_GPIO_C_19: u8 = 0;
    pub const IOC_PC19_FUNC_CTL_GPTMR3_CAPT_1: u8 = 1;
    pub const IOC_PC19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PC19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PC19_FUNC_CTL_PPI0_DQ_05: u8 = 13;
    pub const IOC_PC19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PC19_FUNC_CTL_QEI2_F: u8 = 20;
    pub const IOC_PC19_FUNC_CTL_SPI2_CS_3: u8 = 5;
    pub const IOC_PC19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PC19_FUNC_CTL_UART4_CTS: u8 = 3;
    pub const IOC_PC19_FUNC_CTL_XPI_SLV_ADQ_1: u8 = 30;
    pub const IOC_PC20_FUNC_CTL_ESC0_CTR_2: u8 = 18;
    pub const IOC_PC20_FUNC_CTL_ESC0_GPI_43: u8 = 10;
    pub const IOC_PC20_FUNC_CTL_ESC0_GPO_20: u8 = 11;
    pub const IOC_PC20_FUNC_CTL_FEMC_A_06: u8 = 12;
    pub const IOC_PC20_FUNC_CTL_GPIO_C_20: u8 = 0;
    pub const IOC_PC20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PC20_FUNC_CTL_PPI0_DQ_06: u8 = 13;
    pub const IOC_PC20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PC20_FUNC_CTL_QEI2_H0: u8 = 20;
    pub const IOC_PC20_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PC20_FUNC_CTL_SPI3_SCLK: u8 = 5;
    pub const IOC_PC20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PC20_FUNC_CTL_UART5_CTS: u8 = 3;
    pub const IOC_PC20_FUNC_CTL_XPI_SLV_ADQ_0: u8 = 30;
    pub const IOC_PC21_FUNC_CTL_ESC0_CTR_3: u8 = 18;
    pub const IOC_PC21_FUNC_CTL_ESC0_GPI_42: u8 = 10;
    pub const IOC_PC21_FUNC_CTL_ESC0_GPO_21: u8 = 11;
    pub const IOC_PC21_FUNC_CTL_FEMC_A_07: u8 = 12;
    pub const IOC_PC21_FUNC_CTL_GPIO_C_21: u8 = 0;
    pub const IOC_PC21_FUNC_CTL_GPTMR3_COMP_2: u8 = 1;
    pub const IOC_PC21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PC21_FUNC_CTL_PPI0_DQ_07: u8 = 13;
    pub const IOC_PC21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PC21_FUNC_CTL_QEI2_Z: u8 = 20;
    pub const IOC_PC21_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PC21_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PC21_FUNC_CTL_SPI3_CS_0: u8 = 5;
    pub const IOC_PC21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PC21_FUNC_CTL_UART5_DE: u8 = 2;
    pub const IOC_PC21_FUNC_CTL_UART5_RTS: u8 = 3;
    pub const IOC_PC21_FUNC_CTL_XPI_SLV_ADQ_3: u8 = 30;
    pub const IOC_PC22_FUNC_CTL_ESC0_GPI_41: u8 = 10;
    pub const IOC_PC22_FUNC_CTL_ESC0_GPO_22: u8 = 11;
    pub const IOC_PC22_FUNC_CTL_FEMC_SRDY: u8 = 12;
    pub const IOC_PC22_FUNC_CTL_GPIO_C_22: u8 = 0;
    pub const IOC_PC22_FUNC_CTL_GPTMR2_CAPT_0: u8 = 1;
    pub const IOC_PC22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PC22_FUNC_CTL_PPI0_CTR_2: u8 = 13;
    pub const IOC_PC22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PC22_FUNC_CTL_QEI2_B: u8 = 20;
    pub const IOC_PC22_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PC22_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PC22_FUNC_CTL_SPI3_MISO: u8 = 5;
    pub const IOC_PC22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PC22_FUNC_CTL_UART5_RXD: u8 = 2;
    pub const IOC_PC22_FUNC_CTL_XPI_SLV_DQS: u8 = 30;
    pub const IOC_PC23_FUNC_CTL_ESC0_GPI_40: u8 = 10;
    pub const IOC_PC23_FUNC_CTL_ESC0_GPO_23: u8 = 11;
    pub const IOC_PC23_FUNC_CTL_FEMC_A_08: u8 = 12;
    pub const IOC_PC23_FUNC_CTL_GPIO_C_23: u8 = 0;
    pub const IOC_PC23_FUNC_CTL_GPTMR2_COMP_0: u8 = 1;
    pub const IOC_PC23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PC23_FUNC_CTL_PPI0_DQ_08: u8 = 13;
    pub const IOC_PC23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PC23_FUNC_CTL_QEI2_A: u8 = 20;
    pub const IOC_PC23_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PC23_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PC23_FUNC_CTL_SPI3_MOSI: u8 = 5;
    pub const IOC_PC23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PC23_FUNC_CTL_UART5_TXD: u8 = 2;
    pub const IOC_PC24_FUNC_CTL_ESC0_GPI_39: u8 = 10;
    pub const IOC_PC24_FUNC_CTL_ESC0_GPO_24: u8 = 11;
    pub const IOC_PC24_FUNC_CTL_FEMC_A_09: u8 = 12;
    pub const IOC_PC24_FUNC_CTL_GPIO_C_24: u8 = 0;
    pub const IOC_PC24_FUNC_CTL_GPTMR2_COMP_1: u8 = 1;
    pub const IOC_PC24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PC24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PC24_FUNC_CTL_PPI0_DQ_09: u8 = 13;
    pub const IOC_PC24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PC24_FUNC_CTL_SPI2_CS_2: u8 = 5;
    pub const IOC_PC24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PC24_FUNC_CTL_UART6_TXD: u8 = 2;
    pub const IOC_PC25_FUNC_CTL_ESC0_GPI_38: u8 = 10;
    pub const IOC_PC25_FUNC_CTL_ESC0_GPO_25: u8 = 11;
    pub const IOC_PC25_FUNC_CTL_FEMC_A_11: u8 = 12;
    pub const IOC_PC25_FUNC_CTL_GPIO_C_25: u8 = 0;
    pub const IOC_PC25_FUNC_CTL_GPTMR2_CAPT_1: u8 = 1;
    pub const IOC_PC25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PC25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PC25_FUNC_CTL_PPI0_DQ_11: u8 = 13;
    pub const IOC_PC25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PC25_FUNC_CTL_SPI2_CS_1: u8 = 5;
    pub const IOC_PC25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PC25_FUNC_CTL_UART6_RXD: u8 = 2;
    pub const IOC_PC26_FUNC_CTL_ESC0_GPI_37: u8 = 10;
    pub const IOC_PC26_FUNC_CTL_ESC0_GPO_26: u8 = 11;
    pub const IOC_PC26_FUNC_CTL_FEMC_A_12: u8 = 12;
    pub const IOC_PC26_FUNC_CTL_GPIO_C_26: u8 = 0;
    pub const IOC_PC26_FUNC_CTL_GPTMR2_COMP_2: u8 = 1;
    pub const IOC_PC26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PC26_FUNC_CTL_PPI0_DQ_12: u8 = 13;
    pub const IOC_PC26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PC26_FUNC_CTL_QEI1_H1: u8 = 20;
    pub const IOC_PC26_FUNC_CTL_SPI2_SCLK: u8 = 5;
    pub const IOC_PC26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PC26_FUNC_CTL_UART6_DE: u8 = 2;
    pub const IOC_PC26_FUNC_CTL_UART6_RTS: u8 = 3;
    pub const IOC_PC27_FUNC_CTL_ESC0_CTR_4: u8 = 18;
    pub const IOC_PC27_FUNC_CTL_ESC0_GPI_36: u8 = 10;
    pub const IOC_PC27_FUNC_CTL_ESC0_GPO_27: u8 = 11;
    pub const IOC_PC27_FUNC_CTL_FEMC_CLK_0: u8 = 12;
    pub const IOC_PC27_FUNC_CTL_GPIO_C_27: u8 = 0;
    pub const IOC_PC27_FUNC_CTL_PPI0_CTR_0: u8 = 13;
    pub const IOC_PC27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PC27_FUNC_CTL_QEI1_F: u8 = 20;
    pub const IOC_PC27_FUNC_CTL_SPI2_CS_0: u8 = 5;
    pub const IOC_PC27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PC27_FUNC_CTL_UART6_CTS: u8 = 3;
    pub const IOC_PC28_FUNC_CTL_ESC0_CTR_5: u8 = 18;
    pub const IOC_PC28_FUNC_CTL_ESC0_GPI_35: u8 = 10;
    pub const IOC_PC28_FUNC_CTL_ESC0_GPO_28: u8 = 11;
    pub const IOC_PC28_FUNC_CTL_FEMC_CKE: u8 = 12;
    pub const IOC_PC28_FUNC_CTL_GPIO_C_28: u8 = 0;
    pub const IOC_PC28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PC28_FUNC_CTL_PPI0_DM_0: u8 = 13;
    pub const IOC_PC28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PC28_FUNC_CTL_QEI1_H0: u8 = 20;
    pub const IOC_PC28_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PC28_FUNC_CTL_SPI2_MISO: u8 = 5;
    pub const IOC_PC28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PC28_FUNC_CTL_UART7_CTS: u8 = 3;
    pub const IOC_PC29_FUNC_CTL_ESC0_CTR_6: u8 = 18;
    pub const IOC_PC29_FUNC_CTL_ESC0_GPI_34: u8 = 10;
    pub const IOC_PC29_FUNC_CTL_ESC0_GPO_29: u8 = 11;
    pub const IOC_PC29_FUNC_CTL_FEMC_SCLK_0: u8 = 12;
    pub const IOC_PC29_FUNC_CTL_GPIO_C_29: u8 = 0;
    pub const IOC_PC29_FUNC_CTL_GPTMR3_COMP_3: u8 = 1;
    pub const IOC_PC29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PC29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PC29_FUNC_CTL_PPI0_CLK: u8 = 13;
    pub const IOC_PC29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PC29_FUNC_CTL_QEI1_Z: u8 = 20;
    pub const IOC_PC29_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PC29_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PC29_FUNC_CTL_SOC_REF0: u8 = 24;
    pub const IOC_PC29_FUNC_CTL_SPI2_MOSI: u8 = 5;
    pub const IOC_PC29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PC29_FUNC_CTL_UART7_DE: u8 = 2;
    pub const IOC_PC29_FUNC_CTL_UART7_RTS: u8 = 3;
    pub const IOC_PC30_FUNC_CTL_ESC0_CTR_7: u8 = 18;
    pub const IOC_PC30_FUNC_CTL_ESC0_GPI_33: u8 = 10;
    pub const IOC_PC30_FUNC_CTL_ESC0_GPO_30: u8 = 11;
    pub const IOC_PC30_FUNC_CTL_FEMC_SCS_0: u8 = 12;
    pub const IOC_PC30_FUNC_CTL_GPIO_C_30: u8 = 0;
    pub const IOC_PC30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PC30_FUNC_CTL_PPI0_CS_0: u8 = 13;
    pub const IOC_PC30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PC30_FUNC_CTL_QEI1_A: u8 = 20;
    pub const IOC_PC30_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PC30_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PC30_FUNC_CTL_SOC_REF1: u8 = 24;
    pub const IOC_PC30_FUNC_CTL_SPI2_DAT2: u8 = 5;
    pub const IOC_PC30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PC30_FUNC_CTL_UART7_RXD: u8 = 2;
    pub const IOC_PC31_FUNC_CTL_ESC0_CTR_8: u8 = 18;
    pub const IOC_PC31_FUNC_CTL_ESC0_GPI_32: u8 = 10;
    pub const IOC_PC31_FUNC_CTL_ESC0_GPO_31: u8 = 11;
    pub const IOC_PC31_FUNC_CTL_FEMC_SCS_1: u8 = 12;
    pub const IOC_PC31_FUNC_CTL_GPIO_C_31: u8 = 0;
    pub const IOC_PC31_FUNC_CTL_GPTMR2_COMP_3: u8 = 1;
    pub const IOC_PC31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PC31_FUNC_CTL_PPI0_CS_1: u8 = 13;
    pub const IOC_PC31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PC31_FUNC_CTL_QEI1_B: u8 = 20;
    pub const IOC_PC31_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PC31_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PC31_FUNC_CTL_SPI2_DAT3: u8 = 5;
    pub const IOC_PC31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PC31_FUNC_CTL_UART7_TXD: u8 = 2;
    pub const IOC_PD00_FUNC_CTL_ESC0_GPI_31: u8 = 10;
    pub const IOC_PD00_FUNC_CTL_ESC0_GPO_32: u8 = 11;
    pub const IOC_PD00_FUNC_CTL_ESC0_REFCK: u8 = 18;
    pub const IOC_PD00_FUNC_CTL_FEMC_A_02: u8 = 12;
    pub const IOC_PD00_FUNC_CTL_GPIO_D_00: u8 = 0;
    pub const IOC_PD00_FUNC_CTL_GPTMR5_COMP_0: u8 = 1;
    pub const IOC_PD00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PD00_FUNC_CTL_PPI0_DQ_02: u8 = 13;
    pub const IOC_PD00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PD00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PD00_FUNC_CTL_UART8_TXD: u8 = 2;
    pub const IOC_PD00_FUNC_CTL_XPI_SLV_ADQ_2: u8 = 30;
    pub const IOC_PD01_FUNC_CTL_ESC0_GPI_30: u8 = 10;
    pub const IOC_PD01_FUNC_CTL_ESC0_GPO_33: u8 = 11;
    pub const IOC_PD01_FUNC_CTL_ESC0_REFCK: u8 = 18;
    pub const IOC_PD01_FUNC_CTL_FEMC_A_03: u8 = 12;
    pub const IOC_PD01_FUNC_CTL_GPIO_D_01: u8 = 0;
    pub const IOC_PD01_FUNC_CTL_GPTMR5_CAPT_0: u8 = 1;
    pub const IOC_PD01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PD01_FUNC_CTL_PPI0_DQ_03: u8 = 13;
    pub const IOC_PD01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PD01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PD01_FUNC_CTL_UART8_RXD: u8 = 2;
    pub const IOC_PD01_FUNC_CTL_XPI_SLV_CSN: u8 = 30;
    pub const IOC_PD02_FUNC_CTL_ESC0_GPI_29: u8 = 10;
    pub const IOC_PD02_FUNC_CTL_ESC0_GPO_34: u8 = 11;
    pub const IOC_PD02_FUNC_CTL_ESC0_SCL: u8 = 18;
    pub const IOC_PD02_FUNC_CTL_FEMC_A_00: u8 = 12;
    pub const IOC_PD02_FUNC_CTL_GPIO_D_02: u8 = 0;
    pub const IOC_PD02_FUNC_CTL_GPTMR5_COMP_1: u8 = 1;
    pub const IOC_PD02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PD02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PD02_FUNC_CTL_PPI0_DQ_00: u8 = 13;
    pub const IOC_PD02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PD02_FUNC_CTL_QEI0_H1: u8 = 20;
    pub const IOC_PD02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PD02_FUNC_CTL_UART8_DE: u8 = 2;
    pub const IOC_PD02_FUNC_CTL_UART8_RTS: u8 = 3;
    pub const IOC_PD02_FUNC_CTL_XPI_SLV_ERR: u8 = 30;
    pub const IOC_PD03_FUNC_CTL_ESC0_GPI_28: u8 = 10;
    pub const IOC_PD03_FUNC_CTL_ESC0_GPO_35: u8 = 11;
    pub const IOC_PD03_FUNC_CTL_ESC0_SDA: u8 = 18;
    pub const IOC_PD03_FUNC_CTL_FEMC_A_01: u8 = 12;
    pub const IOC_PD03_FUNC_CTL_GPIO_D_03: u8 = 0;
    pub const IOC_PD03_FUNC_CTL_GPTMR5_CAPT_1: u8 = 1;
    pub const IOC_PD03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PD03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PD03_FUNC_CTL_PPI0_DQ_01: u8 = 13;
    pub const IOC_PD03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PD03_FUNC_CTL_QEI0_F: u8 = 20;
    pub const IOC_PD03_FUNC_CTL_SPI5_CS_3: u8 = 5;
    pub const IOC_PD03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PD03_FUNC_CTL_UART8_CTS: u8 = 3;
    pub const IOC_PD03_FUNC_CTL_XPI_SLV_CLK: u8 = 30;
    pub const IOC_PD04_FUNC_CTL_ESC0_GPI_27: u8 = 10;
    pub const IOC_PD04_FUNC_CTL_ESC0_GPO_36: u8 = 11;
    pub const IOC_PD04_FUNC_CTL_FEMC_A_10: u8 = 12;
    pub const IOC_PD04_FUNC_CTL_GPIO_D_04: u8 = 0;
    pub const IOC_PD04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PD04_FUNC_CTL_PPI0_DQ_10: u8 = 13;
    pub const IOC_PD04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PD04_FUNC_CTL_QEI0_H0: u8 = 20;
    pub const IOC_PD04_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PD04_FUNC_CTL_SPI4_SCLK: u8 = 5;
    pub const IOC_PD04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PD04_FUNC_CTL_UART9_CTS: u8 = 3;
    pub const IOC_PD05_FUNC_CTL_ESC0_GPI_26: u8 = 10;
    pub const IOC_PD05_FUNC_CTL_ESC0_GPO_37: u8 = 11;
    pub const IOC_PD05_FUNC_CTL_FEMC_BA0: u8 = 12;
    pub const IOC_PD05_FUNC_CTL_GPIO_D_05: u8 = 0;
    pub const IOC_PD05_FUNC_CTL_GPTMR5_COMP_2: u8 = 1;
    pub const IOC_PD05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PD05_FUNC_CTL_PPI0_DQ_13: u8 = 13;
    pub const IOC_PD05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PD05_FUNC_CTL_QEI0_Z: u8 = 20;
    pub const IOC_PD05_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PD05_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PD05_FUNC_CTL_SPI4_CS_0: u8 = 5;
    pub const IOC_PD05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PD05_FUNC_CTL_UART9_DE: u8 = 2;
    pub const IOC_PD05_FUNC_CTL_UART9_RTS: u8 = 3;
    pub const IOC_PD06_FUNC_CTL_ESC0_GPI_25: u8 = 10;
    pub const IOC_PD06_FUNC_CTL_ESC0_GPO_38: u8 = 11;
    pub const IOC_PD06_FUNC_CTL_FEMC_BA1: u8 = 12;
    pub const IOC_PD06_FUNC_CTL_GPIO_D_06: u8 = 0;
    pub const IOC_PD06_FUNC_CTL_GPTMR4_CAPT_0: u8 = 1;
    pub const IOC_PD06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PD06_FUNC_CTL_PPI0_DQ_14: u8 = 13;
    pub const IOC_PD06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PD06_FUNC_CTL_QEI0_B: u8 = 20;
    pub const IOC_PD06_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PD06_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PD06_FUNC_CTL_SPI4_MISO: u8 = 5;
    pub const IOC_PD06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PD06_FUNC_CTL_UART9_RXD: u8 = 2;
    pub const IOC_PD07_FUNC_CTL_ESC0_GPI_24: u8 = 10;
    pub const IOC_PD07_FUNC_CTL_ESC0_GPO_39: u8 = 11;
    pub const IOC_PD07_FUNC_CTL_FEMC_SCLK_1: u8 = 12;
    pub const IOC_PD07_FUNC_CTL_GPIO_D_07: u8 = 0;
    pub const IOC_PD07_FUNC_CTL_GPTMR4_COMP_0: u8 = 1;
    pub const IOC_PD07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PD07_FUNC_CTL_PPI0_CTR_3: u8 = 13;
    pub const IOC_PD07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PD07_FUNC_CTL_QEI0_A: u8 = 20;
    pub const IOC_PD07_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PD07_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PD07_FUNC_CTL_SPI4_MOSI: u8 = 5;
    pub const IOC_PD07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PD07_FUNC_CTL_UART9_TXD: u8 = 2;
    pub const IOC_PD08_FUNC_CTL_ESC0_GPI_23: u8 = 10;
    pub const IOC_PD08_FUNC_CTL_ESC0_GPO_40: u8 = 11;
    pub const IOC_PD08_FUNC_CTL_FEMC_CS_1: u8 = 12;
    pub const IOC_PD08_FUNC_CTL_GPIO_D_08: u8 = 0;
    pub const IOC_PD08_FUNC_CTL_GPTMR4_COMP_1: u8 = 1;
    pub const IOC_PD08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PD08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PD08_FUNC_CTL_PPI0_CS_3: u8 = 13;
    pub const IOC_PD08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PD08_FUNC_CTL_SPI5_CS_2: u8 = 5;
    pub const IOC_PD08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PD08_FUNC_CTL_UART10_TXD: u8 = 2;
    pub const IOC_PD09_FUNC_CTL_ESC0_GPI_22: u8 = 10;
    pub const IOC_PD09_FUNC_CTL_ESC0_GPO_41: u8 = 11;
    pub const IOC_PD09_FUNC_CTL_FEMC_DQS: u8 = 12;
    pub const IOC_PD09_FUNC_CTL_GPIO_D_09: u8 = 0;
    pub const IOC_PD09_FUNC_CTL_GPTMR4_CAPT_1: u8 = 1;
    pub const IOC_PD09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PD09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PD09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PD09_FUNC_CTL_SPI5_CS_1: u8 = 5;
    pub const IOC_PD09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PD09_FUNC_CTL_UART10_RXD: u8 = 2;
    pub const IOC_PD10_FUNC_CTL_ESC0_GPI_21: u8 = 10;
    pub const IOC_PD10_FUNC_CTL_ESC0_GPO_42: u8 = 11;
    pub const IOC_PD10_FUNC_CTL_FEMC_RAS: u8 = 12;
    pub const IOC_PD10_FUNC_CTL_GPIO_D_10: u8 = 0;
    pub const IOC_PD10_FUNC_CTL_GPTMR4_COMP_2: u8 = 1;
    pub const IOC_PD10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PD10_FUNC_CTL_PPI0_CTR_1: u8 = 13;
    pub const IOC_PD10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PD10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PD10_FUNC_CTL_SPI5_SCLK: u8 = 5;
    pub const IOC_PD10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PD10_FUNC_CTL_UART10_DE: u8 = 2;
    pub const IOC_PD10_FUNC_CTL_UART10_RTS: u8 = 3;
    pub const IOC_PD11_FUNC_CTL_ESC0_GPI_20: u8 = 10;
    pub const IOC_PD11_FUNC_CTL_ESC0_GPO_43: u8 = 11;
    pub const IOC_PD11_FUNC_CTL_FEMC_CS_0: u8 = 12;
    pub const IOC_PD11_FUNC_CTL_GPIO_D_11: u8 = 0;
    pub const IOC_PD11_FUNC_CTL_PPI0_CS_2: u8 = 13;
    pub const IOC_PD11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PD11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PD11_FUNC_CTL_SPI5_CS_0: u8 = 5;
    pub const IOC_PD11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PD11_FUNC_CTL_UART10_CTS: u8 = 3;
    pub const IOC_PD12_FUNC_CTL_CPU1_NMI: u8 = 24;
    pub const IOC_PD12_FUNC_CTL_ESC0_GPI_19: u8 = 10;
    pub const IOC_PD12_FUNC_CTL_ESC0_GPO_44: u8 = 11;
    pub const IOC_PD12_FUNC_CTL_FEMC_WE: u8 = 12;
    pub const IOC_PD12_FUNC_CTL_GPIO_D_12: u8 = 0;
    pub const IOC_PD12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PD12_FUNC_CTL_PPI0_DQ_15: u8 = 13;
    pub const IOC_PD12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PD12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PD12_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PD12_FUNC_CTL_SPI5_MISO: u8 = 5;
    pub const IOC_PD12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PD12_FUNC_CTL_UART11_CTS: u8 = 3;
    pub const IOC_PD13_FUNC_CTL_ESC0_GPI_18: u8 = 10;
    pub const IOC_PD13_FUNC_CTL_ESC0_GPO_45: u8 = 11;
    pub const IOC_PD13_FUNC_CTL_FEMC_CAS: u8 = 12;
    pub const IOC_PD13_FUNC_CTL_GPIO_D_13: u8 = 0;
    pub const IOC_PD13_FUNC_CTL_GPTMR5_COMP_3: u8 = 1;
    pub const IOC_PD13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PD13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PD13_FUNC_CTL_PPI0_DM_1: u8 = 13;
    pub const IOC_PD13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PD13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PD13_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PD13_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PD13_FUNC_CTL_SPI5_MOSI: u8 = 5;
    pub const IOC_PD13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PD13_FUNC_CTL_UART11_DE: u8 = 2;
    pub const IOC_PD13_FUNC_CTL_UART11_RTS: u8 = 3;
    pub const IOC_PD14_FUNC_CTL_ESC0_GPI_17: u8 = 10;
    pub const IOC_PD14_FUNC_CTL_ESC0_GPO_46: u8 = 11;
    pub const IOC_PD14_FUNC_CTL_ESC0_REFCK: u8 = 18;
    pub const IOC_PD14_FUNC_CTL_FEMC_DQ_08: u8 = 12;
    pub const IOC_PD14_FUNC_CTL_GPIO_D_14: u8 = 0;
    pub const IOC_PD14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PD14_FUNC_CTL_PPI0_DQ_08: u8 = 13;
    pub const IOC_PD14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PD14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PD14_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PD14_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PD14_FUNC_CTL_SPI5_DAT2: u8 = 5;
    pub const IOC_PD14_FUNC_CTL_SYSCTL_CLK_OBS_3: u8 = 24;
    pub const IOC_PD14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PD14_FUNC_CTL_UART11_RXD: u8 = 2;
    pub const IOC_PD15_FUNC_CTL_ESC0_GPI_16: u8 = 10;
    pub const IOC_PD15_FUNC_CTL_ESC0_GPO_47: u8 = 11;
    pub const IOC_PD15_FUNC_CTL_ESC0_REFCK: u8 = 18;
    pub const IOC_PD15_FUNC_CTL_FEMC_DM_1: u8 = 12;
    pub const IOC_PD15_FUNC_CTL_GPIO_D_15: u8 = 0;
    pub const IOC_PD15_FUNC_CTL_GPTMR4_COMP_3: u8 = 1;
    pub const IOC_PD15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PD15_FUNC_CTL_PPI0_DM_1: u8 = 13;
    pub const IOC_PD15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PD15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PD15_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PD15_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PD15_FUNC_CTL_SPI5_DAT3: u8 = 5;
    pub const IOC_PD15_FUNC_CTL_SYSCTL_CLK_OBS_2: u8 = 24;
    pub const IOC_PD15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PD15_FUNC_CTL_UART11_TXD: u8 = 2;
    pub const IOC_PD16_FUNC_CTL_ESC0_GPI_15: u8 = 10;
    pub const IOC_PD16_FUNC_CTL_ESC0_GPO_00: u8 = 18;
    pub const IOC_PD16_FUNC_CTL_ESC0_GPO_48: u8 = 11;
    pub const IOC_PD16_FUNC_CTL_FEMC_DQ_10: u8 = 12;
    pub const IOC_PD16_FUNC_CTL_GPIO_D_16: u8 = 0;
    pub const IOC_PD16_FUNC_CTL_GPTMR7_COMP_0: u8 = 1;
    pub const IOC_PD16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PD16_FUNC_CTL_PPI0_DQ_10: u8 = 13;
    pub const IOC_PD16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PD16_FUNC_CTL_SYSCTL_CLK_OBS_0: u8 = 24;
    pub const IOC_PD16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PD16_FUNC_CTL_UART12_TXD: u8 = 2;
    pub const IOC_PD17_FUNC_CTL_ESC0_GPI_14: u8 = 10;
    pub const IOC_PD17_FUNC_CTL_ESC0_GPO_01: u8 = 18;
    pub const IOC_PD17_FUNC_CTL_ESC0_GPO_49: u8 = 11;
    pub const IOC_PD17_FUNC_CTL_FEMC_DQ_09: u8 = 12;
    pub const IOC_PD17_FUNC_CTL_GPIO_D_17: u8 = 0;
    pub const IOC_PD17_FUNC_CTL_GPTMR7_CAPT_0: u8 = 1;
    pub const IOC_PD17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PD17_FUNC_CTL_PPI0_DQ_09: u8 = 13;
    pub const IOC_PD17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PD17_FUNC_CTL_SYSCTL_CLK_OBS_1: u8 = 24;
    pub const IOC_PD17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PD17_FUNC_CTL_UART12_RXD: u8 = 2;
    pub const IOC_PD18_FUNC_CTL_ESC0_GPI_13: u8 = 10;
    pub const IOC_PD18_FUNC_CTL_ESC0_GPO_02: u8 = 18;
    pub const IOC_PD18_FUNC_CTL_ESC0_GPO_50: u8 = 11;
    pub const IOC_PD18_FUNC_CTL_FEMC_DQ_12: u8 = 12;
    pub const IOC_PD18_FUNC_CTL_GPIO_D_18: u8 = 0;
    pub const IOC_PD18_FUNC_CTL_GPTMR7_COMP_1: u8 = 1;
    pub const IOC_PD18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PD18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PD18_FUNC_CTL_PPI0_DQ_12: u8 = 13;
    pub const IOC_PD18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PD18_FUNC_CTL_QEI2_H1: u8 = 20;
    pub const IOC_PD18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PD18_FUNC_CTL_UART12_DE: u8 = 2;
    pub const IOC_PD18_FUNC_CTL_UART12_RTS: u8 = 3;
    pub const IOC_PD19_FUNC_CTL_ESC0_GPI_12: u8 = 10;
    pub const IOC_PD19_FUNC_CTL_ESC0_GPO_03: u8 = 18;
    pub const IOC_PD19_FUNC_CTL_ESC0_GPO_51: u8 = 11;
    pub const IOC_PD19_FUNC_CTL_FEMC_DQ_11: u8 = 12;
    pub const IOC_PD19_FUNC_CTL_GPIO_D_19: u8 = 0;
    pub const IOC_PD19_FUNC_CTL_GPTMR7_CAPT_1: u8 = 1;
    pub const IOC_PD19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PD19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PD19_FUNC_CTL_PPI0_DQ_11: u8 = 13;
    pub const IOC_PD19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PD19_FUNC_CTL_QEI2_F: u8 = 20;
    pub const IOC_PD19_FUNC_CTL_SPI6_CS_3: u8 = 5;
    pub const IOC_PD19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PD19_FUNC_CTL_UART12_CTS: u8 = 3;
    pub const IOC_PD20_FUNC_CTL_ESC0_GPI_11: u8 = 10;
    pub const IOC_PD20_FUNC_CTL_ESC0_GPO_04: u8 = 18;
    pub const IOC_PD20_FUNC_CTL_ESC0_GPO_52: u8 = 11;
    pub const IOC_PD20_FUNC_CTL_FEMC_DQ_14: u8 = 12;
    pub const IOC_PD20_FUNC_CTL_GPIO_D_20: u8 = 0;
    pub const IOC_PD20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PD20_FUNC_CTL_PPI0_DQ_14: u8 = 13;
    pub const IOC_PD20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PD20_FUNC_CTL_QEI2_H0: u8 = 20;
    pub const IOC_PD20_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PD20_FUNC_CTL_SPI7_SCLK: u8 = 5;
    pub const IOC_PD20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PD20_FUNC_CTL_UART13_CTS: u8 = 3;
    pub const IOC_PD21_FUNC_CTL_ESC0_GPI_10: u8 = 10;
    pub const IOC_PD21_FUNC_CTL_ESC0_GPO_05: u8 = 18;
    pub const IOC_PD21_FUNC_CTL_ESC0_GPO_53: u8 = 11;
    pub const IOC_PD21_FUNC_CTL_FEMC_DQ_13: u8 = 12;
    pub const IOC_PD21_FUNC_CTL_GPIO_D_21: u8 = 0;
    pub const IOC_PD21_FUNC_CTL_GPTMR7_COMP_2: u8 = 1;
    pub const IOC_PD21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PD21_FUNC_CTL_PPI0_DQ_13: u8 = 13;
    pub const IOC_PD21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PD21_FUNC_CTL_QEI2_Z: u8 = 20;
    pub const IOC_PD21_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PD21_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PD21_FUNC_CTL_SPI7_CS_0: u8 = 5;
    pub const IOC_PD21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PD21_FUNC_CTL_UART13_DE: u8 = 2;
    pub const IOC_PD21_FUNC_CTL_UART13_RTS: u8 = 3;
    pub const IOC_PD22_FUNC_CTL_ESC0_GPI_09: u8 = 10;
    pub const IOC_PD22_FUNC_CTL_ESC0_GPO_06: u8 = 18;
    pub const IOC_PD22_FUNC_CTL_ESC0_GPO_54: u8 = 11;
    pub const IOC_PD22_FUNC_CTL_FEMC_DQ_15: u8 = 12;
    pub const IOC_PD22_FUNC_CTL_GPIO_D_22: u8 = 0;
    pub const IOC_PD22_FUNC_CTL_GPTMR6_CAPT_0: u8 = 1;
    pub const IOC_PD22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PD22_FUNC_CTL_PPI0_DQ_15: u8 = 13;
    pub const IOC_PD22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PD22_FUNC_CTL_QEI2_B: u8 = 20;
    pub const IOC_PD22_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PD22_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PD22_FUNC_CTL_SPI7_MISO: u8 = 5;
    pub const IOC_PD22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PD22_FUNC_CTL_UART13_RXD: u8 = 2;
    pub const IOC_PD23_FUNC_CTL_ESC0_GPI_08: u8 = 10;
    pub const IOC_PD23_FUNC_CTL_ESC0_GPO_07: u8 = 18;
    pub const IOC_PD23_FUNC_CTL_ESC0_GPO_55: u8 = 11;
    pub const IOC_PD23_FUNC_CTL_FEMC_DM_0: u8 = 12;
    pub const IOC_PD23_FUNC_CTL_GPIO_D_23: u8 = 0;
    pub const IOC_PD23_FUNC_CTL_GPTMR6_COMP_0: u8 = 1;
    pub const IOC_PD23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PD23_FUNC_CTL_PPI0_DM_0: u8 = 13;
    pub const IOC_PD23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PD23_FUNC_CTL_QEI2_A: u8 = 20;
    pub const IOC_PD23_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PD23_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PD23_FUNC_CTL_SPI7_MOSI: u8 = 5;
    pub const IOC_PD23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PD23_FUNC_CTL_UART13_TXD: u8 = 2;
    pub const IOC_PD24_FUNC_CTL_CPU0_NMI: u8 = 24;
    pub const IOC_PD24_FUNC_CTL_ESC0_GPI_07: u8 = 10;
    pub const IOC_PD24_FUNC_CTL_ESC0_GPO_08: u8 = 18;
    pub const IOC_PD24_FUNC_CTL_ESC0_GPO_56: u8 = 11;
    pub const IOC_PD24_FUNC_CTL_FEMC_DQ_06: u8 = 12;
    pub const IOC_PD24_FUNC_CTL_GPIO_D_24: u8 = 0;
    pub const IOC_PD24_FUNC_CTL_GPTMR6_COMP_1: u8 = 1;
    pub const IOC_PD24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PD24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PD24_FUNC_CTL_PPI0_DQ_06: u8 = 13;
    pub const IOC_PD24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PD24_FUNC_CTL_SDM0_DAT_3: u8 = 23;
    pub const IOC_PD24_FUNC_CTL_SPI6_CS_2: u8 = 5;
    pub const IOC_PD24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PD24_FUNC_CTL_UART14_TXD: u8 = 2;
    pub const IOC_PD25_FUNC_CTL_ESC0_GPI_06: u8 = 10;
    pub const IOC_PD25_FUNC_CTL_ESC0_GPO_09: u8 = 18;
    pub const IOC_PD25_FUNC_CTL_ESC0_GPO_57: u8 = 11;
    pub const IOC_PD25_FUNC_CTL_FEMC_DQ_07: u8 = 12;
    pub const IOC_PD25_FUNC_CTL_GPIO_D_25: u8 = 0;
    pub const IOC_PD25_FUNC_CTL_GPTMR6_CAPT_1: u8 = 1;
    pub const IOC_PD25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PD25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PD25_FUNC_CTL_PPI0_DQ_07: u8 = 13;
    pub const IOC_PD25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PD25_FUNC_CTL_SDM0_CLK_3: u8 = 23;
    pub const IOC_PD25_FUNC_CTL_SPI6_CS_1: u8 = 5;
    pub const IOC_PD25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PD25_FUNC_CTL_UART14_RXD: u8 = 2;
    pub const IOC_PD26_FUNC_CTL_ESC0_GPI_05: u8 = 10;
    pub const IOC_PD26_FUNC_CTL_ESC0_GPO_10: u8 = 18;
    pub const IOC_PD26_FUNC_CTL_ESC0_GPO_58: u8 = 11;
    pub const IOC_PD26_FUNC_CTL_FEMC_DQ_05: u8 = 12;
    pub const IOC_PD26_FUNC_CTL_GPIO_D_26: u8 = 0;
    pub const IOC_PD26_FUNC_CTL_GPTMR6_COMP_2: u8 = 1;
    pub const IOC_PD26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PD26_FUNC_CTL_PPI0_DQ_05: u8 = 13;
    pub const IOC_PD26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PD26_FUNC_CTL_QEI1_H1: u8 = 20;
    pub const IOC_PD26_FUNC_CTL_SDM0_CLK_2: u8 = 23;
    pub const IOC_PD26_FUNC_CTL_SPI6_SCLK: u8 = 5;
    pub const IOC_PD26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PD26_FUNC_CTL_UART14_DE: u8 = 2;
    pub const IOC_PD26_FUNC_CTL_UART14_RTS: u8 = 3;
    pub const IOC_PD27_FUNC_CTL_ESC0_GPI_04: u8 = 10;
    pub const IOC_PD27_FUNC_CTL_ESC0_GPO_11: u8 = 18;
    pub const IOC_PD27_FUNC_CTL_ESC0_GPO_59: u8 = 11;
    pub const IOC_PD27_FUNC_CTL_FEMC_DQ_04: u8 = 12;
    pub const IOC_PD27_FUNC_CTL_GPIO_D_27: u8 = 0;
    pub const IOC_PD27_FUNC_CTL_PPI0_DQ_04: u8 = 13;
    pub const IOC_PD27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PD27_FUNC_CTL_QEI1_F: u8 = 20;
    pub const IOC_PD27_FUNC_CTL_SDM0_DAT_2: u8 = 23;
    pub const IOC_PD27_FUNC_CTL_SPI6_CS_0: u8 = 5;
    pub const IOC_PD27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PD27_FUNC_CTL_UART14_CTS: u8 = 3;
    pub const IOC_PD28_FUNC_CTL_ESC0_GPI_03: u8 = 10;
    pub const IOC_PD28_FUNC_CTL_ESC0_GPO_12: u8 = 18;
    pub const IOC_PD28_FUNC_CTL_ESC0_GPO_60: u8 = 11;
    pub const IOC_PD28_FUNC_CTL_FEMC_DQ_03: u8 = 12;
    pub const IOC_PD28_FUNC_CTL_GPIO_D_28: u8 = 0;
    pub const IOC_PD28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PD28_FUNC_CTL_PPI0_DQ_03: u8 = 13;
    pub const IOC_PD28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PD28_FUNC_CTL_QEI1_H0: u8 = 20;
    pub const IOC_PD28_FUNC_CTL_SDM0_CLK_1: u8 = 23;
    pub const IOC_PD28_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PD28_FUNC_CTL_SPI6_MISO: u8 = 5;
    pub const IOC_PD28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PD28_FUNC_CTL_UART15_CTS: u8 = 3;
    pub const IOC_PD29_FUNC_CTL_ESC0_GPI_02: u8 = 10;
    pub const IOC_PD29_FUNC_CTL_ESC0_GPO_13: u8 = 18;
    pub const IOC_PD29_FUNC_CTL_ESC0_GPO_61: u8 = 11;
    pub const IOC_PD29_FUNC_CTL_FEMC_DQ_02: u8 = 12;
    pub const IOC_PD29_FUNC_CTL_GPIO_D_29: u8 = 0;
    pub const IOC_PD29_FUNC_CTL_GPTMR7_COMP_3: u8 = 1;
    pub const IOC_PD29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PD29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PD29_FUNC_CTL_PPI0_DQ_02: u8 = 13;
    pub const IOC_PD29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PD29_FUNC_CTL_QEI1_Z: u8 = 20;
    pub const IOC_PD29_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PD29_FUNC_CTL_SDM0_DAT_1: u8 = 23;
    pub const IOC_PD29_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PD29_FUNC_CTL_SPI6_MOSI: u8 = 5;
    pub const IOC_PD29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PD29_FUNC_CTL_UART15_DE: u8 = 2;
    pub const IOC_PD29_FUNC_CTL_UART15_RTS: u8 = 3;
    pub const IOC_PD30_FUNC_CTL_ESC0_GPI_01: u8 = 10;
    pub const IOC_PD30_FUNC_CTL_ESC0_GPO_14: u8 = 18;
    pub const IOC_PD30_FUNC_CTL_ESC0_GPO_62: u8 = 11;
    pub const IOC_PD30_FUNC_CTL_FEMC_DQ_01: u8 = 12;
    pub const IOC_PD30_FUNC_CTL_GPIO_D_30: u8 = 0;
    pub const IOC_PD30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PD30_FUNC_CTL_PPI0_DQ_01: u8 = 13;
    pub const IOC_PD30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PD30_FUNC_CTL_QEI1_A: u8 = 20;
    pub const IOC_PD30_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PD30_FUNC_CTL_SDM0_CLK_0: u8 = 23;
    pub const IOC_PD30_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PD30_FUNC_CTL_SPI6_DAT2: u8 = 5;
    pub const IOC_PD30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PD30_FUNC_CTL_UART15_RXD: u8 = 2;
    pub const IOC_PD31_FUNC_CTL_ESC0_GPI_00: u8 = 10;
    pub const IOC_PD31_FUNC_CTL_ESC0_GPO_15: u8 = 18;
    pub const IOC_PD31_FUNC_CTL_ESC0_GPO_63: u8 = 11;
    pub const IOC_PD31_FUNC_CTL_FEMC_DQ_00: u8 = 12;
    pub const IOC_PD31_FUNC_CTL_GPIO_D_31: u8 = 0;
    pub const IOC_PD31_FUNC_CTL_GPTMR6_COMP_3: u8 = 1;
    pub const IOC_PD31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PD31_FUNC_CTL_PPI0_DQ_00: u8 = 13;
    pub const IOC_PD31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PD31_FUNC_CTL_QEI1_B: u8 = 20;
    pub const IOC_PD31_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PD31_FUNC_CTL_SDM0_DAT_0: u8 = 23;
    pub const IOC_PD31_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PD31_FUNC_CTL_SPI6_DAT3: u8 = 5;
    pub const IOC_PD31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PD31_FUNC_CTL_UART15_TXD: u8 = 2;
    pub const IOC_PE00_FUNC_CTL_ESC0_CTR_4: u8 = 11;
    pub const IOC_PE00_FUNC_CTL_ESC0_EVTO_1: u8 = 27;
    pub const IOC_PE00_FUNC_CTL_ETH0_EVTO_1: u8 = 25;
    pub const IOC_PE00_FUNC_CTL_GPIO_E_00: u8 = 0;
    pub const IOC_PE00_FUNC_CTL_GPTMR1_COMP_0: u8 = 1;
    pub const IOC_PE00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PE00_FUNC_CTL_PPI0_CTR_4: u8 = 13;
    pub const IOC_PE00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PE00_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PE00_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PE00_FUNC_CTL_SDM1_DAT_2: u8 = 23;
    pub const IOC_PE00_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PE00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PE00_FUNC_CTL_TSW0_EVTO_1: u8 = 26;
    pub const IOC_PE00_FUNC_CTL_TSW0_P1_MDC: u8 = 10;
    pub const IOC_PE00_FUNC_CTL_UART0_TXD: u8 = 2;
    pub const IOC_PE00_FUNC_CTL_USB0_ID: u8 = 24;
    pub const IOC_PE01_FUNC_CTL_DAO_RP: u8 = 9;
    pub const IOC_PE01_FUNC_CTL_ESC0_CTR_5: u8 = 11;
    pub const IOC_PE01_FUNC_CTL_GPIO_E_01: u8 = 0;
    pub const IOC_PE01_FUNC_CTL_GPTMR1_CAPT_0: u8 = 1;
    pub const IOC_PE01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PE01_FUNC_CTL_PPI0_CTR_5: u8 = 13;
    pub const IOC_PE01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PE01_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PE01_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PE01_FUNC_CTL_SDM1_CLK_2: u8 = 23;
    pub const IOC_PE01_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PE01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PE01_FUNC_CTL_TSW0_P1_MDIO: u8 = 10;
    pub const IOC_PE01_FUNC_CTL_UART0_RXD: u8 = 2;
    pub const IOC_PE02_FUNC_CTL_DAO_LP: u8 = 9;
    pub const IOC_PE02_FUNC_CTL_ESC0_CTR_6: u8 = 11;
    pub const IOC_PE02_FUNC_CTL_GPIO_E_02: u8 = 0;
    pub const IOC_PE02_FUNC_CTL_GPTMR1_COMP_1: u8 = 1;
    pub const IOC_PE02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PE02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PE02_FUNC_CTL_PPI0_CTR_6: u8 = 13;
    pub const IOC_PE02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PE02_FUNC_CTL_QEI0_H1: u8 = 20;
    pub const IOC_PE02_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PE02_FUNC_CTL_SDM1_DAT_3: u8 = 23;
    pub const IOC_PE02_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PE02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PE02_FUNC_CTL_UART0_DE: u8 = 2;
    pub const IOC_PE02_FUNC_CTL_UART0_RTS: u8 = 3;
    pub const IOC_PE03_FUNC_CTL_ESC0_CTR_1: u8 = 11;
    pub const IOC_PE03_FUNC_CTL_ETH0_EVTO_2: u8 = 25;
    pub const IOC_PE03_FUNC_CTL_GPIO_E_03: u8 = 0;
    pub const IOC_PE03_FUNC_CTL_GPTMR1_CAPT_1: u8 = 1;
    pub const IOC_PE03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PE03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PE03_FUNC_CTL_PPI0_CTR_7: u8 = 13;
    pub const IOC_PE03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PE03_FUNC_CTL_QEI0_F: u8 = 20;
    pub const IOC_PE03_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PE03_FUNC_CTL_SDM1_DAT_1: u8 = 23;
    pub const IOC_PE03_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PE03_FUNC_CTL_SPI0_CS_3: u8 = 5;
    pub const IOC_PE03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PE03_FUNC_CTL_TSW0_EVTO_2: u8 = 26;
    pub const IOC_PE03_FUNC_CTL_TSW0_P2_MDC: u8 = 10;
    pub const IOC_PE03_FUNC_CTL_UART0_CTS: u8 = 3;
    pub const IOC_PE03_FUNC_CTL_USB0_OC: u8 = 24;
    pub const IOC_PE04_FUNC_CTL_DAO_RN: u8 = 9;
    pub const IOC_PE04_FUNC_CTL_ESC0_CTR_2: u8 = 11;
    pub const IOC_PE04_FUNC_CTL_ESC0_EVTI_1: u8 = 27;
    pub const IOC_PE04_FUNC_CTL_ETH0_EVTI_1: u8 = 25;
    pub const IOC_PE04_FUNC_CTL_GPIO_E_04: u8 = 0;
    pub const IOC_PE04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PE04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PE04_FUNC_CTL_QEI0_H0: u8 = 20;
    pub const IOC_PE04_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PE04_FUNC_CTL_SDM1_CLK_1: u8 = 23;
    pub const IOC_PE04_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PE04_FUNC_CTL_SPI1_SCLK: u8 = 5;
    pub const IOC_PE04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PE04_FUNC_CTL_TSW0_EVTI_1: u8 = 26;
    pub const IOC_PE04_FUNC_CTL_TSW0_P2_MDIO: u8 = 10;
    pub const IOC_PE04_FUNC_CTL_UART1_CTS: u8 = 3;
    pub const IOC_PE05_FUNC_CTL_DAO_LN: u8 = 9;
    pub const IOC_PE05_FUNC_CTL_ESC0_CTR_3: u8 = 11;
    pub const IOC_PE05_FUNC_CTL_ETH0_EVTO_3: u8 = 25;
    pub const IOC_PE05_FUNC_CTL_GPIO_E_05: u8 = 0;
    pub const IOC_PE05_FUNC_CTL_GPTMR1_COMP_2: u8 = 1;
    pub const IOC_PE05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PE05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PE05_FUNC_CTL_QEI0_Z: u8 = 20;
    pub const IOC_PE05_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PE05_FUNC_CTL_SDM1_CLK_3: u8 = 23;
    pub const IOC_PE05_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PE05_FUNC_CTL_SPI1_CS_0: u8 = 5;
    pub const IOC_PE05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PE05_FUNC_CTL_TSW0_EVTO_3: u8 = 26;
    pub const IOC_PE05_FUNC_CTL_UART1_DE: u8 = 2;
    pub const IOC_PE05_FUNC_CTL_UART1_RTS: u8 = 3;
    pub const IOC_PE06_FUNC_CTL_ESC0_EVTO_0: u8 = 27;
    pub const IOC_PE06_FUNC_CTL_ESC0_REFCK: u8 = 11;
    pub const IOC_PE06_FUNC_CTL_ETH0_CRS: u8 = 18;
    pub const IOC_PE06_FUNC_CTL_ETH0_EVTO_0: u8 = 25;
    pub const IOC_PE06_FUNC_CTL_GPIO_E_06: u8 = 0;
    pub const IOC_PE06_FUNC_CTL_GPTMR0_CAPT_0: u8 = 1;
    pub const IOC_PE06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PE06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PE06_FUNC_CTL_QEI0_B: u8 = 20;
    pub const IOC_PE06_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PE06_FUNC_CTL_SDM1_DAT_0: u8 = 23;
    pub const IOC_PE06_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PE06_FUNC_CTL_SPI1_MISO: u8 = 5;
    pub const IOC_PE06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PE06_FUNC_CTL_TSW0_EVTO_0: u8 = 26;
    pub const IOC_PE06_FUNC_CTL_TSW0_P3_MDC: u8 = 10;
    pub const IOC_PE06_FUNC_CTL_UART1_RXD: u8 = 2;
    pub const IOC_PE06_FUNC_CTL_USB0_PWR: u8 = 24;
    pub const IOC_PE07_FUNC_CTL_ESC0_CTR_0: u8 = 11;
    pub const IOC_PE07_FUNC_CTL_ESC0_EVTI_0: u8 = 27;
    pub const IOC_PE07_FUNC_CTL_ETH0_COL: u8 = 18;
    pub const IOC_PE07_FUNC_CTL_ETH0_EVTI_0: u8 = 25;
    pub const IOC_PE07_FUNC_CTL_GPIO_E_07: u8 = 0;
    pub const IOC_PE07_FUNC_CTL_GPTMR0_COMP_0: u8 = 1;
    pub const IOC_PE07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PE07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PE07_FUNC_CTL_QEI0_A: u8 = 20;
    pub const IOC_PE07_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PE07_FUNC_CTL_SDM1_CLK_0: u8 = 23;
    pub const IOC_PE07_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PE07_FUNC_CTL_SPI1_MOSI: u8 = 5;
    pub const IOC_PE07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PE07_FUNC_CTL_TSW0_EVTI_0: u8 = 26;
    pub const IOC_PE07_FUNC_CTL_TSW0_P3_MDIO: u8 = 10;
    pub const IOC_PE07_FUNC_CTL_UART1_TXD: u8 = 2;
    pub const IOC_PE08_FUNC_CTL_ESC0_P2_RXDV: u8 = 11;
    pub const IOC_PE08_FUNC_CTL_GPIO_E_08: u8 = 0;
    pub const IOC_PE08_FUNC_CTL_GPTMR0_COMP_1: u8 = 1;
    pub const IOC_PE08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PE08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PE08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PE08_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PE08_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PE08_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PE08_FUNC_CTL_SPI0_CS_2: u8 = 5;
    pub const IOC_PE08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PE08_FUNC_CTL_TSW0_P1_RXDV: u8 = 10;
    pub const IOC_PE08_FUNC_CTL_UART2_TXD: u8 = 2;
    pub const IOC_PE09_FUNC_CTL_ESC0_P2_RXD_0: u8 = 11;
    pub const IOC_PE09_FUNC_CTL_GPIO_E_09: u8 = 0;
    pub const IOC_PE09_FUNC_CTL_GPTMR0_CAPT_1: u8 = 1;
    pub const IOC_PE09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PE09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PE09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PE09_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PE09_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PE09_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PE09_FUNC_CTL_SPI0_CS_1: u8 = 5;
    pub const IOC_PE09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PE09_FUNC_CTL_TSW0_P1_RXD_0: u8 = 10;
    pub const IOC_PE09_FUNC_CTL_UART2_RXD: u8 = 2;
    pub const IOC_PE10_FUNC_CTL_ESC0_P2_RXD_1: u8 = 11;
    pub const IOC_PE10_FUNC_CTL_GPIO_E_10: u8 = 0;
    pub const IOC_PE10_FUNC_CTL_GPTMR0_COMP_2: u8 = 1;
    pub const IOC_PE10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PE10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PE10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PE10_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PE10_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PE10_FUNC_CTL_SPI0_SCLK: u8 = 5;
    pub const IOC_PE10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PE10_FUNC_CTL_TSW0_P1_RXD_1: u8 = 10;
    pub const IOC_PE10_FUNC_CTL_UART2_DE: u8 = 2;
    pub const IOC_PE10_FUNC_CTL_UART2_RTS: u8 = 3;
    pub const IOC_PE11_FUNC_CTL_ESC0_P2_RXD_2: u8 = 11;
    pub const IOC_PE11_FUNC_CTL_GPIO_E_11: u8 = 0;
    pub const IOC_PE11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PE11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PE11_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PE11_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PE11_FUNC_CTL_SPI0_CS_0: u8 = 5;
    pub const IOC_PE11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PE11_FUNC_CTL_TSW0_P1_RXD_2: u8 = 10;
    pub const IOC_PE11_FUNC_CTL_UART2_CTS: u8 = 3;
    pub const IOC_PE12_FUNC_CTL_ESC0_P2_RXD_3: u8 = 11;
    pub const IOC_PE12_FUNC_CTL_GPIO_E_12: u8 = 0;
    pub const IOC_PE12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PE12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PE12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PE12_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PE12_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PE12_FUNC_CTL_SPI0_MISO: u8 = 5;
    pub const IOC_PE12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PE12_FUNC_CTL_TSW0_P1_RXD_3: u8 = 10;
    pub const IOC_PE12_FUNC_CTL_UART3_CTS: u8 = 3;
    pub const IOC_PE13_FUNC_CTL_ESC0_P2_RXCK: u8 = 11;
    pub const IOC_PE13_FUNC_CTL_GPIO_E_13: u8 = 0;
    pub const IOC_PE13_FUNC_CTL_GPTMR1_COMP_3: u8 = 1;
    pub const IOC_PE13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PE13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PE13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PE13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PE13_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PE13_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PE13_FUNC_CTL_SPI0_MOSI: u8 = 5;
    pub const IOC_PE13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PE13_FUNC_CTL_TSW0_P1_RXCK: u8 = 10;
    pub const IOC_PE13_FUNC_CTL_UART3_DE: u8 = 2;
    pub const IOC_PE13_FUNC_CTL_UART3_RTS: u8 = 3;
    pub const IOC_PE14_FUNC_CTL_ESC0_P2_TXCK: u8 = 11;
    pub const IOC_PE14_FUNC_CTL_GPIO_E_14: u8 = 0;
    pub const IOC_PE14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PE14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PE14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PE14_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PE14_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PE14_FUNC_CTL_SPI0_DAT2: u8 = 5;
    pub const IOC_PE14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PE14_FUNC_CTL_TSW0_P1_TXCK: u8 = 10;
    pub const IOC_PE14_FUNC_CTL_UART3_RXD: u8 = 2;
    pub const IOC_PE15_FUNC_CTL_ESC0_P2_TXD_0: u8 = 11;
    pub const IOC_PE15_FUNC_CTL_GPIO_E_15: u8 = 0;
    pub const IOC_PE15_FUNC_CTL_GPTMR0_COMP_3: u8 = 1;
    pub const IOC_PE15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PE15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PE15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PE15_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PE15_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PE15_FUNC_CTL_SPI0_DAT3: u8 = 5;
    pub const IOC_PE15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PE15_FUNC_CTL_TSW0_P1_TXD_0: u8 = 10;
    pub const IOC_PE15_FUNC_CTL_UART3_TXD: u8 = 2;
    pub const IOC_PE16_FUNC_CTL_ESC0_P2_TXD_1: u8 = 11;
    pub const IOC_PE16_FUNC_CTL_GPIO_E_16: u8 = 0;
    pub const IOC_PE16_FUNC_CTL_GPTMR3_COMP_0: u8 = 1;
    pub const IOC_PE16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PE16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PE16_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PE16_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PE16_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PE16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PE16_FUNC_CTL_TSW0_P1_TXD_1: u8 = 10;
    pub const IOC_PE16_FUNC_CTL_UART4_TXD: u8 = 2;
    pub const IOC_PE17_FUNC_CTL_ESC0_P2_TXD_2: u8 = 11;
    pub const IOC_PE17_FUNC_CTL_GPIO_E_17: u8 = 0;
    pub const IOC_PE17_FUNC_CTL_GPTMR3_CAPT_0: u8 = 1;
    pub const IOC_PE17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PE17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PE17_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PE17_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PE17_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PE17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PE17_FUNC_CTL_TSW0_P1_TXD_2: u8 = 10;
    pub const IOC_PE17_FUNC_CTL_UART4_RXD: u8 = 2;
    pub const IOC_PE18_FUNC_CTL_ESC0_P2_TXD_3: u8 = 11;
    pub const IOC_PE18_FUNC_CTL_GPIO_E_18: u8 = 0;
    pub const IOC_PE18_FUNC_CTL_GPTMR3_COMP_1: u8 = 1;
    pub const IOC_PE18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PE18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PE18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PE18_FUNC_CTL_QEI2_H1: u8 = 20;
    pub const IOC_PE18_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PE18_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PE18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PE18_FUNC_CTL_TSW0_P1_TXD_3: u8 = 10;
    pub const IOC_PE18_FUNC_CTL_UART4_DE: u8 = 2;
    pub const IOC_PE18_FUNC_CTL_UART4_RTS: u8 = 3;
    pub const IOC_PE19_FUNC_CTL_ESC0_P2_TXEN: u8 = 11;
    pub const IOC_PE19_FUNC_CTL_GPIO_E_19: u8 = 0;
    pub const IOC_PE19_FUNC_CTL_GPTMR3_CAPT_1: u8 = 1;
    pub const IOC_PE19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PE19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PE19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PE19_FUNC_CTL_QEI2_F: u8 = 20;
    pub const IOC_PE19_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PE19_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PE19_FUNC_CTL_SPI3_CS_3: u8 = 5;
    pub const IOC_PE19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PE19_FUNC_CTL_TSW0_P1_TXEN: u8 = 10;
    pub const IOC_PE19_FUNC_CTL_UART4_CTS: u8 = 3;
    pub const IOC_PE20_FUNC_CTL_ESC0_P2_RXDV: u8 = 11;
    pub const IOC_PE20_FUNC_CTL_ETH0_RXDV: u8 = 18;
    pub const IOC_PE20_FUNC_CTL_GPIO_E_20: u8 = 0;
    pub const IOC_PE20_FUNC_CTL_I2S1_FCLK: u8 = 8;
    pub const IOC_PE20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PE20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PE20_FUNC_CTL_QEI2_H0: u8 = 20;
    pub const IOC_PE20_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PE20_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PE20_FUNC_CTL_SPI2_SCLK: u8 = 5;
    pub const IOC_PE20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PE20_FUNC_CTL_TSW0_P3_RXDV: u8 = 10;
    pub const IOC_PE20_FUNC_CTL_UART5_CTS: u8 = 3;
    pub const IOC_PE21_FUNC_CTL_ESC0_P2_RXD_0: u8 = 11;
    pub const IOC_PE21_FUNC_CTL_ETH0_RXD_0: u8 = 18;
    pub const IOC_PE21_FUNC_CTL_GPIO_E_21: u8 = 0;
    pub const IOC_PE21_FUNC_CTL_GPTMR3_COMP_2: u8 = 1;
    pub const IOC_PE21_FUNC_CTL_I2S1_RXD_2: u8 = 8;
    pub const IOC_PE21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PE21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PE21_FUNC_CTL_QEI2_Z: u8 = 20;
    pub const IOC_PE21_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PE21_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PE21_FUNC_CTL_SPI2_CS_0: u8 = 5;
    pub const IOC_PE21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PE21_FUNC_CTL_TSW0_P3_RXD_0: u8 = 10;
    pub const IOC_PE21_FUNC_CTL_UART5_DE: u8 = 2;
    pub const IOC_PE21_FUNC_CTL_UART5_RTS: u8 = 3;
    pub const IOC_PE22_FUNC_CTL_ESC0_P2_RXD_1: u8 = 11;
    pub const IOC_PE22_FUNC_CTL_ETH0_RXD_1: u8 = 18;
    pub const IOC_PE22_FUNC_CTL_GPIO_E_22: u8 = 0;
    pub const IOC_PE22_FUNC_CTL_GPTMR2_CAPT_0: u8 = 1;
    pub const IOC_PE22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PE22_FUNC_CTL_I2S1_RXD_0: u8 = 8;
    pub const IOC_PE22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PE22_FUNC_CTL_QEI2_B: u8 = 20;
    pub const IOC_PE22_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PE22_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PE22_FUNC_CTL_SPI2_MISO: u8 = 5;
    pub const IOC_PE22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PE22_FUNC_CTL_TSW0_P3_RXD_1: u8 = 10;
    pub const IOC_PE22_FUNC_CTL_UART5_RXD: u8 = 2;
    pub const IOC_PE23_FUNC_CTL_ESC0_P2_RXD_2: u8 = 11;
    pub const IOC_PE23_FUNC_CTL_ETH0_RXD_2: u8 = 18;
    pub const IOC_PE23_FUNC_CTL_GPIO_E_23: u8 = 0;
    pub const IOC_PE23_FUNC_CTL_GPTMR2_COMP_0: u8 = 1;
    pub const IOC_PE23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PE23_FUNC_CTL_I2S1_MCLK: u8 = 8;
    pub const IOC_PE23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PE23_FUNC_CTL_QEI2_A: u8 = 20;
    pub const IOC_PE23_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PE23_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PE23_FUNC_CTL_SPI2_MOSI: u8 = 5;
    pub const IOC_PE23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PE23_FUNC_CTL_TSW0_P3_RXD_2: u8 = 10;
    pub const IOC_PE23_FUNC_CTL_UART5_TXD: u8 = 2;
    pub const IOC_PE24_FUNC_CTL_ESC0_P2_RXD_3: u8 = 11;
    pub const IOC_PE24_FUNC_CTL_ETH0_RXD_3: u8 = 18;
    pub const IOC_PE24_FUNC_CTL_GPIO_E_24: u8 = 0;
    pub const IOC_PE24_FUNC_CTL_GPTMR2_COMP_1: u8 = 1;
    pub const IOC_PE24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PE24_FUNC_CTL_I2S1_RXD_3: u8 = 8;
    pub const IOC_PE24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PE24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PE24_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PE24_FUNC_CTL_RDC0_PWM_N: u8 = 20;
    pub const IOC_PE24_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PE24_FUNC_CTL_SPI3_CS_2: u8 = 5;
    pub const IOC_PE24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PE24_FUNC_CTL_TSW0_P3_RXD_3: u8 = 10;
    pub const IOC_PE24_FUNC_CTL_UART6_TXD: u8 = 2;
    pub const IOC_PE25_FUNC_CTL_ESC0_P2_RXCK: u8 = 11;
    pub const IOC_PE25_FUNC_CTL_ETH0_RXCK: u8 = 18;
    pub const IOC_PE25_FUNC_CTL_GPIO_E_25: u8 = 0;
    pub const IOC_PE25_FUNC_CTL_GPTMR2_CAPT_1: u8 = 1;
    pub const IOC_PE25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PE25_FUNC_CTL_I2S1_RXD_1: u8 = 8;
    pub const IOC_PE25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PE25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PE25_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PE25_FUNC_CTL_RDC0_PWM_P: u8 = 20;
    pub const IOC_PE25_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PE25_FUNC_CTL_SPI3_CS_1: u8 = 5;
    pub const IOC_PE25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PE25_FUNC_CTL_TSW0_P3_RXCK: u8 = 10;
    pub const IOC_PE25_FUNC_CTL_UART6_RXD: u8 = 2;
    pub const IOC_PE26_FUNC_CTL_ESC0_P2_TXCK: u8 = 11;
    pub const IOC_PE26_FUNC_CTL_ETH0_TXCK: u8 = 18;
    pub const IOC_PE26_FUNC_CTL_GPIO_E_26: u8 = 0;
    pub const IOC_PE26_FUNC_CTL_GPTMR2_COMP_2: u8 = 1;
    pub const IOC_PE26_FUNC_CTL_I2S1_MCLK: u8 = 8;
    pub const IOC_PE26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PE26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PE26_FUNC_CTL_QEI1_H1: u8 = 20;
    pub const IOC_PE26_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PE26_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PE26_FUNC_CTL_SPI3_SCLK: u8 = 5;
    pub const IOC_PE26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PE26_FUNC_CTL_TSW0_P3_TXCK: u8 = 10;
    pub const IOC_PE26_FUNC_CTL_UART6_DE: u8 = 2;
    pub const IOC_PE26_FUNC_CTL_UART6_RTS: u8 = 3;
    pub const IOC_PE27_FUNC_CTL_ESC0_P2_TXD_0: u8 = 11;
    pub const IOC_PE27_FUNC_CTL_ETH0_TXD_0: u8 = 18;
    pub const IOC_PE27_FUNC_CTL_GPIO_E_27: u8 = 0;
    pub const IOC_PE27_FUNC_CTL_I2S1_TXD_1: u8 = 8;
    pub const IOC_PE27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PE27_FUNC_CTL_QEI1_F: u8 = 20;
    pub const IOC_PE27_FUNC_CTL_RDC1_PWM_N: u8 = 21;
    pub const IOC_PE27_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PE27_FUNC_CTL_SPI3_CS_0: u8 = 5;
    pub const IOC_PE27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PE27_FUNC_CTL_TSW0_P3_TXD_0: u8 = 10;
    pub const IOC_PE27_FUNC_CTL_UART6_CTS: u8 = 3;
    pub const IOC_PE28_FUNC_CTL_ESC0_P2_TXD_1: u8 = 11;
    pub const IOC_PE28_FUNC_CTL_ETH0_TXD_1: u8 = 18;
    pub const IOC_PE28_FUNC_CTL_GPIO_E_28: u8 = 0;
    pub const IOC_PE28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PE28_FUNC_CTL_I2S1_TXD_2: u8 = 8;
    pub const IOC_PE28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PE28_FUNC_CTL_QEI1_H0: u8 = 20;
    pub const IOC_PE28_FUNC_CTL_RDC1_PWM_P: u8 = 21;
    pub const IOC_PE28_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PE28_FUNC_CTL_SPI3_MISO: u8 = 5;
    pub const IOC_PE28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PE28_FUNC_CTL_TSW0_P3_TXD_1: u8 = 10;
    pub const IOC_PE28_FUNC_CTL_UART7_CTS: u8 = 3;
    pub const IOC_PE29_FUNC_CTL_ESC0_P2_TXD_2: u8 = 11;
    pub const IOC_PE29_FUNC_CTL_ETH0_TXD_2: u8 = 18;
    pub const IOC_PE29_FUNC_CTL_GPIO_E_29: u8 = 0;
    pub const IOC_PE29_FUNC_CTL_GPTMR3_COMP_3: u8 = 1;
    pub const IOC_PE29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PE29_FUNC_CTL_I2S1_TXD_0: u8 = 8;
    pub const IOC_PE29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PE29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PE29_FUNC_CTL_QEI1_Z: u8 = 20;
    pub const IOC_PE29_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PE29_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PE29_FUNC_CTL_SPI3_MOSI: u8 = 5;
    pub const IOC_PE29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PE29_FUNC_CTL_TSW0_P3_TXD_2: u8 = 10;
    pub const IOC_PE29_FUNC_CTL_UART7_DE: u8 = 2;
    pub const IOC_PE29_FUNC_CTL_UART7_RTS: u8 = 3;
    pub const IOC_PE30_FUNC_CTL_ESC0_P2_TXD_3: u8 = 11;
    pub const IOC_PE30_FUNC_CTL_ETH0_TXD_3: u8 = 18;
    pub const IOC_PE30_FUNC_CTL_GPIO_E_30: u8 = 0;
    pub const IOC_PE30_FUNC_CTL_I2S1_TXD_3: u8 = 8;
    pub const IOC_PE30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PE30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PE30_FUNC_CTL_QEI1_A: u8 = 20;
    pub const IOC_PE30_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PE30_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PE30_FUNC_CTL_SPI3_DAT2: u8 = 5;
    pub const IOC_PE30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PE30_FUNC_CTL_TSW0_P3_TXD_3: u8 = 10;
    pub const IOC_PE30_FUNC_CTL_UART7_RXD: u8 = 2;
    pub const IOC_PE31_FUNC_CTL_ESC0_P2_TXEN: u8 = 11;
    pub const IOC_PE31_FUNC_CTL_ETH0_TXEN: u8 = 18;
    pub const IOC_PE31_FUNC_CTL_GPIO_E_31: u8 = 0;
    pub const IOC_PE31_FUNC_CTL_GPTMR2_COMP_3: u8 = 1;
    pub const IOC_PE31_FUNC_CTL_I2S1_BCLK: u8 = 8;
    pub const IOC_PE31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PE31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PE31_FUNC_CTL_QEI1_B: u8 = 20;
    pub const IOC_PE31_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PE31_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PE31_FUNC_CTL_SPI3_DAT3: u8 = 5;
    pub const IOC_PE31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PE31_FUNC_CTL_TSW0_P3_TXEN: u8 = 10;
    pub const IOC_PE31_FUNC_CTL_UART7_TXD: u8 = 2;
    pub const IOC_PF00_FUNC_CTL_DAO_LN: u8 = 9;
    pub const IOC_PF00_FUNC_CTL_ESC0_MDC: u8 = 11;
    pub const IOC_PF00_FUNC_CTL_ETH0_MDC: u8 = 18;
    pub const IOC_PF00_FUNC_CTL_GPIO_F_00: u8 = 0;
    pub const IOC_PF00_FUNC_CTL_GPTMR5_COMP_0: u8 = 1;
    pub const IOC_PF00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PF00_FUNC_CTL_PWM0_P_0: u8 = 16;
    pub const IOC_PF00_FUNC_CTL_QEO1_A: u8 = 21;
    pub const IOC_PF00_FUNC_CTL_SEI1_TX: u8 = 22;
    pub const IOC_PF00_FUNC_CTL_TRGM_P_00: u8 = 17;
    pub const IOC_PF00_FUNC_CTL_TSW0_P3_MDC: u8 = 10;
    pub const IOC_PF00_FUNC_CTL_UART8_TXD: u8 = 2;
    pub const IOC_PF01_FUNC_CTL_DAO_LP: u8 = 9;
    pub const IOC_PF01_FUNC_CTL_ESC0_MDIO: u8 = 11;
    pub const IOC_PF01_FUNC_CTL_ETH0_MDIO: u8 = 18;
    pub const IOC_PF01_FUNC_CTL_GPIO_F_01: u8 = 0;
    pub const IOC_PF01_FUNC_CTL_GPTMR5_CAPT_0: u8 = 1;
    pub const IOC_PF01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PF01_FUNC_CTL_PWM0_P_1: u8 = 16;
    pub const IOC_PF01_FUNC_CTL_QEO1_B: u8 = 21;
    pub const IOC_PF01_FUNC_CTL_SEI1_RX: u8 = 22;
    pub const IOC_PF01_FUNC_CTL_TRGM_P_01: u8 = 17;
    pub const IOC_PF01_FUNC_CTL_TSW0_P3_MDIO: u8 = 10;
    pub const IOC_PF01_FUNC_CTL_UART8_RXD: u8 = 2;
    pub const IOC_PF02_FUNC_CTL_ESC0_P1_TXCK: u8 = 11;
    pub const IOC_PF02_FUNC_CTL_ETH0_TXCK: u8 = 18;
    pub const IOC_PF02_FUNC_CTL_GPIO_F_02: u8 = 0;
    pub const IOC_PF02_FUNC_CTL_GPTMR5_COMP_1: u8 = 1;
    pub const IOC_PF02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PF02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PF02_FUNC_CTL_PWM0_P_2: u8 = 16;
    pub const IOC_PF02_FUNC_CTL_QEI0_H1: u8 = 20;
    pub const IOC_PF02_FUNC_CTL_QEO1_Z: u8 = 21;
    pub const IOC_PF02_FUNC_CTL_SEI1_DE: u8 = 22;
    pub const IOC_PF02_FUNC_CTL_TRGM_P_02: u8 = 17;
    pub const IOC_PF02_FUNC_CTL_TSW0_P3_TXCK: u8 = 10;
    pub const IOC_PF02_FUNC_CTL_UART8_DE: u8 = 2;
    pub const IOC_PF02_FUNC_CTL_UART8_RTS: u8 = 3;
    pub const IOC_PF03_FUNC_CTL_DAO_RN: u8 = 9;
    pub const IOC_PF03_FUNC_CTL_ESC0_P1_TXD_0: u8 = 11;
    pub const IOC_PF03_FUNC_CTL_ETH0_TXD_0: u8 = 18;
    pub const IOC_PF03_FUNC_CTL_GPIO_F_03: u8 = 0;
    pub const IOC_PF03_FUNC_CTL_GPTMR5_CAPT_1: u8 = 1;
    pub const IOC_PF03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PF03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PF03_FUNC_CTL_PWM0_P_3: u8 = 16;
    pub const IOC_PF03_FUNC_CTL_QEI0_F: u8 = 20;
    pub const IOC_PF03_FUNC_CTL_SEI1_CK: u8 = 22;
    pub const IOC_PF03_FUNC_CTL_SPI4_CS_3: u8 = 5;
    pub const IOC_PF03_FUNC_CTL_TRGM_P_03: u8 = 17;
    pub const IOC_PF03_FUNC_CTL_TSW0_P3_TXD_0: u8 = 10;
    pub const IOC_PF03_FUNC_CTL_UART8_CTS: u8 = 3;
    pub const IOC_PF04_FUNC_CTL_DAO_RP: u8 = 9;
    pub const IOC_PF04_FUNC_CTL_ESC0_P1_TXD_1: u8 = 11;
    pub const IOC_PF04_FUNC_CTL_ETH0_TXD_1: u8 = 18;
    pub const IOC_PF04_FUNC_CTL_GPIO_F_04: u8 = 0;
    pub const IOC_PF04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PF04_FUNC_CTL_PWM0_P_4: u8 = 16;
    pub const IOC_PF04_FUNC_CTL_QEI0_H0: u8 = 20;
    pub const IOC_PF04_FUNC_CTL_SEI0_CK: u8 = 22;
    pub const IOC_PF04_FUNC_CTL_SPI5_SCLK: u8 = 5;
    pub const IOC_PF04_FUNC_CTL_TRGM_P_04: u8 = 17;
    pub const IOC_PF04_FUNC_CTL_TSW0_P3_TXD_1: u8 = 10;
    pub const IOC_PF04_FUNC_CTL_UART9_CTS: u8 = 3;
    pub const IOC_PF05_FUNC_CTL_ESC0_P1_TXD_2: u8 = 11;
    pub const IOC_PF05_FUNC_CTL_ETH0_TXD_2: u8 = 18;
    pub const IOC_PF05_FUNC_CTL_GPIO_F_05: u8 = 0;
    pub const IOC_PF05_FUNC_CTL_GPTMR5_COMP_2: u8 = 1;
    pub const IOC_PF05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PF05_FUNC_CTL_PWM0_P_5: u8 = 16;
    pub const IOC_PF05_FUNC_CTL_QEI0_Z: u8 = 20;
    pub const IOC_PF05_FUNC_CTL_QEO0_Z: u8 = 21;
    pub const IOC_PF05_FUNC_CTL_SEI0_DE: u8 = 22;
    pub const IOC_PF05_FUNC_CTL_SPI5_CS_0: u8 = 5;
    pub const IOC_PF05_FUNC_CTL_TRGM_P_05: u8 = 17;
    pub const IOC_PF05_FUNC_CTL_TSW0_P3_TXD_2: u8 = 10;
    pub const IOC_PF05_FUNC_CTL_UART9_DE: u8 = 2;
    pub const IOC_PF05_FUNC_CTL_UART9_RTS: u8 = 3;
    pub const IOC_PF06_FUNC_CTL_ESC0_P1_TXD_3: u8 = 11;
    pub const IOC_PF06_FUNC_CTL_ETH0_TXD_3: u8 = 18;
    pub const IOC_PF06_FUNC_CTL_GPIO_F_06: u8 = 0;
    pub const IOC_PF06_FUNC_CTL_GPTMR4_CAPT_0: u8 = 1;
    pub const IOC_PF06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PF06_FUNC_CTL_PWM0_P_6: u8 = 16;
    pub const IOC_PF06_FUNC_CTL_QEI0_B: u8 = 20;
    pub const IOC_PF06_FUNC_CTL_QEO0_B: u8 = 21;
    pub const IOC_PF06_FUNC_CTL_SEI0_RX: u8 = 22;
    pub const IOC_PF06_FUNC_CTL_SPI5_MISO: u8 = 5;
    pub const IOC_PF06_FUNC_CTL_TRGM_P_06: u8 = 17;
    pub const IOC_PF06_FUNC_CTL_TSW0_P3_TXD_3: u8 = 10;
    pub const IOC_PF06_FUNC_CTL_UART9_RXD: u8 = 2;
    pub const IOC_PF07_FUNC_CTL_ESC0_P1_TXEN: u8 = 11;
    pub const IOC_PF07_FUNC_CTL_ETH0_TXEN: u8 = 18;
    pub const IOC_PF07_FUNC_CTL_GPIO_F_07: u8 = 0;
    pub const IOC_PF07_FUNC_CTL_GPTMR4_COMP_0: u8 = 1;
    pub const IOC_PF07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PF07_FUNC_CTL_PWM0_P_7: u8 = 16;
    pub const IOC_PF07_FUNC_CTL_QEI0_A: u8 = 20;
    pub const IOC_PF07_FUNC_CTL_QEO0_A: u8 = 21;
    pub const IOC_PF07_FUNC_CTL_SEI0_TX: u8 = 22;
    pub const IOC_PF07_FUNC_CTL_SPI5_MOSI: u8 = 5;
    pub const IOC_PF07_FUNC_CTL_TRGM_P_07: u8 = 17;
    pub const IOC_PF07_FUNC_CTL_TSW0_P3_TXEN: u8 = 10;
    pub const IOC_PF07_FUNC_CTL_UART9_TXD: u8 = 2;
    pub const IOC_PF08_FUNC_CTL_ESC0_P1_RXDV: u8 = 11;
    pub const IOC_PF08_FUNC_CTL_ETH0_RXDV: u8 = 18;
    pub const IOC_PF08_FUNC_CTL_GPIO_F_08: u8 = 0;
    pub const IOC_PF08_FUNC_CTL_GPTMR4_COMP_1: u8 = 1;
    pub const IOC_PF08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PF08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PF08_FUNC_CTL_PWM1_P_0: u8 = 16;
    pub const IOC_PF08_FUNC_CTL_QEO2_B: u8 = 21;
    pub const IOC_PF08_FUNC_CTL_SEI2_TX: u8 = 22;
    pub const IOC_PF08_FUNC_CTL_SPI4_CS_2: u8 = 5;
    pub const IOC_PF08_FUNC_CTL_TRGM_P_08: u8 = 17;
    pub const IOC_PF08_FUNC_CTL_TSW0_P3_RXDV: u8 = 10;
    pub const IOC_PF08_FUNC_CTL_UART10_TXD: u8 = 2;
    pub const IOC_PF09_FUNC_CTL_ESC0_P1_RXD_0: u8 = 11;
    pub const IOC_PF09_FUNC_CTL_ETH0_RXD_0: u8 = 18;
    pub const IOC_PF09_FUNC_CTL_GPIO_F_09: u8 = 0;
    pub const IOC_PF09_FUNC_CTL_GPTMR4_CAPT_1: u8 = 1;
    pub const IOC_PF09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PF09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PF09_FUNC_CTL_PWM1_P_1: u8 = 16;
    pub const IOC_PF09_FUNC_CTL_QEO2_A: u8 = 21;
    pub const IOC_PF09_FUNC_CTL_SEI2_RX: u8 = 22;
    pub const IOC_PF09_FUNC_CTL_SPI4_CS_1: u8 = 5;
    pub const IOC_PF09_FUNC_CTL_TRGM_P_09: u8 = 17;
    pub const IOC_PF09_FUNC_CTL_TSW0_P3_RXD_0: u8 = 10;
    pub const IOC_PF09_FUNC_CTL_UART10_RXD: u8 = 2;
    pub const IOC_PF10_FUNC_CTL_ESC0_P1_RXD_1: u8 = 11;
    pub const IOC_PF10_FUNC_CTL_ETH0_RXD_1: u8 = 18;
    pub const IOC_PF10_FUNC_CTL_GPIO_F_10: u8 = 0;
    pub const IOC_PF10_FUNC_CTL_GPTMR4_COMP_2: u8 = 1;
    pub const IOC_PF10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PF10_FUNC_CTL_PWM1_P_2: u8 = 16;
    pub const IOC_PF10_FUNC_CTL_QEI3_F: u8 = 20;
    pub const IOC_PF10_FUNC_CTL_QEO2_Z: u8 = 21;
    pub const IOC_PF10_FUNC_CTL_SEI2_DE: u8 = 22;
    pub const IOC_PF10_FUNC_CTL_SPI4_SCLK: u8 = 5;
    pub const IOC_PF10_FUNC_CTL_TRGM_P_10: u8 = 17;
    pub const IOC_PF10_FUNC_CTL_TSW0_P3_RXD_1: u8 = 10;
    pub const IOC_PF10_FUNC_CTL_UART10_DE: u8 = 2;
    pub const IOC_PF10_FUNC_CTL_UART10_RTS: u8 = 3;
    pub const IOC_PF11_FUNC_CTL_ESC0_P1_RXD_2: u8 = 11;
    pub const IOC_PF11_FUNC_CTL_ETH0_RXD_2: u8 = 18;
    pub const IOC_PF11_FUNC_CTL_GPIO_F_11: u8 = 0;
    pub const IOC_PF11_FUNC_CTL_PWM1_P_3: u8 = 16;
    pub const IOC_PF11_FUNC_CTL_QEI3_H1: u8 = 20;
    pub const IOC_PF11_FUNC_CTL_SEI2_CK: u8 = 22;
    pub const IOC_PF11_FUNC_CTL_SPI4_CS_0: u8 = 5;
    pub const IOC_PF11_FUNC_CTL_TRGM_P_11: u8 = 17;
    pub const IOC_PF11_FUNC_CTL_TSW0_P3_RXD_2: u8 = 10;
    pub const IOC_PF11_FUNC_CTL_UART10_CTS: u8 = 3;
    pub const IOC_PF12_FUNC_CTL_ESC0_P1_RXD_3: u8 = 11;
    pub const IOC_PF12_FUNC_CTL_ETH0_RXD_3: u8 = 18;
    pub const IOC_PF12_FUNC_CTL_GPIO_F_12: u8 = 0;
    pub const IOC_PF12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PF12_FUNC_CTL_PWM1_P_4: u8 = 16;
    pub const IOC_PF12_FUNC_CTL_QEI3_H0: u8 = 20;
    pub const IOC_PF12_FUNC_CTL_SEI3_CK: u8 = 22;
    pub const IOC_PF12_FUNC_CTL_SPI4_MISO: u8 = 5;
    pub const IOC_PF12_FUNC_CTL_TRGM_P_12: u8 = 17;
    pub const IOC_PF12_FUNC_CTL_TSW0_P3_RXD_3: u8 = 10;
    pub const IOC_PF12_FUNC_CTL_UART11_CTS: u8 = 3;
    pub const IOC_PF13_FUNC_CTL_ESC0_P1_RXCK: u8 = 11;
    pub const IOC_PF13_FUNC_CTL_ETH0_RXCK: u8 = 18;
    pub const IOC_PF13_FUNC_CTL_GPIO_F_13: u8 = 0;
    pub const IOC_PF13_FUNC_CTL_GPTMR5_COMP_3: u8 = 1;
    pub const IOC_PF13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PF13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PF13_FUNC_CTL_PWM1_P_5: u8 = 16;
    pub const IOC_PF13_FUNC_CTL_QEI3_Z: u8 = 20;
    pub const IOC_PF13_FUNC_CTL_QEO3_Z: u8 = 21;
    pub const IOC_PF13_FUNC_CTL_SEI3_DE: u8 = 22;
    pub const IOC_PF13_FUNC_CTL_SPI4_MOSI: u8 = 5;
    pub const IOC_PF13_FUNC_CTL_TRGM_P_13: u8 = 17;
    pub const IOC_PF13_FUNC_CTL_TSW0_P3_RXCK: u8 = 10;
    pub const IOC_PF13_FUNC_CTL_UART11_DE: u8 = 2;
    pub const IOC_PF13_FUNC_CTL_UART11_RTS: u8 = 3;
    pub const IOC_PF14_FUNC_CTL_ESC0_P1_RXER: u8 = 11;
    pub const IOC_PF14_FUNC_CTL_ETH0_RXER: u8 = 18;
    pub const IOC_PF14_FUNC_CTL_GPIO_F_14: u8 = 0;
    pub const IOC_PF14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PF14_FUNC_CTL_PWM1_P_6: u8 = 16;
    pub const IOC_PF14_FUNC_CTL_QEI3_B: u8 = 20;
    pub const IOC_PF14_FUNC_CTL_QEO3_B: u8 = 21;
    pub const IOC_PF14_FUNC_CTL_SEI3_RX: u8 = 22;
    pub const IOC_PF14_FUNC_CTL_SPI4_DAT2: u8 = 5;
    pub const IOC_PF14_FUNC_CTL_TRGM_P_14: u8 = 17;
    pub const IOC_PF14_FUNC_CTL_TSW0_P3_RXER: u8 = 10;
    pub const IOC_PF14_FUNC_CTL_UART11_RXD: u8 = 2;
    pub const IOC_PF15_FUNC_CTL_ESC0_P2_RXER: u8 = 11;
    pub const IOC_PF15_FUNC_CTL_ETH0_TXER: u8 = 18;
    pub const IOC_PF15_FUNC_CTL_GPIO_F_15: u8 = 0;
    pub const IOC_PF15_FUNC_CTL_GPTMR4_COMP_3: u8 = 1;
    pub const IOC_PF15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PF15_FUNC_CTL_PWM1_P_7: u8 = 16;
    pub const IOC_PF15_FUNC_CTL_QEI3_A: u8 = 20;
    pub const IOC_PF15_FUNC_CTL_QEO3_A: u8 = 21;
    pub const IOC_PF15_FUNC_CTL_SEI3_TX: u8 = 22;
    pub const IOC_PF15_FUNC_CTL_SPI4_DAT3: u8 = 5;
    pub const IOC_PF15_FUNC_CTL_TRGM_P_15: u8 = 17;
    pub const IOC_PF15_FUNC_CTL_TSW0_P1_RXER: u8 = 10;
    pub const IOC_PF15_FUNC_CTL_UART11_TXD: u8 = 2;
    pub const IOC_PF16_FUNC_CTL_GPIO_F_16: u8 = 0;
    pub const IOC_PF16_FUNC_CTL_GPTMR7_COMP_0: u8 = 1;
    pub const IOC_PF16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PF16_FUNC_CTL_PWM2_P_0: u8 = 16;
    pub const IOC_PF16_FUNC_CTL_SDM0_DAT_0: u8 = 23;
    pub const IOC_PF16_FUNC_CTL_TRGM_P_16: u8 = 17;
    pub const IOC_PF16_FUNC_CTL_UART12_TXD: u8 = 2;
    pub const IOC_PF17_FUNC_CTL_GPIO_F_17: u8 = 0;
    pub const IOC_PF17_FUNC_CTL_GPTMR7_CAPT_0: u8 = 1;
    pub const IOC_PF17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PF17_FUNC_CTL_PWM2_P_1: u8 = 16;
    pub const IOC_PF17_FUNC_CTL_SDM0_CLK_0: u8 = 23;
    pub const IOC_PF17_FUNC_CTL_TRGM_P_17: u8 = 17;
    pub const IOC_PF17_FUNC_CTL_UART12_RXD: u8 = 2;
    pub const IOC_PF18_FUNC_CTL_ESC0_EVTO_0: u8 = 27;
    pub const IOC_PF18_FUNC_CTL_ETH0_EVTO_0: u8 = 25;
    pub const IOC_PF18_FUNC_CTL_GPIO_F_18: u8 = 0;
    pub const IOC_PF18_FUNC_CTL_GPTMR7_COMP_1: u8 = 1;
    pub const IOC_PF18_FUNC_CTL_I2C6_SCL: u8 = 4;
    pub const IOC_PF18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PF18_FUNC_CTL_PWM2_P_2: u8 = 16;
    pub const IOC_PF18_FUNC_CTL_SDM0_DAT_1: u8 = 23;
    pub const IOC_PF18_FUNC_CTL_TRGM_P_18: u8 = 17;
    pub const IOC_PF18_FUNC_CTL_TSW0_EVTO_0: u8 = 26;
    pub const IOC_PF18_FUNC_CTL_UART12_DE: u8 = 2;
    pub const IOC_PF18_FUNC_CTL_UART12_RTS: u8 = 3;
    pub const IOC_PF18_FUNC_CTL_USB0_PWR: u8 = 24;
    pub const IOC_PF19_FUNC_CTL_ETH0_EVTO_2: u8 = 25;
    pub const IOC_PF19_FUNC_CTL_GPIO_F_19: u8 = 0;
    pub const IOC_PF19_FUNC_CTL_GPTMR7_CAPT_1: u8 = 1;
    pub const IOC_PF19_FUNC_CTL_I2C6_SDA: u8 = 4;
    pub const IOC_PF19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PF19_FUNC_CTL_PWM2_P_3: u8 = 16;
    pub const IOC_PF19_FUNC_CTL_SDM0_CLK_1: u8 = 23;
    pub const IOC_PF19_FUNC_CTL_SPI7_CS_3: u8 = 5;
    pub const IOC_PF19_FUNC_CTL_TRGM_P_19: u8 = 17;
    pub const IOC_PF19_FUNC_CTL_TSW0_EVTO_2: u8 = 26;
    pub const IOC_PF19_FUNC_CTL_UART12_CTS: u8 = 3;
    pub const IOC_PF19_FUNC_CTL_USB0_PWR: u8 = 24;
    pub const IOC_PF20_FUNC_CTL_ESC0_EVTO_1: u8 = 27;
    pub const IOC_PF20_FUNC_CTL_ETH0_EVTO_1: u8 = 25;
    pub const IOC_PF20_FUNC_CTL_GPIO_F_20: u8 = 0;
    pub const IOC_PF20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PF20_FUNC_CTL_PWM2_P_4: u8 = 16;
    pub const IOC_PF20_FUNC_CTL_SDM0_DAT_3: u8 = 23;
    pub const IOC_PF20_FUNC_CTL_SPI6_SCLK: u8 = 5;
    pub const IOC_PF20_FUNC_CTL_TRGM_P_20: u8 = 17;
    pub const IOC_PF20_FUNC_CTL_TSW0_EVTO_1: u8 = 26;
    pub const IOC_PF20_FUNC_CTL_UART13_CTS: u8 = 3;
    pub const IOC_PF20_FUNC_CTL_USB0_OC: u8 = 24;
    pub const IOC_PF21_FUNC_CTL_ESC0_EVTI_0: u8 = 27;
    pub const IOC_PF21_FUNC_CTL_ETH0_EVTI_0: u8 = 25;
    pub const IOC_PF21_FUNC_CTL_GPIO_F_21: u8 = 0;
    pub const IOC_PF21_FUNC_CTL_GPTMR7_COMP_2: u8 = 1;
    pub const IOC_PF21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PF21_FUNC_CTL_PWM2_P_5: u8 = 16;
    pub const IOC_PF21_FUNC_CTL_SDM0_DAT_2: u8 = 23;
    pub const IOC_PF21_FUNC_CTL_SPI6_CS_0: u8 = 5;
    pub const IOC_PF21_FUNC_CTL_TRGM_P_21: u8 = 17;
    pub const IOC_PF21_FUNC_CTL_TSW0_EVTI_0: u8 = 26;
    pub const IOC_PF21_FUNC_CTL_UART13_DE: u8 = 2;
    pub const IOC_PF21_FUNC_CTL_UART13_RTS: u8 = 3;
    pub const IOC_PF21_FUNC_CTL_USB0_ID: u8 = 24;
    pub const IOC_PF22_FUNC_CTL_ESC0_EVTI_1: u8 = 27;
    pub const IOC_PF22_FUNC_CTL_ETH0_EVTI_1: u8 = 25;
    pub const IOC_PF22_FUNC_CTL_GPIO_F_22: u8 = 0;
    pub const IOC_PF22_FUNC_CTL_GPTMR6_CAPT_0: u8 = 1;
    pub const IOC_PF22_FUNC_CTL_I2C7_SDA: u8 = 4;
    pub const IOC_PF22_FUNC_CTL_PWM2_P_6: u8 = 16;
    pub const IOC_PF22_FUNC_CTL_SDM0_CLK_2: u8 = 23;
    pub const IOC_PF22_FUNC_CTL_SPI6_MISO: u8 = 5;
    pub const IOC_PF22_FUNC_CTL_TRGM_P_22: u8 = 17;
    pub const IOC_PF22_FUNC_CTL_TSW0_EVTI_1: u8 = 26;
    pub const IOC_PF22_FUNC_CTL_UART13_RXD: u8 = 2;
    pub const IOC_PF22_FUNC_CTL_USB0_ID: u8 = 24;
    pub const IOC_PF23_FUNC_CTL_GPIO_F_23: u8 = 0;
    pub const IOC_PF23_FUNC_CTL_GPTMR6_COMP_0: u8 = 1;
    pub const IOC_PF23_FUNC_CTL_I2C7_SCL: u8 = 4;
    pub const IOC_PF23_FUNC_CTL_PWM2_P_7: u8 = 16;
    pub const IOC_PF23_FUNC_CTL_SDM0_CLK_3: u8 = 23;
    pub const IOC_PF23_FUNC_CTL_SPI6_MOSI: u8 = 5;
    pub const IOC_PF23_FUNC_CTL_TRGM_P_23: u8 = 17;
    pub const IOC_PF23_FUNC_CTL_UART13_TXD: u8 = 2;
    pub const IOC_PF23_FUNC_CTL_USB0_OC: u8 = 24;
    pub const IOC_PF24_FUNC_CTL_GPIO_F_24: u8 = 0;
    pub const IOC_PF24_FUNC_CTL_GPTMR6_COMP_1: u8 = 1;
    pub const IOC_PF24_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PF24_FUNC_CTL_MCAN6_TXD: u8 = 7;
    pub const IOC_PF24_FUNC_CTL_PWM3_P_0: u8 = 16;
    pub const IOC_PF24_FUNC_CTL_SDM1_DAT_0: u8 = 23;
    pub const IOC_PF24_FUNC_CTL_SPI7_CS_2: u8 = 5;
    pub const IOC_PF24_FUNC_CTL_TRGM_P_24: u8 = 17;
    pub const IOC_PF24_FUNC_CTL_UART14_TXD: u8 = 2;
    pub const IOC_PF25_FUNC_CTL_GPIO_F_25: u8 = 0;
    pub const IOC_PF25_FUNC_CTL_GPTMR6_CAPT_1: u8 = 1;
    pub const IOC_PF25_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PF25_FUNC_CTL_MCAN6_RXD: u8 = 7;
    pub const IOC_PF25_FUNC_CTL_PWM3_P_1: u8 = 16;
    pub const IOC_PF25_FUNC_CTL_SDM1_CLK_0: u8 = 23;
    pub const IOC_PF25_FUNC_CTL_SPI7_CS_1: u8 = 5;
    pub const IOC_PF25_FUNC_CTL_TRGM_P_25: u8 = 17;
    pub const IOC_PF25_FUNC_CTL_UART14_RXD: u8 = 2;
    pub const IOC_PF26_FUNC_CTL_CPU0_NMI: u8 = 24;
    pub const IOC_PF26_FUNC_CTL_ETH0_EVTO_3: u8 = 25;
    pub const IOC_PF26_FUNC_CTL_GPIO_F_26: u8 = 0;
    pub const IOC_PF26_FUNC_CTL_GPTMR6_COMP_2: u8 = 1;
    pub const IOC_PF26_FUNC_CTL_MCAN6_STBY: u8 = 7;
    pub const IOC_PF26_FUNC_CTL_PWM3_P_2: u8 = 16;
    pub const IOC_PF26_FUNC_CTL_SDM1_DAT_1: u8 = 23;
    pub const IOC_PF26_FUNC_CTL_SPI7_SCLK: u8 = 5;
    pub const IOC_PF26_FUNC_CTL_TRGM_P_26: u8 = 17;
    pub const IOC_PF26_FUNC_CTL_TSW0_EVTO_3: u8 = 26;
    pub const IOC_PF26_FUNC_CTL_UART14_DE: u8 = 2;
    pub const IOC_PF26_FUNC_CTL_UART14_RTS: u8 = 3;
    pub const IOC_PF27_FUNC_CTL_GPIO_F_27: u8 = 0;
    pub const IOC_PF27_FUNC_CTL_PWM3_P_3: u8 = 16;
    pub const IOC_PF27_FUNC_CTL_SDM1_CLK_1: u8 = 23;
    pub const IOC_PF27_FUNC_CTL_SPI7_CS_0: u8 = 5;
    pub const IOC_PF27_FUNC_CTL_TRGM_P_27: u8 = 17;
    pub const IOC_PF27_FUNC_CTL_UART14_CTS: u8 = 3;
    pub const IOC_PF28_FUNC_CTL_CPU1_NMI: u8 = 24;
    pub const IOC_PF28_FUNC_CTL_GPIO_F_28: u8 = 0;
    pub const IOC_PF28_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PF28_FUNC_CTL_PWM3_P_4: u8 = 16;
    pub const IOC_PF28_FUNC_CTL_SDM1_DAT_2: u8 = 23;
    pub const IOC_PF28_FUNC_CTL_SPI7_MISO: u8 = 5;
    pub const IOC_PF28_FUNC_CTL_TRGM_P_28: u8 = 17;
    pub const IOC_PF28_FUNC_CTL_UART15_CTS: u8 = 3;
    pub const IOC_PF29_FUNC_CTL_GPIO_F_29: u8 = 0;
    pub const IOC_PF29_FUNC_CTL_GPTMR7_COMP_3: u8 = 1;
    pub const IOC_PF29_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PF29_FUNC_CTL_MCAN7_STBY: u8 = 7;
    pub const IOC_PF29_FUNC_CTL_PWM3_P_5: u8 = 16;
    pub const IOC_PF29_FUNC_CTL_SDM1_CLK_2: u8 = 23;
    pub const IOC_PF29_FUNC_CTL_SPI7_MOSI: u8 = 5;
    pub const IOC_PF29_FUNC_CTL_TRGM_P_29: u8 = 17;
    pub const IOC_PF29_FUNC_CTL_UART15_DE: u8 = 2;
    pub const IOC_PF29_FUNC_CTL_UART15_RTS: u8 = 3;
    pub const IOC_PF30_FUNC_CTL_GPIO_F_30: u8 = 0;
    pub const IOC_PF30_FUNC_CTL_MCAN7_RXD: u8 = 7;
    pub const IOC_PF30_FUNC_CTL_PWM3_P_6: u8 = 16;
    pub const IOC_PF30_FUNC_CTL_SDM1_CLK_3: u8 = 23;
    pub const IOC_PF30_FUNC_CTL_SPI7_DAT2: u8 = 5;
    pub const IOC_PF30_FUNC_CTL_TRGM_P_30: u8 = 17;
    pub const IOC_PF30_FUNC_CTL_UART15_RXD: u8 = 2;
    pub const IOC_PF31_FUNC_CTL_GPIO_F_31: u8 = 0;
    pub const IOC_PF31_FUNC_CTL_GPTMR6_COMP_3: u8 = 1;
    pub const IOC_PF31_FUNC_CTL_MCAN7_TXD: u8 = 7;
    pub const IOC_PF31_FUNC_CTL_PWM3_P_7: u8 = 16;
    pub const IOC_PF31_FUNC_CTL_SDM1_DAT_3: u8 = 23;
    pub const IOC_PF31_FUNC_CTL_SPI7_DAT3: u8 = 5;
    pub const IOC_PF31_FUNC_CTL_TRGM_P_31: u8 = 17;
    pub const IOC_PF31_FUNC_CTL_UART15_TXD: u8 = 2;
    pub const IOC_PV00_FUNC_CTL_ESC0_P0_RXDV: u8 = 11;
    pub const IOC_PV00_FUNC_CTL_GPIO_V_00: u8 = 0;
    pub const IOC_PV00_FUNC_CTL_GPTMR1_COMP_0: u8 = 1;
    pub const IOC_PV00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PV00_FUNC_CTL_TSW0_P1_RXDV: u8 = 10;
    pub const IOC_PV00_FUNC_CTL_UART0_TXD: u8 = 2;
    pub const IOC_PV01_FUNC_CTL_ESC0_P0_RXD_0: u8 = 11;
    pub const IOC_PV01_FUNC_CTL_GPIO_V_01: u8 = 0;
    pub const IOC_PV01_FUNC_CTL_GPTMR1_CAPT_0: u8 = 1;
    pub const IOC_PV01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PV01_FUNC_CTL_TSW0_P1_RXD_0: u8 = 10;
    pub const IOC_PV01_FUNC_CTL_UART0_RXD: u8 = 2;
    pub const IOC_PV02_FUNC_CTL_ESC0_P0_RXD_1: u8 = 11;
    pub const IOC_PV02_FUNC_CTL_GPIO_V_02: u8 = 0;
    pub const IOC_PV02_FUNC_CTL_GPTMR1_COMP_1: u8 = 1;
    pub const IOC_PV02_FUNC_CTL_I2C2_SCL: u8 = 4;
    pub const IOC_PV02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PV02_FUNC_CTL_TSW0_P1_RXD_1: u8 = 10;
    pub const IOC_PV02_FUNC_CTL_UART0_DE: u8 = 2;
    pub const IOC_PV02_FUNC_CTL_UART0_RTS: u8 = 3;
    pub const IOC_PV03_FUNC_CTL_ESC0_P0_RXD_2: u8 = 11;
    pub const IOC_PV03_FUNC_CTL_GPIO_V_03: u8 = 0;
    pub const IOC_PV03_FUNC_CTL_GPTMR1_CAPT_1: u8 = 1;
    pub const IOC_PV03_FUNC_CTL_I2C2_SDA: u8 = 4;
    pub const IOC_PV03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PV03_FUNC_CTL_SPI1_CS_3: u8 = 5;
    pub const IOC_PV03_FUNC_CTL_TSW0_P1_RXD_2: u8 = 10;
    pub const IOC_PV03_FUNC_CTL_UART0_CTS: u8 = 3;
    pub const IOC_PV04_FUNC_CTL_ESC0_P0_RXD_3: u8 = 11;
    pub const IOC_PV04_FUNC_CTL_GPIO_V_04: u8 = 0;
    pub const IOC_PV04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PV04_FUNC_CTL_SPI0_SCLK: u8 = 5;
    pub const IOC_PV04_FUNC_CTL_TSW0_P1_RXD_3: u8 = 10;
    pub const IOC_PV04_FUNC_CTL_UART1_CTS: u8 = 3;
    pub const IOC_PV05_FUNC_CTL_ESC0_P0_RXCK: u8 = 11;
    pub const IOC_PV05_FUNC_CTL_GPIO_V_05: u8 = 0;
    pub const IOC_PV05_FUNC_CTL_GPTMR1_COMP_2: u8 = 1;
    pub const IOC_PV05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PV05_FUNC_CTL_SPI0_CS_0: u8 = 5;
    pub const IOC_PV05_FUNC_CTL_TSW0_P1_RXCK: u8 = 10;
    pub const IOC_PV05_FUNC_CTL_UART1_DE: u8 = 2;
    pub const IOC_PV05_FUNC_CTL_UART1_RTS: u8 = 3;
    pub const IOC_PV06_FUNC_CTL_ESC0_P0_TXCK: u8 = 11;
    pub const IOC_PV06_FUNC_CTL_GPIO_V_06: u8 = 0;
    pub const IOC_PV06_FUNC_CTL_GPTMR0_CAPT_0: u8 = 1;
    pub const IOC_PV06_FUNC_CTL_I2C3_SDA: u8 = 4;
    pub const IOC_PV06_FUNC_CTL_SPI0_MISO: u8 = 5;
    pub const IOC_PV06_FUNC_CTL_TSW0_P1_TXCK: u8 = 10;
    pub const IOC_PV06_FUNC_CTL_UART1_RXD: u8 = 2;
    pub const IOC_PV07_FUNC_CTL_ESC0_P0_TXD_0: u8 = 11;
    pub const IOC_PV07_FUNC_CTL_GPIO_V_07: u8 = 0;
    pub const IOC_PV07_FUNC_CTL_GPTMR0_COMP_0: u8 = 1;
    pub const IOC_PV07_FUNC_CTL_I2C3_SCL: u8 = 4;
    pub const IOC_PV07_FUNC_CTL_SPI0_MOSI: u8 = 5;
    pub const IOC_PV07_FUNC_CTL_TSW0_P1_TXD_0: u8 = 10;
    pub const IOC_PV07_FUNC_CTL_UART1_TXD: u8 = 2;
    pub const IOC_PV08_FUNC_CTL_ESC0_P0_TXD_1: u8 = 11;
    pub const IOC_PV08_FUNC_CTL_GPIO_V_08: u8 = 0;
    pub const IOC_PV08_FUNC_CTL_GPTMR0_COMP_1: u8 = 1;
    pub const IOC_PV08_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PV08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PV08_FUNC_CTL_SPI1_CS_2: u8 = 5;
    pub const IOC_PV08_FUNC_CTL_TSW0_P1_TXD_1: u8 = 10;
    pub const IOC_PV08_FUNC_CTL_UART2_TXD: u8 = 2;
    pub const IOC_PV09_FUNC_CTL_ESC0_P0_TXD_2: u8 = 11;
    pub const IOC_PV09_FUNC_CTL_GPIO_V_09: u8 = 0;
    pub const IOC_PV09_FUNC_CTL_GPTMR0_CAPT_1: u8 = 1;
    pub const IOC_PV09_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PV09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PV09_FUNC_CTL_SPI1_CS_1: u8 = 5;
    pub const IOC_PV09_FUNC_CTL_TSW0_P1_TXD_2: u8 = 10;
    pub const IOC_PV09_FUNC_CTL_UART2_RXD: u8 = 2;
    pub const IOC_PV10_FUNC_CTL_ESC0_P0_TXD_3: u8 = 11;
    pub const IOC_PV10_FUNC_CTL_GPIO_V_10: u8 = 0;
    pub const IOC_PV10_FUNC_CTL_GPTMR0_COMP_2: u8 = 1;
    pub const IOC_PV10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PV10_FUNC_CTL_SPI1_SCLK: u8 = 5;
    pub const IOC_PV10_FUNC_CTL_TSW0_P1_TXD_3: u8 = 10;
    pub const IOC_PV10_FUNC_CTL_UART2_DE: u8 = 2;
    pub const IOC_PV10_FUNC_CTL_UART2_RTS: u8 = 3;
    pub const IOC_PV11_FUNC_CTL_ESC0_P0_TXEN: u8 = 11;
    pub const IOC_PV11_FUNC_CTL_GPIO_V_11: u8 = 0;
    pub const IOC_PV11_FUNC_CTL_SPI1_CS_0: u8 = 5;
    pub const IOC_PV11_FUNC_CTL_TSW0_P1_TXEN: u8 = 10;
    pub const IOC_PV11_FUNC_CTL_UART2_CTS: u8 = 3;
    pub const IOC_PV12_FUNC_CTL_ESC0_CTR_0: u8 = 11;
    pub const IOC_PV12_FUNC_CTL_GPIO_V_12: u8 = 0;
    pub const IOC_PV12_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PV12_FUNC_CTL_SPI1_MISO: u8 = 5;
    pub const IOC_PV12_FUNC_CTL_TSW0_P1_RXER: u8 = 10;
    pub const IOC_PV12_FUNC_CTL_UART3_CTS: u8 = 3;
    pub const IOC_PV13_FUNC_CTL_ESC0_CTR_2: u8 = 11;
    pub const IOC_PV13_FUNC_CTL_GPIO_V_13: u8 = 0;
    pub const IOC_PV13_FUNC_CTL_GPTMR1_COMP_3: u8 = 1;
    pub const IOC_PV13_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PV13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PV13_FUNC_CTL_SPI1_MOSI: u8 = 5;
    pub const IOC_PV13_FUNC_CTL_UART3_DE: u8 = 2;
    pub const IOC_PV13_FUNC_CTL_UART3_RTS: u8 = 3;
    pub const IOC_PV14_FUNC_CTL_ESC0_CTR_4: u8 = 11;
    pub const IOC_PV14_FUNC_CTL_GPIO_V_14: u8 = 0;
    pub const IOC_PV14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PV14_FUNC_CTL_SPI1_DAT2: u8 = 5;
    pub const IOC_PV14_FUNC_CTL_UART3_RXD: u8 = 2;
    pub const IOC_PV15_FUNC_CTL_ESC0_P0_RXER: u8 = 11;
    pub const IOC_PV15_FUNC_CTL_GPIO_V_15: u8 = 0;
    pub const IOC_PV15_FUNC_CTL_GPTMR0_COMP_3: u8 = 1;
    pub const IOC_PV15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PV15_FUNC_CTL_SPI1_DAT3: u8 = 5;
    pub const IOC_PV15_FUNC_CTL_UART3_TXD: u8 = 2;
    pub const IOC_PW00_FUNC_CTL_ESC0_P1_RXDV: u8 = 11;
    pub const IOC_PW00_FUNC_CTL_ETH0_RXDV: u8 = 18;
    pub const IOC_PW00_FUNC_CTL_GPIO_W_00: u8 = 0;
    pub const IOC_PW00_FUNC_CTL_GPTMR5_COMP_0: u8 = 1;
    pub const IOC_PW00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PW00_FUNC_CTL_TSW0_P2_RXDV: u8 = 10;
    pub const IOC_PW00_FUNC_CTL_UART8_TXD: u8 = 2;
    pub const IOC_PW01_FUNC_CTL_ESC0_P1_RXD_0: u8 = 11;
    pub const IOC_PW01_FUNC_CTL_ETH0_RXD_0: u8 = 18;
    pub const IOC_PW01_FUNC_CTL_GPIO_W_01: u8 = 0;
    pub const IOC_PW01_FUNC_CTL_GPTMR5_CAPT_0: u8 = 1;
    pub const IOC_PW01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PW01_FUNC_CTL_TSW0_P2_RXD_0: u8 = 10;
    pub const IOC_PW01_FUNC_CTL_UART8_RXD: u8 = 2;
    pub const IOC_PW02_FUNC_CTL_ESC0_P1_RXD_1: u8 = 11;
    pub const IOC_PW02_FUNC_CTL_ETH0_RXD_1: u8 = 18;
    pub const IOC_PW02_FUNC_CTL_GPIO_W_02: u8 = 0;
    pub const IOC_PW02_FUNC_CTL_GPTMR5_COMP_1: u8 = 1;
    pub const IOC_PW02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PW02_FUNC_CTL_TSW0_P2_RXD_1: u8 = 10;
    pub const IOC_PW02_FUNC_CTL_UART8_DE: u8 = 2;
    pub const IOC_PW02_FUNC_CTL_UART8_RTS: u8 = 3;
    pub const IOC_PW03_FUNC_CTL_ESC0_P1_RXD_2: u8 = 11;
    pub const IOC_PW03_FUNC_CTL_ETH0_RXD_2: u8 = 18;
    pub const IOC_PW03_FUNC_CTL_GPIO_W_03: u8 = 0;
    pub const IOC_PW03_FUNC_CTL_GPTMR5_CAPT_1: u8 = 1;
    pub const IOC_PW03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PW03_FUNC_CTL_SPI5_CS_3: u8 = 5;
    pub const IOC_PW03_FUNC_CTL_TSW0_P2_RXD_2: u8 = 10;
    pub const IOC_PW03_FUNC_CTL_UART8_CTS: u8 = 3;
    pub const IOC_PW04_FUNC_CTL_ESC0_P1_RXD_3: u8 = 11;
    pub const IOC_PW04_FUNC_CTL_ETH0_RXD_3: u8 = 18;
    pub const IOC_PW04_FUNC_CTL_GPIO_W_04: u8 = 0;
    pub const IOC_PW04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PW04_FUNC_CTL_SPI4_SCLK: u8 = 5;
    pub const IOC_PW04_FUNC_CTL_TSW0_P2_RXD_3: u8 = 10;
    pub const IOC_PW04_FUNC_CTL_UART9_CTS: u8 = 3;
    pub const IOC_PW05_FUNC_CTL_ESC0_P1_RXCK: u8 = 11;
    pub const IOC_PW05_FUNC_CTL_ETH0_RXCK: u8 = 18;
    pub const IOC_PW05_FUNC_CTL_GPIO_W_05: u8 = 0;
    pub const IOC_PW05_FUNC_CTL_GPTMR5_COMP_2: u8 = 1;
    pub const IOC_PW05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PW05_FUNC_CTL_SPI4_CS_0: u8 = 5;
    pub const IOC_PW05_FUNC_CTL_TSW0_P2_RXCK: u8 = 10;
    pub const IOC_PW05_FUNC_CTL_UART9_DE: u8 = 2;
    pub const IOC_PW05_FUNC_CTL_UART9_RTS: u8 = 3;
    pub const IOC_PW06_FUNC_CTL_ESC0_P1_TXCK: u8 = 11;
    pub const IOC_PW06_FUNC_CTL_ETH0_TXCK: u8 = 18;
    pub const IOC_PW06_FUNC_CTL_GPIO_W_06: u8 = 0;
    pub const IOC_PW06_FUNC_CTL_GPTMR4_CAPT_0: u8 = 1;
    pub const IOC_PW06_FUNC_CTL_SPI4_MISO: u8 = 5;
    pub const IOC_PW06_FUNC_CTL_TSW0_P2_TXCK: u8 = 10;
    pub const IOC_PW06_FUNC_CTL_UART9_RXD: u8 = 2;
    pub const IOC_PW07_FUNC_CTL_ESC0_P1_TXD_0: u8 = 11;
    pub const IOC_PW07_FUNC_CTL_ETH0_TXD_0: u8 = 18;
    pub const IOC_PW07_FUNC_CTL_GPIO_W_07: u8 = 0;
    pub const IOC_PW07_FUNC_CTL_GPTMR4_COMP_0: u8 = 1;
    pub const IOC_PW07_FUNC_CTL_SPI4_MOSI: u8 = 5;
    pub const IOC_PW07_FUNC_CTL_TSW0_P2_TXD_0: u8 = 10;
    pub const IOC_PW07_FUNC_CTL_UART9_TXD: u8 = 2;
    pub const IOC_PW08_FUNC_CTL_ESC0_P1_TXD_1: u8 = 11;
    pub const IOC_PW08_FUNC_CTL_ETH0_TXD_1: u8 = 18;
    pub const IOC_PW08_FUNC_CTL_GPIO_W_08: u8 = 0;
    pub const IOC_PW08_FUNC_CTL_GPTMR4_COMP_1: u8 = 1;
    pub const IOC_PW08_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PW08_FUNC_CTL_MCAN2_TXD: u8 = 7;
    pub const IOC_PW08_FUNC_CTL_SPI5_CS_2: u8 = 5;
    pub const IOC_PW08_FUNC_CTL_TSW0_P2_TXD_1: u8 = 10;
    pub const IOC_PW08_FUNC_CTL_UART10_TXD: u8 = 2;
    pub const IOC_PW09_FUNC_CTL_ESC0_P1_TXD_2: u8 = 11;
    pub const IOC_PW09_FUNC_CTL_ETH0_TXD_2: u8 = 18;
    pub const IOC_PW09_FUNC_CTL_GPIO_W_09: u8 = 0;
    pub const IOC_PW09_FUNC_CTL_GPTMR4_CAPT_1: u8 = 1;
    pub const IOC_PW09_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PW09_FUNC_CTL_MCAN2_RXD: u8 = 7;
    pub const IOC_PW09_FUNC_CTL_SPI5_CS_1: u8 = 5;
    pub const IOC_PW09_FUNC_CTL_TSW0_P2_TXD_2: u8 = 10;
    pub const IOC_PW09_FUNC_CTL_UART10_RXD: u8 = 2;
    pub const IOC_PW10_FUNC_CTL_ESC0_P1_TXD_3: u8 = 11;
    pub const IOC_PW10_FUNC_CTL_ETH0_TXD_3: u8 = 18;
    pub const IOC_PW10_FUNC_CTL_GPIO_W_10: u8 = 0;
    pub const IOC_PW10_FUNC_CTL_GPTMR4_COMP_2: u8 = 1;
    pub const IOC_PW10_FUNC_CTL_MCAN2_STBY: u8 = 7;
    pub const IOC_PW10_FUNC_CTL_SPI5_SCLK: u8 = 5;
    pub const IOC_PW10_FUNC_CTL_TSW0_P2_TXD_3: u8 = 10;
    pub const IOC_PW10_FUNC_CTL_UART10_DE: u8 = 2;
    pub const IOC_PW10_FUNC_CTL_UART10_RTS: u8 = 3;
    pub const IOC_PW11_FUNC_CTL_ESC0_P1_TXEN: u8 = 11;
    pub const IOC_PW11_FUNC_CTL_ETH0_TXEN: u8 = 18;
    pub const IOC_PW11_FUNC_CTL_GPIO_W_11: u8 = 0;
    pub const IOC_PW11_FUNC_CTL_SPI5_CS_0: u8 = 5;
    pub const IOC_PW11_FUNC_CTL_TSW0_P2_TXEN: u8 = 10;
    pub const IOC_PW11_FUNC_CTL_UART10_CTS: u8 = 3;
    pub const IOC_PW12_FUNC_CTL_ESC0_CTR_1: u8 = 11;
    pub const IOC_PW12_FUNC_CTL_ETH0_RXER: u8 = 18;
    pub const IOC_PW12_FUNC_CTL_GPIO_W_12: u8 = 0;
    pub const IOC_PW12_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PW12_FUNC_CTL_SPI5_MISO: u8 = 5;
    pub const IOC_PW12_FUNC_CTL_TSW0_P2_RXER: u8 = 10;
    pub const IOC_PW12_FUNC_CTL_UART11_CTS: u8 = 3;
    pub const IOC_PW13_FUNC_CTL_ESC0_CTR_3: u8 = 11;
    pub const IOC_PW13_FUNC_CTL_ETH0_TXER: u8 = 18;
    pub const IOC_PW13_FUNC_CTL_GPIO_W_13: u8 = 0;
    pub const IOC_PW13_FUNC_CTL_GPTMR5_COMP_3: u8 = 1;
    pub const IOC_PW13_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PW13_FUNC_CTL_MCAN3_STBY: u8 = 7;
    pub const IOC_PW13_FUNC_CTL_SPI5_MOSI: u8 = 5;
    pub const IOC_PW13_FUNC_CTL_UART11_DE: u8 = 2;
    pub const IOC_PW13_FUNC_CTL_UART11_RTS: u8 = 3;
    pub const IOC_PW14_FUNC_CTL_ESC0_CTR_5: u8 = 11;
    pub const IOC_PW14_FUNC_CTL_ETH0_COL: u8 = 18;
    pub const IOC_PW14_FUNC_CTL_GPIO_W_14: u8 = 0;
    pub const IOC_PW14_FUNC_CTL_MCAN3_RXD: u8 = 7;
    pub const IOC_PW14_FUNC_CTL_SPI5_DAT2: u8 = 5;
    pub const IOC_PW14_FUNC_CTL_UART11_RXD: u8 = 2;
    pub const IOC_PW15_FUNC_CTL_ESC0_P1_RXER: u8 = 11;
    pub const IOC_PW15_FUNC_CTL_ETH0_CRS: u8 = 18;
    pub const IOC_PW15_FUNC_CTL_GPIO_W_15: u8 = 0;
    pub const IOC_PW15_FUNC_CTL_GPTMR4_COMP_3: u8 = 1;
    pub const IOC_PW15_FUNC_CTL_MCAN3_TXD: u8 = 7;
    pub const IOC_PW15_FUNC_CTL_SPI5_DAT3: u8 = 5;
    pub const IOC_PW15_FUNC_CTL_UART11_TXD: u8 = 2;
    pub const IOC_PW16_FUNC_CTL_ESC0_CTR_6: u8 = 11;
    pub const IOC_PW16_FUNC_CTL_ETH0_MDIO: u8 = 18;
    pub const IOC_PW16_FUNC_CTL_GPIO_W_16: u8 = 0;
    pub const IOC_PW16_FUNC_CTL_GPTMR7_COMP_0: u8 = 1;
    pub const IOC_PW16_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PW16_FUNC_CTL_TSW0_P1_MDIO: u8 = 10;
    pub const IOC_PW16_FUNC_CTL_UART12_TXD: u8 = 2;
    pub const IOC_PW17_FUNC_CTL_ESC0_CTR_7: u8 = 11;
    pub const IOC_PW17_FUNC_CTL_ETH0_MDC: u8 = 18;
    pub const IOC_PW17_FUNC_CTL_GPIO_W_17: u8 = 0;
    pub const IOC_PW17_FUNC_CTL_GPTMR7_CAPT_0: u8 = 1;
    pub const IOC_PW17_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PW17_FUNC_CTL_TSW0_P1_MDC: u8 = 10;
    pub const IOC_PW17_FUNC_CTL_UART12_RXD: u8 = 2;
    pub const IOC_PW18_FUNC_CTL_ESC0_MDIO: u8 = 11;
    pub const IOC_PW18_FUNC_CTL_GPIO_W_18: u8 = 0;
    pub const IOC_PW18_FUNC_CTL_GPTMR7_COMP_1: u8 = 1;
    pub const IOC_PW18_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PW18_FUNC_CTL_TSW0_P2_MDIO: u8 = 10;
    pub const IOC_PW18_FUNC_CTL_UART12_DE: u8 = 2;
    pub const IOC_PW18_FUNC_CTL_UART12_RTS: u8 = 3;
    pub const IOC_PW19_FUNC_CTL_ESC0_MDC: u8 = 11;
    pub const IOC_PW19_FUNC_CTL_GPIO_W_19: u8 = 0;
    pub const IOC_PW19_FUNC_CTL_GPTMR7_CAPT_1: u8 = 1;
    pub const IOC_PW19_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PW19_FUNC_CTL_SPI6_CS_3: u8 = 5;
    pub const IOC_PW19_FUNC_CTL_TSW0_P2_MDC: u8 = 10;
    pub const IOC_PW19_FUNC_CTL_UART12_CTS: u8 = 3;
    pub const IOC_PW20_FUNC_CTL_ESC0_REFCK: u8 = 11;
    pub const IOC_PW20_FUNC_CTL_GPIO_W_20: u8 = 0;
    pub const IOC_PW20_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PW20_FUNC_CTL_SOC_REF0: u8 = 24;
    pub const IOC_PW20_FUNC_CTL_SPI7_SCLK: u8 = 5;
    pub const IOC_PW20_FUNC_CTL_UART13_CTS: u8 = 3;
    pub const IOC_PW21_FUNC_CTL_ESC0_REFCK: u8 = 11;
    pub const IOC_PW21_FUNC_CTL_GPIO_W_21: u8 = 0;
    pub const IOC_PW21_FUNC_CTL_GPTMR7_COMP_2: u8 = 1;
    pub const IOC_PW21_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PW21_FUNC_CTL_SOC_REF1: u8 = 24;
    pub const IOC_PW21_FUNC_CTL_SPI7_CS_0: u8 = 5;
    pub const IOC_PW21_FUNC_CTL_UART13_DE: u8 = 2;
    pub const IOC_PW21_FUNC_CTL_UART13_RTS: u8 = 3;
    pub const IOC_PW22_FUNC_CTL_ESC0_CTR_8: u8 = 11;
    pub const IOC_PW22_FUNC_CTL_GPIO_W_22: u8 = 0;
    pub const IOC_PW22_FUNC_CTL_GPTMR6_CAPT_0: u8 = 1;
    pub const IOC_PW22_FUNC_CTL_SPI7_MISO: u8 = 5;
    pub const IOC_PW22_FUNC_CTL_UART13_RXD: u8 = 2;
    pub const IOC_PW23_FUNC_CTL_GPIO_W_23: u8 = 0;
    pub const IOC_PW23_FUNC_CTL_GPTMR6_COMP_0: u8 = 1;
    pub const IOC_PW23_FUNC_CTL_SPI7_MOSI: u8 = 5;
    pub const IOC_PW23_FUNC_CTL_UART13_TXD: u8 = 2;
    pub const IOC_PX00_FUNC_CTL_GPIO_X_00: u8 = 0;
    pub const IOC_PX00_FUNC_CTL_GPTMR3_COMP_0: u8 = 1;
    pub const IOC_PX00_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PX00_FUNC_CTL_UART4_TXD: u8 = 2;
    pub const IOC_PX00_FUNC_CTL_XPI0_CB_DQS: u8 = 14;
    pub const IOC_PX01_FUNC_CTL_GPIO_X_01: u8 = 0;
    pub const IOC_PX01_FUNC_CTL_GPTMR3_CAPT_0: u8 = 1;
    pub const IOC_PX01_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PX01_FUNC_CTL_UART4_RXD: u8 = 2;
    pub const IOC_PX01_FUNC_CTL_XPI0_CA_D_0: u8 = 14;
    pub const IOC_PX02_FUNC_CTL_GPIO_X_02: u8 = 0;
    pub const IOC_PX02_FUNC_CTL_GPTMR3_COMP_1: u8 = 1;
    pub const IOC_PX02_FUNC_CTL_I2C4_SCL: u8 = 4;
    pub const IOC_PX02_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PX02_FUNC_CTL_UART4_DE: u8 = 2;
    pub const IOC_PX02_FUNC_CTL_UART4_RTS: u8 = 3;
    pub const IOC_PX02_FUNC_CTL_XPI0_CA_SCLK: u8 = 14;
    pub const IOC_PX03_FUNC_CTL_GPIO_X_03: u8 = 0;
    pub const IOC_PX03_FUNC_CTL_GPTMR3_CAPT_1: u8 = 1;
    pub const IOC_PX03_FUNC_CTL_I2C4_SDA: u8 = 4;
    pub const IOC_PX03_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PX03_FUNC_CTL_SPI2_CS_3: u8 = 5;
    pub const IOC_PX03_FUNC_CTL_UART4_CTS: u8 = 3;
    pub const IOC_PX03_FUNC_CTL_XPI0_CA_D_3: u8 = 14;
    pub const IOC_PX04_FUNC_CTL_GPIO_X_04: u8 = 0;
    pub const IOC_PX04_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PX04_FUNC_CTL_SPI3_SCLK: u8 = 5;
    pub const IOC_PX04_FUNC_CTL_UART5_CTS: u8 = 3;
    pub const IOC_PX04_FUNC_CTL_XPI0_CA_DQS: u8 = 14;
    pub const IOC_PX05_FUNC_CTL_GPIO_X_05: u8 = 0;
    pub const IOC_PX05_FUNC_CTL_GPTMR3_COMP_2: u8 = 1;
    pub const IOC_PX05_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PX05_FUNC_CTL_SPI3_CS_0: u8 = 5;
    pub const IOC_PX05_FUNC_CTL_UART5_DE: u8 = 2;
    pub const IOC_PX05_FUNC_CTL_UART5_RTS: u8 = 3;
    pub const IOC_PX05_FUNC_CTL_XPI0_CA_CS0: u8 = 14;
    pub const IOC_PX06_FUNC_CTL_GPIO_X_06: u8 = 0;
    pub const IOC_PX06_FUNC_CTL_GPTMR2_CAPT_0: u8 = 1;
    pub const IOC_PX06_FUNC_CTL_I2C5_SDA: u8 = 4;
    pub const IOC_PX06_FUNC_CTL_SPI3_MISO: u8 = 5;
    pub const IOC_PX06_FUNC_CTL_UART5_RXD: u8 = 2;
    pub const IOC_PX06_FUNC_CTL_XPI0_CA_D_1: u8 = 14;
    pub const IOC_PX07_FUNC_CTL_FEMC_DQS: u8 = 12;
    pub const IOC_PX07_FUNC_CTL_GPIO_X_07: u8 = 0;
    pub const IOC_PX07_FUNC_CTL_GPTMR2_COMP_0: u8 = 1;
    pub const IOC_PX07_FUNC_CTL_I2C5_SCL: u8 = 4;
    pub const IOC_PX07_FUNC_CTL_SPI3_MOSI: u8 = 5;
    pub const IOC_PX07_FUNC_CTL_UART5_TXD: u8 = 2;
    pub const IOC_PX07_FUNC_CTL_XPI0_CA_D_2: u8 = 14;
    pub const IOC_PY00_FUNC_CTL_GPIO_Y_00: u8 = 0;
    pub const IOC_PY00_FUNC_CTL_GPTMR1_COMP_0: u8 = 1;
    pub const IOC_PY00_FUNC_CTL_MCAN0_TXD: u8 = 7;
    pub const IOC_PY00_FUNC_CTL_UART0_TXD: u8 = 2;
    pub const IOC_PY01_FUNC_CTL_GPIO_Y_01: u8 = 0;
    pub const IOC_PY01_FUNC_CTL_GPTMR1_CAPT_0: u8 = 1;
    pub const IOC_PY01_FUNC_CTL_MCAN0_RXD: u8 = 7;
    pub const IOC_PY01_FUNC_CTL_UART0_RXD: u8 = 2;
    pub const IOC_PY02_FUNC_CTL_GPIO_Y_02: u8 = 0;
    pub const IOC_PY02_FUNC_CTL_GPTMR1_COMP_1: u8 = 1;
    pub const IOC_PY02_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PY02_FUNC_CTL_MCAN0_STBY: u8 = 7;
    pub const IOC_PY02_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PY02_FUNC_CTL_UART0_DE: u8 = 2;
    pub const IOC_PY02_FUNC_CTL_UART0_RTS: u8 = 3;
    pub const IOC_PY03_FUNC_CTL_GPIO_Y_03: u8 = 0;
    pub const IOC_PY03_FUNC_CTL_GPTMR1_CAPT_1: u8 = 1;
    pub const IOC_PY03_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PY03_FUNC_CTL_MCAN1_STBY: u8 = 7;
    pub const IOC_PY03_FUNC_CTL_PDM0_D_3: u8 = 9;
    pub const IOC_PY03_FUNC_CTL_UART0_CTS: u8 = 3;
    pub const IOC_PY04_FUNC_CTL_GPIO_Y_04: u8 = 0;
    pub const IOC_PY04_FUNC_CTL_MCAN1_RXD: u8 = 7;
    pub const IOC_PY04_FUNC_CTL_PDM0_D_2: u8 = 9;
    pub const IOC_PY04_FUNC_CTL_SPI1_SCLK: u8 = 5;
    pub const IOC_PY04_FUNC_CTL_UART1_CTS: u8 = 3;
    pub const IOC_PY05_FUNC_CTL_GPIO_Y_05: u8 = 0;
    pub const IOC_PY05_FUNC_CTL_GPTMR1_COMP_2: u8 = 1;
    pub const IOC_PY05_FUNC_CTL_MCAN1_TXD: u8 = 7;
    pub const IOC_PY05_FUNC_CTL_PDM0_D_1: u8 = 9;
    pub const IOC_PY05_FUNC_CTL_SPI1_CS_0: u8 = 5;
    pub const IOC_PY05_FUNC_CTL_UART1_DE: u8 = 2;
    pub const IOC_PY05_FUNC_CTL_UART1_RTS: u8 = 3;
    pub const IOC_PY06_FUNC_CTL_GPIO_Y_06: u8 = 0;
    pub const IOC_PY06_FUNC_CTL_GPTMR0_CAPT_0: u8 = 1;
    pub const IOC_PY06_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PY06_FUNC_CTL_PDM0_CLK: u8 = 9;
    pub const IOC_PY06_FUNC_CTL_SPI1_MISO: u8 = 5;
    pub const IOC_PY06_FUNC_CTL_UART1_RXD: u8 = 2;
    pub const IOC_PY07_FUNC_CTL_GPIO_Y_07: u8 = 0;
    pub const IOC_PY07_FUNC_CTL_GPTMR0_COMP_0: u8 = 1;
    pub const IOC_PY07_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PY07_FUNC_CTL_PDM0_D_0: u8 = 9;
    pub const IOC_PY07_FUNC_CTL_SPI1_MOSI: u8 = 5;
    pub const IOC_PY07_FUNC_CTL_UART1_TXD: u8 = 2;
    pub const IOC_PZ00_FUNC_CTL_GPIO_Z_00: u8 = 0;
    pub const IOC_PZ00_FUNC_CTL_GPTMR3_COMP_0: u8 = 1;
    pub const IOC_PZ00_FUNC_CTL_MCAN4_TXD: u8 = 7;
    pub const IOC_PZ00_FUNC_CTL_UART4_TXD: u8 = 2;
    pub const IOC_PZ01_FUNC_CTL_GPIO_Z_01: u8 = 0;
    pub const IOC_PZ01_FUNC_CTL_GPTMR3_CAPT_0: u8 = 1;
    pub const IOC_PZ01_FUNC_CTL_MCAN4_RXD: u8 = 7;
    pub const IOC_PZ01_FUNC_CTL_UART4_RXD: u8 = 2;
    pub const IOC_PZ02_FUNC_CTL_GPIO_Z_02: u8 = 0;
    pub const IOC_PZ02_FUNC_CTL_GPTMR3_COMP_1: u8 = 1;
    pub const IOC_PZ02_FUNC_CTL_I2C0_SCL: u8 = 4;
    pub const IOC_PZ02_FUNC_CTL_MCAN4_STBY: u8 = 7;
    pub const IOC_PZ02_FUNC_CTL_UART4_DE: u8 = 2;
    pub const IOC_PZ02_FUNC_CTL_UART4_RTS: u8 = 3;
    pub const IOC_PZ03_FUNC_CTL_GPIO_Z_03: u8 = 0;
    pub const IOC_PZ03_FUNC_CTL_GPTMR3_CAPT_1: u8 = 1;
    pub const IOC_PZ03_FUNC_CTL_I2C0_SDA: u8 = 4;
    pub const IOC_PZ03_FUNC_CTL_MCAN5_STBY: u8 = 7;
    pub const IOC_PZ03_FUNC_CTL_UART4_CTS: u8 = 3;
    pub const IOC_PZ04_FUNC_CTL_GPIO_Z_04: u8 = 0;
    pub const IOC_PZ04_FUNC_CTL_MCAN5_RXD: u8 = 7;
    pub const IOC_PZ04_FUNC_CTL_SPI2_SCLK: u8 = 5;
    pub const IOC_PZ04_FUNC_CTL_UART5_CTS: u8 = 3;
    pub const IOC_PZ05_FUNC_CTL_GPIO_Z_05: u8 = 0;
    pub const IOC_PZ05_FUNC_CTL_GPTMR3_COMP_2: u8 = 1;
    pub const IOC_PZ05_FUNC_CTL_MCAN5_TXD: u8 = 7;
    pub const IOC_PZ05_FUNC_CTL_SPI2_CS_0: u8 = 5;
    pub const IOC_PZ05_FUNC_CTL_UART5_DE: u8 = 2;
    pub const IOC_PZ05_FUNC_CTL_UART5_RTS: u8 = 3;
    pub const IOC_PZ06_FUNC_CTL_GPIO_Z_06: u8 = 0;
    pub const IOC_PZ06_FUNC_CTL_GPTMR2_CAPT_0: u8 = 1;
    pub const IOC_PZ06_FUNC_CTL_I2C1_SDA: u8 = 4;
    pub const IOC_PZ06_FUNC_CTL_SPI2_MISO: u8 = 5;
    pub const IOC_PZ06_FUNC_CTL_UART5_RXD: u8 = 2;
    pub const IOC_PZ07_FUNC_CTL_GPIO_Z_07: u8 = 0;
    pub const IOC_PZ07_FUNC_CTL_GPTMR2_COMP_0: u8 = 1;
    pub const IOC_PZ07_FUNC_CTL_I2C1_SCL: u8 = 4;
    pub const IOC_PZ07_FUNC_CTL_SPI2_MOSI: u8 = 5;
    pub const IOC_PZ07_FUNC_CTL_UART5_TXD: u8 = 2;
    pub const PIOC_PY00_FUNC_CTL_PGPIO_Y_00: u8 = 0;
    pub const PIOC_PY00_FUNC_CTL_PTMR_COMP_0: u8 = 2;
    pub const PIOC_PY00_FUNC_CTL_PURT_TXD: u8 = 1;
    pub const PIOC_PY00_FUNC_CTL_SOC_PY_00: u8 = 3;
    pub const PIOC_PY01_FUNC_CTL_PGPIO_Y_01: u8 = 0;
    pub const PIOC_PY01_FUNC_CTL_PTMR_COMP_1: u8 = 2;
    pub const PIOC_PY01_FUNC_CTL_PURT_RXD: u8 = 1;
    pub const PIOC_PY01_FUNC_CTL_SOC_PY_01: u8 = 3;
    pub const PIOC_PY02_FUNC_CTL_PGPIO_Y_02: u8 = 0;
    pub const PIOC_PY02_FUNC_CTL_PTMR_COMP_2: u8 = 2;
    pub const PIOC_PY02_FUNC_CTL_PURT_RTS: u8 = 1;
    pub const PIOC_PY02_FUNC_CTL_SOC_PY_02: u8 = 3;
    pub const PIOC_PY03_FUNC_CTL_PGPIO_Y_03: u8 = 0;
    pub const PIOC_PY03_FUNC_CTL_PTMR_COMP_3: u8 = 2;
    pub const PIOC_PY03_FUNC_CTL_PURT_CTS: u8 = 1;
    pub const PIOC_PY03_FUNC_CTL_SOC_PY_03: u8 = 3;
    pub const PIOC_PY04_FUNC_CTL_PGPIO_Y_04: u8 = 0;
    pub const PIOC_PY04_FUNC_CTL_PTMR_COMP_0: u8 = 2;
    pub const PIOC_PY04_FUNC_CTL_SOC_PY_04: u8 = 3;
    pub const PIOC_PY05_FUNC_CTL_PGPIO_Y_05: u8 = 0;
    pub const PIOC_PY05_FUNC_CTL_PTMR_CAPT_0: u8 = 2;
    pub const PIOC_PY05_FUNC_CTL_PWDG_RSTN: u8 = 1;
    pub const PIOC_PY05_FUNC_CTL_SOC_PY_05: u8 = 3;
    pub const PIOC_PY06_FUNC_CTL_PGPIO_Y_06: u8 = 0;
    pub const PIOC_PY06_FUNC_CTL_PTMR_COMP_1: u8 = 2;
    pub const PIOC_PY06_FUNC_CTL_SOC_PY_06: u8 = 3;
    pub const PIOC_PY07_FUNC_CTL_PGPIO_Y_07: u8 = 0;
    pub const PIOC_PY07_FUNC_CTL_PTMR_CAPT_1: u8 = 2;
    pub const PIOC_PY07_FUNC_CTL_SOC_PY_07: u8 = 3;
}
pub mod trgmmux {
    //! `TRGMMUX` definitions
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_5: usize = 77;
    pub const TRGM0_INPUT_SRC_PLB_OUT04: usize = 132;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_16: usize = 144;
    pub const TRGM0_INPUT_SRC_PLB_OUT30: usize = 158;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_1: usize = 81;
    pub const TRGM0_INPUT_SRC_SDM1_COMPL3: usize = 203;
    pub const TRGM0_OUTPUT_SRC_QEO3_TRIG_IN1: usize = 87;
    pub const TRGM0_OUTPUT_SRC_GPTMR7_IN3: usize = 126;
    pub const TRGM0_DMA_SRC_QEI2_REQ: usize = 18;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_0: usize = 64;
    pub const TRGM0_INPUT_SRC_TRGM0_P02: usize = 98;
    pub const TRGM0_INPUT_SRC_PLB_OUT56: usize = 184;
    pub const TRGM0_OUTPUT_SRC_QEI3_PAUSE: usize = 79;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_62: usize = 190;
    pub const TRGM0_INPUT_SRC_TRGM0_P08: usize = 104;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN1: usize = 209;
    pub const TRGM0_INPUT_SRC_PLB_OUT35: usize = 163;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN0: usize = 200;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_40: usize = 168;
    pub const TRGM0_FILTER_SRC_PWM1_IN1: usize = 9;
    pub const TRGM0_INPUT_SRC_PLB_OUT24: usize = 152;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN26: usize = 58;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI0A: usize = 52;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_2: usize = 66;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_17: usize = 145;
    pub const TRGM0_INPUT_SRC_ENET0_PTP3: usize = 3;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_61: usize = 189;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN0: usize = 208;
    pub const TRGM0_INPUT_SRC_GPTMR1_OUT2: usize = 34;
    pub const TRGM0_INPUT_SRC_GPTMR2_OUT2: usize = 36;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO30: usize = 30;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_7: usize = 63;
    pub const TRGM0_INPUT_SRC_GPTMR2_OUT3: usize = 37;
    pub const TRGM0_INPUT_SRC_PLB_OUT49: usize = 177;
    pub const TRGM0_INPUT_SRC_PLB_OUT60: usize = 188;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI2C: usize = 60;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN12: usize = 44;
    pub const TRGM0_OUTPUT_SRC_CMP3_WIN: usize = 99;
    pub const TRGM0_INPUT_SRC_TRGM0_P28: usize = 124;
    pub const TRGM0_OUTPUT_SRC_MTG0_TRIG_IN2: usize = 235;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_6: usize = 70;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_00: usize = 128;
    pub const TRGM0_INPUT_SRC_SYNT_CH05: usize = 21;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN6: usize = 94;
    pub const TRGM0_INPUT_SRC_TRGM0_P09: usize = 105;
    pub const TRGM0_OUTPUT_SRC_CMP4_WIN: usize = 100;
    pub const TRGM0_OUTPUT_SRC_MCAN_PTPC0_CAP: usize = 224;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_0: usize = 80;
    pub const TRGM0_OUTPUT_SRC_QEI3_TRIG_IN: usize = 75;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN0: usize = 216;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHA0: usize = 212;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN3: usize = 91;
    pub const TRGM0_INPUT_SRC_PLB_OUT34: usize = 162;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN6: usize = 198;
    pub const TRGM0_INPUT_SRC_ADC2_TRGO: usize = 218;
    pub const TRGM0_OUTPUT_SRC_QEO0_TRIG_IN1: usize = 81;
    pub const TRGM0_OUTPUT_SRC_QEO1_TRIG_IN1: usize = 83;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI0B: usize = 53;
    pub const TRGM0_OUTPUT_SRC_CMP1_WIN: usize = 97;
    pub const TRGM0_FILTER_SRC_PWM2_IN2: usize = 18;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO6: usize = 6;
    pub const TRGM0_INPUT_SRC_ESC_SYNC0: usize = 4;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_7: usize = 87;
    pub const TRGM0_INPUT_SRC_PLB_OUT44: usize = 172;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHZ2: usize = 206;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN16: usize = 48;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN22: usize = 54;
    pub const TRGM0_INPUT_SRC_TRGM0_P15: usize = 111;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_1: usize = 73;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHZ3: usize = 207;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO21: usize = 21;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_0: usize = 88;
    pub const TRGM0_INPUT_SRC_ADC1_TRGO: usize = 217;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO18: usize = 18;
    pub const TRGM0_INPUT_SRC_SDM1_COMPL2: usize = 202;
    pub const TRGM0_OUTPUT_SRC_MCAN_PTPC1_CAP: usize = 225;
    pub const TRGM0_INPUT_SRC_PLB_OUT59: usize = 187;
    pub const TRGM0_OUTPUT_SRC_VSC0_TRIG_IN0: usize = 64;
    pub const TRGM0_INPUT_SRC_VDD: usize = 1;
    pub const TRGM0_INPUT_SRC_PLB_OUT20: usize = 148;
    pub const TRGM0_INPUT_SRC_TRGM0_P25: usize = 121;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_47: usize = 175;
    pub const TRGM0_INPUT_SRC_SYNT_CH07: usize = 23;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_7: usize = 95;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_5: usize = 85;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC6: usize = 38;
    pub const TRGM0_INPUT_SRC_PLB_OUT03: usize = 131;
    pub const TRGM0_INPUT_SRC_GPTMR7_OUT2: usize = 46;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO26: usize = 26;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC13: usize = 45;
    pub const TRGM0_OUTPUT_SRC_UART_TRIG1: usize = 227;
    pub const TRGM0_FILTER_SRC_PWM0_IN0: usize = 0;
    pub const TRGM0_INPUT_SRC_PLB_OUT39: usize = 167;
    pub const TRGM0_OUTPUT_SRC_GPTMR2_IN2: usize = 110;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO11: usize = 11;
    pub const TRGM0_FILTER_SRC_PWM0_IN1: usize = 1;
    pub const TRGM0_DMA_SRC_PWM2_REQ1: usize = 9;
    pub const TRGM0_FILTER_SRC_PWM3_IN1: usize = 25;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_08: usize = 136;
    pub const TRGM0_INPUT_SRC_PLB_OUT58: usize = 186;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN3: usize = 203;
    pub const TRGM0_OUTPUT_SRC_TRGM_IRQ1: usize = 230;
    pub const TRGM0_INPUT_SRC_RDC1_TRGO_1: usize = 223;
    pub const TRGM0_OUTPUT_SRC_QEO2_TRIG_IN0: usize = 84;
    pub const TRGM0_OUTPUT_SRC_RDC0_TRIG_IN0: usize = 68;
    pub const TRGM0_OUTPUT_SRC_QEI0_PAUSE: usize = 76;
    pub const TRGM0_INPUT_SRC_GPTMR7_OUT3: usize = 47;
    pub const TRGM0_OUTPUT_SRC_TRGM_IRQ0: usize = 229;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_26: usize = 154;
    pub const TRGM0_INPUT_SRC_SYNT_CH01: usize = 17;
    pub const TRGM0_INPUT_SRC_PLB_OUT13: usize = 141;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHA2: usize = 198;
    pub const TRGM0_INPUT_SRC_DEBUG_FLAG: usize = 224;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_21: usize = 149;
    pub const TRGM0_DMA_SRC_PWM0_REQ2: usize = 2;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_6: usize = 62;
    pub const TRGM0_OUTPUT_SRC_VSC1_TRIG_IN0: usize = 66;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_09: usize = 137;
    pub const TRGM0_INPUT_SRC_TRGM0_P24: usize = 120;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_29: usize = 157;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_38: usize = 166;
    pub const TRGM0_INPUT_SRC_SYNT_CH13: usize = 29;
    pub const TRGM0_INPUT_SRC_SDM0_COMPL1: usize = 209;
    pub const TRGM0_OUTPUT_SRC_RDC1_TRIG_IN0: usize = 70;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_43: usize = 171;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN15: usize = 47;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN5: usize = 213;
    pub const TRGM0_INPUT_SRC_PWM2_CAPIN1: usize = 13;
    pub const TRGM0_INPUT_SRC_PLB_OUT45: usize = 173;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO7: usize = 7;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHA3: usize = 215;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN5: usize = 93;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI3C: usize = 63;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN18: usize = 50;
    pub const TRGM0_INPUT_SRC_PLB_OUT57: usize = 185;
    pub const TRGM0_FILTER_SRC_PWM3_IN4: usize = 28;
    pub const TRGM0_DMA_SRC_PWM0_REQ1: usize = 1;
    pub const TRGM0_INPUT_SRC_PLB_OUT22: usize = 150;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN27: usize = 59;
    pub const TRGM0_FILTER_SRC_PWM1_IN0: usize = 8;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO10: usize = 10;
    pub const TRGM0_OUTPUT_SRC_SYNCTIMER_TRIG: usize = 228;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN4: usize = 204;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC9: usize = 41;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_39: usize = 167;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_1: usize = 65;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_37: usize = 165;
    pub const TRGM0_INPUT_SRC_PWM1_CAPIN0: usize = 10;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_46: usize = 174;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN7: usize = 199;
    pub const TRGM0_OUTPUT_SRC_TRGM_DMA1: usize = 232;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI2A: usize = 58;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO27: usize = 27;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO29: usize = 29;
    pub const TRGM0_DMA_SRC_PWM2_REQ3: usize = 11;
    pub const TRGM0_INPUT_SRC_SYNT_CH00: usize = 16;
    pub const TRGM0_INPUT_SRC_PLB_OUT61: usize = 189;
    pub const TRGM0_FILTER_SRC_PWM1_IN6: usize = 14;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN7: usize = 223;
    pub const TRGM0_INPUT_SRC_RDC0_TRGO_0: usize = 220;
    pub const TRGM0_INPUT_SRC_PLB_OUT33: usize = 161;
    pub const TRGM0_INPUT_SRC_TRGM0_P05: usize = 101;
    pub const TRGM0_INPUT_SRC_SYNT_CH11: usize = 27;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_30: usize = 158;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN3: usize = 219;
    pub const TRGM0_DMA_SRC_PWM3_REQ2: usize = 14;
    pub const TRGM0_INPUT_SRC_SDM1_COMPL1: usize = 201;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_7: usize = 70;
    pub const TRGM0_INPUT_SRC_PLB_OUT14: usize = 142;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHA1: usize = 213;
    pub const TRGM0_FILTER_SRC_PWM2_IN0: usize = 16;
    pub const TRGM0_OUTPUT_SRC_QEO2_TRIG_IN1: usize = 85;
    pub const TRGM0_OUTPUT_SRC_MTG1_TRIG_IN0: usize = 237;
    pub const TRGM0_INPUT_SRC_ADC3_TRGO: usize = 219;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_36: usize = 164;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN23: usize = 55;
    pub const TRGM0_INPUT_SRC_TRGM0_P10: usize = 106;
    pub const TRGM0_OUTPUT_SRC_CMP2_WIN: usize = 98;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN9: usize = 41;
    pub const TRGM0_INPUT_SRC_GPTMR1_OUT3: usize = 35;
    pub const TRGM0_INPUT_SRC_TRGM0_P30: usize = 126;
    pub const TRGM0_INPUT_SRC_GPTMR0_OUT3: usize = 33;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHA1: usize = 197;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI3B: usize = 62;
    pub const TRGM0_INPUT_SRC_CMP0_OUT: usize = 48;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN4: usize = 212;
    pub const TRGM0_INPUT_SRC_PLB_OUT40: usize = 168;
    pub const TRGM0_OUTPUT_SRC_GPTMR3_IN2: usize = 113;
    pub const TRGM0_INPUT_SRC_GPTMR0_OUT2: usize = 32;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_44: usize = 172;
    pub const TRGM0_INPUT_SRC_PLB_OUT29: usize = 157;
    pub const TRGM0_INPUT_SRC_PLB_OUT32: usize = 160;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_5: usize = 93;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_24: usize = 152;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN13: usize = 45;
    pub const TRGM0_INPUT_SRC_GPTMR6_OUT3: usize = 45;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN5: usize = 197;
    pub const TRGM0_INPUT_SRC_SYNT_CH12: usize = 28;
    pub const TRGM0_DMA_SRC_PWM2_REQ0: usize = 8;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO25: usize = 25;
    pub const TRGM0_INPUT_SRC_QEI2_TRGO: usize = 227;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHZ0: usize = 192;
    pub const TRGM0_FILTER_SRC_PWM0_IN3: usize = 3;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_01: usize = 129;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC8: usize = 40;
    pub const TRGM0_INPUT_SRC_PLB_OUT54: usize = 182;
    pub const TRGM0_INPUT_SRC_PWM2_CAPIN0: usize = 12;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN21: usize = 53;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_2: usize = 58;
    pub const TRGM0_FILTER_SRC_PWM2_IN3: usize = 19;
    pub const TRGM0_INPUT_SRC_QEI1_TRGO: usize = 226;
    pub const TRGM0_OUTPUT_SRC_ADC0_STRGI: usize = 48;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC2: usize = 34;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_56: usize = 184;
    pub const TRGM0_DMA_SRC_QEI3_REQ: usize = 19;
    pub const TRGM0_INPUT_SRC_PLB_OUT15: usize = 143;
    pub const TRGM0_OUTPUT_SRC_GPTMR1_IN2: usize = 107;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_51: usize = 179;
    pub const TRGM0_OUTPUT_SRC_VSC1_TRIG_IN1: usize = 67;
    pub const TRGM0_INPUT_SRC_PLB_OUT09: usize = 137;
    pub const TRGM0_INPUT_SRC_PLB_OUT62: usize = 190;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_13: usize = 141;
    pub const TRGM0_DMA_SRC_PWM1_REQ2: usize = 6;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN3: usize = 35;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_0: usize = 72;
    pub const TRGM0_OUTPUT_SRC_GPTMR7_SYNCI: usize = 127;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN2: usize = 218;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_2: usize = 90;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN11: usize = 43;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN2: usize = 210;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI0C: usize = 54;
    pub const TRGM0_INPUT_SRC_TRGM0_P01: usize = 97;
    pub const TRGM0_INPUT_SRC_TRGM0_P06: usize = 102;
    pub const TRGM0_INPUT_SRC_PLB_OUT50: usize = 178;
    pub const TRGM0_OUTPUT_SRC_GPTMR1_IN3: usize = 108;
    pub const TRGM0_INPUT_SRC_TRGM0_P07: usize = 103;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_41: usize = 169;
    pub const TRGM0_OUTPUT_SRC_GPTMR2_SYNCI: usize = 112;
    pub const TRGM0_INPUT_SRC_PLB_OUT53: usize = 181;
    pub const TRGM0_DMA_SRC_TRGM0: usize = 24;
    pub const TRGM0_FILTER_SRC_PWM1_IN5: usize = 13;
    pub const TRGM0_OUTPUT_SRC_QEI0_TRIG_IN: usize = 72;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_4: usize = 76;
    pub const TRGM0_INPUT_SRC_GPTMR5_OUT2: usize = 42;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_20: usize = 148;
    pub const TRGM0_OUTPUT_SRC_GPTMR5_IN2: usize = 119;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_48: usize = 176;
    pub const TRGM0_INPUT_SRC_TRGM0_P29: usize = 125;
    pub const TRGM0_INPUT_SRC_RDC0_TRGO_1: usize = 221;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN4: usize = 196;
    pub const TRGM0_OUTPUT_SRC_UART_TRIG0: usize = 226;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN1: usize = 33;
    pub const TRGM0_DMA_SRC_PWM1_REQ0: usize = 4;
    pub const TRGM0_DMA_SRC_SEI_REQ3: usize = 23;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN25: usize = 57;
    pub const TRGM0_INPUT_SRC_PLB_OUT23: usize = 151;
    pub const TRGM0_INPUT_SRC_SYNT_CH15: usize = 31;
    pub const TRGM0_INPUT_SRC_CMP4_OUT: usize = 52;
    pub const TRGM0_INPUT_SRC_PLB_OUT19: usize = 147;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN2: usize = 194;
    pub const TRGM0_FILTER_SRC_PWM2_IN6: usize = 22;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN6: usize = 214;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_34: usize = 162;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO17: usize = 17;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN4: usize = 220;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC12: usize = 44;
    pub const TRGM0_INPUT_SRC_PWM0_CAPIN0: usize = 8;
    pub const TRGM0_INPUT_SRC_PLB_OUT25: usize = 153;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO3: usize = 3;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN2: usize = 202;
    pub const TRGM0_OUTPUT_SRC_CMP6_WIN: usize = 102;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI1A: usize = 55;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO13: usize = 13;
    pub const TRGM0_OUTPUT_SRC_TRGM_DMA0: usize = 231;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_22: usize = 150;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_05: usize = 133;
    pub const TRGM0_INPUT_SRC_GPTMR6_OUT2: usize = 44;
    pub const TRGM0_OUTPUT_SRC_QEI1_PAUSE: usize = 77;
    pub const TRGM0_INPUT_SRC_TRGM0_P22: usize = 118;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN8: usize = 40;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI3A: usize = 61;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_50: usize = 178;
    pub const TRGM0_INPUT_SRC_GPTMR4_OUT2: usize = 40;
    pub const TRGM0_INPUT_SRC_PLB_OUT21: usize = 149;
    pub const TRGM0_OUTPUT_SRC_GPTMR6_IN2: usize = 122;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_57: usize = 185;
    pub const TRGM0_OUTPUT_SRC_GPTMR5_SYNCI: usize = 121;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN2: usize = 34;
    pub const TRGM0_DMA_SRC_PWM0_REQ3: usize = 3;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_6: usize = 94;
    pub const TRGM0_INPUT_SRC_PLB_OUT16: usize = 144;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_7: usize = 71;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC0: usize = 32;
    pub const TRGM0_INPUT_SRC_TRGM0_P14: usize = 110;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_53: usize = 181;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_6: usize = 86;
    pub const TRGM0_INPUT_SRC_SDM0_COMPL2: usize = 210;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_10: usize = 138;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_4: usize = 84;
    pub const TRGM0_FILTER_SRC_PWM1_IN7: usize = 15;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN20: usize = 52;
    pub const TRGM0_FILTER_SRC_PWM0_IN6: usize = 6;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_03: usize = 131;
    pub const TRGM0_INPUT_SRC_PTPC_CMP0: usize = 6;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN6: usize = 222;
    pub const TRGM0_INPUT_SRC_CMP3_OUT: usize = 51;
    pub const TRGM0_INPUT_SRC_PLB_OUT47: usize = 175;
    pub const TRGM0_INPUT_SRC_SDM0_COMPL0: usize = 208;
    pub const TRGM0_OUTPUT_SRC_MTG0_TRIG_IN3: usize = 236;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_63: usize = 191;
    pub const TRGM0_INPUT_SRC_PLB_OUT26: usize = 154;
    pub const TRGM0_OUTPUT_SRC_GPTMR1_SYNCI: usize = 109;
    pub const TRGM0_DMA_SRC_SEI_REQ1: usize = 21;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN7: usize = 39;
    pub const TRGM0_INPUT_SRC_GPTMR4_OUT3: usize = 41;
    pub const TRGM0_OUTPUT_SRC_GPTMR0_SYNCI: usize = 106;
    pub const TRGM0_INPUT_SRC_SYNT_CH06: usize = 22;
    pub const TRGM0_INPUT_SRC_GPTMR5_OUT3: usize = 43;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_45: usize = 173;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_1: usize = 57;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_6: usize = 78;
    pub const TRGM0_INPUT_SRC_PLB_OUT43: usize = 171;
    pub const TRGM0_INPUT_SRC_PLB_OUT46: usize = 174;
    pub const TRGM0_INPUT_SRC_QEI0_TRGO: usize = 225;
    pub const TRGM0_OUTPUT_SRC_GPTMR4_IN2: usize = 116;
    pub const TRGM0_FILTER_SRC_PWM3_IN6: usize = 30;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN1: usize = 217;
    pub const TRGM0_INPUT_SRC_SYNT_CH08: usize = 24;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC3: usize = 35;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_1: usize = 89;
    pub const TRGM0_FILTER_SRC_PWM2_IN1: usize = 17;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_3: usize = 67;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_2: usize = 82;
    pub const TRGM0_OUTPUT_SRC_ADC2_STRGI: usize = 50;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_23: usize = 151;
    pub const TRGM0_OUTPUT_SRC_MTG1_TRIG_IN2: usize = 239;
    pub const TRGM0_OUTPUT_SRC_ADC1_STRGI: usize = 49;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN7: usize = 215;
    pub const TRGM0_INPUT_SRC_PLB_OUT28: usize = 156;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_4: usize = 92;
    pub const TRGM0_INPUT_SRC_SYNT_CH10: usize = 26;
    pub const TRGM0_OUTPUT_SRC_CMP0_WIN: usize = 96;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN5: usize = 205;
    pub const TRGM0_OUTPUT_SRC_GPTMR6_SYNCI: usize = 124;
    pub const TRGM0_DMA_SRC_QEI0_REQ: usize = 16;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC7: usize = 39;
    pub const TRGM0_INPUT_SRC_SDM1_COMPL0: usize = 200;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN19: usize = 51;
    pub const TRGM0_INPUT_SRC_PLB_OUT52: usize = 180;
    pub const TRGM0_INPUT_SRC_PLB_OUT07: usize = 135;
    pub const TRGM0_FILTER_SRC_PWM0_IN4: usize = 4;
    pub const TRGM0_OUTPUT_SRC_MTG0_TRIG_IN1: usize = 234;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC14: usize = 46;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_04: usize = 132;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_27: usize = 155;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_59: usize = 187;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHA0: usize = 196;
    pub const TRGM0_INPUT_SRC_TRGM0_P11: usize = 107;
    pub const TRGM0_INPUT_SRC_TRGM0_P03: usize = 99;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC4: usize = 36;
    pub const TRGM0_INPUT_SRC_TRGM0_P31: usize = 127;
    pub const TRGM0_INPUT_SRC_SYNT_CH14: usize = 30;
    pub const TRGM0_INPUT_SRC_CMP6_OUT: usize = 54;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHA3: usize = 199;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO22: usize = 22;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN0: usize = 88;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_11: usize = 139;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_58: usize = 186;
    pub const TRGM0_INPUT_SRC_PLB_OUT27: usize = 155;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN1: usize = 201;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO23: usize = 23;
    pub const TRGM0_OUTPUT_SRC_GPTMR3_IN3: usize = 114;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_2: usize = 74;
    pub const TRGM0_FILTER_SRC_PWM0_IN5: usize = 5;
    pub const TRGM0_INPUT_SRC_TRGM0_P23: usize = 119;
    pub const TRGM0_OUTPUT_SRC_GPTMR7_IN2: usize = 125;
    pub const TRGM0_INPUT_SRC_PWM3_TRGO_3: usize = 91;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO14: usize = 14;
    pub const TRGM0_INPUT_SRC_PLB_OUT08: usize = 136;
    pub const TRGM0_INPUT_SRC_TRGM0_P16: usize = 112;
    pub const TRGM0_INPUT_SRC_PLB_OUT01: usize = 129;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_33: usize = 161;
    pub const TRGM0_OUTPUT_SRC_PWM2_TRIG_IN3: usize = 211;
    pub const TRGM0_FILTER_SRC_PWM1_IN4: usize = 12;
    pub const TRGM0_FILTER_SRC_PWM3_IN5: usize = 29;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_4: usize = 68;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC10: usize = 42;
    pub const TRGM0_INPUT_SRC_TRGM0_P12: usize = 108;
    pub const TRGM0_INPUT_SRC_PWM1_TRGO_3: usize = 75;
    pub const TRGM0_INPUT_SRC_TRGM0_P04: usize = 100;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN28: usize = 60;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN31: usize = 63;
    pub const TRGM0_DMA_SRC_PWM0_REQ0: usize = 0;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_31: usize = 159;
    pub const TRGM0_INPUT_SRC_PLB_OUT10: usize = 138;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN7: usize = 207;
    pub const TRGM0_OUTPUT_SRC_RDC0_TRIG_IN1: usize = 69;
    pub const TRGM0_OUTPUT_SRC_ESC_TRIG_IN: usize = 241;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC15: usize = 47;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC5: usize = 37;
    pub const TRGM0_INPUT_SRC_GPTMR3_OUT3: usize = 39;
    pub const TRGM0_INPUT_SRC_PWM2_TRGO_3: usize = 83;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN7: usize = 95;
    pub const TRGM0_INPUT_SRC_TSN_PTP3: usize = 5;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN3: usize = 195;
    pub const TRGM0_OUTPUT_SRC_MTG1_TRIG_IN1: usize = 238;
    pub const TRGM0_FILTER_SRC_PWM1_IN3: usize = 11;
    pub const TRGM0_INPUT_SRC_SYNT_CH03: usize = 19;
    pub const TRGM0_OUTPUT_SRC_GPTMR3_SYNCI: usize = 115;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN1: usize = 89;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_5: usize = 61;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO8: usize = 8;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN4: usize = 92;
    pub const TRGM0_INPUT_SRC_PLB_OUT06: usize = 134;
    pub const TRGM0_OUTPUT_SRC_GPTMR6_IN3: usize = 123;
    pub const TRGM0_FILTER_SRC_PWM0_IN2: usize = 2;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN6: usize = 38;
    pub const TRGM0_INPUT_SRC_PLB_OUT18: usize = 146;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN4: usize = 36;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHZ0: usize = 204;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_3: usize = 59;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO24: usize = 24;
    pub const TRGM0_DMA_SRC_PWM3_REQ0: usize = 12;
    pub const TRGM0_OUTPUT_SRC_CMP7_WIN: usize = 103;
    pub const TRGM0_OUTPUT_SRC_MTG1_TRIG_IN3: usize = 240;
    pub const TRGM0_DMA_SRC_QEI1_REQ: usize = 17;
    pub const TRGM0_DMA_SRC_TRGM1: usize = 25;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_35: usize = 163;
    pub const TRGM0_OUTPUT_SRC_GPTMR4_IN3: usize = 117;
    pub const TRGM0_INPUT_SRC_PLB_OUT11: usize = 139;
    pub const TRGM0_INPUT_SRC_PLB_OUT05: usize = 133;
    pub const TRGM0_INPUT_SRC_PLB_OUT38: usize = 166;
    pub const TRGM0_OUTPUT_SRC_VSC0_TRIG_IN1: usize = 65;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_52: usize = 180;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_19: usize = 147;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN30: usize = 62;
    pub const TRGM0_OUTPUT_SRC_PWM3_TRIG_IN5: usize = 221;
    pub const TRGM0_FILTER_SRC_PWM0_IN7: usize = 7;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHZ1: usize = 193;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI1B: usize = 56;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN1: usize = 193;
    pub const TRGM0_OUTPUT_SRC_GPTMR4_SYNCI: usize = 118;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN14: usize = 46;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO5: usize = 5;
    pub const TRGM0_INPUT_SRC_PLB_OUT37: usize = 165;
    pub const TRGM0_DMA_SRC_SEI_REQ0: usize = 20;
    pub const TRGM0_INPUT_SRC_TRGM0_P00: usize = 96;
    pub const TRGM0_INPUT_SRC_PLB_OUT12: usize = 140;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO16: usize = 16;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN17: usize = 49;
    pub const TRGM0_INPUT_SRC_USB0_SOF: usize = 2;
    pub const TRGM0_INPUT_SRC_TRGM0_P26: usize = 122;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHZ3: usize = 195;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_25: usize = 153;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_4: usize = 60;
    pub const TRGM0_INPUT_SRC_SYNT_CH04: usize = 20;
    pub const TRGM0_INPUT_SRC_PLB_OUT42: usize = 170;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_15: usize = 143;
    pub const TRGM0_OUTPUT_SRC_QEI1_TRIG_IN: usize = 73;
    pub const TRGM0_OUTPUT_SRC_QEO0_TRIG_IN0: usize = 80;
    pub const TRGM0_INPUT_SRC_PLB_OUT31: usize = 159;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI2B: usize = 59;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_07: usize = 135;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_18: usize = 146;
    pub const TRGM0_INPUT_SRC_RDC1_TRGO_0: usize = 222;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO0: usize = 0;
    pub const TRGM0_INPUT_SRC_TRGM0_P13: usize = 109;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN10: usize = 42;
    pub const TRGM0_INPUT_SRC_PLB_OUT02: usize = 130;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO2: usize = 2;
    pub const TRGM0_OUTPUT_SRC_CMP5_WIN: usize = 101;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO20: usize = 20;
    pub const TRGM0_INPUT_SRC_PLB_OUT55: usize = 183;
    pub const TRGM0_INPUT_SRC_PLB_OUT41: usize = 169;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_06: usize = 134;
    pub const TRGM0_OUTPUT_SRC_ADCX_PTRGI1C: usize = 57;
    pub const TRGM0_INPUT_SRC_CMP7_OUT: usize = 55;
    pub const TRGM0_INPUT_SRC_SYNT_CH02: usize = 18;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_54: usize = 182;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN29: usize = 61;
    pub const TRGM0_DMA_SRC_SEI_REQ2: usize = 22;
    pub const TRGM0_INPUT_SRC_ADC0_TRGO: usize = 216;
    pub const TRGM0_OUTPUT_SRC_PWM1_TRIG_IN6: usize = 206;
    pub const TRGM0_FILTER_SRC_PWM3_IN7: usize = 31;
    pub const TRGM0_OUTPUT_SRC_QEI2_TRIG_IN: usize = 74;
    pub const TRGM0_INPUT_SRC_ESC_SYNC1: usize = 15;
    pub const TRGM0_INPUT_SRC_CMP2_OUT: usize = 50;
    pub const TRGM0_OUTPUT_SRC_GPTMR0_IN2: usize = 104;
    pub const TRGM0_OUTPUT_SRC_MTG0_TRIG_IN0: usize = 233;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_02: usize = 130;
    pub const TRGM0_INPUT_SRC_PWM0_CAPIN1: usize = 9;
    pub const TRGM0_DMA_SRC_PWM1_REQ3: usize = 7;
    pub const TRGM0_OUTPUT_SRC_SEI_TRIG_IN2: usize = 90;
    pub const TRGM0_INPUT_SRC_TRGM0_P20: usize = 116;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC11: usize = 43;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO15: usize = 15;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_32: usize = 160;
    pub const TRGM0_OUTPUT_SRC_PWM0_TRIG_IN0: usize = 192;
    pub const TRGM0_INPUT_SRC_TRGM0_P27: usize = 123;
    pub const TRGM0_OUTPUT_SRC_GPTMR5_IN3: usize = 120;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHA2: usize = 214;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO31: usize = 31;
    pub const TRGM0_OUTPUT_SRC_ADC3_STRGI: usize = 51;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN24: usize = 56;
    pub const TRGM0_INPUT_SRC_TRGM0_P18: usize = 114;
    pub const TRGM0_INPUT_SRC_PWM3_CAPIN0: usize = 14;
    pub const TRGM0_INPUT_SRC_TRGM0_P17: usize = 113;
    pub const TRGM0_INPUT_SRC_TRGM0_P21: usize = 117;
    pub const TRGM0_INPUT_SRC_CMP1_OUT: usize = 49;
    pub const TRGM0_FILTER_SRC_PWM2_IN7: usize = 23;
    pub const TRGM0_INPUT_SRC_PLB_OUT51: usize = 170;
    pub const TRGM0_INPUT_SRC_GPTMR3_OUT2: usize = 38;
    pub const TRGM0_FILTER_SRC_PWM3_IN2: usize = 26;
    pub const TRGM0_INPUT_SRC_PLB_OUT36: usize = 164;
    pub const TRGM0_FILTER_SRC_PWM1_IN2: usize = 10;
    pub const TRGM0_DMA_SRC_PWM3_REQ3: usize = 15;
    pub const TRGM0_FILTER_SRC_PWM2_IN4: usize = 20;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_49: usize = 177;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_55: usize = 183;
    pub const TRGM0_INPUT_SRC_PWM1_CAPIN1: usize = 11;
    pub const TRGM0_INPUT_SRC_CMP5_OUT: usize = 53;
    pub const TRGM0_INPUT_SRC_PLB_OUT48: usize = 176;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO1: usize = 1;
    pub const TRGM0_OUTPUT_SRC_RDC1_TRIG_IN1: usize = 71;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_42: usize = 170;
    pub const TRGM0_FILTER_SRC_PWM3_IN0: usize = 24;
    pub const TRGM0_DMA_SRC_PWM1_REQ1: usize = 5;
    pub const TRGM0_INPUT_SRC_SDM0_COMPL3: usize = 211;
    pub const TRGM0_INPUT_SRC_VSS: usize = 0;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO19: usize = 19;
    pub const TRGM0_FILTER_SRC_PWM3_IN3: usize = 27;
    pub const TRGM0_OUTPUT_SRC_GPTMR2_IN3: usize = 111;
    pub const TRGM0_INPUT_SRC_PTPC_CMP1: usize = 7;
    pub const TRGM0_OUTPUT_SRC_SDM_PWM_SOC1: usize = 33;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO9: usize = 9;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_60: usize = 188;
    pub const TRGM0_OUTPUT_SRC_QEO3_TRIG_IN0: usize = 86;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN5: usize = 37;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_28: usize = 156;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_14: usize = 142;
    pub const TRGM0_INPUT_SRC_QEI3_TRGO: usize = 228;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO12: usize = 12;
    pub const TRGM0_DMA_SRC_PWM3_REQ1: usize = 13;
    pub const TRGM0_INPUT_SRC_SDM0_COMPHZ1: usize = 205;
    pub const TRGM0_INPUT_SRC_PLB_OUT17: usize = 145;
    pub const TRGM0_OUTPUT_SRC_PLB_IN_12: usize = 140;
    pub const TRGM0_INPUT_SRC_SEI_TRGO_0: usize = 56;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO28: usize = 28;
    pub const TRGM0_INPUT_SRC_PLB_OUT00: usize = 128;
    pub const TRGM0_OUTPUT_SRC_QEI2_PAUSE: usize = 78;
    pub const TRGM0_OUTPUT_SRC_QEO1_TRIG_IN0: usize = 82;
    pub const TRGM0_OUTPUT_SRC_GPTMR0_IN3: usize = 105;
    pub const TRGM0_OUTPUT_SRC_MOT_GPIO4: usize = 4;
    pub const TRGM0_INPUT_SRC_SDM1_COMPHZ2: usize = 194;
    pub const TRGM0_INPUT_SRC_PLB_OUT63: usize = 191;
    pub const TRGM0_INPUT_SRC_PWM0_TRGO_5: usize = 69;
    pub const TRGM0_INPUT_SRC_TRGM0_P19: usize = 115;
    pub const TRGM0_FILTER_SRC_PWM2_IN5: usize = 21;
    pub const TRGM0_FILTER_SRC_MOTO_GPIO_IN0: usize = 32;
    pub const TRGM0_INPUT_SRC_SYNT_CH09: usize = 25;
    pub const TRGM0_DMA_SRC_PWM2_REQ2: usize = 10;
}
