Chiu-Wing Sham , Evangeline F. Y. Young, Area reduction by deadspace utilization on interconnect optimized floorplan, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.1, p.1-11, January 2007
Yan Feng , Dinesh P. Mehta , Hannah Yang, Constrained "Modern" Floorplanning, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
Yu-Cheng Lin , Shin-Jia Chen , Ping-Liang Chen , Hsin-Hsiung Huang, An enhanced congestion-driven floorplanner, WSEAS Transactions on Circuits and Systems, v.7 n.8, p.811-821, August 2008
Yu-Cheng Lin , Shin-Jia Chen , Ping-Liang Chen , Hsin-Hsiung Huang, Congestion-driven floorplanning with module reshaping, Proceedings of the 12th WSEAS international conference on Circuits, p.391-396, July 22-24, 2008, Heraklion, Greece
