// Seed: 1310360695
module module_0;
  localparam id_1 = "";
  reg id_2;
  always @(*) begin : LABEL_0
    id_2 <= ~1'b0;
    id_2 <= id_1;
    id_2 = id_1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd88,
    parameter id_1 = 32'd38
) (
    input  wand _id_0,
    input  wand _id_1,
    output tri0 id_2,
    input  wire id_3,
    output tri  id_4
);
  logic [id_1 : (  id_0  )] id_6 = 1;
  module_0 modCall_1 ();
  wire [id_0 : -1] id_7;
  assign id_4 = 1;
endmodule
