// Seed: 1955076191
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_5 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    inout uwire id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    output tri id_14
);
  wire id_16;
  module_0(
      id_6, id_9, id_14, id_5, id_1, id_4, id_8, id_5, id_5, id_3
  );
endmodule
