\hypertarget{classVerilogParser}{\section{Verilog\-Parser Class Reference}
\label{classVerilogParser}\index{Verilog\-Parser@{Verilog\-Parser}}
}


Inherits from \hyperlink{classParser}{Parser}. Parse verilog files. Used to generate circuit netlists.  




{\ttfamily \#include $<$parser.\-h$>$}



Inheritance diagram for Verilog\-Parser\-:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=192pt]{classVerilogParser__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Verilog\-Parser\-:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=192pt]{classVerilogParser__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist} \hyperlink{classVerilogParser_a9f8740c184e8129a87597a1eae3ed3c4}{read\-File} (const string filename)
\begin{DoxyCompactList}\small\item\em Returns \hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist} object generated by information read from file passed as filename parameter. \end{DoxyCompactList}\item 
virtual \hyperlink{classVerilogParser_aee565da994b012a04f4d7120b9148ab3}{$\sim$\-Verilog\-Parser} ()
\begin{DoxyCompactList}\small\item\em Empty \hyperlink{classVerilogParser}{Verilog\-Parser} destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Inherits from \hyperlink{classParser}{Parser}. Parse verilog files. Used to generate circuit netlists. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classVerilogParser_aee565da994b012a04f4d7120b9148ab3}{\index{Verilog\-Parser@{Verilog\-Parser}!$\sim$\-Verilog\-Parser@{$\sim$\-Verilog\-Parser}}
\index{$\sim$\-Verilog\-Parser@{$\sim$\-Verilog\-Parser}!VerilogParser@{Verilog\-Parser}}
\subsubsection[{$\sim$\-Verilog\-Parser}]{\setlength{\rightskip}{0pt plus 5cm}virtual Verilog\-Parser\-::$\sim$\-Verilog\-Parser (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}}\label{classVerilogParser_aee565da994b012a04f4d7120b9148ab3}


Empty \hyperlink{classVerilogParser}{Verilog\-Parser} destructor. 



\subsection{Member Function Documentation}
\hypertarget{classVerilogParser_a9f8740c184e8129a87597a1eae3ed3c4}{\index{Verilog\-Parser@{Verilog\-Parser}!read\-File@{read\-File}}
\index{read\-File@{read\-File}!VerilogParser@{Verilog\-Parser}}
\subsubsection[{read\-File}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Circuit\-\_\-\-Netlist} Verilog\-Parser\-::read\-File (
\begin{DoxyParamCaption}
\item[{const string}]{filename}
\end{DoxyParamCaption}
)}}\label{classVerilogParser_a9f8740c184e8129a87597a1eae3ed3c4}


Returns \hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist} object generated by information read from file passed as filename parameter. 


\begin{DoxyParams}{Parameters}
{\em const} & string filename\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
const \hyperlink{classCircuit__Netlist}{Circuit\-\_\-\-Netlist} 
\end{DoxyReturn}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
Timing\-Analysis/src/include/\hyperlink{parser_8h}{parser.\-h}\end{DoxyCompactItemize}
