// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "06/09/2023 21:50:59"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TP2 (
	halt,
	clk,
	selOutDec,
	PC,
	selADec,
	selBDec,
	Alu_BusA,
	selOut,
	selA,
	selB,
	Alu_BusB,
	Alu_BusC,
	Alu_ctrl,
	busA,
	busB,
	busC,
	imm,
	instruction,
	outRam,
	enwr,
	inclock,
	address,
	data,
	rd);
output 	halt;
input 	clk;
output 	[5:0] selOutDec;
output 	[31:0] PC;
output 	[5:0] selADec;
output 	[4:0] selBDec;
output 	[31:0] Alu_BusA;
output 	[5:0] selOut;
output 	[5:0] selA;
output 	[4:0] selB;
output 	[31:0] Alu_BusB;
output 	[31:0] Alu_BusC;
output 	[9:0] Alu_ctrl;
output 	[31:0] busA;
output 	[31:0] busB;
output 	[31:0] busC;
output 	[31:0] imm;
output 	[31:0] instruction;
output 	[31:0] outRam;
input 	enwr;
input 	inclock;
input 	[7:0] address;
input 	[31:0] data;
output 	[4:0] rd;

// Design Ports Information
// halt	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enwr	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inclock	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selOutDec[5]	=>  Location: LCCOMB_X21_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// selOutDec[4]	=>  Location: LCCOMB_X24_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// selOutDec[3]	=>  Location: LCCOMB_X24_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// selOutDec[2]	=>  Location: LCCOMB_X25_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// selOutDec[1]	=>  Location: LCCOMB_X24_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// selOutDec[0]	=>  Location: LCCOMB_X24_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[31]	=>  Location: LCCOMB_X26_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[30]	=>  Location: LCCOMB_X26_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// PC[29]	=>  Location: LCCOMB_X26_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[28]	=>  Location: LCCOMB_X26_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// PC[27]	=>  Location: LCCOMB_X26_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[26]	=>  Location: LCCOMB_X26_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// PC[25]	=>  Location: LCCOMB_X26_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[24]	=>  Location: LCCOMB_X24_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[23]	=>  Location: LCCOMB_X26_Y27_N10,	 I/O Standard: None,	 Current Strength: Default
// PC[22]	=>  Location: LCCOMB_X26_Y27_N12,	 I/O Standard: None,	 Current Strength: Default
// PC[21]	=>  Location: LCCOMB_X26_Y27_N14,	 I/O Standard: None,	 Current Strength: Default
// PC[20]	=>  Location: LCCOMB_X26_Y27_N16,	 I/O Standard: None,	 Current Strength: Default
// PC[19]	=>  Location: LCCOMB_X26_Y27_N18,	 I/O Standard: None,	 Current Strength: Default
// PC[18]	=>  Location: LCCOMB_X26_Y27_N20,	 I/O Standard: None,	 Current Strength: Default
// PC[17]	=>  Location: LCCOMB_X24_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[16]	=>  Location: LCCOMB_X26_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[15]	=>  Location: LCCOMB_X26_Y28_N2,	 I/O Standard: None,	 Current Strength: Default
// PC[14]	=>  Location: LCCOMB_X24_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// PC[13]	=>  Location: LCCOMB_X24_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// PC[12]	=>  Location: LCCOMB_X24_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[11]	=>  Location: LCCOMB_X24_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// PC[10]	=>  Location: LCCOMB_X23_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[9]	=>  Location: LCCOMB_X24_Y27_N10,	 I/O Standard: None,	 Current Strength: Default
// PC[8]	=>  Location: LCCOMB_X32_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[7]	=>  Location: LCCOMB_X30_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[6]	=>  Location: LCCOMB_X26_Y28_N4,	 I/O Standard: None,	 Current Strength: Default
// PC[5]	=>  Location: LCCOMB_X28_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[4]	=>  Location: LCCOMB_X26_Y28_N6,	 I/O Standard: None,	 Current Strength: Default
// PC[3]	=>  Location: LCCOMB_X26_Y28_N8,	 I/O Standard: None,	 Current Strength: Default
// PC[2]	=>  Location: LCCOMB_X28_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// PC[1]	=>  Location: LCCOMB_X48_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// PC[0]	=>  Location: LCCOMB_X30_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// selADec[5]	=>  Location: LCCOMB_X26_Y28_N10,	 I/O Standard: None,	 Current Strength: Default
// selADec[4]	=>  Location: LCCOMB_X28_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// selADec[3]	=>  Location: LCCOMB_X28_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// selADec[2]	=>  Location: LCCOMB_X28_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// selADec[1]	=>  Location: LCCOMB_X28_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// selADec[0]	=>  Location: LCCOMB_X28_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// selBDec[4]	=>  Location: LCCOMB_X28_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// selBDec[3]	=>  Location: LCCOMB_X28_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// selBDec[2]	=>  Location: LCCOMB_X27_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// selBDec[1]	=>  Location: LCCOMB_X29_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// selBDec[0]	=>  Location: LCCOMB_X28_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[31]	=>  Location: LCCOMB_X26_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[30]	=>  Location: LCCOMB_X26_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[29]	=>  Location: LCCOMB_X26_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[28]	=>  Location: LCCOMB_X26_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[27]	=>  Location: LCCOMB_X26_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[26]	=>  Location: LCCOMB_X26_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[25]	=>  Location: LCCOMB_X26_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[24]	=>  Location: LCCOMB_X26_Y24_N14,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[23]	=>  Location: LCCOMB_X26_Y24_N16,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[22]	=>  Location: LCCOMB_X26_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[21]	=>  Location: LCCOMB_X26_Y24_N18,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[20]	=>  Location: LCCOMB_X37_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[19]	=>  Location: LCCOMB_X21_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[18]	=>  Location: LCCOMB_X20_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[17]	=>  Location: LCCOMB_X20_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[16]	=>  Location: LCCOMB_X21_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[15]	=>  Location: LCCOMB_X19_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[14]	=>  Location: LCCOMB_X19_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[13]	=>  Location: LCCOMB_X21_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[12]	=>  Location: LCCOMB_X21_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[11]	=>  Location: LCCOMB_X19_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[10]	=>  Location: LCCOMB_X21_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[9]	=>  Location: LCCOMB_X20_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[8]	=>  Location: LCCOMB_X19_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[7]	=>  Location: LCCOMB_X19_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[6]	=>  Location: LCCOMB_X19_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[5]	=>  Location: LCCOMB_X19_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[4]	=>  Location: LCCOMB_X29_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[3]	=>  Location: LCCOMB_X29_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[2]	=>  Location: LCCOMB_X29_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[1]	=>  Location: LCCOMB_X29_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusA[0]	=>  Location: LCCOMB_X20_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// selOut[5]	=>  Location: LCCOMB_X29_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// selOut[4]	=>  Location: LCCOMB_X25_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// selOut[3]	=>  Location: LCCOMB_X26_Y24_N20,	 I/O Standard: None,	 Current Strength: Default
// selOut[2]	=>  Location: LCCOMB_X23_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// selOut[1]	=>  Location: LCCOMB_X29_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// selOut[0]	=>  Location: LCCOMB_X29_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// selA[5]	=>  Location: LCCOMB_X29_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// selA[4]	=>  Location: LCCOMB_X29_Y24_N14,	 I/O Standard: None,	 Current Strength: Default
// selA[3]	=>  Location: LCCOMB_X29_Y24_N16,	 I/O Standard: None,	 Current Strength: Default
// selA[2]	=>  Location: LCCOMB_X29_Y24_N18,	 I/O Standard: None,	 Current Strength: Default
// selA[1]	=>  Location: LCCOMB_X29_Y24_N20,	 I/O Standard: None,	 Current Strength: Default
// selA[0]	=>  Location: LCCOMB_X29_Y24_N22,	 I/O Standard: None,	 Current Strength: Default
// selB[4]	=>  Location: LCCOMB_X29_Y24_N24,	 I/O Standard: None,	 Current Strength: Default
// selB[3]	=>  Location: LCCOMB_X29_Y24_N26,	 I/O Standard: None,	 Current Strength: Default
// selB[2]	=>  Location: LCCOMB_X29_Y24_N28,	 I/O Standard: None,	 Current Strength: Default
// selB[1]	=>  Location: LCCOMB_X29_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// selB[0]	=>  Location: LCCOMB_X38_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[31]	=>  Location: LCCOMB_X37_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[30]	=>  Location: LCCOMB_X29_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[29]	=>  Location: LCCOMB_X38_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[28]	=>  Location: LCCOMB_X29_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[27]	=>  Location: LCCOMB_X37_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[26]	=>  Location: LCCOMB_X38_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[25]	=>  Location: LCCOMB_X38_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[24]	=>  Location: LCCOMB_X29_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[23]	=>  Location: LCCOMB_X29_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[22]	=>  Location: LCCOMB_X37_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[21]	=>  Location: LCCOMB_X29_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[20]	=>  Location: LCCOMB_X31_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[19]	=>  Location: LCCOMB_X37_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[18]	=>  Location: LCCOMB_X35_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[17]	=>  Location: LCCOMB_X21_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[16]	=>  Location: LCCOMB_X21_Y21_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[15]	=>  Location: LCCOMB_X35_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[14]	=>  Location: LCCOMB_X21_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[13]	=>  Location: LCCOMB_X36_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[12]	=>  Location: LCCOMB_X25_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[11]	=>  Location: LCCOMB_X35_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[10]	=>  Location: LCCOMB_X36_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[9]	=>  Location: LCCOMB_X34_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[8]	=>  Location: LCCOMB_X21_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[7]	=>  Location: LCCOMB_X21_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[6]	=>  Location: LCCOMB_X21_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[5]	=>  Location: LCCOMB_X21_Y21_N16,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[4]	=>  Location: LCCOMB_X21_Y21_N18,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[3]	=>  Location: LCCOMB_X21_Y21_N20,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[2]	=>  Location: LCCOMB_X21_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[1]	=>  Location: LCCOMB_X31_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusB[0]	=>  Location: LCCOMB_X32_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[31]	=>  Location: LCCOMB_X28_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[30]	=>  Location: LCCOMB_X31_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[29]	=>  Location: LCCOMB_X31_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[28]	=>  Location: LCCOMB_X31_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[27]	=>  Location: LCCOMB_X31_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[26]	=>  Location: LCCOMB_X31_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[25]	=>  Location: LCCOMB_X31_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[24]	=>  Location: LCCOMB_X28_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[23]	=>  Location: LCCOMB_X31_Y16_N12,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[22]	=>  Location: LCCOMB_X31_Y16_N14,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[21]	=>  Location: LCCOMB_X31_Y16_N16,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[20]	=>  Location: LCCOMB_X31_Y16_N18,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[19]	=>  Location: LCCOMB_X30_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[18]	=>  Location: LCCOMB_X34_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[17]	=>  Location: LCCOMB_X28_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[16]	=>  Location: LCCOMB_X26_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[15]	=>  Location: LCCOMB_X26_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[14]	=>  Location: LCCOMB_X26_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[13]	=>  Location: LCCOMB_X32_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[12]	=>  Location: LCCOMB_X32_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[11]	=>  Location: LCCOMB_X26_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[10]	=>  Location: LCCOMB_X26_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[9]	=>  Location: LCCOMB_X26_Y17_N12,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[8]	=>  Location: LCCOMB_X32_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[7]	=>  Location: LCCOMB_X34_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[6]	=>  Location: LCCOMB_X26_Y17_N14,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[5]	=>  Location: LCCOMB_X26_Y17_N16,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[4]	=>  Location: LCCOMB_X32_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[3]	=>  Location: LCCOMB_X26_Y17_N18,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[2]	=>  Location: LCCOMB_X30_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[1]	=>  Location: LCCOMB_X30_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_BusC[0]	=>  Location: LCCOMB_X34_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[9]	=>  Location: LCCOMB_X31_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[8]	=>  Location: LCCOMB_X34_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[7]	=>  Location: LCCOMB_X34_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[6]	=>  Location: LCCOMB_X32_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[5]	=>  Location: LCCOMB_X32_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[4]	=>  Location: LCCOMB_X30_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[3]	=>  Location: LCCOMB_X30_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[2]	=>  Location: LCCOMB_X31_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[1]	=>  Location: LCCOMB_X34_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// Alu_ctrl[0]	=>  Location: LCCOMB_X29_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// busA[31]	=>  Location: LCCOMB_X29_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// busA[30]	=>  Location: LCCOMB_X36_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[29]	=>  Location: LCCOMB_X28_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[28]	=>  Location: LCCOMB_X28_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[27]	=>  Location: LCCOMB_X29_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[26]	=>  Location: LCCOMB_X32_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[25]	=>  Location: LCCOMB_X21_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[24]	=>  Location: LCCOMB_X28_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[23]	=>  Location: LCCOMB_X32_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[22]	=>  Location: LCCOMB_X21_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[21]	=>  Location: LCCOMB_X31_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[20]	=>  Location: LCCOMB_X32_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[19]	=>  Location: LCCOMB_X31_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[18]	=>  Location: LCCOMB_X28_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// busA[17]	=>  Location: LCCOMB_X21_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[16]	=>  Location: LCCOMB_X28_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// busA[15]	=>  Location: LCCOMB_X31_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[14]	=>  Location: LCCOMB_X19_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[13]	=>  Location: LCCOMB_X20_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[12]	=>  Location: LCCOMB_X20_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[11]	=>  Location: LCCOMB_X20_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[10]	=>  Location: LCCOMB_X19_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// busA[9]	=>  Location: LCCOMB_X20_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[8]	=>  Location: LCCOMB_X20_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[7]	=>  Location: LCCOMB_X20_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// busA[6]	=>  Location: LCCOMB_X20_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// busA[5]	=>  Location: LCCOMB_X19_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[4]	=>  Location: LCCOMB_X20_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// busA[3]	=>  Location: LCCOMB_X20_Y15_N10,	 I/O Standard: None,	 Current Strength: Default
// busA[2]	=>  Location: LCCOMB_X19_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// busA[1]	=>  Location: LCCOMB_X20_Y15_N12,	 I/O Standard: None,	 Current Strength: Default
// busA[0]	=>  Location: LCCOMB_X20_Y15_N14,	 I/O Standard: None,	 Current Strength: Default
// busB[31]	=>  Location: LCCOMB_X30_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// busB[30]	=>  Location: LCCOMB_X30_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// busB[29]	=>  Location: LCCOMB_X31_Y16_N20,	 I/O Standard: None,	 Current Strength: Default
// busB[28]	=>  Location: LCCOMB_X28_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// busB[27]	=>  Location: LCCOMB_X28_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
// busB[26]	=>  Location: LCCOMB_X29_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// busB[25]	=>  Location: LCCOMB_X28_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
// busB[24]	=>  Location: LCCOMB_X28_Y17_N12,	 I/O Standard: None,	 Current Strength: Default
// busB[23]	=>  Location: LCCOMB_X31_Y16_N22,	 I/O Standard: None,	 Current Strength: Default
// busB[22]	=>  Location: LCCOMB_X28_Y15_N10,	 I/O Standard: None,	 Current Strength: Default
// busB[21]	=>  Location: LCCOMB_X28_Y15_N12,	 I/O Standard: None,	 Current Strength: Default
// busB[20]	=>  Location: LCCOMB_X28_Y17_N16,	 I/O Standard: None,	 Current Strength: Default
// busB[19]	=>  Location: LCCOMB_X28_Y15_N14,	 I/O Standard: None,	 Current Strength: Default
// busB[18]	=>  Location: LCCOMB_X28_Y15_N16,	 I/O Standard: None,	 Current Strength: Default
// busB[17]	=>  Location: LCCOMB_X28_Y17_N18,	 I/O Standard: None,	 Current Strength: Default
// busB[16]	=>  Location: LCCOMB_X20_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// busB[15]	=>  Location: LCCOMB_X20_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
// busB[14]	=>  Location: LCCOMB_X20_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// busB[13]	=>  Location: LCCOMB_X20_Y15_N16,	 I/O Standard: None,	 Current Strength: Default
// busB[12]	=>  Location: LCCOMB_X20_Y15_N18,	 I/O Standard: None,	 Current Strength: Default
// busB[11]	=>  Location: LCCOMB_X20_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
// busB[10]	=>  Location: LCCOMB_X20_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
// busB[9]	=>  Location: LCCOMB_X20_Y17_N12,	 I/O Standard: None,	 Current Strength: Default
// busB[8]	=>  Location: LCCOMB_X20_Y17_N14,	 I/O Standard: None,	 Current Strength: Default
// busB[7]	=>  Location: LCCOMB_X20_Y17_N16,	 I/O Standard: None,	 Current Strength: Default
// busB[6]	=>  Location: LCCOMB_X20_Y17_N18,	 I/O Standard: None,	 Current Strength: Default
// busB[5]	=>  Location: LCCOMB_X20_Y17_N20,	 I/O Standard: None,	 Current Strength: Default
// busB[4]	=>  Location: LCCOMB_X20_Y17_N22,	 I/O Standard: None,	 Current Strength: Default
// busB[3]	=>  Location: LCCOMB_X20_Y17_N24,	 I/O Standard: None,	 Current Strength: Default
// busB[2]	=>  Location: LCCOMB_X20_Y15_N20,	 I/O Standard: None,	 Current Strength: Default
// busB[1]	=>  Location: LCCOMB_X29_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// busB[0]	=>  Location: LCCOMB_X18_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// busC[31]	=>  Location: LCCOMB_X18_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// busC[30]	=>  Location: LCCOMB_X18_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// busC[29]	=>  Location: LCCOMB_X18_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// busC[28]	=>  Location: LCCOMB_X18_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// busC[27]	=>  Location: LCCOMB_X18_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// busC[26]	=>  Location: LCCOMB_X30_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// busC[25]	=>  Location: LCCOMB_X18_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// busC[24]	=>  Location: LCCOMB_X18_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// busC[23]	=>  Location: LCCOMB_X29_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// busC[22]	=>  Location: LCCOMB_X18_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// busC[21]	=>  Location: LCCOMB_X29_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// busC[20]	=>  Location: LCCOMB_X29_Y15_N10,	 I/O Standard: None,	 Current Strength: Default
// busC[19]	=>  Location: LCCOMB_X29_Y15_N12,	 I/O Standard: None,	 Current Strength: Default
// busC[18]	=>  Location: LCCOMB_X31_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// busC[17]	=>  Location: LCCOMB_X31_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// busC[16]	=>  Location: LCCOMB_X31_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// busC[15]	=>  Location: LCCOMB_X31_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// busC[14]	=>  Location: LCCOMB_X31_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// busC[13]	=>  Location: LCCOMB_X31_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// busC[12]	=>  Location: LCCOMB_X31_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// busC[11]	=>  Location: LCCOMB_X31_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// busC[10]	=>  Location: LCCOMB_X31_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// busC[9]	=>  Location: LCCOMB_X31_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// busC[8]	=>  Location: LCCOMB_X31_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// busC[7]	=>  Location: LCCOMB_X31_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// busC[6]	=>  Location: LCCOMB_X31_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// busC[5]	=>  Location: LCCOMB_X31_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// busC[4]	=>  Location: LCCOMB_X31_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// busC[3]	=>  Location: LCCOMB_X17_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// busC[2]	=>  Location: LCCOMB_X16_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// busC[1]	=>  Location: LCCOMB_X17_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// busC[0]	=>  Location: LCCOMB_X17_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// imm[31]	=>  Location: LCCOMB_X17_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
// imm[30]	=>  Location: LCCOMB_X36_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// imm[29]	=>  Location: LCCOMB_X36_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// imm[28]	=>  Location: LCCOMB_X36_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// imm[27]	=>  Location: LCCOMB_X17_Y19_N8,	 I/O Standard: None,	 Current Strength: Default
// imm[26]	=>  Location: LCCOMB_X36_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// imm[25]	=>  Location: LCCOMB_X36_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// imm[24]	=>  Location: LCCOMB_X17_Y19_N10,	 I/O Standard: None,	 Current Strength: Default
// imm[23]	=>  Location: LCCOMB_X36_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// imm[22]	=>  Location: LCCOMB_X36_Y16_N12,	 I/O Standard: None,	 Current Strength: Default
// imm[21]	=>  Location: LCCOMB_X36_Y16_N14,	 I/O Standard: None,	 Current Strength: Default
// imm[20]	=>  Location: LCCOMB_X36_Y16_N16,	 I/O Standard: None,	 Current Strength: Default
// imm[19]	=>  Location: LCCOMB_X17_Y19_N12,	 I/O Standard: None,	 Current Strength: Default
// imm[18]	=>  Location: LCCOMB_X36_Y16_N18,	 I/O Standard: None,	 Current Strength: Default
// imm[17]	=>  Location: LCCOMB_X17_Y19_N14,	 I/O Standard: None,	 Current Strength: Default
// imm[16]	=>  Location: LCCOMB_X36_Y16_N20,	 I/O Standard: None,	 Current Strength: Default
// imm[15]	=>  Location: LCCOMB_X36_Y16_N22,	 I/O Standard: None,	 Current Strength: Default
// imm[14]	=>  Location: LCCOMB_X36_Y16_N24,	 I/O Standard: None,	 Current Strength: Default
// imm[13]	=>  Location: LCCOMB_X17_Y19_N16,	 I/O Standard: None,	 Current Strength: Default
// imm[12]	=>  Location: LCCOMB_X36_Y16_N26,	 I/O Standard: None,	 Current Strength: Default
// imm[11]	=>  Location: LCCOMB_X36_Y16_N28,	 I/O Standard: None,	 Current Strength: Default
// imm[10]	=>  Location: LCCOMB_X34_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// imm[9]	=>  Location: LCCOMB_X36_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
// imm[8]	=>  Location: LCCOMB_X32_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// imm[7]	=>  Location: LCCOMB_X32_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// imm[6]	=>  Location: LCCOMB_X34_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// imm[5]	=>  Location: LCCOMB_X31_Y16_N24,	 I/O Standard: None,	 Current Strength: Default
// imm[4]	=>  Location: LCCOMB_X31_Y22_N8,	 I/O Standard: None,	 Current Strength: Default
// imm[3]	=>  Location: LCCOMB_X31_Y22_N10,	 I/O Standard: None,	 Current Strength: Default
// imm[2]	=>  Location: LCCOMB_X31_Y22_N12,	 I/O Standard: None,	 Current Strength: Default
// imm[1]	=>  Location: LCCOMB_X31_Y22_N14,	 I/O Standard: None,	 Current Strength: Default
// imm[0]	=>  Location: LCCOMB_X31_Y22_N16,	 I/O Standard: None,	 Current Strength: Default
// instruction[31]	=>  Location: LCCOMB_X31_Y22_N18,	 I/O Standard: None,	 Current Strength: Default
// instruction[30]	=>  Location: LCCOMB_X29_Y24_N30,	 I/O Standard: None,	 Current Strength: Default
// instruction[29]	=>  Location: LCCOMB_X30_Y24_N10,	 I/O Standard: None,	 Current Strength: Default
// instruction[28]	=>  Location: LCCOMB_X31_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// instruction[27]	=>  Location: LCCOMB_X31_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// instruction[26]	=>  Location: LCCOMB_X31_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// instruction[25]	=>  Location: LCCOMB_X31_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// instruction[24]	=>  Location: LCCOMB_X31_Y22_N20,	 I/O Standard: None,	 Current Strength: Default
// instruction[23]	=>  Location: LCCOMB_X30_Y24_N12,	 I/O Standard: None,	 Current Strength: Default
// instruction[22]	=>  Location: LCCOMB_X28_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// instruction[21]	=>  Location: LCCOMB_X28_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// instruction[20]	=>  Location: LCCOMB_X30_Y24_N14,	 I/O Standard: None,	 Current Strength: Default
// instruction[19]	=>  Location: LCCOMB_X28_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// instruction[18]	=>  Location: LCCOMB_X28_Y25_N6,	 I/O Standard: None,	 Current Strength: Default
// instruction[17]	=>  Location: LCCOMB_X28_Y25_N8,	 I/O Standard: None,	 Current Strength: Default
// instruction[16]	=>  Location: LCCOMB_X30_Y24_N16,	 I/O Standard: None,	 Current Strength: Default
// instruction[15]	=>  Location: LCCOMB_X28_Y25_N10,	 I/O Standard: None,	 Current Strength: Default
// instruction[14]	=>  Location: LCCOMB_X28_Y25_N12,	 I/O Standard: None,	 Current Strength: Default
// instruction[13]	=>  Location: LCCOMB_X28_Y25_N14,	 I/O Standard: None,	 Current Strength: Default
// instruction[12]	=>  Location: LCCOMB_X34_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// instruction[11]	=>  Location: LCCOMB_X25_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// instruction[10]	=>  Location: LCCOMB_X26_Y28_N12,	 I/O Standard: None,	 Current Strength: Default
// instruction[9]	=>  Location: LCCOMB_X28_Y25_N16,	 I/O Standard: None,	 Current Strength: Default
// instruction[8]	=>  Location: LCCOMB_X28_Y25_N18,	 I/O Standard: None,	 Current Strength: Default
// instruction[7]	=>  Location: LCCOMB_X28_Y25_N20,	 I/O Standard: None,	 Current Strength: Default
// instruction[6]	=>  Location: LCCOMB_X28_Y25_N22,	 I/O Standard: None,	 Current Strength: Default
// instruction[5]	=>  Location: LCCOMB_X28_Y25_N24,	 I/O Standard: None,	 Current Strength: Default
// instruction[4]	=>  Location: LCCOMB_X31_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// instruction[3]	=>  Location: LCCOMB_X28_Y25_N26,	 I/O Standard: None,	 Current Strength: Default
// instruction[2]	=>  Location: LCCOMB_X26_Y24_N22,	 I/O Standard: None,	 Current Strength: Default
// instruction[1]	=>  Location: LCCOMB_X25_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// instruction[0]	=>  Location: LCCOMB_X19_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[31]	=>  Location: LCCOMB_X19_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// outRam[30]	=>  Location: LCCOMB_X21_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// outRam[29]	=>  Location: LCCOMB_X21_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// outRam[28]	=>  Location: LCCOMB_X20_Y15_N22,	 I/O Standard: None,	 Current Strength: Default
// outRam[27]	=>  Location: LCCOMB_X21_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[26]	=>  Location: LCCOMB_X20_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// outRam[25]	=>  Location: LCCOMB_X19_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[24]	=>  Location: LCCOMB_X23_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[23]	=>  Location: LCCOMB_X23_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// outRam[22]	=>  Location: LCCOMB_X20_Y17_N26,	 I/O Standard: None,	 Current Strength: Default
// outRam[21]	=>  Location: LCCOMB_X21_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// outRam[20]	=>  Location: LCCOMB_X21_Y27_N8,	 I/O Standard: None,	 Current Strength: Default
// outRam[19]	=>  Location: LCCOMB_X21_Y27_N10,	 I/O Standard: None,	 Current Strength: Default
// outRam[18]	=>  Location: LCCOMB_X20_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[17]	=>  Location: LCCOMB_X24_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// outRam[16]	=>  Location: LCCOMB_X23_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// outRam[15]	=>  Location: LCCOMB_X20_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// outRam[14]	=>  Location: LCCOMB_X21_Y27_N12,	 I/O Standard: None,	 Current Strength: Default
// outRam[13]	=>  Location: LCCOMB_X21_Y27_N14,	 I/O Standard: None,	 Current Strength: Default
// outRam[12]	=>  Location: LCCOMB_X20_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// outRam[11]	=>  Location: LCCOMB_X24_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// outRam[10]	=>  Location: LCCOMB_X19_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// outRam[9]	=>  Location: LCCOMB_X23_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// outRam[8]	=>  Location: LCCOMB_X23_Y26_N14,	 I/O Standard: None,	 Current Strength: Default
// outRam[7]	=>  Location: LCCOMB_X20_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// outRam[6]	=>  Location: LCCOMB_X21_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// outRam[5]	=>  Location: LCCOMB_X20_Y26_N14,	 I/O Standard: None,	 Current Strength: Default
// outRam[4]	=>  Location: LCCOMB_X21_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// outRam[3]	=>  Location: LCCOMB_X23_Y26_N28,	 I/O Standard: None,	 Current Strength: Default
// outRam[2]	=>  Location: LCCOMB_X23_Y27_N4,	 I/O Standard: None,	 Current Strength: Default
// outRam[1]	=>  Location: LCCOMB_X21_Y27_N16,	 I/O Standard: None,	 Current Strength: Default
// outRam[0]	=>  Location: LCCOMB_X23_Y27_N6,	 I/O Standard: None,	 Current Strength: Default
// rd[4]	=>  Location: LCCOMB_X26_Y24_N24,	 I/O Standard: None,	 Current Strength: Default
// rd[3]	=>  Location: LCCOMB_X23_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// rd[2]	=>  Location: LCCOMB_X24_Y24_N8,	 I/O Standard: None,	 Current Strength: Default
// rd[1]	=>  Location: LCCOMB_X31_Y16_N26,	 I/O Standard: None,	 Current Strength: Default
// rd[0]	=>  Location: LCCOMB_X19_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// data[31]	=>  Location: LCCOMB_X23_Y26_N22,	 I/O Standard: None,	 Current Strength: Default
// address[0]	=>  Location: LCCOMB_X21_Y26_N14,	 I/O Standard: None,	 Current Strength: Default
// address[1]	=>  Location: LCCOMB_X19_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// address[2]	=>  Location: LCCOMB_X21_Y26_N16,	 I/O Standard: None,	 Current Strength: Default
// address[3]	=>  Location: LCCOMB_X21_Y25_N12,	 I/O Standard: None,	 Current Strength: Default
// address[4]	=>  Location: LCCOMB_X23_Y26_N16,	 I/O Standard: None,	 Current Strength: Default
// address[5]	=>  Location: LCCOMB_X25_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// address[6]	=>  Location: LCCOMB_X21_Y25_N18,	 I/O Standard: None,	 Current Strength: Default
// address[7]	=>  Location: LCCOMB_X21_Y26_N18,	 I/O Standard: None,	 Current Strength: Default
// data[30]	=>  Location: LCCOMB_X21_Y26_N24,	 I/O Standard: None,	 Current Strength: Default
// data[29]	=>  Location: LCCOMB_X21_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// data[28]	=>  Location: LCCOMB_X21_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// data[27]	=>  Location: LCCOMB_X23_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// data[26]	=>  Location: LCCOMB_X21_Y27_N30,	 I/O Standard: None,	 Current Strength: Default
// data[25]	=>  Location: LCCOMB_X21_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// data[24]	=>  Location: LCCOMB_X21_Y25_N10,	 I/O Standard: None,	 Current Strength: Default
// data[23]	=>  Location: LCCOMB_X28_Y17_N14,	 I/O Standard: None,	 Current Strength: Default
// data[22]	=>  Location: LCCOMB_X21_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// data[21]	=>  Location: LCCOMB_X21_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// data[20]	=>  Location: LCCOMB_X23_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// data[19]	=>  Location: LCCOMB_X23_Y26_N26,	 I/O Standard: None,	 Current Strength: Default
// data[18]	=>  Location: LCCOMB_X24_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// data[17]	=>  Location: LCCOMB_X21_Y26_N28,	 I/O Standard: None,	 Current Strength: Default
// data[16]	=>  Location: LCCOMB_X23_Y26_N24,	 I/O Standard: None,	 Current Strength: Default
// data[15]	=>  Location: LCCOMB_X21_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// data[14]	=>  Location: LCCOMB_X21_Y26_N12,	 I/O Standard: None,	 Current Strength: Default
// data[13]	=>  Location: LCCOMB_X21_Y26_N26,	 I/O Standard: None,	 Current Strength: Default
// data[12]	=>  Location: LCCOMB_X23_Y26_N30,	 I/O Standard: None,	 Current Strength: Default
// data[11]	=>  Location: LCCOMB_X21_Y26_N8,	 I/O Standard: None,	 Current Strength: Default
// data[10]	=>  Location: LCCOMB_X21_Y26_N22,	 I/O Standard: None,	 Current Strength: Default
// data[9]	=>  Location: LCCOMB_X23_Y26_N20,	 I/O Standard: None,	 Current Strength: Default
// data[8]	=>  Location: LCCOMB_X24_Y26_N10,	 I/O Standard: None,	 Current Strength: Default
// data[7]	=>  Location: LCCOMB_X23_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// data[6]	=>  Location: LCCOMB_X21_Y26_N20,	 I/O Standard: None,	 Current Strength: Default
// data[5]	=>  Location: LCCOMB_X23_Y26_N18,	 I/O Standard: None,	 Current Strength: Default
// data[4]	=>  Location: LCCOMB_X20_Y26_N6,	 I/O Standard: None,	 Current Strength: Default
// data[3]	=>  Location: LCCOMB_X24_Y26_N4,	 I/O Standard: None,	 Current Strength: Default
// data[2]	=>  Location: LCCOMB_X21_Y26_N30,	 I/O Standard: None,	 Current Strength: Default
// data[1]	=>  Location: LCCOMB_X23_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// data[0]	=>  Location: LCCOMB_X23_Y26_N10,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \halt~output_o ;
wire \selOutDec[5]~output_o ;
wire \selOutDec[4]~output_o ;
wire \selOutDec[3]~output_o ;
wire \selOutDec[2]~output_o ;
wire \selOutDec[1]~output_o ;
wire \selOutDec[0]~output_o ;
wire \PC[31]~output_o ;
wire \PC[30]~output_o ;
wire \PC[29]~output_o ;
wire \PC[28]~output_o ;
wire \PC[27]~output_o ;
wire \PC[26]~output_o ;
wire \PC[25]~output_o ;
wire \PC[24]~output_o ;
wire \PC[23]~output_o ;
wire \PC[22]~output_o ;
wire \PC[21]~output_o ;
wire \PC[20]~output_o ;
wire \PC[19]~output_o ;
wire \PC[18]~output_o ;
wire \PC[17]~output_o ;
wire \PC[16]~output_o ;
wire \PC[15]~output_o ;
wire \PC[14]~output_o ;
wire \PC[13]~output_o ;
wire \PC[12]~output_o ;
wire \PC[11]~output_o ;
wire \PC[10]~output_o ;
wire \PC[9]~output_o ;
wire \PC[8]~output_o ;
wire \PC[7]~output_o ;
wire \PC[6]~output_o ;
wire \PC[5]~output_o ;
wire \PC[4]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \selADec[5]~output_o ;
wire \selADec[4]~output_o ;
wire \selADec[3]~output_o ;
wire \selADec[2]~output_o ;
wire \selADec[1]~output_o ;
wire \selADec[0]~output_o ;
wire \selBDec[4]~output_o ;
wire \selBDec[3]~output_o ;
wire \selBDec[2]~output_o ;
wire \selBDec[1]~output_o ;
wire \selBDec[0]~output_o ;
wire \Alu_BusA[31]~output_o ;
wire \Alu_BusA[30]~output_o ;
wire \Alu_BusA[29]~output_o ;
wire \Alu_BusA[28]~output_o ;
wire \Alu_BusA[27]~output_o ;
wire \Alu_BusA[26]~output_o ;
wire \Alu_BusA[25]~output_o ;
wire \Alu_BusA[24]~output_o ;
wire \Alu_BusA[23]~output_o ;
wire \Alu_BusA[22]~output_o ;
wire \Alu_BusA[21]~output_o ;
wire \Alu_BusA[20]~output_o ;
wire \Alu_BusA[19]~output_o ;
wire \Alu_BusA[18]~output_o ;
wire \Alu_BusA[17]~output_o ;
wire \Alu_BusA[16]~output_o ;
wire \Alu_BusA[15]~output_o ;
wire \Alu_BusA[14]~output_o ;
wire \Alu_BusA[13]~output_o ;
wire \Alu_BusA[12]~output_o ;
wire \Alu_BusA[11]~output_o ;
wire \Alu_BusA[10]~output_o ;
wire \Alu_BusA[9]~output_o ;
wire \Alu_BusA[8]~output_o ;
wire \Alu_BusA[7]~output_o ;
wire \Alu_BusA[6]~output_o ;
wire \Alu_BusA[5]~output_o ;
wire \Alu_BusA[4]~output_o ;
wire \Alu_BusA[3]~output_o ;
wire \Alu_BusA[2]~output_o ;
wire \Alu_BusA[1]~output_o ;
wire \Alu_BusA[0]~output_o ;
wire \selOut[5]~output_o ;
wire \selOut[4]~output_o ;
wire \selOut[3]~output_o ;
wire \selOut[2]~output_o ;
wire \selOut[1]~output_o ;
wire \selOut[0]~output_o ;
wire \selA[5]~output_o ;
wire \selA[4]~output_o ;
wire \selA[3]~output_o ;
wire \selA[2]~output_o ;
wire \selA[1]~output_o ;
wire \selA[0]~output_o ;
wire \selB[4]~output_o ;
wire \selB[3]~output_o ;
wire \selB[2]~output_o ;
wire \selB[1]~output_o ;
wire \selB[0]~output_o ;
wire \Alu_BusB[31]~output_o ;
wire \Alu_BusB[30]~output_o ;
wire \Alu_BusB[29]~output_o ;
wire \Alu_BusB[28]~output_o ;
wire \Alu_BusB[27]~output_o ;
wire \Alu_BusB[26]~output_o ;
wire \Alu_BusB[25]~output_o ;
wire \Alu_BusB[24]~output_o ;
wire \Alu_BusB[23]~output_o ;
wire \Alu_BusB[22]~output_o ;
wire \Alu_BusB[21]~output_o ;
wire \Alu_BusB[20]~output_o ;
wire \Alu_BusB[19]~output_o ;
wire \Alu_BusB[18]~output_o ;
wire \Alu_BusB[17]~output_o ;
wire \Alu_BusB[16]~output_o ;
wire \Alu_BusB[15]~output_o ;
wire \Alu_BusB[14]~output_o ;
wire \Alu_BusB[13]~output_o ;
wire \Alu_BusB[12]~output_o ;
wire \Alu_BusB[11]~output_o ;
wire \Alu_BusB[10]~output_o ;
wire \Alu_BusB[9]~output_o ;
wire \Alu_BusB[8]~output_o ;
wire \Alu_BusB[7]~output_o ;
wire \Alu_BusB[6]~output_o ;
wire \Alu_BusB[5]~output_o ;
wire \Alu_BusB[4]~output_o ;
wire \Alu_BusB[3]~output_o ;
wire \Alu_BusB[2]~output_o ;
wire \Alu_BusB[1]~output_o ;
wire \Alu_BusB[0]~output_o ;
wire \Alu_BusC[31]~output_o ;
wire \Alu_BusC[30]~output_o ;
wire \Alu_BusC[29]~output_o ;
wire \Alu_BusC[28]~output_o ;
wire \Alu_BusC[27]~output_o ;
wire \Alu_BusC[26]~output_o ;
wire \Alu_BusC[25]~output_o ;
wire \Alu_BusC[24]~output_o ;
wire \Alu_BusC[23]~output_o ;
wire \Alu_BusC[22]~output_o ;
wire \Alu_BusC[21]~output_o ;
wire \Alu_BusC[20]~output_o ;
wire \Alu_BusC[19]~output_o ;
wire \Alu_BusC[18]~output_o ;
wire \Alu_BusC[17]~output_o ;
wire \Alu_BusC[16]~output_o ;
wire \Alu_BusC[15]~output_o ;
wire \Alu_BusC[14]~output_o ;
wire \Alu_BusC[13]~output_o ;
wire \Alu_BusC[12]~output_o ;
wire \Alu_BusC[11]~output_o ;
wire \Alu_BusC[10]~output_o ;
wire \Alu_BusC[9]~output_o ;
wire \Alu_BusC[8]~output_o ;
wire \Alu_BusC[7]~output_o ;
wire \Alu_BusC[6]~output_o ;
wire \Alu_BusC[5]~output_o ;
wire \Alu_BusC[4]~output_o ;
wire \Alu_BusC[3]~output_o ;
wire \Alu_BusC[2]~output_o ;
wire \Alu_BusC[1]~output_o ;
wire \Alu_BusC[0]~output_o ;
wire \Alu_ctrl[9]~output_o ;
wire \Alu_ctrl[8]~output_o ;
wire \Alu_ctrl[7]~output_o ;
wire \Alu_ctrl[6]~output_o ;
wire \Alu_ctrl[5]~output_o ;
wire \Alu_ctrl[4]~output_o ;
wire \Alu_ctrl[3]~output_o ;
wire \Alu_ctrl[2]~output_o ;
wire \Alu_ctrl[1]~output_o ;
wire \Alu_ctrl[0]~output_o ;
wire \busA[31]~output_o ;
wire \busA[30]~output_o ;
wire \busA[29]~output_o ;
wire \busA[28]~output_o ;
wire \busA[27]~output_o ;
wire \busA[26]~output_o ;
wire \busA[25]~output_o ;
wire \busA[24]~output_o ;
wire \busA[23]~output_o ;
wire \busA[22]~output_o ;
wire \busA[21]~output_o ;
wire \busA[20]~output_o ;
wire \busA[19]~output_o ;
wire \busA[18]~output_o ;
wire \busA[17]~output_o ;
wire \busA[16]~output_o ;
wire \busA[15]~output_o ;
wire \busA[14]~output_o ;
wire \busA[13]~output_o ;
wire \busA[12]~output_o ;
wire \busA[11]~output_o ;
wire \busA[10]~output_o ;
wire \busA[9]~output_o ;
wire \busA[8]~output_o ;
wire \busA[7]~output_o ;
wire \busA[6]~output_o ;
wire \busA[5]~output_o ;
wire \busA[4]~output_o ;
wire \busA[3]~output_o ;
wire \busA[2]~output_o ;
wire \busA[1]~output_o ;
wire \busA[0]~output_o ;
wire \busB[31]~output_o ;
wire \busB[30]~output_o ;
wire \busB[29]~output_o ;
wire \busB[28]~output_o ;
wire \busB[27]~output_o ;
wire \busB[26]~output_o ;
wire \busB[25]~output_o ;
wire \busB[24]~output_o ;
wire \busB[23]~output_o ;
wire \busB[22]~output_o ;
wire \busB[21]~output_o ;
wire \busB[20]~output_o ;
wire \busB[19]~output_o ;
wire \busB[18]~output_o ;
wire \busB[17]~output_o ;
wire \busB[16]~output_o ;
wire \busB[15]~output_o ;
wire \busB[14]~output_o ;
wire \busB[13]~output_o ;
wire \busB[12]~output_o ;
wire \busB[11]~output_o ;
wire \busB[10]~output_o ;
wire \busB[9]~output_o ;
wire \busB[8]~output_o ;
wire \busB[7]~output_o ;
wire \busB[6]~output_o ;
wire \busB[5]~output_o ;
wire \busB[4]~output_o ;
wire \busB[3]~output_o ;
wire \busB[2]~output_o ;
wire \busB[1]~output_o ;
wire \busB[0]~output_o ;
wire \busC[31]~output_o ;
wire \busC[30]~output_o ;
wire \busC[29]~output_o ;
wire \busC[28]~output_o ;
wire \busC[27]~output_o ;
wire \busC[26]~output_o ;
wire \busC[25]~output_o ;
wire \busC[24]~output_o ;
wire \busC[23]~output_o ;
wire \busC[22]~output_o ;
wire \busC[21]~output_o ;
wire \busC[20]~output_o ;
wire \busC[19]~output_o ;
wire \busC[18]~output_o ;
wire \busC[17]~output_o ;
wire \busC[16]~output_o ;
wire \busC[15]~output_o ;
wire \busC[14]~output_o ;
wire \busC[13]~output_o ;
wire \busC[12]~output_o ;
wire \busC[11]~output_o ;
wire \busC[10]~output_o ;
wire \busC[9]~output_o ;
wire \busC[8]~output_o ;
wire \busC[7]~output_o ;
wire \busC[6]~output_o ;
wire \busC[5]~output_o ;
wire \busC[4]~output_o ;
wire \busC[3]~output_o ;
wire \busC[2]~output_o ;
wire \busC[1]~output_o ;
wire \busC[0]~output_o ;
wire \imm[31]~output_o ;
wire \imm[30]~output_o ;
wire \imm[29]~output_o ;
wire \imm[28]~output_o ;
wire \imm[27]~output_o ;
wire \imm[26]~output_o ;
wire \imm[25]~output_o ;
wire \imm[24]~output_o ;
wire \imm[23]~output_o ;
wire \imm[22]~output_o ;
wire \imm[21]~output_o ;
wire \imm[20]~output_o ;
wire \imm[19]~output_o ;
wire \imm[18]~output_o ;
wire \imm[17]~output_o ;
wire \imm[16]~output_o ;
wire \imm[15]~output_o ;
wire \imm[14]~output_o ;
wire \imm[13]~output_o ;
wire \imm[12]~output_o ;
wire \imm[11]~output_o ;
wire \imm[10]~output_o ;
wire \imm[9]~output_o ;
wire \imm[8]~output_o ;
wire \imm[7]~output_o ;
wire \imm[6]~output_o ;
wire \imm[5]~output_o ;
wire \imm[4]~output_o ;
wire \imm[3]~output_o ;
wire \imm[2]~output_o ;
wire \imm[1]~output_o ;
wire \imm[0]~output_o ;
wire \instruction[31]~output_o ;
wire \instruction[30]~output_o ;
wire \instruction[29]~output_o ;
wire \instruction[28]~output_o ;
wire \instruction[27]~output_o ;
wire \instruction[26]~output_o ;
wire \instruction[25]~output_o ;
wire \instruction[24]~output_o ;
wire \instruction[23]~output_o ;
wire \instruction[22]~output_o ;
wire \instruction[21]~output_o ;
wire \instruction[20]~output_o ;
wire \instruction[19]~output_o ;
wire \instruction[18]~output_o ;
wire \instruction[17]~output_o ;
wire \instruction[16]~output_o ;
wire \instruction[15]~output_o ;
wire \instruction[14]~output_o ;
wire \instruction[13]~output_o ;
wire \instruction[12]~output_o ;
wire \instruction[11]~output_o ;
wire \instruction[10]~output_o ;
wire \instruction[9]~output_o ;
wire \instruction[8]~output_o ;
wire \instruction[7]~output_o ;
wire \instruction[6]~output_o ;
wire \instruction[5]~output_o ;
wire \instruction[4]~output_o ;
wire \instruction[3]~output_o ;
wire \instruction[2]~output_o ;
wire \instruction[1]~output_o ;
wire \instruction[0]~output_o ;
wire \outRam[31]~output_o ;
wire \outRam[30]~output_o ;
wire \outRam[29]~output_o ;
wire \outRam[28]~output_o ;
wire \outRam[27]~output_o ;
wire \outRam[26]~output_o ;
wire \outRam[25]~output_o ;
wire \outRam[24]~output_o ;
wire \outRam[23]~output_o ;
wire \outRam[22]~output_o ;
wire \outRam[21]~output_o ;
wire \outRam[20]~output_o ;
wire \outRam[19]~output_o ;
wire \outRam[18]~output_o ;
wire \outRam[17]~output_o ;
wire \outRam[16]~output_o ;
wire \outRam[15]~output_o ;
wire \outRam[14]~output_o ;
wire \outRam[13]~output_o ;
wire \outRam[12]~output_o ;
wire \outRam[11]~output_o ;
wire \outRam[10]~output_o ;
wire \outRam[9]~output_o ;
wire \outRam[8]~output_o ;
wire \outRam[7]~output_o ;
wire \outRam[6]~output_o ;
wire \outRam[5]~output_o ;
wire \outRam[4]~output_o ;
wire \outRam[3]~output_o ;
wire \outRam[2]~output_o ;
wire \outRam[1]~output_o ;
wire \outRam[0]~output_o ;
wire \rd[4]~output_o ;
wire \rd[3]~output_o ;
wire \rd[2]~output_o ;
wire \rd[1]~output_o ;
wire \rd[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \IFU|currPC[2]~87_combout ;
wire \IFU|currPC[3]~29_combout ;
wire \IFU|currPC[3]~30 ;
wire \IFU|currPC[4]~31_combout ;
wire \IFU|currPC[4]~32 ;
wire \IFU|currPC[5]~33_combout ;
wire \IFU|currPC[5]~34 ;
wire \IFU|currPC[6]~35_combout ;
wire \IFU|currPC[6]~36 ;
wire \IFU|currPC[7]~37_combout ;
wire \IFU|currPC[7]~38 ;
wire \IFU|currPC[8]~39_combout ;
wire \IFU|currPC[8]~40 ;
wire \IFU|currPC[9]~41_combout ;
wire \IFU|currPC[9]~42 ;
wire \IFU|currPC[10]~43_combout ;
wire \IFU|currPC[10]~44 ;
wire \IFU|currPC[11]~45_combout ;
wire \IFU|currPC[11]~46 ;
wire \IFU|currPC[12]~47_combout ;
wire \IFU|currPC[12]~48 ;
wire \IFU|currPC[13]~49_combout ;
wire \IFU|currInstr[24]~feeder_combout ;
wire \IFU|currInstr[4]~feeder_combout ;
wire \IFU|currInstr[2]~feeder_combout ;
wire \DECODER|Equal0~0_combout ;
wire \IFU|currInstr[5]~feeder_combout ;
wire \DECODER|Equal0~1_combout ;
wire \DECODER|selB[4]~0_combout ;
wire \DECODER|WideNor0~combout ;
wire \IFU|currInstr[8]~feeder_combout ;
wire \inst1|prev_rd~1_combout ;
wire \IFU|currInstr[7]~feeder_combout ;
wire \inst1|prev_rd~0_combout ;
wire \DECODER|selB[1]~3_combout ;
wire \IFU|currInstr[20]~feeder_combout ;
wire \DECODER|selB[0]~4_combout ;
wire \inst1|always0~3_combout ;
wire \IFU|currInstr[9]~feeder_combout ;
wire \inst1|prev_rd~2_combout ;
wire \DECODER|selB[2]~2_combout ;
wire \IFU|currInstr[10]~feeder_combout ;
wire \inst1|prev_rd~3_combout ;
wire \IFU|currInstr[23]~feeder_combout ;
wire \DECODER|selB[3]~1_combout ;
wire \inst1|always0~4_combout ;
wire \IFU|currInstr[11]~feeder_combout ;
wire \inst1|prev_rd~4_combout ;
wire \inst1|always0~5_combout ;
wire \inst1|Equal0~0_combout ;
wire \DECODER|selA[2]~12_combout ;
wire \DECODER|selA[3]~11_combout ;
wire \inst1|always0~1_combout ;
wire \DECODER|selA[1]~13_combout ;
wire \DECODER|selA[0]~14_combout ;
wire \inst1|always0~0_combout ;
wire \DECODER|selA[4]~10_combout ;
wire \inst1|always0~2_combout ;
wire \inst1|always0~6_combout ;
wire \inst1|halt~q ;
wire \DECODER|selOut[4]~10_combout ;
wire \DECODER|selOut[3]~11_combout ;
wire \DECODER|selOut[2]~12_combout ;
wire \DECODER|selOut[1]~13_combout ;
wire \DECODER|selOut[0]~14_combout ;
wire \IFU|currPC[13]~50 ;
wire \IFU|currPC[14]~51_combout ;
wire \IFU|currPC[14]~52 ;
wire \IFU|currPC[15]~53_combout ;
wire \IFU|currPC[15]~54 ;
wire \IFU|currPC[16]~55_combout ;
wire \IFU|currPC[16]~56 ;
wire \IFU|currPC[17]~57_combout ;
wire \IFU|currPC[17]~58 ;
wire \IFU|currPC[18]~59_combout ;
wire \IFU|currPC[18]~60 ;
wire \IFU|currPC[19]~61_combout ;
wire \IFU|currPC[19]~62 ;
wire \IFU|currPC[20]~63_combout ;
wire \IFU|currPC[20]~64 ;
wire \IFU|currPC[21]~65_combout ;
wire \IFU|currPC[21]~66 ;
wire \IFU|currPC[22]~67_combout ;
wire \IFU|currPC[22]~68 ;
wire \IFU|currPC[23]~69_combout ;
wire \IFU|currPC[23]~70 ;
wire \IFU|currPC[24]~71_combout ;
wire \IFU|currPC[24]~72 ;
wire \IFU|currPC[25]~73_combout ;
wire \IFU|currPC[25]~74 ;
wire \IFU|currPC[26]~75_combout ;
wire \IFU|currPC[26]~76 ;
wire \IFU|currPC[27]~77_combout ;
wire \IFU|currPC[27]~78 ;
wire \IFU|currPC[28]~79_combout ;
wire \IFU|currPC[28]~80 ;
wire \IFU|currPC[29]~81_combout ;
wire \IFU|currPC[29]~82 ;
wire \IFU|currPC[30]~83_combout ;
wire \IFU|currPC[30]~84 ;
wire \IFU|currPC[31]~85_combout ;
wire \LATCH_DEC|selA_[4]~feeder_combout ;
wire \DECODER|Equal1~0_combout ;
wire \LATCH_DEC|imm_en_~feeder_combout ;
wire \LATCH_DEC|imm_en_~q ;
wire \LATCH_aluIn|imm_en_~feeder_combout ;
wire \LATCH_aluIn|imm_en_~q ;
wire \DECODER|aluCtrl[1]~22_combout ;
wire \DECODER|aluCtrl[0]~21_combout ;
wire \DECODER|aluCtrl[7]~27_combout ;
wire \IFU|currInstr[31]~feeder_combout ;
wire \DECODER|aluCtrl[9]~28_combout ;
wire \IFU|currInstr[30]~feeder_combout ;
wire \DECODER|aluCtrl[8]~29_combout ;
wire \IFU|currInstr[28]~feeder_combout ;
wire \DECODER|aluCtrl[6]~26_combout ;
wire \LATCH_aluIn|aluCtrl_[6]~feeder_combout ;
wire \IFU|currInstr[26]~feeder_combout ;
wire \DECODER|aluCtrl[4]~24_combout ;
wire \LATCH_aluIn|aluCtrl_[4]~feeder_combout ;
wire \DECODER|aluCtrl[3]~23_combout ;
wire \DECODER|aluCtrl[5]~25_combout ;
wire \LATCH_aluIn|aluCtrl_[5]~feeder_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Equal0~3_combout ;
wire \IFU|currInstr[14]~feeder_combout ;
wire \DECODER|aluCtrl[2]~20_combout ;
wire \ALU|Equal0~4_combout ;
wire \LATCH_DEC|selA_[2]~feeder_combout ;
wire \ALU|Equal1~0_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Equal0~2_combout ;
wire \ALU|Equal2~0_combout ;
wire \ALU|Equal2~1_combout ;
wire \ALU|out[14]~350_combout ;
wire \ALU|Equal0~5_combout ;
wire \ALU|out[8]~59_combout ;
wire \ALU|Equal5~0_combout ;
wire \LATCH_DEC|selB_[4]~feeder_combout ;
wire \REG_BANK|banco[25][1]~feeder_combout ;
wire \mux_rd|$00000|auto_generated|result_node[0]~4_combout ;
wire \LATCH_rd22|out[0]~feeder_combout ;
wire \mux_rd|$00000|auto_generated|result_node[4]~0_combout ;
wire \mux_rd|$00000|auto_generated|result_node[1]~3_combout ;
wire \LATCH_rd22|out[1]~feeder_combout ;
wire \mux_rd|$00000|auto_generated|result_node[2]~2_combout ;
wire \mux_rd|$00000|auto_generated|result_node[3]~1_combout ;
wire \REG_BANK|Decoder0~0_combout ;
wire \REG_BANK|Decoder0~1_combout ;
wire \REG_BANK|banco[25][1]~q ;
wire \REG_BANK|Decoder0~6_combout ;
wire \REG_BANK|Decoder0~7_combout ;
wire \REG_BANK|banco[29][1]~q ;
wire \REG_BANK|banco[17][1]~feeder_combout ;
wire \REG_BANK|Decoder0~4_combout ;
wire \REG_BANK|Decoder0~5_combout ;
wire \REG_BANK|banco[17][1]~q ;
wire \REG_BANK|banco[21][1]~feeder_combout ;
wire \REG_BANK|Decoder0~2_combout ;
wire \REG_BANK|Decoder0~3_combout ;
wire \REG_BANK|banco[21][1]~q ;
wire \REG_BANK|Mux62~0_combout ;
wire \REG_BANK|Mux62~1_combout ;
wire \REG_BANK|Decoder0~16_combout ;
wire \REG_BANK|banco[20][1]~q ;
wire \REG_BANK|Decoder0~19_combout ;
wire \REG_BANK|banco[28][1]~q ;
wire \REG_BANK|Decoder0~18_combout ;
wire \REG_BANK|banco[16][1]~q ;
wire \REG_BANK|Decoder0~17_combout ;
wire \REG_BANK|banco[24][1]~q ;
wire \REG_BANK|Mux62~4_combout ;
wire \REG_BANK|Mux62~5_combout ;
wire \REG_BANK|banco[30][1]~feeder_combout ;
wire \REG_BANK|Decoder0~14_combout ;
wire \REG_BANK|Decoder0~15_combout ;
wire \REG_BANK|banco[30][1]~q ;
wire \REG_BANK|Decoder0~8_combout ;
wire \REG_BANK|Decoder0~9_combout ;
wire \REG_BANK|banco[22][1]~q ;
wire \REG_BANK|Decoder0~10_combout ;
wire \REG_BANK|Decoder0~11_combout ;
wire \REG_BANK|banco[26][1]~q ;
wire \REG_BANK|banco[18][1]~feeder_combout ;
wire \REG_BANK|Decoder0~12_combout ;
wire \REG_BANK|Decoder0~13_combout ;
wire \REG_BANK|banco[18][1]~q ;
wire \REG_BANK|Mux62~2_combout ;
wire \REG_BANK|Mux62~3_combout ;
wire \REG_BANK|Mux62~6_combout ;
wire \REG_BANK|Decoder0~20_combout ;
wire \REG_BANK|banco[27][1]~q ;
wire \REG_BANK|Decoder0~23_combout ;
wire \REG_BANK|banco[31][1]~q ;
wire \REG_BANK|Decoder0~22_combout ;
wire \REG_BANK|banco[19][1]~q ;
wire \REG_BANK|banco[23][1]~feeder_combout ;
wire \REG_BANK|Decoder0~21_combout ;
wire \REG_BANK|banco[23][1]~q ;
wire \REG_BANK|Mux62~7_combout ;
wire \REG_BANK|Mux62~8_combout ;
wire \REG_BANK|Mux62~9_combout ;
wire \REG_BANK|Decoder0~41_combout ;
wire \REG_BANK|Decoder0~46_combout ;
wire \REG_BANK|banco[15][1]~q ;
wire \REG_BANK|Decoder0~43_combout ;
wire \REG_BANK|Decoder0~44_combout ;
wire \REG_BANK|banco[13][1]~q ;
wire \REG_BANK|Decoder0~45_combout ;
wire \REG_BANK|banco[12][1]~q ;
wire \REG_BANK|Mux62~17_combout ;
wire \REG_BANK|Mux62~18_combout ;
wire \REG_BANK|Decoder0~26_combout ;
wire \REG_BANK|Decoder0~29_combout ;
wire \REG_BANK|banco[11][1]~q ;
wire \REG_BANK|Decoder0~24_combout ;
wire \REG_BANK|Decoder0~25_combout ;
wire \REG_BANK|banco[9][1]~q ;
wire \REG_BANK|banco[10][1]~feeder_combout ;
wire \REG_BANK|Decoder0~27_combout ;
wire \REG_BANK|banco[10][1]~q ;
wire \REG_BANK|Decoder0~28_combout ;
wire \REG_BANK|banco[8][1]~q ;
wire \REG_BANK|Mux62~10_combout ;
wire \REG_BANK|Mux62~11_combout ;
wire \REG_BANK|banco[6][1]~feeder_combout ;
wire \REG_BANK|Decoder0~30_combout ;
wire \REG_BANK|Decoder0~31_combout ;
wire \REG_BANK|banco[6][1]~q ;
wire \REG_BANK|Decoder0~35_combout ;
wire \REG_BANK|banco[7][1]~q ;
wire \REG_BANK|banco[5][1]~feeder_combout ;
wire \REG_BANK|Decoder0~32_combout ;
wire \REG_BANK|Decoder0~33_combout ;
wire \REG_BANK|banco[5][1]~q ;
wire \REG_BANK|banco[4][1]~feeder_combout ;
wire \REG_BANK|Decoder0~34_combout ;
wire \REG_BANK|banco[4][1]~q ;
wire \REG_BANK|Mux62~12_combout ;
wire \REG_BANK|Mux62~13_combout ;
wire \REG_BANK|banco[2][1]~feeder_combout ;
wire \REG_BANK|Decoder0~36_combout ;
wire \REG_BANK|Decoder0~40_combout ;
wire \REG_BANK|banco[2][1]~q ;
wire \REG_BANK|banco[1][1]~feeder_combout ;
wire \REG_BANK|Decoder0~38_combout ;
wire \REG_BANK|Decoder0~39_combout ;
wire \REG_BANK|banco[1][1]~q ;
wire \REG_BANK|banco[3][1]~feeder_combout ;
wire \REG_BANK|Decoder0~37_combout ;
wire \REG_BANK|banco[3][1]~q ;
wire \REG_BANK|Mux62~14_combout ;
wire \REG_BANK|Mux62~15_combout ;
wire \REG_BANK|Mux62~16_combout ;
wire \REG_BANK|Mux62~19_combout ;
wire \REG_BANK|Mux62~20_combout ;
wire \ALU|Equal4~0_combout ;
wire \ALU|Selector30~6_combout ;
wire \REG_BANK|banco[27][3]~q ;
wire \REG_BANK|banco[19][3]~q ;
wire \REG_BANK|banco[23][3]~q ;
wire \REG_BANK|Mux60~7_combout ;
wire \REG_BANK|banco[31][3]~q ;
wire \REG_BANK|Mux60~8_combout ;
wire \REG_BANK|banco[29][3]~q ;
wire \REG_BANK|banco[25][3]~q ;
wire \REG_BANK|banco[17][3]~q ;
wire \REG_BANK|banco[21][3]~q ;
wire \REG_BANK|Mux60~0_combout ;
wire \REG_BANK|Mux60~1_combout ;
wire \REG_BANK|banco[20][3]~q ;
wire \REG_BANK|banco[28][3]~q ;
wire \REG_BANK|banco[16][3]~q ;
wire \REG_BANK|banco[24][3]~q ;
wire \REG_BANK|Mux60~4_combout ;
wire \REG_BANK|Mux60~5_combout ;
wire \REG_BANK|banco[22][3]~q ;
wire \REG_BANK|banco[30][3]~feeder_combout ;
wire \REG_BANK|banco[30][3]~q ;
wire \REG_BANK|banco[18][3]~feeder_combout ;
wire \REG_BANK|banco[18][3]~q ;
wire \REG_BANK|banco[26][3]~q ;
wire \REG_BANK|Mux60~2_combout ;
wire \REG_BANK|Mux60~3_combout ;
wire \REG_BANK|Mux60~6_combout ;
wire \REG_BANK|Mux60~9_combout ;
wire \REG_BANK|banco[11][3]~q ;
wire \REG_BANK|banco[8][3]~feeder_combout ;
wire \REG_BANK|banco[8][3]~q ;
wire \REG_BANK|banco[10][3]~feeder_combout ;
wire \REG_BANK|banco[10][3]~q ;
wire \REG_BANK|Mux60~10_combout ;
wire \REG_BANK|Mux60~11_combout ;
wire \REG_BANK|banco[15][3]~q ;
wire \REG_BANK|Decoder0~42_combout ;
wire \REG_BANK|banco[14][3]~q ;
wire \REG_BANK|banco[13][3]~q ;
wire \REG_BANK|banco[12][3]~feeder_combout ;
wire \REG_BANK|banco[12][3]~q ;
wire \REG_BANK|Mux60~17_combout ;
wire \REG_BANK|Mux60~18_combout ;
wire \REG_BANK|banco[7][3]~q ;
wire \REG_BANK|banco[6][3]~q ;
wire \REG_BANK|banco[4][3]~q ;
wire \REG_BANK|banco[5][3]~q ;
wire \REG_BANK|Mux60~12_combout ;
wire \REG_BANK|Mux60~13_combout ;
wire \REG_BANK|banco[2][3]~q ;
wire \REG_BANK|banco[3][3]~feeder_combout ;
wire \REG_BANK|banco[3][3]~q ;
wire \REG_BANK|banco[1][3]~feeder_combout ;
wire \REG_BANK|banco[1][3]~q ;
wire \REG_BANK|Mux60~14_combout ;
wire \REG_BANK|Mux60~15_combout ;
wire \REG_BANK|Mux60~16_combout ;
wire \REG_BANK|Mux60~19_combout ;
wire \REG_BANK|Mux60~20_combout ;
wire \DECODER|imm[3]~8_combout ;
wire \DECODER|imm[4]~7_combout ;
wire \ALU|out[14]~381_combout ;
wire \ALU|out[3]~590_combout ;
wire \REG_BANK|banco[17][31]~q ;
wire \REG_BANK|banco[21][31]~feeder_combout ;
wire \REG_BANK|banco[21][31]~q ;
wire \REG_BANK|Mux32~0_combout ;
wire \REG_BANK|banco[29][31]~feeder_combout ;
wire \REG_BANK|banco[29][31]~q ;
wire \REG_BANK|Mux32~1_combout ;
wire \REG_BANK|banco[27][31]~q ;
wire \REG_BANK|banco[31][31]~q ;
wire \REG_BANK|banco[19][31]~feeder_combout ;
wire \REG_BANK|banco[19][31]~q ;
wire \REG_BANK|banco[23][31]~q ;
wire \REG_BANK|Mux32~7_combout ;
wire \REG_BANK|Mux32~8_combout ;
wire \REG_BANK|banco[22][31]~q ;
wire \REG_BANK|banco[30][31]~q ;
wire \REG_BANK|banco[26][31]~q ;
wire \REG_BANK|banco[18][31]~q ;
wire \REG_BANK|Mux32~2_combout ;
wire \REG_BANK|Mux32~3_combout ;
wire \REG_BANK|banco[20][31]~q ;
wire \REG_BANK|banco[28][31]~q ;
wire \REG_BANK|banco[16][31]~q ;
wire \REG_BANK|banco[24][31]~q ;
wire \REG_BANK|Mux32~4_combout ;
wire \REG_BANK|Mux32~5_combout ;
wire \REG_BANK|Mux32~6_combout ;
wire \REG_BANK|Mux32~9_combout ;
wire \REG_BANK|banco[12][31]~feeder_combout ;
wire \REG_BANK|banco[12][31]~q ;
wire \REG_BANK|banco[13][31]~feeder_combout ;
wire \REG_BANK|banco[13][31]~q ;
wire \REG_BANK|Mux32~17_combout ;
wire \REG_BANK|banco[14][31]~feeder_combout ;
wire \REG_BANK|banco[14][31]~q ;
wire \REG_BANK|banco[15][31]~feeder_combout ;
wire \REG_BANK|banco[15][31]~q ;
wire \REG_BANK|Mux32~18_combout ;
wire \REG_BANK|banco[11][31]~q ;
wire \REG_BANK|banco[10][31]~q ;
wire \REG_BANK|banco[8][31]~q ;
wire \REG_BANK|Mux32~10_combout ;
wire \REG_BANK|banco[9][31]~q ;
wire \REG_BANK|Mux32~11_combout ;
wire \REG_BANK|banco[2][31]~q ;
wire \REG_BANK|banco[1][31]~q ;
wire \REG_BANK|banco[3][31]~feeder_combout ;
wire \REG_BANK|banco[3][31]~q ;
wire \REG_BANK|Mux32~14_combout ;
wire \REG_BANK|Mux32~15_combout ;
wire \REG_BANK|banco[6][31]~q ;
wire \REG_BANK|banco[7][31]~q ;
wire \REG_BANK|banco[4][31]~q ;
wire \REG_BANK|banco[5][31]~q ;
wire \REG_BANK|Mux32~12_combout ;
wire \REG_BANK|Mux32~13_combout ;
wire \REG_BANK|Mux32~16_combout ;
wire \REG_BANK|Mux32~19_combout ;
wire \REG_BANK|Mux32~20_combout ;
wire \REG_BANK|banco[31][27]~q ;
wire \REG_BANK|banco[27][27]~q ;
wire \REG_BANK|banco[23][27]~q ;
wire \REG_BANK|banco[19][27]~feeder_combout ;
wire \REG_BANK|banco[19][27]~q ;
wire \REG_BANK|Mux4~7_combout ;
wire \REG_BANK|Mux4~8_combout ;
wire \REG_BANK|banco[17][27]~q ;
wire \REG_BANK|banco[21][27]~feeder_combout ;
wire \REG_BANK|banco[21][27]~q ;
wire \REG_BANK|Mux4~0_combout ;
wire \REG_BANK|banco[25][27]~q ;
wire \REG_BANK|banco[29][27]~feeder_combout ;
wire \REG_BANK|banco[29][27]~q ;
wire \REG_BANK|Mux4~1_combout ;
wire \REG_BANK|banco[30][27]~q ;
wire \REG_BANK|banco[18][27]~q ;
wire \REG_BANK|banco[26][27]~q ;
wire \REG_BANK|Mux4~2_combout ;
wire \REG_BANK|banco[22][27]~q ;
wire \REG_BANK|Mux4~3_combout ;
wire \REG_BANK|banco[28][27]~q ;
wire \REG_BANK|banco[20][27]~q ;
wire \REG_BANK|banco[24][27]~q ;
wire \REG_BANK|banco[16][27]~q ;
wire \REG_BANK|Mux4~4_combout ;
wire \REG_BANK|Mux4~5_combout ;
wire \REG_BANK|Mux4~6_combout ;
wire \REG_BANK|Mux4~9_combout ;
wire \REG_BANK|banco[15][27]~feeder_combout ;
wire \REG_BANK|banco[15][27]~q ;
wire \REG_BANK|banco[14][27]~feeder_combout ;
wire \REG_BANK|banco[14][27]~q ;
wire \REG_BANK|banco[12][27]~q ;
wire \REG_BANK|banco[13][27]~q ;
wire \REG_BANK|Mux4~17_combout ;
wire \REG_BANK|Mux4~18_combout ;
wire \REG_BANK|banco[9][27]~q ;
wire \REG_BANK|banco[11][27]~q ;
wire \REG_BANK|banco[10][27]~q ;
wire \REG_BANK|Mux4~10_combout ;
wire \REG_BANK|Mux4~11_combout ;
wire \REG_BANK|banco[2][27]~feeder_combout ;
wire \REG_BANK|banco[2][27]~q ;
wire \REG_BANK|banco[3][27]~q ;
wire \REG_BANK|banco[1][27]~q ;
wire \REG_BANK|Mux4~14_combout ;
wire \REG_BANK|Mux4~15_combout ;
wire \REG_BANK|banco[7][27]~q ;
wire \REG_BANK|banco[6][27]~q ;
wire \REG_BANK|banco[5][27]~feeder_combout ;
wire \REG_BANK|banco[5][27]~q ;
wire \REG_BANK|banco[4][27]~q ;
wire \REG_BANK|Mux4~12_combout ;
wire \REG_BANK|Mux4~13_combout ;
wire \REG_BANK|Mux4~16_combout ;
wire \REG_BANK|Mux4~19_combout ;
wire \REG_BANK|Mux4~20_combout ;
wire \ALU|Equal3~0_combout ;
wire \ALU|Equal3~1_combout ;
wire \ALU|out[27]~135_combout ;
wire \ALU|ShiftLeft0~32_combout ;
wire \ALU|Selector1~0_combout ;
wire \REG_BANK|banco[21][28]~q ;
wire \REG_BANK|banco[17][28]~q ;
wire \REG_BANK|banco[25][28]~q ;
wire \REG_BANK|Mux3~0_combout ;
wire \REG_BANK|banco[29][28]~feeder_combout ;
wire \REG_BANK|banco[29][28]~q ;
wire \REG_BANK|Mux3~1_combout ;
wire \REG_BANK|banco[22][28]~q ;
wire \REG_BANK|banco[18][28]~q ;
wire \REG_BANK|Mux3~2_combout ;
wire \REG_BANK|banco[26][28]~q ;
wire \REG_BANK|banco[30][28]~q ;
wire \REG_BANK|Mux3~3_combout ;
wire \REG_BANK|banco[28][28]~q ;
wire \REG_BANK|banco[16][28]~q ;
wire \REG_BANK|banco[20][28]~q ;
wire \REG_BANK|Mux3~4_combout ;
wire \REG_BANK|banco[24][28]~feeder_combout ;
wire \REG_BANK|banco[24][28]~q ;
wire \REG_BANK|Mux3~5_combout ;
wire \REG_BANK|Mux3~6_combout ;
wire \REG_BANK|banco[19][28]~q ;
wire \REG_BANK|banco[27][28]~q ;
wire \REG_BANK|Mux3~7_combout ;
wire \REG_BANK|banco[23][28]~q ;
wire \REG_BANK|banco[31][28]~q ;
wire \REG_BANK|Mux3~8_combout ;
wire \REG_BANK|Mux3~9_combout ;
wire \REG_BANK|banco[15][28]~feeder_combout ;
wire \REG_BANK|banco[15][28]~q ;
wire \REG_BANK|banco[12][28]~q ;
wire \REG_BANK|banco[13][28]~q ;
wire \REG_BANK|Mux3~17_combout ;
wire \REG_BANK|Mux3~18_combout ;
wire \REG_BANK|banco[6][28]~q ;
wire \REG_BANK|banco[7][28]~feeder_combout ;
wire \REG_BANK|banco[7][28]~q ;
wire \REG_BANK|banco[4][28]~q ;
wire \REG_BANK|banco[5][28]~feeder_combout ;
wire \REG_BANK|banco[5][28]~q ;
wire \REG_BANK|Mux3~10_combout ;
wire \REG_BANK|Mux3~11_combout ;
wire \REG_BANK|banco[3][28]~q ;
wire \REG_BANK|banco[1][28]~q ;
wire \REG_BANK|Mux3~14_combout ;
wire \REG_BANK|banco[2][28]~q ;
wire \REG_BANK|Mux3~15_combout ;
wire \REG_BANK|banco[11][28]~feeder_combout ;
wire \REG_BANK|banco[11][28]~q ;
wire \REG_BANK|banco[9][28]~q ;
wire \REG_BANK|banco[10][28]~q ;
wire \REG_BANK|banco[8][28]~q ;
wire \REG_BANK|Mux3~12_combout ;
wire \REG_BANK|Mux3~13_combout ;
wire \REG_BANK|Mux3~16_combout ;
wire \REG_BANK|Mux3~19_combout ;
wire \REG_BANK|Mux3~20_combout ;
wire \ALU|out~96_combout ;
wire \ALU|out[28]~97_combout ;
wire \ALU|out[29]~85_combout ;
wire \DECODER|imm[11]~0_combout ;
wire \REG_BANK|banco[23][26]~q ;
wire \REG_BANK|banco[31][26]~q ;
wire \REG_BANK|banco[19][26]~q ;
wire \REG_BANK|banco[27][26]~q ;
wire \REG_BANK|Mux37~7_combout ;
wire \REG_BANK|Mux37~8_combout ;
wire \REG_BANK|banco[29][26]~q ;
wire \REG_BANK|banco[25][26]~q ;
wire \REG_BANK|banco[17][26]~feeder_combout ;
wire \REG_BANK|banco[17][26]~q ;
wire \REG_BANK|Mux37~0_combout ;
wire \REG_BANK|banco[21][26]~feeder_combout ;
wire \REG_BANK|banco[21][26]~q ;
wire \REG_BANK|Mux37~1_combout ;
wire \REG_BANK|banco[24][26]~q ;
wire \REG_BANK|banco[28][26]~q ;
wire \REG_BANK|banco[16][26]~q ;
wire \REG_BANK|banco[20][26]~q ;
wire \REG_BANK|Mux37~4_combout ;
wire \REG_BANK|Mux37~5_combout ;
wire \REG_BANK|banco[18][26]~q ;
wire \REG_BANK|banco[22][26]~q ;
wire \REG_BANK|Mux37~2_combout ;
wire \REG_BANK|banco[30][26]~q ;
wire \REG_BANK|banco[26][26]~q ;
wire \REG_BANK|Mux37~3_combout ;
wire \REG_BANK|Mux37~6_combout ;
wire \REG_BANK|Mux37~9_combout ;
wire \REG_BANK|banco[11][26]~feeder_combout ;
wire \REG_BANK|banco[11][26]~q ;
wire \REG_BANK|banco[9][26]~q ;
wire \REG_BANK|banco[10][26]~q ;
wire \REG_BANK|banco[8][26]~feeder_combout ;
wire \REG_BANK|banco[8][26]~q ;
wire \REG_BANK|Mux37~12_combout ;
wire \REG_BANK|Mux37~13_combout ;
wire \REG_BANK|banco[1][26]~q ;
wire \REG_BANK|banco[3][26]~q ;
wire \REG_BANK|Mux37~14_combout ;
wire \REG_BANK|banco[2][26]~feeder_combout ;
wire \REG_BANK|banco[2][26]~q ;
wire \REG_BANK|Mux37~15_combout ;
wire \REG_BANK|Mux37~16_combout ;
wire \REG_BANK|banco[15][26]~q ;
wire \REG_BANK|banco[14][26]~q ;
wire \REG_BANK|banco[12][26]~q ;
wire \REG_BANK|banco[13][26]~q ;
wire \REG_BANK|Mux37~17_combout ;
wire \REG_BANK|Mux37~18_combout ;
wire \REG_BANK|banco[4][26]~q ;
wire \REG_BANK|banco[5][26]~q ;
wire \REG_BANK|Mux37~10_combout ;
wire \REG_BANK|banco[7][26]~q ;
wire \REG_BANK|Mux37~11_combout ;
wire \REG_BANK|Mux37~19_combout ;
wire \REG_BANK|Mux37~20_combout ;
wire \LATCH_busB|out[26]~feeder_combout ;
wire \ALU|out[26]~149_combout ;
wire \ALU|Selector16~0_combout ;
wire \ALU|Selector31~0_combout ;
wire \REG_BANK|banco[29][0]~q ;
wire \REG_BANK|banco[25][0]~feeder_combout ;
wire \REG_BANK|banco[25][0]~q ;
wire \REG_BANK|Mux63~0_combout ;
wire \REG_BANK|banco[21][0]~feeder_combout ;
wire \REG_BANK|banco[21][0]~q ;
wire \REG_BANK|Mux63~1_combout ;
wire \REG_BANK|banco[19][0]~q ;
wire \REG_BANK|banco[27][0]~q ;
wire \REG_BANK|Mux63~7_combout ;
wire \REG_BANK|banco[31][0]~q ;
wire \REG_BANK|banco[23][0]~q ;
wire \REG_BANK|Mux63~8_combout ;
wire \REG_BANK|banco[26][0]~q ;
wire \REG_BANK|banco[30][0]~q ;
wire \REG_BANK|banco[18][0]~q ;
wire \REG_BANK|banco[22][0]~q ;
wire \REG_BANK|Mux63~2_combout ;
wire \REG_BANK|Mux63~3_combout ;
wire \REG_BANK|banco[24][0]~q ;
wire \REG_BANK|banco[28][0]~q ;
wire \REG_BANK|banco[16][0]~q ;
wire \REG_BANK|banco[20][0]~q ;
wire \REG_BANK|Mux63~4_combout ;
wire \REG_BANK|Mux63~5_combout ;
wire \REG_BANK|Mux63~6_combout ;
wire \REG_BANK|Mux63~9_combout ;
wire \REG_BANK|banco[7][0]~q ;
wire \REG_BANK|banco[6][0]~q ;
wire \REG_BANK|banco[4][0]~feeder_combout ;
wire \REG_BANK|banco[4][0]~q ;
wire \REG_BANK|banco[5][0]~feeder_combout ;
wire \REG_BANK|banco[5][0]~q ;
wire \REG_BANK|Mux63~10_combout ;
wire \REG_BANK|Mux63~11_combout ;
wire \REG_BANK|banco[15][0]~q ;
wire \REG_BANK|banco[14][0]~q ;
wire \REG_BANK|banco[12][0]~q ;
wire \REG_BANK|banco[13][0]~feeder_combout ;
wire \REG_BANK|banco[13][0]~q ;
wire \REG_BANK|Mux63~17_combout ;
wire \REG_BANK|Mux63~18_combout ;
wire \REG_BANK|banco[9][0]~q ;
wire \REG_BANK|banco[11][0]~q ;
wire \REG_BANK|banco[8][0]~feeder_combout ;
wire \REG_BANK|banco[8][0]~q ;
wire \REG_BANK|banco[10][0]~q ;
wire \REG_BANK|Mux63~12_combout ;
wire \REG_BANK|Mux63~13_combout ;
wire \REG_BANK|banco[2][0]~q ;
wire \REG_BANK|banco[3][0]~q ;
wire \REG_BANK|banco[1][0]~q ;
wire \REG_BANK|Mux63~14_combout ;
wire \REG_BANK|Mux63~15_combout ;
wire \REG_BANK|Mux63~16_combout ;
wire \REG_BANK|Mux63~19_combout ;
wire \REG_BANK|Mux63~20_combout ;
wire \LATCH_busB|out[0]~feeder_combout ;
wire \ALU|Selector31~1_combout ;
wire \ALU|WideNor1~combout ;
wire \ALU|Add1~0_combout ;
wire \ALU|Selector31~3_combout ;
wire \ALU|Selector32~0_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Selector31~2_combout ;
wire \ALU|out[14]~345_combout ;
wire \REG_BANK|banco[27][14]~q ;
wire \REG_BANK|banco[19][14]~q ;
wire \REG_BANK|Mux17~7_combout ;
wire \REG_BANK|banco[23][14]~q ;
wire \REG_BANK|banco[31][14]~q ;
wire \REG_BANK|Mux17~8_combout ;
wire \REG_BANK|banco[21][14]~feeder_combout ;
wire \REG_BANK|banco[21][14]~q ;
wire \REG_BANK|banco[29][14]~q ;
wire \REG_BANK|banco[17][14]~feeder_combout ;
wire \REG_BANK|banco[17][14]~q ;
wire \REG_BANK|banco[25][14]~feeder_combout ;
wire \REG_BANK|banco[25][14]~q ;
wire \REG_BANK|Mux17~0_combout ;
wire \REG_BANK|Mux17~1_combout ;
wire \REG_BANK|banco[22][14]~q ;
wire \REG_BANK|banco[18][14]~q ;
wire \REG_BANK|Mux17~2_combout ;
wire \REG_BANK|banco[26][14]~q ;
wire \REG_BANK|banco[30][14]~q ;
wire \REG_BANK|Mux17~3_combout ;
wire \REG_BANK|banco[28][14]~q ;
wire \REG_BANK|banco[24][14]~q ;
wire \REG_BANK|banco[20][14]~q ;
wire \REG_BANK|banco[16][14]~q ;
wire \REG_BANK|Mux17~4_combout ;
wire \REG_BANK|Mux17~5_combout ;
wire \REG_BANK|Mux17~6_combout ;
wire \REG_BANK|Mux17~9_combout ;
wire \REG_BANK|banco[6][14]~q ;
wire \REG_BANK|banco[5][14]~q ;
wire \REG_BANK|banco[4][14]~q ;
wire \REG_BANK|Mux17~10_combout ;
wire \REG_BANK|Mux17~11_combout ;
wire \REG_BANK|banco[14][14]~feeder_combout ;
wire \REG_BANK|banco[14][14]~q ;
wire \REG_BANK|banco[13][14]~feeder_combout ;
wire \REG_BANK|banco[13][14]~q ;
wire \REG_BANK|banco[12][14]~feeder_combout ;
wire \REG_BANK|banco[12][14]~q ;
wire \REG_BANK|Mux17~17_combout ;
wire \REG_BANK|banco[15][14]~feeder_combout ;
wire \REG_BANK|banco[15][14]~q ;
wire \REG_BANK|Mux17~18_combout ;
wire \REG_BANK|banco[1][14]~q ;
wire \REG_BANK|banco[3][14]~q ;
wire \REG_BANK|Mux17~14_combout ;
wire \REG_BANK|banco[2][14]~q ;
wire \REG_BANK|Mux17~15_combout ;
wire \REG_BANK|banco[8][14]~q ;
wire \REG_BANK|banco[10][14]~feeder_combout ;
wire \REG_BANK|banco[10][14]~q ;
wire \REG_BANK|Mux17~12_combout ;
wire \REG_BANK|banco[9][14]~q ;
wire \REG_BANK|banco[11][14]~feeder_combout ;
wire \REG_BANK|banco[11][14]~q ;
wire \REG_BANK|Mux17~13_combout ;
wire \REG_BANK|Mux17~16_combout ;
wire \REG_BANK|Mux17~19_combout ;
wire \REG_BANK|Mux17~20_combout ;
wire \ALU|Selector33~1_combout ;
wire \DECODER|imm[0]~11_combout ;
wire \LATCH_aluIn|imm_[0]~feeder_combout ;
wire \DECODER|imm[1]~10_combout ;
wire \DECODER|imm[2]~9_combout ;
wire \LATCH_aluIn|imm_[2]~feeder_combout ;
wire \ALU|out[14]~45_combout ;
wire \ALU|ShiftRight2~0_combout ;
wire \ALU|out[29]~54_combout ;
wire \REG_BANK|banco[8][29]~q ;
wire \REG_BANK|banco[10][29]~q ;
wire \REG_BANK|Mux2~10_combout ;
wire \REG_BANK|banco[9][29]~q ;
wire \REG_BANK|Mux2~11_combout ;
wire \REG_BANK|banco[15][29]~feeder_combout ;
wire \REG_BANK|banco[15][29]~q ;
wire \REG_BANK|banco[12][29]~q ;
wire \REG_BANK|banco[13][29]~q ;
wire \REG_BANK|Mux2~17_combout ;
wire \REG_BANK|banco[14][29]~feeder_combout ;
wire \REG_BANK|banco[14][29]~q ;
wire \REG_BANK|Mux2~18_combout ;
wire \REG_BANK|banco[1][29]~q ;
wire \REG_BANK|banco[3][29]~q ;
wire \REG_BANK|Mux2~14_combout ;
wire \REG_BANK|banco[2][29]~feeder_combout ;
wire \REG_BANK|banco[2][29]~q ;
wire \REG_BANK|Mux2~15_combout ;
wire \REG_BANK|banco[7][29]~q ;
wire \REG_BANK|banco[6][29]~q ;
wire \REG_BANK|banco[5][29]~feeder_combout ;
wire \REG_BANK|banco[5][29]~q ;
wire \REG_BANK|banco[4][29]~q ;
wire \REG_BANK|Mux2~12_combout ;
wire \REG_BANK|Mux2~13_combout ;
wire \REG_BANK|Mux2~16_combout ;
wire \REG_BANK|Mux2~19_combout ;
wire \REG_BANK|banco[19][29]~feeder_combout ;
wire \REG_BANK|banco[19][29]~q ;
wire \REG_BANK|banco[23][29]~q ;
wire \REG_BANK|Mux2~7_combout ;
wire \REG_BANK|banco[31][29]~q ;
wire \REG_BANK|banco[27][29]~feeder_combout ;
wire \REG_BANK|banco[27][29]~q ;
wire \REG_BANK|Mux2~8_combout ;
wire \REG_BANK|banco[18][29]~q ;
wire \REG_BANK|banco[26][29]~q ;
wire \REG_BANK|Mux2~2_combout ;
wire \REG_BANK|banco[30][29]~q ;
wire \REG_BANK|banco[22][29]~q ;
wire \REG_BANK|Mux2~3_combout ;
wire \REG_BANK|banco[28][29]~q ;
wire \REG_BANK|banco[20][29]~q ;
wire \REG_BANK|banco[24][29]~q ;
wire \REG_BANK|banco[16][29]~q ;
wire \REG_BANK|Mux2~4_combout ;
wire \REG_BANK|Mux2~5_combout ;
wire \REG_BANK|Mux2~6_combout ;
wire \REG_BANK|banco[29][29]~feeder_combout ;
wire \REG_BANK|banco[29][29]~q ;
wire \REG_BANK|banco[25][29]~q ;
wire \REG_BANK|banco[17][29]~feeder_combout ;
wire \REG_BANK|banco[17][29]~q ;
wire \REG_BANK|banco[21][29]~feeder_combout ;
wire \REG_BANK|banco[21][29]~q ;
wire \REG_BANK|Mux2~0_combout ;
wire \REG_BANK|Mux2~1_combout ;
wire \REG_BANK|Mux2~9_combout ;
wire \REG_BANK|Mux2~20_combout ;
wire \ALU|Add1~57 ;
wire \ALU|Add1~58_combout ;
wire \REG_BANK|banco[9][25]~q ;
wire \REG_BANK|banco[11][25]~q ;
wire \REG_BANK|banco[10][25]~feeder_combout ;
wire \REG_BANK|banco[10][25]~q ;
wire \REG_BANK|banco[8][25]~feeder_combout ;
wire \REG_BANK|banco[8][25]~q ;
wire \REG_BANK|Mux6~10_combout ;
wire \REG_BANK|Mux6~11_combout ;
wire \REG_BANK|banco[7][25]~q ;
wire \REG_BANK|banco[6][25]~q ;
wire \REG_BANK|banco[5][25]~feeder_combout ;
wire \REG_BANK|banco[5][25]~q ;
wire \REG_BANK|banco[4][25]~q ;
wire \REG_BANK|Mux6~12_combout ;
wire \REG_BANK|Mux6~13_combout ;
wire \REG_BANK|banco[2][25]~q ;
wire \REG_BANK|banco[3][25]~q ;
wire \REG_BANK|banco[1][25]~q ;
wire \REG_BANK|Mux6~14_combout ;
wire \REG_BANK|Mux6~15_combout ;
wire \REG_BANK|Mux6~16_combout ;
wire \REG_BANK|banco[12][25]~q ;
wire \REG_BANK|banco[13][25]~q ;
wire \REG_BANK|Mux6~17_combout ;
wire \REG_BANK|banco[15][25]~q ;
wire \REG_BANK|banco[14][25]~q ;
wire \REG_BANK|Mux6~18_combout ;
wire \REG_BANK|Mux6~19_combout ;
wire \REG_BANK|banco[31][25]~q ;
wire \REG_BANK|banco[23][25]~q ;
wire \REG_BANK|banco[19][25]~q ;
wire \REG_BANK|Mux6~7_combout ;
wire \REG_BANK|Mux6~8_combout ;
wire \REG_BANK|banco[29][25]~feeder_combout ;
wire \REG_BANK|banco[29][25]~q ;
wire \REG_BANK|banco[21][25]~feeder_combout ;
wire \REG_BANK|banco[21][25]~q ;
wire \REG_BANK|banco[17][25]~q ;
wire \REG_BANK|Mux6~0_combout ;
wire \REG_BANK|banco[25][25]~feeder_combout ;
wire \REG_BANK|banco[25][25]~q ;
wire \REG_BANK|Mux6~1_combout ;
wire \REG_BANK|banco[28][25]~q ;
wire \REG_BANK|banco[20][25]~q ;
wire \REG_BANK|banco[24][25]~q ;
wire \REG_BANK|banco[16][25]~q ;
wire \REG_BANK|Mux6~4_combout ;
wire \REG_BANK|Mux6~5_combout ;
wire \REG_BANK|banco[30][25]~q ;
wire \REG_BANK|banco[22][25]~q ;
wire \REG_BANK|banco[26][25]~q ;
wire \REG_BANK|banco[18][25]~q ;
wire \REG_BANK|Mux6~2_combout ;
wire \REG_BANK|Mux6~3_combout ;
wire \REG_BANK|Mux6~6_combout ;
wire \REG_BANK|Mux6~9_combout ;
wire \REG_BANK|Mux6~20_combout ;
wire \ALU|out[27]~128_combout ;
wire \ALU|out[25]~129_combout ;
wire \ALU|ShiftRight1~0_combout ;
wire \ALU|ShiftRight0~1_combout ;
wire \ALU|ShiftRight0~2_combout ;
wire \ALU|ShiftRight0~10_combout ;
wire \ALU|ShiftRight0~6_combout ;
wire \ALU|ShiftRight0~11_combout ;
wire \ALU|ShiftRight0~12_combout ;
wire \ALU|out[24]~179_combout ;
wire \REG_BANK|banco[27][24]~q ;
wire \REG_BANK|banco[19][24]~q ;
wire \REG_BANK|Mux7~7_combout ;
wire \REG_BANK|banco[23][24]~q ;
wire \REG_BANK|banco[31][24]~q ;
wire \REG_BANK|Mux7~8_combout ;
wire \REG_BANK|banco[17][24]~feeder_combout ;
wire \REG_BANK|banco[17][24]~q ;
wire \REG_BANK|banco[25][24]~feeder_combout ;
wire \REG_BANK|banco[25][24]~q ;
wire \REG_BANK|Mux7~0_combout ;
wire \REG_BANK|banco[29][24]~feeder_combout ;
wire \REG_BANK|banco[29][24]~q ;
wire \REG_BANK|banco[21][24]~feeder_combout ;
wire \REG_BANK|banco[21][24]~q ;
wire \REG_BANK|Mux7~1_combout ;
wire \REG_BANK|banco[28][24]~q ;
wire \REG_BANK|banco[24][24]~q ;
wire \REG_BANK|banco[16][24]~q ;
wire \REG_BANK|banco[20][24]~q ;
wire \REG_BANK|Mux7~4_combout ;
wire \REG_BANK|Mux7~5_combout ;
wire \REG_BANK|banco[30][24]~q ;
wire \REG_BANK|banco[26][24]~q ;
wire \REG_BANK|banco[22][24]~q ;
wire \REG_BANK|banco[18][24]~feeder_combout ;
wire \REG_BANK|banco[18][24]~q ;
wire \REG_BANK|Mux7~2_combout ;
wire \REG_BANK|Mux7~3_combout ;
wire \REG_BANK|Mux7~6_combout ;
wire \REG_BANK|Mux7~9_combout ;
wire \REG_BANK|banco[6][24]~q ;
wire \REG_BANK|banco[7][24]~q ;
wire \REG_BANK|banco[5][24]~feeder_combout ;
wire \REG_BANK|banco[5][24]~q ;
wire \REG_BANK|Mux7~10_combout ;
wire \REG_BANK|Mux7~11_combout ;
wire \REG_BANK|banco[1][24]~q ;
wire \REG_BANK|banco[3][24]~q ;
wire \REG_BANK|Mux7~14_combout ;
wire \REG_BANK|banco[2][24]~feeder_combout ;
wire \REG_BANK|banco[2][24]~q ;
wire \REG_BANK|Mux7~15_combout ;
wire \REG_BANK|banco[11][24]~q ;
wire \REG_BANK|banco[9][24]~q ;
wire \REG_BANK|banco[8][24]~feeder_combout ;
wire \REG_BANK|banco[8][24]~q ;
wire \REG_BANK|banco[10][24]~feeder_combout ;
wire \REG_BANK|banco[10][24]~q ;
wire \REG_BANK|Mux7~12_combout ;
wire \REG_BANK|Mux7~13_combout ;
wire \REG_BANK|Mux7~16_combout ;
wire \REG_BANK|banco[13][24]~feeder_combout ;
wire \REG_BANK|banco[13][24]~q ;
wire \REG_BANK|banco[12][24]~feeder_combout ;
wire \REG_BANK|banco[12][24]~q ;
wire \REG_BANK|Mux7~17_combout ;
wire \REG_BANK|banco[14][24]~feeder_combout ;
wire \REG_BANK|banco[14][24]~q ;
wire \REG_BANK|banco[15][24]~feeder_combout ;
wire \REG_BANK|banco[15][24]~q ;
wire \REG_BANK|Mux7~18_combout ;
wire \REG_BANK|Mux7~19_combout ;
wire \REG_BANK|Mux7~20_combout ;
wire \ALU|out[24]~183_combout ;
wire \ALU|out[24]~184_combout ;
wire \ALU|out[22]~47_combout ;
wire \REG_BANK|banco[27][4]~q ;
wire \REG_BANK|banco[19][4]~q ;
wire \REG_BANK|Mux59~7_combout ;
wire \REG_BANK|banco[31][4]~q ;
wire \REG_BANK|banco[23][4]~q ;
wire \REG_BANK|Mux59~8_combout ;
wire \REG_BANK|banco[29][4]~q ;
wire \REG_BANK|banco[21][4]~q ;
wire \REG_BANK|banco[25][4]~q ;
wire \REG_BANK|banco[17][4]~q ;
wire \REG_BANK|Mux59~0_combout ;
wire \REG_BANK|Mux59~1_combout ;
wire \REG_BANK|banco[24][4]~q ;
wire \REG_BANK|banco[28][4]~q ;
wire \REG_BANK|banco[16][4]~q ;
wire \REG_BANK|banco[20][4]~q ;
wire \REG_BANK|Mux59~4_combout ;
wire \REG_BANK|Mux59~5_combout ;
wire \REG_BANK|banco[18][4]~q ;
wire \REG_BANK|banco[22][4]~q ;
wire \REG_BANK|Mux59~2_combout ;
wire \REG_BANK|banco[30][4]~q ;
wire \REG_BANK|banco[26][4]~q ;
wire \REG_BANK|Mux59~3_combout ;
wire \REG_BANK|Mux59~6_combout ;
wire \REG_BANK|Mux59~9_combout ;
wire \REG_BANK|banco[15][4]~feeder_combout ;
wire \REG_BANK|banco[15][4]~q ;
wire \REG_BANK|banco[14][4]~feeder_combout ;
wire \REG_BANK|banco[14][4]~q ;
wire \REG_BANK|banco[12][4]~q ;
wire \REG_BANK|banco[13][4]~q ;
wire \REG_BANK|Mux59~17_combout ;
wire \REG_BANK|Mux59~18_combout ;
wire \REG_BANK|banco[6][4]~feeder_combout ;
wire \REG_BANK|banco[6][4]~q ;
wire \REG_BANK|banco[4][4]~q ;
wire \REG_BANK|banco[5][4]~q ;
wire \REG_BANK|Mux59~10_combout ;
wire \REG_BANK|Mux59~11_combout ;
wire \REG_BANK|banco[11][4]~q ;
wire \REG_BANK|banco[9][4]~feeder_combout ;
wire \REG_BANK|banco[9][4]~q ;
wire \REG_BANK|banco[8][4]~q ;
wire \REG_BANK|banco[10][4]~q ;
wire \REG_BANK|Mux59~12_combout ;
wire \REG_BANK|Mux59~13_combout ;
wire \REG_BANK|banco[2][4]~q ;
wire \REG_BANK|banco[1][4]~q ;
wire \REG_BANK|banco[3][4]~feeder_combout ;
wire \REG_BANK|banco[3][4]~q ;
wire \REG_BANK|Mux59~14_combout ;
wire \REG_BANK|Mux59~15_combout ;
wire \REG_BANK|Mux59~16_combout ;
wire \REG_BANK|Mux59~19_combout ;
wire \REG_BANK|Mux59~20_combout ;
wire \ALU|Equal1~1_combout ;
wire \ALU|out[14]~439_combout ;
wire \ALU|out[29]~69_combout ;
wire \ALU|out[29]~70_combout ;
wire \ALU|out[29]~84_combout ;
wire \ALU|ShiftRight1~1_combout ;
wire \ALU|ShiftRight1~21_combout ;
wire \ALU|ShiftRight0~15_combout ;
wire \ALU|Equal4~1_combout ;
wire \ALU|Equal4~2_combout ;
wire \ALU|out[22]~44_combout ;
wire \ALU|out[22]~233_combout ;
wire \ALU|out[22]~234_combout ;
wire \ALU|ShiftRight3~6_combout ;
wire \ALU|ShiftRight3~7_combout ;
wire \ALU|ShiftRight3~8_combout ;
wire \ALU|ShiftRight3~15_combout ;
wire \ALU|ShiftRight3~12_combout ;
wire \ALU|ShiftRight3~16_combout ;
wire \ALU|ShiftRight2~7_combout ;
wire \ALU|ShiftLeft1~44_combout ;
wire \ALU|ShiftRight3~0_combout ;
wire \ALU|ShiftRight2~12_combout ;
wire \ALU|ShiftRight2~13_combout ;
wire \ALU|out[22]~196_combout ;
wire \ALU|ShiftRight2~3_combout ;
wire \ALU|ShiftRight3~17_combout ;
wire \ALU|ShiftRight3~18_combout ;
wire \ALU|ShiftRight3~19_combout ;
wire \REG_BANK|banco[23][2]~q ;
wire \REG_BANK|banco[31][2]~q ;
wire \REG_BANK|banco[27][2]~q ;
wire \REG_BANK|banco[19][2]~q ;
wire \REG_BANK|Mux61~7_combout ;
wire \REG_BANK|Mux61~8_combout ;
wire \REG_BANK|banco[25][2]~q ;
wire \REG_BANK|banco[17][2]~q ;
wire \REG_BANK|Mux61~0_combout ;
wire \REG_BANK|banco[29][2]~q ;
wire \REG_BANK|banco[21][2]~q ;
wire \REG_BANK|Mux61~1_combout ;
wire \REG_BANK|banco[26][2]~q ;
wire \REG_BANK|banco[18][2]~q ;
wire \REG_BANK|banco[22][2]~q ;
wire \REG_BANK|Mux61~2_combout ;
wire \REG_BANK|Mux61~3_combout ;
wire \REG_BANK|banco[20][2]~q ;
wire \REG_BANK|banco[16][2]~q ;
wire \REG_BANK|Mux61~4_combout ;
wire \REG_BANK|banco[28][2]~q ;
wire \REG_BANK|banco[24][2]~q ;
wire \REG_BANK|Mux61~5_combout ;
wire \REG_BANK|Mux61~6_combout ;
wire \REG_BANK|Mux61~9_combout ;
wire \REG_BANK|banco[7][2]~feeder_combout ;
wire \REG_BANK|banco[7][2]~q ;
wire \REG_BANK|banco[6][2]~q ;
wire \REG_BANK|banco[4][2]~q ;
wire \REG_BANK|banco[5][2]~feeder_combout ;
wire \REG_BANK|banco[5][2]~q ;
wire \REG_BANK|Mux61~10_combout ;
wire \REG_BANK|Mux61~11_combout ;
wire \REG_BANK|banco[12][2]~q ;
wire \REG_BANK|banco[13][2]~q ;
wire \REG_BANK|Mux61~17_combout ;
wire \REG_BANK|banco[15][2]~q ;
wire \REG_BANK|banco[14][2]~q ;
wire \REG_BANK|Mux61~18_combout ;
wire \REG_BANK|banco[11][2]~q ;
wire \REG_BANK|banco[9][2]~q ;
wire \REG_BANK|banco[10][2]~q ;
wire \REG_BANK|banco[8][2]~q ;
wire \REG_BANK|Mux61~12_combout ;
wire \REG_BANK|Mux61~13_combout ;
wire \REG_BANK|banco[2][2]~q ;
wire \REG_BANK|banco[3][2]~q ;
wire \REG_BANK|banco[1][2]~q ;
wire \REG_BANK|Mux61~14_combout ;
wire \REG_BANK|Mux61~15_combout ;
wire \REG_BANK|Mux61~16_combout ;
wire \REG_BANK|Mux61~19_combout ;
wire \REG_BANK|Mux61~20_combout ;
wire \ALU|ShiftLeft1~25_combout ;
wire \ALU|ShiftLeft1~26_combout ;
wire \ALU|ShiftLeft1~10_combout ;
wire \ALU|out[29]~73_combout ;
wire \ALU|out[17]~329_combout ;
wire \ALU|out[16]~337_combout ;
wire \ALU|out[16]~338_combout ;
wire \ALU|out[16]~355_combout ;
wire \ALU|ShiftLeft0~61_combout ;
wire \ALU|ShiftLeft0~52_combout ;
wire \ALU|ShiftLeft0~62_combout ;
wire \ALU|ShiftLeft0~53_combout ;
wire \ALU|ShiftLeft0~54_combout ;
wire \ALU|ShiftRight0~9_combout ;
wire \ALU|ShiftLeft0~8_combout ;
wire \ALU|out[14]~384_combout ;
wire \ALU|ShiftRight2~9_combout ;
wire \ALU|ShiftRight3~13_combout ;
wire \ALU|ShiftRight3~14_combout ;
wire \ALU|out[7]~649_combout ;
wire \ALU|out[14]~390_combout ;
wire \REG_BANK|banco[18][20]~q ;
wire \REG_BANK|banco[22][20]~q ;
wire \REG_BANK|Mux11~2_combout ;
wire \REG_BANK|banco[26][20]~q ;
wire \REG_BANK|banco[30][20]~q ;
wire \REG_BANK|Mux11~3_combout ;
wire \REG_BANK|banco[20][20]~q ;
wire \REG_BANK|banco[16][20]~q ;
wire \REG_BANK|Mux11~4_combout ;
wire \REG_BANK|banco[24][20]~q ;
wire \REG_BANK|banco[28][20]~q ;
wire \REG_BANK|Mux11~5_combout ;
wire \REG_BANK|Mux11~6_combout ;
wire \REG_BANK|banco[31][20]~q ;
wire \REG_BANK|banco[23][20]~q ;
wire \REG_BANK|banco[19][20]~q ;
wire \REG_BANK|banco[27][20]~q ;
wire \REG_BANK|Mux11~7_combout ;
wire \REG_BANK|Mux11~8_combout ;
wire \REG_BANK|banco[21][20]~q ;
wire \REG_BANK|banco[29][20]~q ;
wire \REG_BANK|banco[25][20]~feeder_combout ;
wire \REG_BANK|banco[25][20]~q ;
wire \REG_BANK|banco[17][20]~feeder_combout ;
wire \REG_BANK|banco[17][20]~q ;
wire \REG_BANK|Mux11~0_combout ;
wire \REG_BANK|Mux11~1_combout ;
wire \REG_BANK|Mux11~9_combout ;
wire \REG_BANK|banco[9][20]~feeder_combout ;
wire \REG_BANK|banco[9][20]~q ;
wire \REG_BANK|banco[11][20]~q ;
wire \REG_BANK|banco[10][20]~q ;
wire \REG_BANK|banco[8][20]~q ;
wire \REG_BANK|Mux11~12_combout ;
wire \REG_BANK|Mux11~13_combout ;
wire \REG_BANK|banco[3][20]~q ;
wire \REG_BANK|banco[1][20]~q ;
wire \REG_BANK|Mux11~14_combout ;
wire \REG_BANK|banco[2][20]~q ;
wire \REG_BANK|Mux11~15_combout ;
wire \REG_BANK|Mux11~16_combout ;
wire \REG_BANK|banco[4][20]~feeder_combout ;
wire \REG_BANK|banco[4][20]~q ;
wire \REG_BANK|Mux11~10_combout ;
wire \REG_BANK|banco[7][20]~q ;
wire \REG_BANK|banco[6][20]~q ;
wire \REG_BANK|Mux11~11_combout ;
wire \REG_BANK|banco[14][20]~q ;
wire \REG_BANK|banco[15][20]~q ;
wire \REG_BANK|banco[12][20]~q ;
wire \REG_BANK|banco[13][20]~q ;
wire \REG_BANK|Mux11~17_combout ;
wire \REG_BANK|Mux11~18_combout ;
wire \REG_BANK|Mux11~19_combout ;
wire \REG_BANK|Mux11~20_combout ;
wire \LATCH_busA|out[20]~feeder_combout ;
wire \REG_BANK|banco[14][19]~q ;
wire \REG_BANK|banco[12][19]~feeder_combout ;
wire \REG_BANK|banco[12][19]~q ;
wire \REG_BANK|banco[13][19]~feeder_combout ;
wire \REG_BANK|banco[13][19]~q ;
wire \REG_BANK|Mux12~17_combout ;
wire \REG_BANK|Mux12~18_combout ;
wire \REG_BANK|banco[9][19]~q ;
wire \REG_BANK|banco[11][19]~q ;
wire \REG_BANK|banco[10][19]~q ;
wire \REG_BANK|banco[8][19]~q ;
wire \REG_BANK|Mux12~10_combout ;
wire \REG_BANK|Mux12~11_combout ;
wire \REG_BANK|banco[1][19]~q ;
wire \REG_BANK|banco[3][19]~q ;
wire \REG_BANK|Mux12~14_combout ;
wire \REG_BANK|banco[2][19]~q ;
wire \REG_BANK|Mux12~15_combout ;
wire \REG_BANK|banco[7][19]~q ;
wire \REG_BANK|banco[6][19]~q ;
wire \REG_BANK|banco[4][19]~feeder_combout ;
wire \REG_BANK|banco[4][19]~q ;
wire \REG_BANK|banco[5][19]~feeder_combout ;
wire \REG_BANK|banco[5][19]~q ;
wire \REG_BANK|Mux12~12_combout ;
wire \REG_BANK|Mux12~13_combout ;
wire \REG_BANK|Mux12~16_combout ;
wire \REG_BANK|Mux12~19_combout ;
wire \REG_BANK|banco[30][19]~q ;
wire \REG_BANK|banco[22][19]~q ;
wire \REG_BANK|banco[26][19]~q ;
wire \REG_BANK|banco[18][19]~q ;
wire \REG_BANK|Mux12~2_combout ;
wire \REG_BANK|Mux12~3_combout ;
wire \REG_BANK|banco[24][19]~q ;
wire \REG_BANK|banco[16][19]~q ;
wire \REG_BANK|Mux12~4_combout ;
wire \REG_BANK|banco[20][19]~q ;
wire \REG_BANK|banco[28][19]~q ;
wire \REG_BANK|Mux12~5_combout ;
wire \REG_BANK|Mux12~6_combout ;
wire \REG_BANK|banco[25][19]~q ;
wire \REG_BANK|banco[29][19]~q ;
wire \REG_BANK|banco[21][19]~feeder_combout ;
wire \REG_BANK|banco[21][19]~q ;
wire \REG_BANK|banco[17][19]~feeder_combout ;
wire \REG_BANK|banco[17][19]~q ;
wire \REG_BANK|Mux12~0_combout ;
wire \REG_BANK|Mux12~1_combout ;
wire \REG_BANK|banco[23][19]~q ;
wire \REG_BANK|banco[19][19]~feeder_combout ;
wire \REG_BANK|banco[19][19]~q ;
wire \REG_BANK|Mux12~7_combout ;
wire \REG_BANK|banco[27][19]~q ;
wire \REG_BANK|banco[31][19]~q ;
wire \REG_BANK|Mux12~8_combout ;
wire \REG_BANK|Mux12~9_combout ;
wire \REG_BANK|Mux12~20_combout ;
wire \ALU|out[19]~275_combout ;
wire \ALU|out[23]~244_combout ;
wire \REG_BANK|banco[14][11]~q ;
wire \REG_BANK|banco[12][11]~q ;
wire \REG_BANK|banco[13][11]~feeder_combout ;
wire \REG_BANK|banco[13][11]~q ;
wire \REG_BANK|Mux20~17_combout ;
wire \REG_BANK|Mux20~18_combout ;
wire \REG_BANK|banco[10][11]~q ;
wire \REG_BANK|banco[8][11]~q ;
wire \REG_BANK|Mux20~10_combout ;
wire \REG_BANK|banco[11][11]~q ;
wire \REG_BANK|banco[9][11]~feeder_combout ;
wire \REG_BANK|banco[9][11]~q ;
wire \REG_BANK|Mux20~11_combout ;
wire \REG_BANK|banco[6][11]~feeder_combout ;
wire \REG_BANK|banco[6][11]~q ;
wire \REG_BANK|banco[7][11]~q ;
wire \REG_BANK|banco[5][11]~q ;
wire \REG_BANK|banco[4][11]~q ;
wire \REG_BANK|Mux20~12_combout ;
wire \REG_BANK|Mux20~13_combout ;
wire \REG_BANK|banco[2][11]~q ;
wire \REG_BANK|banco[3][11]~feeder_combout ;
wire \REG_BANK|banco[3][11]~q ;
wire \REG_BANK|banco[1][11]~q ;
wire \REG_BANK|Mux20~14_combout ;
wire \REG_BANK|Mux20~15_combout ;
wire \REG_BANK|Mux20~16_combout ;
wire \REG_BANK|Mux20~19_combout ;
wire \REG_BANK|banco[19][11]~q ;
wire \REG_BANK|banco[23][11]~q ;
wire \REG_BANK|Mux20~7_combout ;
wire \REG_BANK|banco[27][11]~q ;
wire \REG_BANK|banco[31][11]~q ;
wire \REG_BANK|Mux20~8_combout ;
wire \REG_BANK|banco[25][11]~q ;
wire \REG_BANK|banco[29][11]~q ;
wire \REG_BANK|banco[21][11]~feeder_combout ;
wire \REG_BANK|banco[21][11]~q ;
wire \REG_BANK|banco[17][11]~q ;
wire \REG_BANK|Mux20~0_combout ;
wire \REG_BANK|Mux20~1_combout ;
wire \REG_BANK|banco[26][11]~q ;
wire \REG_BANK|banco[18][11]~q ;
wire \REG_BANK|Mux20~2_combout ;
wire \REG_BANK|banco[30][11]~q ;
wire \REG_BANK|banco[22][11]~q ;
wire \REG_BANK|Mux20~3_combout ;
wire \REG_BANK|banco[24][11]~q ;
wire \REG_BANK|banco[16][11]~q ;
wire \REG_BANK|Mux20~4_combout ;
wire \REG_BANK|banco[20][11]~q ;
wire \REG_BANK|banco[28][11]~q ;
wire \REG_BANK|Mux20~5_combout ;
wire \REG_BANK|Mux20~6_combout ;
wire \REG_BANK|Mux20~9_combout ;
wire \REG_BANK|Mux20~20_combout ;
wire \LATCH_busA|out[11]~feeder_combout ;
wire \ALU|out[11]~447_combout ;
wire \ALU|out[11]~446_combout ;
wire \ALU|out[14]~376_combout ;
wire \ALU|out[11]~448_combout ;
wire \ALU|out[10]~467_combout ;
wire \REG_BANK|banco[15][10]~feeder_combout ;
wire \REG_BANK|banco[15][10]~q ;
wire \REG_BANK|banco[14][10]~q ;
wire \REG_BANK|banco[12][10]~q ;
wire \REG_BANK|banco[13][10]~q ;
wire \REG_BANK|Mux53~17_combout ;
wire \REG_BANK|Mux53~18_combout ;
wire \REG_BANK|banco[4][10]~feeder_combout ;
wire \REG_BANK|banco[4][10]~q ;
wire \REG_BANK|banco[5][10]~feeder_combout ;
wire \REG_BANK|banco[5][10]~q ;
wire \REG_BANK|Mux53~10_combout ;
wire \REG_BANK|banco[6][10]~q ;
wire \REG_BANK|Mux53~11_combout ;
wire \REG_BANK|banco[3][10]~q ;
wire \REG_BANK|banco[1][10]~q ;
wire \REG_BANK|Mux53~14_combout ;
wire \REG_BANK|banco[2][10]~q ;
wire \REG_BANK|Mux53~15_combout ;
wire \REG_BANK|banco[9][10]~feeder_combout ;
wire \REG_BANK|banco[9][10]~q ;
wire \REG_BANK|banco[11][10]~q ;
wire \REG_BANK|banco[10][10]~q ;
wire \REG_BANK|banco[8][10]~q ;
wire \REG_BANK|Mux53~12_combout ;
wire \REG_BANK|Mux53~13_combout ;
wire \REG_BANK|Mux53~16_combout ;
wire \REG_BANK|Mux53~19_combout ;
wire \REG_BANK|banco[17][10]~feeder_combout ;
wire \REG_BANK|banco[17][10]~q ;
wire \REG_BANK|banco[25][10]~feeder_combout ;
wire \REG_BANK|banco[25][10]~q ;
wire \REG_BANK|Mux53~0_combout ;
wire \REG_BANK|banco[21][10]~q ;
wire \REG_BANK|banco[29][10]~q ;
wire \REG_BANK|Mux53~1_combout ;
wire \REG_BANK|banco[24][10]~q ;
wire \REG_BANK|banco[16][10]~q ;
wire \REG_BANK|banco[20][10]~q ;
wire \REG_BANK|Mux53~4_combout ;
wire \REG_BANK|banco[28][10]~q ;
wire \REG_BANK|Mux53~5_combout ;
wire \REG_BANK|banco[18][10]~q ;
wire \REG_BANK|banco[22][10]~q ;
wire \REG_BANK|Mux53~2_combout ;
wire \REG_BANK|banco[30][10]~q ;
wire \REG_BANK|banco[26][10]~q ;
wire \REG_BANK|Mux53~3_combout ;
wire \REG_BANK|Mux53~6_combout ;
wire \REG_BANK|banco[23][10]~q ;
wire \REG_BANK|banco[31][10]~q ;
wire \REG_BANK|banco[27][10]~q ;
wire \REG_BANK|banco[19][10]~q ;
wire \REG_BANK|Mux53~7_combout ;
wire \REG_BANK|Mux53~8_combout ;
wire \REG_BANK|Mux53~9_combout ;
wire \REG_BANK|Mux53~20_combout ;
wire \ALU|out[10]~468_combout ;
wire \ALU|out[10]~469_combout ;
wire \DECODER|imm[10]~1_combout ;
wire \LATCH_DEC|imm_[10]~feeder_combout ;
wire \ALU|out[10]~465_combout ;
wire \ALU|ShiftRight1~12_combout ;
wire \ALU|ShiftRight1~16_combout ;
wire \ALU|out[10]~464_combout ;
wire \ALU|out[10]~466_combout ;
wire \ALU|ShiftRight2~5_combout ;
wire \ALU|ShiftRight3~5_combout ;
wire \ALU|ShiftRight3~9_combout ;
wire \ALU|out[2]~457_combout ;
wire \REG_BANK|banco[23][15]~q ;
wire \REG_BANK|banco[19][15]~q ;
wire \REG_BANK|Mux16~7_combout ;
wire \REG_BANK|banco[27][15]~q ;
wire \REG_BANK|banco[31][15]~q ;
wire \REG_BANK|Mux16~8_combout ;
wire \REG_BANK|banco[21][15]~feeder_combout ;
wire \REG_BANK|banco[21][15]~q ;
wire \REG_BANK|banco[17][15]~feeder_combout ;
wire \REG_BANK|banco[17][15]~q ;
wire \REG_BANK|Mux16~0_combout ;
wire \REG_BANK|banco[29][15]~q ;
wire \REG_BANK|banco[25][15]~q ;
wire \REG_BANK|Mux16~1_combout ;
wire \REG_BANK|banco[16][15]~q ;
wire \REG_BANK|banco[24][15]~q ;
wire \REG_BANK|Mux16~4_combout ;
wire \REG_BANK|banco[28][15]~q ;
wire \REG_BANK|Mux16~5_combout ;
wire \REG_BANK|banco[30][15]~q ;
wire \REG_BANK|banco[22][15]~q ;
wire \REG_BANK|banco[26][15]~q ;
wire \REG_BANK|banco[18][15]~q ;
wire \REG_BANK|Mux16~2_combout ;
wire \REG_BANK|Mux16~3_combout ;
wire \REG_BANK|Mux16~6_combout ;
wire \REG_BANK|Mux16~9_combout ;
wire \REG_BANK|banco[9][15]~feeder_combout ;
wire \REG_BANK|banco[9][15]~q ;
wire \REG_BANK|banco[11][15]~feeder_combout ;
wire \REG_BANK|banco[11][15]~q ;
wire \REG_BANK|banco[8][15]~q ;
wire \REG_BANK|banco[10][15]~q ;
wire \REG_BANK|Mux16~10_combout ;
wire \REG_BANK|Mux16~11_combout ;
wire \REG_BANK|banco[14][15]~q ;
wire \REG_BANK|banco[12][15]~q ;
wire \REG_BANK|banco[13][15]~q ;
wire \REG_BANK|Mux16~17_combout ;
wire \REG_BANK|banco[15][15]~feeder_combout ;
wire \REG_BANK|banco[15][15]~q ;
wire \REG_BANK|Mux16~18_combout ;
wire \REG_BANK|banco[7][15]~q ;
wire \REG_BANK|banco[6][15]~q ;
wire \REG_BANK|banco[5][15]~q ;
wire \REG_BANK|banco[4][15]~q ;
wire \REG_BANK|Mux16~12_combout ;
wire \REG_BANK|Mux16~13_combout ;
wire \REG_BANK|banco[2][15]~q ;
wire \REG_BANK|banco[1][15]~q ;
wire \REG_BANK|banco[3][15]~q ;
wire \REG_BANK|Mux16~14_combout ;
wire \REG_BANK|Mux16~15_combout ;
wire \REG_BANK|Mux16~16_combout ;
wire \REG_BANK|Mux16~19_combout ;
wire \REG_BANK|Mux16~20_combout ;
wire \ALU|out[15]~367_combout ;
wire \ALU|Selector16~3_combout ;
wire \ALU|out[14]~370_combout ;
wire \ALU|out[12]~421_combout ;
wire \ALU|ShiftRight0~3_combout ;
wire \ALU|ShiftLeft0~63_combout ;
wire \ALU|ShiftLeft0~1_combout ;
wire \ALU|ShiftLeft0~58_combout ;
wire \ALU|ShiftLeft0~65_combout ;
wire \ALU|out[20]~90_combout ;
wire \ALU|ShiftLeft0~66_combout ;
wire \ALU|ShiftRight1~23_combout ;
wire \ALU|ShiftRight0~17_combout ;
wire \ALU|out[12]~265_combout ;
wire \ALU|out[12]~420_combout ;
wire \ALU|out[12]~422_combout ;
wire \DECODER|imm[9]~2_combout ;
wire \DECODER|imm[8]~3_combout ;
wire \DECODER|imm[7]~4_combout ;
wire \DECODER|imm[6]~5_combout ;
wire \DECODER|imm[5]~6_combout ;
wire \LATCH_aluIn|imm_[5]~feeder_combout ;
wire \ALU|Add2~1 ;
wire \ALU|Add2~3 ;
wire \ALU|Add2~5 ;
wire \ALU|Add2~7 ;
wire \ALU|Add2~9 ;
wire \ALU|Add2~11 ;
wire \ALU|Add2~13 ;
wire \ALU|Add2~15 ;
wire \ALU|Add2~17 ;
wire \ALU|Add2~19 ;
wire \ALU|Add2~21 ;
wire \ALU|Add2~23 ;
wire \ALU|Add2~24_combout ;
wire \ALU|out[12]~414_combout ;
wire \ALU|out[12]~415_combout ;
wire \ALU|out[12]~416_combout ;
wire \ALU|out[12]~417_combout ;
wire \ALU|out[14]~397_combout ;
wire \ALU|ShiftRight2~15_combout ;
wire \ALU|ShiftRight2~17_combout ;
wire \ALU|ShiftRight2~6_combout ;
wire \ALU|ShiftRight2~10_combout ;
wire \ALU|out[12]~409_combout ;
wire \ALU|ShiftRight2~2_combout ;
wire \ALU|out[28]~105_combout ;
wire \ALU|out[14]~79_combout ;
wire \ALU|out[12]~410_combout ;
wire \ALU|ShiftLeft1~61_combout ;
wire \ALU|ShiftLeft1~45_combout ;
wire \ALU|ShiftLeft1~62_combout ;
wire \ALU|ShiftLeft1~63_combout ;
wire \ALU|ShiftLeft1~64_combout ;
wire \ALU|ShiftLeft1~48_combout ;
wire \ALU|ShiftLeft1~65_combout ;
wire \ALU|ShiftLeft1~3_combout ;
wire \ALU|ShiftLeft1~50_combout ;
wire \ALU|ShiftLeft1~66_combout ;
wire \ALU|out[20]~106_combout ;
wire \ALU|ShiftLeft1~67_combout ;
wire \ALU|out[12]~411_combout ;
wire \ALU|ShiftRight2~25_combout ;
wire \ALU|ShiftRight3~38_combout ;
wire \ALU|ShiftRight2~27_combout ;
wire \ALU|ShiftRight3~34_combout ;
wire \ALU|ShiftRight2~22_combout ;
wire \ALU|out[12]~412_combout ;
wire \ALU|out[12]~413_combout ;
wire \ALU|out[12]~418_combout ;
wire \REG_BANK|banco[14][12]~feeder_combout ;
wire \REG_BANK|banco[14][12]~q ;
wire \REG_BANK|banco[15][12]~feeder_combout ;
wire \REG_BANK|banco[15][12]~q ;
wire \REG_BANK|banco[13][12]~feeder_combout ;
wire \REG_BANK|banco[13][12]~q ;
wire \REG_BANK|banco[12][12]~feeder_combout ;
wire \REG_BANK|banco[12][12]~q ;
wire \REG_BANK|Mux19~17_combout ;
wire \REG_BANK|Mux19~18_combout ;
wire \REG_BANK|banco[7][12]~feeder_combout ;
wire \REG_BANK|banco[7][12]~q ;
wire \REG_BANK|banco[6][12]~q ;
wire \REG_BANK|banco[5][12]~q ;
wire \REG_BANK|banco[4][12]~feeder_combout ;
wire \REG_BANK|banco[4][12]~q ;
wire \REG_BANK|Mux19~10_combout ;
wire \REG_BANK|Mux19~11_combout ;
wire \REG_BANK|banco[2][12]~q ;
wire \REG_BANK|banco[1][12]~q ;
wire \REG_BANK|banco[3][12]~q ;
wire \REG_BANK|Mux19~14_combout ;
wire \REG_BANK|Mux19~15_combout ;
wire \REG_BANK|banco[11][12]~q ;
wire \REG_BANK|banco[9][12]~q ;
wire \REG_BANK|banco[10][12]~q ;
wire \REG_BANK|banco[8][12]~q ;
wire \REG_BANK|Mux19~12_combout ;
wire \REG_BANK|Mux19~13_combout ;
wire \REG_BANK|Mux19~16_combout ;
wire \REG_BANK|Mux19~19_combout ;
wire \REG_BANK|banco[21][12]~feeder_combout ;
wire \REG_BANK|banco[21][12]~q ;
wire \REG_BANK|banco[29][12]~q ;
wire \REG_BANK|banco[25][12]~q ;
wire \REG_BANK|banco[17][12]~q ;
wire \REG_BANK|Mux19~0_combout ;
wire \REG_BANK|Mux19~1_combout ;
wire \REG_BANK|banco[22][12]~q ;
wire \REG_BANK|banco[18][12]~q ;
wire \REG_BANK|Mux19~2_combout ;
wire \REG_BANK|banco[26][12]~q ;
wire \REG_BANK|banco[30][12]~q ;
wire \REG_BANK|Mux19~3_combout ;
wire \REG_BANK|banco[20][12]~q ;
wire \REG_BANK|banco[16][12]~q ;
wire \REG_BANK|Mux19~4_combout ;
wire \REG_BANK|banco[24][12]~q ;
wire \REG_BANK|banco[28][12]~q ;
wire \REG_BANK|Mux19~5_combout ;
wire \REG_BANK|Mux19~6_combout ;
wire \REG_BANK|banco[31][12]~q ;
wire \REG_BANK|banco[19][12]~q ;
wire \REG_BANK|banco[27][12]~q ;
wire \REG_BANK|Mux19~7_combout ;
wire \REG_BANK|Mux19~8_combout ;
wire \REG_BANK|Mux19~9_combout ;
wire \REG_BANK|Mux19~20_combout ;
wire \ALU|out[12]~426_combout ;
wire \ALU|out[12]~427_combout ;
wire \ALU|out[12]~425_combout ;
wire \ALU|out[12]~423_combout ;
wire \REG_BANK|banco[9][9]~feeder_combout ;
wire \REG_BANK|banco[9][9]~q ;
wire \REG_BANK|banco[11][9]~q ;
wire \REG_BANK|banco[10][9]~feeder_combout ;
wire \REG_BANK|banco[10][9]~q ;
wire \REG_BANK|banco[8][9]~q ;
wire \REG_BANK|Mux22~10_combout ;
wire \REG_BANK|Mux22~11_combout ;
wire \REG_BANK|banco[7][9]~feeder_combout ;
wire \REG_BANK|banco[7][9]~q ;
wire \REG_BANK|banco[6][9]~feeder_combout ;
wire \REG_BANK|banco[6][9]~q ;
wire \REG_BANK|banco[4][9]~feeder_combout ;
wire \REG_BANK|banco[4][9]~q ;
wire \REG_BANK|banco[5][9]~feeder_combout ;
wire \REG_BANK|banco[5][9]~q ;
wire \REG_BANK|Mux22~12_combout ;
wire \REG_BANK|Mux22~13_combout ;
wire \REG_BANK|banco[1][9]~feeder_combout ;
wire \REG_BANK|banco[1][9]~q ;
wire \REG_BANK|banco[3][9]~q ;
wire \REG_BANK|Mux22~14_combout ;
wire \REG_BANK|banco[2][9]~q ;
wire \REG_BANK|Mux22~15_combout ;
wire \REG_BANK|Mux22~16_combout ;
wire \REG_BANK|banco[14][9]~q ;
wire \REG_BANK|banco[15][9]~q ;
wire \REG_BANK|banco[13][9]~q ;
wire \REG_BANK|banco[12][9]~q ;
wire \REG_BANK|Mux22~17_combout ;
wire \REG_BANK|Mux22~18_combout ;
wire \REG_BANK|Mux22~19_combout ;
wire \REG_BANK|banco[19][9]~q ;
wire \REG_BANK|banco[23][9]~q ;
wire \REG_BANK|Mux22~7_combout ;
wire \REG_BANK|banco[31][9]~q ;
wire \REG_BANK|Mux22~8_combout ;
wire \REG_BANK|banco[25][9]~q ;
wire \REG_BANK|banco[29][9]~q ;
wire \REG_BANK|banco[21][9]~feeder_combout ;
wire \REG_BANK|banco[21][9]~q ;
wire \REG_BANK|banco[17][9]~feeder_combout ;
wire \REG_BANK|banco[17][9]~q ;
wire \REG_BANK|Mux22~0_combout ;
wire \REG_BANK|Mux22~1_combout ;
wire \REG_BANK|banco[24][9]~q ;
wire \REG_BANK|banco[16][9]~q ;
wire \REG_BANK|Mux22~4_combout ;
wire \REG_BANK|banco[20][9]~q ;
wire \REG_BANK|banco[28][9]~q ;
wire \REG_BANK|Mux22~5_combout ;
wire \REG_BANK|banco[30][9]~q ;
wire \REG_BANK|banco[22][9]~q ;
wire \REG_BANK|banco[26][9]~q ;
wire \REG_BANK|banco[18][9]~q ;
wire \REG_BANK|Mux22~2_combout ;
wire \REG_BANK|Mux22~3_combout ;
wire \REG_BANK|Mux22~6_combout ;
wire \REG_BANK|Mux22~9_combout ;
wire \REG_BANK|Mux22~20_combout ;
wire \REG_BANK|banco[27][8]~feeder_combout ;
wire \REG_BANK|banco[27][8]~q ;
wire \REG_BANK|banco[19][8]~feeder_combout ;
wire \REG_BANK|banco[19][8]~q ;
wire \REG_BANK|Mux23~7_combout ;
wire \REG_BANK|banco[31][8]~feeder_combout ;
wire \REG_BANK|banco[31][8]~q ;
wire \REG_BANK|banco[23][8]~feeder_combout ;
wire \REG_BANK|banco[23][8]~q ;
wire \REG_BANK|Mux23~8_combout ;
wire \REG_BANK|banco[28][8]~q ;
wire \REG_BANK|banco[24][8]~q ;
wire \REG_BANK|banco[20][8]~q ;
wire \REG_BANK|banco[16][8]~q ;
wire \REG_BANK|Mux23~4_combout ;
wire \REG_BANK|Mux23~5_combout ;
wire \REG_BANK|banco[22][8]~q ;
wire \REG_BANK|banco[18][8]~q ;
wire \REG_BANK|Mux23~2_combout ;
wire \REG_BANK|banco[26][8]~q ;
wire \REG_BANK|banco[30][8]~q ;
wire \REG_BANK|Mux23~3_combout ;
wire \REG_BANK|Mux23~6_combout ;
wire \REG_BANK|banco[21][8]~q ;
wire \REG_BANK|banco[29][8]~q ;
wire \REG_BANK|banco[25][8]~feeder_combout ;
wire \REG_BANK|banco[25][8]~q ;
wire \REG_BANK|banco[17][8]~q ;
wire \REG_BANK|Mux23~0_combout ;
wire \REG_BANK|Mux23~1_combout ;
wire \REG_BANK|Mux23~9_combout ;
wire \REG_BANK|banco[7][8]~feeder_combout ;
wire \REG_BANK|banco[7][8]~q ;
wire \REG_BANK|banco[5][8]~feeder_combout ;
wire \REG_BANK|banco[5][8]~q ;
wire \REG_BANK|banco[4][8]~q ;
wire \REG_BANK|Mux23~10_combout ;
wire \REG_BANK|banco[6][8]~q ;
wire \REG_BANK|Mux23~11_combout ;
wire \REG_BANK|banco[15][8]~feeder_combout ;
wire \REG_BANK|banco[15][8]~q ;
wire \REG_BANK|banco[13][8]~q ;
wire \REG_BANK|banco[12][8]~q ;
wire \REG_BANK|Mux23~17_combout ;
wire \REG_BANK|Mux23~18_combout ;
wire \REG_BANK|banco[11][8]~q ;
wire \REG_BANK|banco[9][8]~q ;
wire \REG_BANK|banco[10][8]~q ;
wire \REG_BANK|banco[8][8]~q ;
wire \REG_BANK|Mux23~12_combout ;
wire \REG_BANK|Mux23~13_combout ;
wire \REG_BANK|banco[2][8]~q ;
wire \REG_BANK|banco[3][8]~q ;
wire \REG_BANK|banco[1][8]~q ;
wire \REG_BANK|Mux23~14_combout ;
wire \REG_BANK|Mux23~15_combout ;
wire \REG_BANK|Mux23~16_combout ;
wire \REG_BANK|Mux23~19_combout ;
wire \REG_BANK|Mux23~20_combout ;
wire \LATCH_busA|out[8]~feeder_combout ;
wire \REG_BANK|banco[14][7]~feeder_combout ;
wire \REG_BANK|banco[14][7]~q ;
wire \REG_BANK|banco[15][7]~feeder_combout ;
wire \REG_BANK|banco[15][7]~q ;
wire \REG_BANK|banco[13][7]~q ;
wire \REG_BANK|banco[12][7]~q ;
wire \REG_BANK|Mux24~17_combout ;
wire \REG_BANK|Mux24~18_combout ;
wire \REG_BANK|banco[8][7]~feeder_combout ;
wire \REG_BANK|banco[8][7]~q ;
wire \REG_BANK|banco[10][7]~q ;
wire \REG_BANK|Mux24~10_combout ;
wire \REG_BANK|banco[11][7]~q ;
wire \REG_BANK|banco[9][7]~feeder_combout ;
wire \REG_BANK|banco[9][7]~q ;
wire \REG_BANK|Mux24~11_combout ;
wire \REG_BANK|banco[1][7]~q ;
wire \REG_BANK|banco[3][7]~q ;
wire \REG_BANK|Mux24~14_combout ;
wire \REG_BANK|banco[2][7]~q ;
wire \REG_BANK|Mux24~15_combout ;
wire \REG_BANK|banco[7][7]~feeder_combout ;
wire \REG_BANK|banco[7][7]~q ;
wire \REG_BANK|banco[6][7]~q ;
wire \REG_BANK|banco[5][7]~q ;
wire \REG_BANK|banco[4][7]~q ;
wire \REG_BANK|Mux24~12_combout ;
wire \REG_BANK|Mux24~13_combout ;
wire \REG_BANK|Mux24~16_combout ;
wire \REG_BANK|Mux24~19_combout ;
wire \REG_BANK|banco[19][7]~q ;
wire \REG_BANK|banco[23][7]~q ;
wire \REG_BANK|Mux24~7_combout ;
wire \REG_BANK|banco[31][7]~q ;
wire \REG_BANK|Mux24~8_combout ;
wire \REG_BANK|banco[25][7]~q ;
wire \REG_BANK|banco[29][7]~q ;
wire \REG_BANK|banco[21][7]~q ;
wire \REG_BANK|banco[17][7]~feeder_combout ;
wire \REG_BANK|banco[17][7]~q ;
wire \REG_BANK|Mux24~0_combout ;
wire \REG_BANK|Mux24~1_combout ;
wire \REG_BANK|banco[28][7]~q ;
wire \REG_BANK|banco[16][7]~q ;
wire \REG_BANK|banco[24][7]~q ;
wire \REG_BANK|Mux24~4_combout ;
wire \REG_BANK|banco[20][7]~q ;
wire \REG_BANK|Mux24~5_combout ;
wire \REG_BANK|banco[30][7]~q ;
wire \REG_BANK|banco[22][7]~q ;
wire \REG_BANK|banco[26][7]~q ;
wire \REG_BANK|banco[18][7]~q ;
wire \REG_BANK|Mux24~2_combout ;
wire \REG_BANK|Mux24~3_combout ;
wire \REG_BANK|Mux24~6_combout ;
wire \REG_BANK|Mux24~9_combout ;
wire \REG_BANK|Mux24~20_combout ;
wire \REG_BANK|banco[31][6]~q ;
wire \REG_BANK|banco[23][6]~q ;
wire \REG_BANK|banco[27][6]~q ;
wire \REG_BANK|banco[19][6]~q ;
wire \REG_BANK|Mux25~7_combout ;
wire \REG_BANK|Mux25~8_combout ;
wire \REG_BANK|banco[21][6]~q ;
wire \REG_BANK|banco[17][6]~q ;
wire \REG_BANK|banco[25][6]~q ;
wire \REG_BANK|Mux25~0_combout ;
wire \REG_BANK|Mux25~1_combout ;
wire \REG_BANK|banco[28][6]~q ;
wire \REG_BANK|banco[24][6]~q ;
wire \REG_BANK|banco[20][6]~q ;
wire \REG_BANK|banco[16][6]~q ;
wire \REG_BANK|Mux25~4_combout ;
wire \REG_BANK|Mux25~5_combout ;
wire \REG_BANK|banco[18][6]~q ;
wire \REG_BANK|banco[22][6]~q ;
wire \REG_BANK|Mux25~2_combout ;
wire \REG_BANK|banco[26][6]~q ;
wire \REG_BANK|banco[30][6]~q ;
wire \REG_BANK|Mux25~3_combout ;
wire \REG_BANK|Mux25~6_combout ;
wire \REG_BANK|Mux25~9_combout ;
wire \REG_BANK|banco[7][6]~feeder_combout ;
wire \REG_BANK|banco[7][6]~q ;
wire \REG_BANK|banco[6][6]~q ;
wire \REG_BANK|banco[5][6]~q ;
wire \REG_BANK|banco[4][6]~q ;
wire \REG_BANK|Mux25~10_combout ;
wire \REG_BANK|Mux25~11_combout ;
wire \REG_BANK|banco[14][6]~feeder_combout ;
wire \REG_BANK|banco[14][6]~q ;
wire \REG_BANK|banco[13][6]~feeder_combout ;
wire \REG_BANK|banco[13][6]~q ;
wire \REG_BANK|banco[12][6]~q ;
wire \REG_BANK|Mux25~17_combout ;
wire \REG_BANK|banco[15][6]~feeder_combout ;
wire \REG_BANK|banco[15][6]~q ;
wire \REG_BANK|Mux25~18_combout ;
wire \REG_BANK|banco[11][6]~q ;
wire \REG_BANK|banco[10][6]~q ;
wire \REG_BANK|banco[8][6]~q ;
wire \REG_BANK|Mux25~12_combout ;
wire \REG_BANK|banco[9][6]~q ;
wire \REG_BANK|Mux25~13_combout ;
wire \REG_BANK|banco[2][6]~q ;
wire \REG_BANK|banco[3][6]~q ;
wire \REG_BANK|banco[1][6]~q ;
wire \REG_BANK|Mux25~14_combout ;
wire \REG_BANK|Mux25~15_combout ;
wire \REG_BANK|Mux25~16_combout ;
wire \REG_BANK|Mux25~19_combout ;
wire \REG_BANK|Mux25~20_combout ;
wire \REG_BANK|banco[12][5]~feeder_combout ;
wire \REG_BANK|banco[12][5]~q ;
wire \REG_BANK|banco[13][5]~feeder_combout ;
wire \REG_BANK|banco[13][5]~q ;
wire \REG_BANK|Mux26~17_combout ;
wire \REG_BANK|banco[15][5]~q ;
wire \REG_BANK|banco[14][5]~q ;
wire \REG_BANK|Mux26~18_combout ;
wire \REG_BANK|banco[5][5]~q ;
wire \REG_BANK|banco[4][5]~q ;
wire \REG_BANK|Mux26~12_combout ;
wire \REG_BANK|banco[6][5]~q ;
wire \REG_BANK|banco[7][5]~feeder_combout ;
wire \REG_BANK|banco[7][5]~q ;
wire \REG_BANK|Mux26~13_combout ;
wire \REG_BANK|banco[2][5]~feeder_combout ;
wire \REG_BANK|banco[2][5]~q ;
wire \REG_BANK|banco[3][5]~feeder_combout ;
wire \REG_BANK|banco[3][5]~q ;
wire \REG_BANK|banco[1][5]~q ;
wire \REG_BANK|Mux26~14_combout ;
wire \REG_BANK|Mux26~15_combout ;
wire \REG_BANK|Mux26~16_combout ;
wire \REG_BANK|banco[11][5]~q ;
wire \REG_BANK|banco[8][5]~feeder_combout ;
wire \REG_BANK|banco[8][5]~q ;
wire \REG_BANK|banco[10][5]~q ;
wire \REG_BANK|Mux26~10_combout ;
wire \REG_BANK|Mux26~11_combout ;
wire \REG_BANK|Mux26~19_combout ;
wire \REG_BANK|banco[25][5]~q ;
wire \REG_BANK|banco[29][5]~q ;
wire \REG_BANK|banco[17][5]~q ;
wire \REG_BANK|banco[21][5]~q ;
wire \REG_BANK|Mux26~0_combout ;
wire \REG_BANK|Mux26~1_combout ;
wire \REG_BANK|banco[31][5]~q ;
wire \REG_BANK|banco[27][5]~q ;
wire \REG_BANK|banco[19][5]~q ;
wire \REG_BANK|banco[23][5]~q ;
wire \REG_BANK|Mux26~7_combout ;
wire \REG_BANK|Mux26~8_combout ;
wire \REG_BANK|banco[16][5]~q ;
wire \REG_BANK|banco[24][5]~q ;
wire \REG_BANK|Mux26~4_combout ;
wire \REG_BANK|banco[20][5]~q ;
wire \REG_BANK|banco[28][5]~q ;
wire \REG_BANK|Mux26~5_combout ;
wire \REG_BANK|banco[30][5]~q ;
wire \REG_BANK|banco[22][5]~q ;
wire \REG_BANK|banco[18][5]~q ;
wire \REG_BANK|banco[26][5]~q ;
wire \REG_BANK|Mux26~2_combout ;
wire \REG_BANK|Mux26~3_combout ;
wire \REG_BANK|Mux26~6_combout ;
wire \REG_BANK|Mux26~9_combout ;
wire \REG_BANK|Mux26~20_combout ;
wire \LATCH_busA|out[5]~feeder_combout ;
wire \ALU|Add1~1 ;
wire \ALU|Add1~3 ;
wire \ALU|Add1~5 ;
wire \ALU|Add1~7 ;
wire \ALU|Add1~9 ;
wire \ALU|Add1~11 ;
wire \ALU|Add1~13 ;
wire \ALU|Add1~15 ;
wire \ALU|Add1~17 ;
wire \ALU|Add1~19 ;
wire \ALU|Add1~21 ;
wire \ALU|Add1~23 ;
wire \ALU|Add1~24_combout ;
wire \ALU|Add0~23 ;
wire \ALU|Add0~24_combout ;
wire \ALU|out[12]~424_combout ;
wire \ALU|out[12]~428_combout ;
wire \ALU|out[12]~429_combout ;
wire \REG_BANK|banco[23][12]~q ;
wire \REG_BANK|Mux51~7_combout ;
wire \REG_BANK|Mux51~8_combout ;
wire \REG_BANK|Mux51~0_combout ;
wire \REG_BANK|Mux51~1_combout ;
wire \REG_BANK|Mux51~4_combout ;
wire \REG_BANK|Mux51~5_combout ;
wire \REG_BANK|Mux51~2_combout ;
wire \REG_BANK|Mux51~3_combout ;
wire \REG_BANK|Mux51~6_combout ;
wire \REG_BANK|Mux51~9_combout ;
wire \REG_BANK|Mux51~10_combout ;
wire \REG_BANK|Mux51~11_combout ;
wire \REG_BANK|Mux51~17_combout ;
wire \REG_BANK|Mux51~18_combout ;
wire \REG_BANK|Mux51~12_combout ;
wire \REG_BANK|Mux51~13_combout ;
wire \REG_BANK|Mux51~14_combout ;
wire \REG_BANK|Mux51~15_combout ;
wire \REG_BANK|Mux51~16_combout ;
wire \REG_BANK|Mux51~19_combout ;
wire \REG_BANK|Mux51~20_combout ;
wire \LATCH_busB|out[12]~feeder_combout ;
wire \ALU|ShiftLeft0~3_combout ;
wire \ALU|ShiftLeft0~4_combout ;
wire \ALU|ShiftLeft0~5_combout ;
wire \ALU|ShiftLeft0~0_combout ;
wire \ALU|ShiftLeft0~2_combout ;
wire \ALU|ShiftLeft0~6_combout ;
wire \ALU|ShiftLeft0~7_combout ;
wire \ALU|ShiftLeft0~9_combout ;
wire \ALU|ShiftLeft0~10_combout ;
wire \ALU|ShiftLeft0~11_combout ;
wire \ALU|ShiftLeft0~12_combout ;
wire \ALU|ShiftLeft0~13_combout ;
wire \ALU|ShiftLeft0~14_combout ;
wire \REG_BANK|banco[31][13]~feeder_combout ;
wire \REG_BANK|banco[31][13]~q ;
wire \REG_BANK|banco[27][13]~feeder_combout ;
wire \REG_BANK|banco[27][13]~q ;
wire \REG_BANK|banco[19][13]~q ;
wire \REG_BANK|banco[23][13]~q ;
wire \REG_BANK|Mux18~7_combout ;
wire \REG_BANK|Mux18~8_combout ;
wire \REG_BANK|banco[25][13]~feeder_combout ;
wire \REG_BANK|banco[25][13]~q ;
wire \REG_BANK|banco[21][13]~feeder_combout ;
wire \REG_BANK|banco[21][13]~q ;
wire \REG_BANK|banco[17][13]~q ;
wire \REG_BANK|Mux18~0_combout ;
wire \REG_BANK|Mux18~1_combout ;
wire \REG_BANK|banco[28][13]~q ;
wire \REG_BANK|banco[20][13]~q ;
wire \REG_BANK|banco[16][13]~q ;
wire \REG_BANK|banco[24][13]~q ;
wire \REG_BANK|Mux18~4_combout ;
wire \REG_BANK|Mux18~5_combout ;
wire \REG_BANK|banco[30][13]~q ;
wire \REG_BANK|banco[22][13]~q ;
wire \REG_BANK|banco[26][13]~q ;
wire \REG_BANK|banco[18][13]~q ;
wire \REG_BANK|Mux18~2_combout ;
wire \REG_BANK|Mux18~3_combout ;
wire \REG_BANK|Mux18~6_combout ;
wire \REG_BANK|Mux18~9_combout ;
wire \REG_BANK|banco[9][13]~feeder_combout ;
wire \REG_BANK|banco[9][13]~q ;
wire \REG_BANK|banco[11][13]~q ;
wire \REG_BANK|banco[10][13]~q ;
wire \REG_BANK|banco[8][13]~q ;
wire \REG_BANK|Mux18~10_combout ;
wire \REG_BANK|Mux18~11_combout ;
wire \REG_BANK|banco[14][13]~q ;
wire \REG_BANK|banco[15][13]~q ;
wire \REG_BANK|banco[13][13]~q ;
wire \REG_BANK|banco[12][13]~feeder_combout ;
wire \REG_BANK|banco[12][13]~q ;
wire \REG_BANK|Mux18~17_combout ;
wire \REG_BANK|Mux18~18_combout ;
wire \REG_BANK|banco[1][13]~feeder_combout ;
wire \REG_BANK|banco[1][13]~q ;
wire \REG_BANK|Mux18~14_combout ;
wire \REG_BANK|banco[3][13]~q ;
wire \REG_BANK|banco[2][13]~q ;
wire \REG_BANK|Mux18~15_combout ;
wire \REG_BANK|banco[6][13]~feeder_combout ;
wire \REG_BANK|banco[6][13]~q ;
wire \REG_BANK|banco[7][13]~q ;
wire \REG_BANK|banco[5][13]~q ;
wire \REG_BANK|banco[4][13]~q ;
wire \REG_BANK|Mux18~12_combout ;
wire \REG_BANK|Mux18~13_combout ;
wire \REG_BANK|Mux18~16_combout ;
wire \REG_BANK|Mux18~19_combout ;
wire \REG_BANK|Mux18~20_combout ;
wire \LATCH_busA|out[13]~feeder_combout ;
wire \ALU|Add1~25 ;
wire \ALU|Add1~27 ;
wire \ALU|Add1~29 ;
wire \ALU|Add1~30_combout ;
wire \ALU|Add0~25 ;
wire \ALU|Add0~27 ;
wire \ALU|Add0~29 ;
wire \ALU|Add0~30_combout ;
wire \ALU|Selector16~1_combout ;
wire \ALU|Selector16~2_combout ;
wire \ALU|Selector16~4_combout ;
wire \ALU|ShiftRight1~35_combout ;
wire \ALU|ShiftRight1~34_combout ;
wire \ALU|ShiftRight1~36_combout ;
wire \ALU|ShiftRight1~13_combout ;
wire \ALU|Selector16~8_combout ;
wire \ALU|ShiftRight1~27_combout ;
wire \ALU|Selector16~7_combout ;
wire \ALU|Selector16~5_combout ;
wire \ALU|Selector16~6_combout ;
wire \ALU|Selector16~9_combout ;
wire \ALU|out[15]~365_combout ;
wire \ALU|out[15]~366_combout ;
wire \ALU|ShiftLeft1~2_combout ;
wire \ALU|ShiftLeft1~4_combout ;
wire \ALU|ShiftLeft1~5_combout ;
wire \ALU|ShiftLeft1~6_combout ;
wire \ALU|ShiftLeft1~7_combout ;
wire \ALU|ShiftLeft1~8_combout ;
wire \ALU|ShiftLeft1~15_combout ;
wire \ALU|out[14]~360_combout ;
wire \ALU|out[15]~359_combout ;
wire \ALU|ShiftRight3~36_combout ;
wire \ALU|out[15]~362_combout ;
wire \ALU|out[15]~361_combout ;
wire \ALU|out[15]~363_combout ;
wire \ALU|Add2~25 ;
wire \ALU|Add2~27 ;
wire \ALU|Add2~29 ;
wire \ALU|Add2~30_combout ;
wire \ALU|out[15]~358_combout ;
wire \ALU|out[15]~364_combout ;
wire \ALU|out[15]~368_combout ;
wire \ALU|out[15]~369_combout ;
wire \REG_BANK|banco[20][15]~q ;
wire \REG_BANK|Mux48~4_combout ;
wire \REG_BANK|Mux48~5_combout ;
wire \REG_BANK|Mux48~2_combout ;
wire \REG_BANK|Mux48~3_combout ;
wire \REG_BANK|Mux48~6_combout ;
wire \REG_BANK|Mux48~7_combout ;
wire \REG_BANK|Mux48~8_combout ;
wire \REG_BANK|Mux48~0_combout ;
wire \REG_BANK|Mux48~1_combout ;
wire \REG_BANK|Mux48~9_combout ;
wire \REG_BANK|Mux48~14_combout ;
wire \REG_BANK|Mux48~15_combout ;
wire \REG_BANK|Mux48~12_combout ;
wire \REG_BANK|Mux48~13_combout ;
wire \REG_BANK|Mux48~16_combout ;
wire \REG_BANK|Mux48~17_combout ;
wire \REG_BANK|Mux48~18_combout ;
wire \REG_BANK|Mux48~10_combout ;
wire \REG_BANK|Mux48~11_combout ;
wire \REG_BANK|Mux48~19_combout ;
wire \REG_BANK|Mux48~20_combout ;
wire \ALU|ShiftRight3~35_combout ;
wire \ALU|ShiftRight2~24_combout ;
wire \ALU|ShiftRight3~37_combout ;
wire \ALU|ShiftRight2~29_combout ;
wire \ALU|ShiftRight3~39_combout ;
wire \ALU|ShiftRight3~41_combout ;
wire \ALU|ShiftRight2~30_combout ;
wire \ALU|ShiftRight3~27_combout ;
wire \ALU|ShiftRight2~18_combout ;
wire \ALU|ShiftRight3~31_combout ;
wire \ALU|out[10]~451_combout ;
wire \ALU|out[8]~453_combout ;
wire \ALU|out[10]~454_combout ;
wire \ALU|ShiftLeft1~31_combout ;
wire \ALU|ShiftLeft1~32_combout ;
wire \ALU|ShiftLeft1~79_combout ;
wire \ALU|ShiftLeft1~89_combout ;
wire \ALU|Add2~20_combout ;
wire \ALU|out[10]~452_combout ;
wire \ALU|out[10]~455_combout ;
wire \ALU|out[10]~456_combout ;
wire \ALU|out[10]~458_combout ;
wire \ALU|ShiftRight1~7_combout ;
wire \ALU|ShiftRight1~6_combout ;
wire \ALU|ShiftRight1~8_combout ;
wire \ALU|ShiftRight0~5_combout ;
wire \ALU|ShiftRight1~5_combout ;
wire \ALU|ShiftRight1~9_combout ;
wire \ALU|out[2]~462_combout ;
wire \ALU|ShiftLeft0~34_combout ;
wire \ALU|ShiftLeft0~41_combout ;
wire \ALU|ShiftLeft0~40_combout ;
wire \ALU|ShiftLeft0~76_combout ;
wire \ALU|ShiftLeft0~38_combout ;
wire \ALU|out[27]~138_combout ;
wire \ALU|ShiftLeft0~77_combout ;
wire \ALU|ShiftLeft0~78_combout ;
wire \ALU|ShiftRight1~39_combout ;
wire \ALU|ShiftRight0~28_combout ;
wire \ALU|ShiftRight1~41_combout ;
wire \ALU|ShiftRight1~37_combout ;
wire \ALU|ShiftRight0~29_combout ;
wire \ALU|out[14]~443_combout ;
wire \ALU|out[9]~648_combout ;
wire \ALU|Add0~1 ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~15 ;
wire \ALU|Add0~17 ;
wire \ALU|Add0~19 ;
wire \ALU|Add0~20_combout ;
wire \ALU|Add1~20_combout ;
wire \ALU|out[10]~459_combout ;
wire \ALU|out[10]~460_combout ;
wire \ALU|out[10]~461_combout ;
wire \ALU|out[10]~463_combout ;
wire \ALU|out[10]~470_combout ;
wire \REG_BANK|banco[7][10]~feeder_combout ;
wire \REG_BANK|banco[7][10]~q ;
wire \REG_BANK|Mux21~10_combout ;
wire \REG_BANK|Mux21~11_combout ;
wire \REG_BANK|Mux21~14_combout ;
wire \REG_BANK|Mux21~15_combout ;
wire \REG_BANK|Mux21~12_combout ;
wire \REG_BANK|Mux21~13_combout ;
wire \REG_BANK|Mux21~16_combout ;
wire \REG_BANK|Mux21~17_combout ;
wire \REG_BANK|Mux21~18_combout ;
wire \REG_BANK|Mux21~19_combout ;
wire \REG_BANK|Mux21~0_combout ;
wire \REG_BANK|Mux21~1_combout ;
wire \REG_BANK|Mux21~7_combout ;
wire \REG_BANK|Mux21~8_combout ;
wire \REG_BANK|Mux21~2_combout ;
wire \REG_BANK|Mux21~3_combout ;
wire \REG_BANK|Mux21~4_combout ;
wire \REG_BANK|Mux21~5_combout ;
wire \REG_BANK|Mux21~6_combout ;
wire \REG_BANK|Mux21~9_combout ;
wire \REG_BANK|Mux21~20_combout ;
wire \ALU|Add0~21 ;
wire \ALU|Add0~22_combout ;
wire \ALU|Add1~22_combout ;
wire \ALU|out[11]~445_combout ;
wire \ALU|out[11]~449_combout ;
wire \ALU|out[11]~440_combout ;
wire \ALU|ShiftRight1~38_combout ;
wire \ALU|ShiftRight1~40_combout ;
wire \ALU|ShiftRight0~27_combout ;
wire \ALU|ShiftLeft0~73_combout ;
wire \ALU|ShiftLeft0~74_combout ;
wire \ALU|ShiftRight0~4_combout ;
wire \ALU|out[11]~441_combout ;
wire \ALU|out[11]~442_combout ;
wire \ALU|out[11]~444_combout ;
wire \ALU|out[11]~435_combout ;
wire \ALU|out[11]~431_combout ;
wire \ALU|ShiftLeft1~76_combout ;
wire \ALU|ShiftLeft1~13_combout ;
wire \ALU|ShiftLeft1~75_combout ;
wire \ALU|ShiftLeft1~9_combout ;
wire \ALU|ShiftLeft1~11_combout ;
wire \ALU|ShiftLeft1~77_combout ;
wire \ALU|ShiftLeft1~78_combout ;
wire \ALU|out[11]~432_combout ;
wire \ALU|ShiftRight3~40_combout ;
wire \ALU|ShiftRight2~28_combout ;
wire \ALU|out[11]~430_combout ;
wire \ALU|out[11]~433_combout ;
wire \ALU|out[11]~436_combout ;
wire \ALU|out[11]~437_combout ;
wire \ALU|Add2~22_combout ;
wire \ALU|out[11]~434_combout ;
wire \ALU|out[11]~438_combout ;
wire \ALU|out[11]~450_combout ;
wire \REG_BANK|banco[15][11]~q ;
wire \REG_BANK|Mux52~17_combout ;
wire \REG_BANK|Mux52~18_combout ;
wire \REG_BANK|Mux52~10_combout ;
wire \REG_BANK|Mux52~11_combout ;
wire \REG_BANK|Mux52~12_combout ;
wire \REG_BANK|Mux52~13_combout ;
wire \REG_BANK|Mux52~14_combout ;
wire \REG_BANK|Mux52~15_combout ;
wire \REG_BANK|Mux52~16_combout ;
wire \REG_BANK|Mux52~19_combout ;
wire \REG_BANK|Mux52~7_combout ;
wire \REG_BANK|Mux52~8_combout ;
wire \REG_BANK|Mux52~0_combout ;
wire \REG_BANK|Mux52~1_combout ;
wire \REG_BANK|Mux52~2_combout ;
wire \REG_BANK|Mux52~3_combout ;
wire \REG_BANK|Mux52~4_combout ;
wire \REG_BANK|Mux52~5_combout ;
wire \REG_BANK|Mux52~6_combout ;
wire \REG_BANK|Mux52~9_combout ;
wire \REG_BANK|Mux52~20_combout ;
wire \ALU|ShiftLeft0~35_combout ;
wire \ALU|ShiftLeft0~36_combout ;
wire \ALU|ShiftLeft0~25_combout ;
wire \ALU|ShiftLeft0~26_combout ;
wire \ALU|ShiftLeft0~75_combout ;
wire \ALU|ShiftLeft0~86_combout ;
wire \ALU|out[19]~277_combout ;
wire \ALU|out[18]~296_combout ;
wire \ALU|out[23]~239_combout ;
wire \REG_BANK|banco[2][18]~feeder_combout ;
wire \REG_BANK|banco[2][18]~q ;
wire \REG_BANK|banco[3][18]~q ;
wire \REG_BANK|banco[1][18]~q ;
wire \REG_BANK|Mux13~14_combout ;
wire \REG_BANK|Mux13~15_combout ;
wire \REG_BANK|banco[11][18]~q ;
wire \REG_BANK|banco[9][18]~q ;
wire \REG_BANK|banco[10][18]~feeder_combout ;
wire \REG_BANK|banco[10][18]~q ;
wire \REG_BANK|banco[8][18]~feeder_combout ;
wire \REG_BANK|banco[8][18]~q ;
wire \REG_BANK|Mux13~12_combout ;
wire \REG_BANK|Mux13~13_combout ;
wire \REG_BANK|Mux13~16_combout ;
wire \REG_BANK|banco[15][18]~feeder_combout ;
wire \REG_BANK|banco[15][18]~q ;
wire \REG_BANK|banco[12][18]~feeder_combout ;
wire \REG_BANK|banco[12][18]~q ;
wire \REG_BANK|banco[13][18]~feeder_combout ;
wire \REG_BANK|banco[13][18]~q ;
wire \REG_BANK|Mux13~17_combout ;
wire \REG_BANK|banco[14][18]~feeder_combout ;
wire \REG_BANK|banco[14][18]~q ;
wire \REG_BANK|Mux13~18_combout ;
wire \REG_BANK|banco[6][18]~feeder_combout ;
wire \REG_BANK|banco[6][18]~q ;
wire \REG_BANK|banco[7][18]~q ;
wire \REG_BANK|banco[5][18]~q ;
wire \REG_BANK|banco[4][18]~q ;
wire \REG_BANK|Mux13~10_combout ;
wire \REG_BANK|Mux13~11_combout ;
wire \REG_BANK|Mux13~19_combout ;
wire \REG_BANK|banco[21][18]~q ;
wire \REG_BANK|banco[25][18]~q ;
wire \REG_BANK|banco[17][18]~q ;
wire \REG_BANK|Mux13~0_combout ;
wire \REG_BANK|Mux13~1_combout ;
wire \REG_BANK|banco[19][18]~q ;
wire \REG_BANK|banco[27][18]~q ;
wire \REG_BANK|Mux13~7_combout ;
wire \REG_BANK|banco[23][18]~q ;
wire \REG_BANK|banco[31][18]~q ;
wire \REG_BANK|Mux13~8_combout ;
wire \REG_BANK|banco[22][18]~q ;
wire \REG_BANK|banco[18][18]~q ;
wire \REG_BANK|Mux13~2_combout ;
wire \REG_BANK|banco[30][18]~q ;
wire \REG_BANK|banco[26][18]~q ;
wire \REG_BANK|Mux13~3_combout ;
wire \REG_BANK|banco[28][18]~q ;
wire \REG_BANK|banco[24][18]~q ;
wire \REG_BANK|banco[20][18]~q ;
wire \REG_BANK|banco[16][18]~q ;
wire \REG_BANK|Mux13~4_combout ;
wire \REG_BANK|Mux13~5_combout ;
wire \REG_BANK|Mux13~6_combout ;
wire \REG_BANK|Mux13~9_combout ;
wire \REG_BANK|Mux13~20_combout ;
wire \LATCH_busA|out[18]~feeder_combout ;
wire \ALU|out[18]~299_combout ;
wire \ALU|out[18]~298_combout ;
wire \ALU|ShiftLeft0~39_combout ;
wire \ALU|out[18]~297_combout ;
wire \ALU|out[18]~300_combout ;
wire \ALU|ShiftRight1~32_combout ;
wire \ALU|out[18]~302_combout ;
wire \ALU|out[22]~60_combout ;
wire \ALU|out[18]~301_combout ;
wire \REG_BANK|banco[11][17]~feeder_combout ;
wire \REG_BANK|banco[11][17]~q ;
wire \REG_BANK|banco[9][17]~feeder_combout ;
wire \REG_BANK|banco[9][17]~q ;
wire \REG_BANK|banco[10][17]~q ;
wire \REG_BANK|banco[8][17]~q ;
wire \REG_BANK|Mux14~10_combout ;
wire \REG_BANK|Mux14~11_combout ;
wire \REG_BANK|banco[2][17]~q ;
wire \REG_BANK|banco[1][17]~q ;
wire \REG_BANK|banco[3][17]~q ;
wire \REG_BANK|Mux14~14_combout ;
wire \REG_BANK|Mux14~15_combout ;
wire \REG_BANK|banco[6][17]~feeder_combout ;
wire \REG_BANK|banco[6][17]~q ;
wire \REG_BANK|banco[7][17]~q ;
wire \REG_BANK|banco[4][17]~q ;
wire \REG_BANK|banco[5][17]~feeder_combout ;
wire \REG_BANK|banco[5][17]~q ;
wire \REG_BANK|Mux14~12_combout ;
wire \REG_BANK|Mux14~13_combout ;
wire \REG_BANK|Mux14~16_combout ;
wire \REG_BANK|banco[14][17]~q ;
wire \REG_BANK|banco[15][17]~q ;
wire \REG_BANK|banco[13][17]~feeder_combout ;
wire \REG_BANK|banco[13][17]~q ;
wire \REG_BANK|banco[12][17]~feeder_combout ;
wire \REG_BANK|banco[12][17]~q ;
wire \REG_BANK|Mux14~17_combout ;
wire \REG_BANK|Mux14~18_combout ;
wire \REG_BANK|Mux14~19_combout ;
wire \REG_BANK|banco[19][17]~q ;
wire \REG_BANK|banco[23][17]~q ;
wire \REG_BANK|Mux14~7_combout ;
wire \REG_BANK|banco[31][17]~q ;
wire \REG_BANK|Mux14~8_combout ;
wire \REG_BANK|banco[25][17]~feeder_combout ;
wire \REG_BANK|banco[25][17]~q ;
wire \REG_BANK|banco[29][17]~feeder_combout ;
wire \REG_BANK|banco[29][17]~q ;
wire \REG_BANK|banco[17][17]~feeder_combout ;
wire \REG_BANK|banco[17][17]~q ;
wire \REG_BANK|banco[21][17]~feeder_combout ;
wire \REG_BANK|banco[21][17]~q ;
wire \REG_BANK|Mux14~0_combout ;
wire \REG_BANK|Mux14~1_combout ;
wire \REG_BANK|banco[28][17]~q ;
wire \REG_BANK|banco[20][17]~q ;
wire \REG_BANK|banco[16][17]~q ;
wire \REG_BANK|banco[24][17]~feeder_combout ;
wire \REG_BANK|banco[24][17]~q ;
wire \REG_BANK|Mux14~4_combout ;
wire \REG_BANK|Mux14~5_combout ;
wire \REG_BANK|banco[30][17]~q ;
wire \REG_BANK|banco[22][17]~q ;
wire \REG_BANK|banco[18][17]~q ;
wire \REG_BANK|banco[26][17]~q ;
wire \REG_BANK|Mux14~2_combout ;
wire \REG_BANK|Mux14~3_combout ;
wire \REG_BANK|Mux14~6_combout ;
wire \REG_BANK|Mux14~9_combout ;
wire \REG_BANK|Mux14~20_combout ;
wire \REG_BANK|banco[29][16]~feeder_combout ;
wire \REG_BANK|banco[29][16]~q ;
wire \REG_BANK|banco[21][16]~q ;
wire \REG_BANK|banco[25][16]~q ;
wire \REG_BANK|banco[17][16]~feeder_combout ;
wire \REG_BANK|banco[17][16]~q ;
wire \REG_BANK|Mux15~0_combout ;
wire \REG_BANK|Mux15~1_combout ;
wire \REG_BANK|banco[31][16]~q ;
wire \REG_BANK|banco[23][16]~q ;
wire \REG_BANK|banco[27][16]~q ;
wire \REG_BANK|banco[19][16]~q ;
wire \REG_BANK|Mux15~7_combout ;
wire \REG_BANK|Mux15~8_combout ;
wire \REG_BANK|banco[18][16]~q ;
wire \REG_BANK|banco[22][16]~q ;
wire \REG_BANK|Mux15~2_combout ;
wire \REG_BANK|banco[26][16]~q ;
wire \REG_BANK|banco[30][16]~q ;
wire \REG_BANK|Mux15~3_combout ;
wire \REG_BANK|banco[20][16]~q ;
wire \REG_BANK|banco[16][16]~q ;
wire \REG_BANK|Mux15~4_combout ;
wire \REG_BANK|banco[28][16]~q ;
wire \REG_BANK|banco[24][16]~q ;
wire \REG_BANK|Mux15~5_combout ;
wire \REG_BANK|Mux15~6_combout ;
wire \REG_BANK|Mux15~9_combout ;
wire \REG_BANK|banco[7][16]~feeder_combout ;
wire \REG_BANK|banco[7][16]~q ;
wire \REG_BANK|banco[4][16]~q ;
wire \REG_BANK|banco[5][16]~q ;
wire \REG_BANK|Mux15~10_combout ;
wire \REG_BANK|banco[6][16]~q ;
wire \REG_BANK|Mux15~11_combout ;
wire \REG_BANK|banco[13][16]~q ;
wire \REG_BANK|banco[12][16]~q ;
wire \REG_BANK|Mux15~17_combout ;
wire \REG_BANK|banco[14][16]~q ;
wire \REG_BANK|Mux15~18_combout ;
wire \REG_BANK|banco[11][16]~feeder_combout ;
wire \REG_BANK|banco[11][16]~q ;
wire \REG_BANK|banco[9][16]~q ;
wire \REG_BANK|banco[10][16]~q ;
wire \REG_BANK|banco[8][16]~q ;
wire \REG_BANK|Mux15~12_combout ;
wire \REG_BANK|Mux15~13_combout ;
wire \REG_BANK|banco[2][16]~q ;
wire \REG_BANK|banco[1][16]~q ;
wire \REG_BANK|banco[3][16]~q ;
wire \REG_BANK|Mux15~14_combout ;
wire \REG_BANK|Mux15~15_combout ;
wire \REG_BANK|Mux15~16_combout ;
wire \REG_BANK|Mux15~19_combout ;
wire \REG_BANK|Mux15~20_combout ;
wire \ALU|Add1~31 ;
wire \ALU|Add1~33 ;
wire \ALU|Add1~35 ;
wire \ALU|Add1~36_combout ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~33 ;
wire \ALU|Add0~35 ;
wire \ALU|Add0~36_combout ;
wire \ALU|out[18]~303_combout ;
wire \ALU|out[18]~304_combout ;
wire \ALU|out[18]~305_combout ;
wire \ALU|ShiftLeft1~39_combout ;
wire \ALU|ShiftLeft1~20_combout ;
wire \ALU|ShiftLeft1~40_combout ;
wire \ALU|ShiftLeft1~33_combout ;
wire \ALU|ShiftLeft1~34_combout ;
wire \ALU|ShiftLeft1~80_combout ;
wire \ALU|out[19]~287_combout ;
wire \ALU|out[23]~198_combout ;
wire \ALU|out[18]~308_combout ;
wire \ALU|out[23]~194_combout ;
wire \ALU|out[18]~307_combout ;
wire \ALU|ShiftRight3~32_combout ;
wire \ALU|out[18]~309_combout ;
wire \ALU|out[18]~310_combout ;
wire \ALU|out[18]~311_combout ;
wire \ALU|out[18]~312_combout ;
wire \ALU|out[18]~313_combout ;
wire \ALU|Add2~35 ;
wire \ALU|Add2~36_combout ;
wire \ALU|out[18]~306_combout ;
wire \ALU|out[18]~314_combout ;
wire \ALU|out[18]~315_combout ;
wire \REG_BANK|banco[29][18]~q ;
wire \REG_BANK|Mux45~0_combout ;
wire \REG_BANK|Mux45~1_combout ;
wire \REG_BANK|Mux45~7_combout ;
wire \REG_BANK|Mux45~8_combout ;
wire \REG_BANK|Mux45~2_combout ;
wire \REG_BANK|Mux45~3_combout ;
wire \REG_BANK|Mux45~4_combout ;
wire \REG_BANK|Mux45~5_combout ;
wire \REG_BANK|Mux45~6_combout ;
wire \REG_BANK|Mux45~9_combout ;
wire \REG_BANK|Mux45~14_combout ;
wire \REG_BANK|Mux45~15_combout ;
wire \REG_BANK|Mux45~12_combout ;
wire \REG_BANK|Mux45~13_combout ;
wire \REG_BANK|Mux45~16_combout ;
wire \REG_BANK|Mux45~10_combout ;
wire \REG_BANK|Mux45~11_combout ;
wire \REG_BANK|Mux45~17_combout ;
wire \REG_BANK|Mux45~18_combout ;
wire \REG_BANK|Mux45~19_combout ;
wire \REG_BANK|Mux45~20_combout ;
wire \LATCH_busB|out[18]~feeder_combout ;
wire \ALU|ShiftLeft0~19_combout ;
wire \ALU|ShiftLeft0~20_combout ;
wire \ALU|ShiftLeft0~21_combout ;
wire \ALU|ShiftLeft0~72_combout ;
wire \ALU|out[19]~276_combout ;
wire \ALU|out[19]~280_combout ;
wire \ALU|out[19]~281_combout ;
wire \ALU|Add0~37 ;
wire \ALU|Add0~38_combout ;
wire \ALU|Add1~37 ;
wire \ALU|Add1~38_combout ;
wire \ALU|out[19]~282_combout ;
wire \ALU|ShiftRight1~29_combout ;
wire \ALU|ShiftRight1~28_combout ;
wire \ALU|ShiftRight1~30_combout ;
wire \ALU|out[19]~278_combout ;
wire \ALU|out[19]~279_combout ;
wire \ALU|out[19]~283_combout ;
wire \ALU|out[19]~284_combout ;
wire \ALU|out[19]~285_combout ;
wire \ALU|Add2~37 ;
wire \ALU|Add2~38_combout ;
wire \ALU|ShiftLeft1~72_combout ;
wire \ALU|ShiftLeft1~73_combout ;
wire \ALU|ShiftLeft1~74_combout ;
wire \ALU|out[19]~288_combout ;
wire \ALU|ShiftLeft1~28_combout ;
wire \ALU|ShiftLeft1~88_combout ;
wire \ALU|out[19]~286_combout ;
wire \ALU|out[19]~290_combout ;
wire \ALU|out[19]~291_combout ;
wire \ALU|ShiftRight3~26_combout ;
wire \ALU|ShiftRight3~29_combout ;
wire \ALU|ShiftRight3~30_combout ;
wire \ALU|out[19]~292_combout ;
wire \ALU|out[19]~289_combout ;
wire \ALU|out[19]~293_combout ;
wire \ALU|out[19]~294_combout ;
wire \ALU|out[19]~295_combout ;
wire \REG_BANK|banco[15][19]~feeder_combout ;
wire \REG_BANK|banco[15][19]~q ;
wire \REG_BANK|Mux44~17_combout ;
wire \REG_BANK|Mux44~18_combout ;
wire \REG_BANK|Mux44~10_combout ;
wire \REG_BANK|Mux44~11_combout ;
wire \REG_BANK|Mux44~12_combout ;
wire \REG_BANK|Mux44~13_combout ;
wire \REG_BANK|Mux44~14_combout ;
wire \REG_BANK|Mux44~15_combout ;
wire \REG_BANK|Mux44~16_combout ;
wire \REG_BANK|Mux44~19_combout ;
wire \REG_BANK|Mux44~0_combout ;
wire \REG_BANK|Mux44~1_combout ;
wire \REG_BANK|Mux44~7_combout ;
wire \REG_BANK|Mux44~8_combout ;
wire \REG_BANK|Mux44~4_combout ;
wire \REG_BANK|Mux44~5_combout ;
wire \REG_BANK|Mux44~2_combout ;
wire \REG_BANK|Mux44~3_combout ;
wire \REG_BANK|Mux44~6_combout ;
wire \REG_BANK|Mux44~9_combout ;
wire \REG_BANK|Mux44~20_combout ;
wire \LATCH_busB|out[19]~feeder_combout ;
wire \ALU|Add1~39 ;
wire \ALU|Add1~40_combout ;
wire \ALU|Add0~39 ;
wire \ALU|Add0~40_combout ;
wire \ALU|out[20]~256_combout ;
wire \ALU|out[20]~270_combout ;
wire \ALU|out[20]~271_combout ;
wire \ALU|out[23]~206_combout ;
wire \ALU|ShiftRight1~24_combout ;
wire \ALU|ShiftRight1~25_combout ;
wire \ALU|out[20]~268_combout ;
wire \ALU|ShiftLeft0~49_combout ;
wire \ALU|ShiftLeft0~70_combout ;
wire \ALU|ShiftLeft0~47_combout ;
wire \ALU|ShiftLeft0~69_combout ;
wire \ALU|ShiftLeft0~71_combout ;
wire \ALU|out[4]~266_combout ;
wire \ALU|out[20]~267_combout ;
wire \ALU|out[20]~269_combout ;
wire \ALU|out[20]~272_combout ;
wire \ALU|out[20]~257_combout ;
wire \ALU|Add2~39 ;
wire \ALU|Add2~40_combout ;
wire \ALU|ShiftLeft1~56_combout ;
wire \ALU|ShiftLeft1~69_combout ;
wire \ALU|ShiftLeft1~58_combout ;
wire \ALU|ShiftLeft1~21_combout ;
wire \ALU|ShiftLeft1~70_combout ;
wire \ALU|ShiftLeft1~71_combout ;
wire \ALU|out[20]~260_combout ;
wire \ALU|out[20]~258_combout ;
wire \ALU|out[20]~259_combout ;
wire \ALU|ShiftRight2~8_combout ;
wire \ALU|ShiftRight3~24_combout ;
wire \ALU|ShiftRight3~25_combout ;
wire \ALU|out[20]~261_combout ;
wire \ALU|out[20]~262_combout ;
wire \ALU|out[20]~263_combout ;
wire \ALU|out[20]~264_combout ;
wire \ALU|out[20]~273_combout ;
wire \ALU|out[20]~274_combout ;
wire \REG_BANK|banco[5][20]~feeder_combout ;
wire \REG_BANK|banco[5][20]~q ;
wire \REG_BANK|Mux43~10_combout ;
wire \REG_BANK|Mux43~11_combout ;
wire \REG_BANK|Mux43~14_combout ;
wire \REG_BANK|Mux43~15_combout ;
wire \REG_BANK|Mux43~12_combout ;
wire \REG_BANK|Mux43~13_combout ;
wire \REG_BANK|Mux43~16_combout ;
wire \REG_BANK|Mux43~17_combout ;
wire \REG_BANK|Mux43~18_combout ;
wire \REG_BANK|Mux43~19_combout ;
wire \REG_BANK|Mux43~0_combout ;
wire \REG_BANK|Mux43~1_combout ;
wire \REG_BANK|Mux43~4_combout ;
wire \REG_BANK|Mux43~5_combout ;
wire \REG_BANK|Mux43~2_combout ;
wire \REG_BANK|Mux43~3_combout ;
wire \REG_BANK|Mux43~6_combout ;
wire \REG_BANK|Mux43~7_combout ;
wire \REG_BANK|Mux43~8_combout ;
wire \REG_BANK|Mux43~9_combout ;
wire \REG_BANK|Mux43~20_combout ;
wire \LATCH_busB|out[20]~feeder_combout ;
wire \ALU|ShiftRight3~23_combout ;
wire \ALU|ShiftRight3~28_combout ;
wire \ALU|out[7]~512_combout ;
wire \ALU|out[27]~118_combout ;
wire \ALU|out[6]~510_combout ;
wire \ALU|ShiftRight3~4_combout ;
wire \ALU|out[7]~509_combout ;
wire \ALU|out[7]~511_combout ;
wire \ALU|ShiftRight3~42_combout ;
wire \ALU|ShiftRight3~43_combout ;
wire \ALU|ShiftRight3~44_combout ;
wire \ALU|out[7]~508_combout ;
wire \ALU|out[7]~513_combout ;
wire \ALU|Add2~14_combout ;
wire \ALU|out[7]~515_combout ;
wire \ALU|out[7]~516_combout ;
wire \ALU|out[7]~514_combout ;
wire \ALU|out[7]~517_combout ;
wire \ALU|out[7]~521_combout ;
wire \ALU|ShiftRight1~43_combout ;
wire \ALU|ShiftRight1~42_combout ;
wire \ALU|ShiftRight1~44_combout ;
wire \ALU|out[7]~518_combout ;
wire \ALU|out[6]~519_combout ;
wire \ALU|ShiftRight1~4_combout ;
wire \ALU|ShiftRight1~14_combout ;
wire \ALU|out[7]~205_combout ;
wire \ALU|out[7]~520_combout ;
wire \ALU|out[7]~522_combout ;
wire \ALU|out[7]~524_combout ;
wire \ALU|Add0~14_combout ;
wire \ALU|Add1~14_combout ;
wire \ALU|out[7]~525_combout ;
wire \ALU|out[7]~526_combout ;
wire \ALU|out[7]~523_combout ;
wire \ALU|out[7]~643_combout ;
wire \ALU|out[7]~527_combout ;
wire \ALU|out[7]~528_combout ;
wire \REG_BANK|banco[27][7]~q ;
wire \REG_BANK|Mux56~7_combout ;
wire \REG_BANK|Mux56~8_combout ;
wire \REG_BANK|Mux56~0_combout ;
wire \REG_BANK|Mux56~1_combout ;
wire \REG_BANK|Mux56~2_combout ;
wire \REG_BANK|Mux56~3_combout ;
wire \REG_BANK|Mux56~4_combout ;
wire \REG_BANK|Mux56~5_combout ;
wire \REG_BANK|Mux56~6_combout ;
wire \REG_BANK|Mux56~9_combout ;
wire \REG_BANK|Mux56~10_combout ;
wire \REG_BANK|Mux56~11_combout ;
wire \REG_BANK|Mux56~12_combout ;
wire \REG_BANK|Mux56~13_combout ;
wire \REG_BANK|Mux56~14_combout ;
wire \REG_BANK|Mux56~15_combout ;
wire \REG_BANK|Mux56~16_combout ;
wire \REG_BANK|Mux56~17_combout ;
wire \REG_BANK|Mux56~18_combout ;
wire \REG_BANK|Mux56~19_combout ;
wire \REG_BANK|Mux56~20_combout ;
wire \LATCH_busB|out[7]~feeder_combout ;
wire \ALU|ShiftLeft0~33_combout ;
wire \ALU|ShiftLeft0~57_combout ;
wire \ALU|ShiftLeft0~80_combout ;
wire \ALU|ShiftLeft0~81_combout ;
wire \ALU|out[9]~484_combout ;
wire \ALU|out[9]~485_combout ;
wire \ALU|Add1~18_combout ;
wire \ALU|Add0~18_combout ;
wire \ALU|out[9]~486_combout ;
wire \ALU|out[9]~487_combout ;
wire \ALU|out[9]~488_combout ;
wire \ALU|out~477_combout ;
wire \ALU|ShiftRight3~1_combout ;
wire \ALU|ShiftRight3~11_combout ;
wire \ALU|ShiftRight3~10_combout ;
wire \ALU|out[9]~638_combout ;
wire \ALU|out[9]~478_combout ;
wire \ALU|ShiftRight2~16_combout ;
wire \ALU|out[9]~473_combout ;
wire \ALU|ShiftLeft1~46_combout ;
wire \ALU|ShiftLeft1~49_combout ;
wire \ALU|ShiftLeft1~81_combout ;
wire \ALU|ShiftLeft1~82_combout ;
wire \ALU|ShiftRight2~1_combout ;
wire \ALU|ShiftRight2~21_combout ;
wire \ALU|out[9]~472_combout ;
wire \ALU|ShiftRight2~26_combout ;
wire \ALU|ShiftRight2~31_combout ;
wire \ALU|ShiftRight2~32_combout ;
wire \ALU|out[9]~471_combout ;
wire \ALU|out[9]~474_combout ;
wire \ALU|Add2~18_combout ;
wire \ALU|out[9]~476_combout ;
wire \ALU|out[9]~475_combout ;
wire \ALU|out[9]~479_combout ;
wire \ALU|ShiftRight0~31_combout ;
wire \ALU|Selector30~0_combout ;
wire \ALU|ShiftRight0~19_combout ;
wire \ALU|ShiftRight0~18_combout ;
wire \ALU|ShiftRight0~20_combout ;
wire \ALU|out[9]~482_combout ;
wire \ALU|out[9]~480_combout ;
wire \ALU|ShiftRight1~10_combout ;
wire \ALU|ShiftRight1~11_combout ;
wire \ALU|out[9]~481_combout ;
wire \ALU|out[9]~483_combout ;
wire \ALU|out[9]~489_combout ;
wire \REG_BANK|banco[27][9]~q ;
wire \REG_BANK|Mux54~7_combout ;
wire \REG_BANK|Mux54~8_combout ;
wire \REG_BANK|Mux54~0_combout ;
wire \REG_BANK|Mux54~1_combout ;
wire \REG_BANK|Mux54~4_combout ;
wire \REG_BANK|Mux54~5_combout ;
wire \REG_BANK|Mux54~2_combout ;
wire \REG_BANK|Mux54~3_combout ;
wire \REG_BANK|Mux54~6_combout ;
wire \REG_BANK|Mux54~9_combout ;
wire \REG_BANK|Mux54~10_combout ;
wire \REG_BANK|Mux54~11_combout ;
wire \REG_BANK|Mux54~14_combout ;
wire \REG_BANK|Mux54~15_combout ;
wire \REG_BANK|Mux54~12_combout ;
wire \REG_BANK|Mux54~13_combout ;
wire \REG_BANK|Mux54~16_combout ;
wire \REG_BANK|Mux54~17_combout ;
wire \REG_BANK|Mux54~18_combout ;
wire \REG_BANK|Mux54~19_combout ;
wire \REG_BANK|Mux54~20_combout ;
wire \LATCH_busB|out[9]~feeder_combout ;
wire \ALU|ShiftRight0~30_combout ;
wire \ALU|ShiftRight0~32_combout ;
wire \ALU|out[8]~498_combout ;
wire \ALU|ShiftRight0~21_combout ;
wire \ALU|out[8]~349_combout ;
wire \ALU|out[8]~499_combout ;
wire \ALU|out[8]~500_combout ;
wire \ALU|ShiftLeft0~83_combout ;
wire \ALU|ShiftLeft0~84_combout ;
wire \ALU|ShiftLeft0~85_combout ;
wire \ALU|out[8]~501_combout ;
wire \ALU|out[8]~502_combout ;
wire \ALU|out[8]~504_combout ;
wire \ALU|Add1~16_combout ;
wire \ALU|Add0~16_combout ;
wire \ALU|out[8]~503_combout ;
wire \ALU|out[8]~505_combout ;
wire \ALU|out[8]~506_combout ;
wire \ALU|out[8]~496_combout ;
wire \ALU|Add2~16_combout ;
wire \ALU|out[8]~494_combout ;
wire \ALU|out[8]~495_combout ;
wire \ALU|ShiftLeft1~85_combout ;
wire \ALU|ShiftLeft1~86_combout ;
wire \ALU|ShiftLeft1~87_combout ;
wire \ALU|out[8]~346_combout ;
wire \ALU|ShiftRight2~33_combout ;
wire \ALU|out[8]~490_combout ;
wire \ALU|out[8]~491_combout ;
wire \ALU|ShiftRight2~11_combout ;
wire \ALU|out[8]~492_combout ;
wire \ALU|out[8]~493_combout ;
wire \ALU|out[8]~497_combout ;
wire \ALU|out[8]~507_combout ;
wire \REG_BANK|banco[14][8]~feeder_combout ;
wire \REG_BANK|banco[14][8]~q ;
wire \REG_BANK|Mux55~17_combout ;
wire \REG_BANK|Mux55~18_combout ;
wire \REG_BANK|Mux55~10_combout ;
wire \REG_BANK|Mux55~11_combout ;
wire \REG_BANK|Mux55~12_combout ;
wire \REG_BANK|Mux55~13_combout ;
wire \REG_BANK|Mux55~14_combout ;
wire \REG_BANK|Mux55~15_combout ;
wire \REG_BANK|Mux55~16_combout ;
wire \REG_BANK|Mux55~19_combout ;
wire \REG_BANK|Mux55~7_combout ;
wire \REG_BANK|Mux55~8_combout ;
wire \REG_BANK|Mux55~0_combout ;
wire \REG_BANK|Mux55~1_combout ;
wire \REG_BANK|Mux55~2_combout ;
wire \REG_BANK|Mux55~3_combout ;
wire \REG_BANK|Mux55~4_combout ;
wire \REG_BANK|Mux55~5_combout ;
wire \REG_BANK|Mux55~6_combout ;
wire \REG_BANK|Mux55~9_combout ;
wire \REG_BANK|Mux55~20_combout ;
wire \ALU|ShiftLeft0~56_combout ;
wire \ALU|ShiftLeft0~64_combout ;
wire \ALU|out[16]~353_combout ;
wire \ALU|ShiftLeft0~82_combout ;
wire \ALU|out[16]~354_combout ;
wire \ALU|out[16]~351_combout ;
wire \ALU|out[16]~352_combout ;
wire \ALU|ShiftRight0~22_combout ;
wire \ALU|Add1~32_combout ;
wire \ALU|Add0~32_combout ;
wire \ALU|out[16]~652_combout ;
wire \ALU|out[16]~653_combout ;
wire \ALU|out[16]~356_combout ;
wire \ALU|ShiftRight2~23_combout ;
wire \ALU|out[16]~343_combout ;
wire \ALU|ShiftLeft1~84_combout ;
wire \ALU|out[16]~344_combout ;
wire \ALU|out[16]~347_combout ;
wire \ALU|out[16]~341_combout ;
wire \ALU|out[16]~339_combout ;
wire \ALU|Add2~31 ;
wire \ALU|Add2~32_combout ;
wire \ALU|out[16]~340_combout ;
wire \ALU|out[16]~342_combout ;
wire \ALU|out[16]~348_combout ;
wire \ALU|out[16]~357_combout ;
wire \REG_BANK|banco[15][16]~feeder_combout ;
wire \REG_BANK|banco[15][16]~q ;
wire \REG_BANK|Mux47~17_combout ;
wire \REG_BANK|Mux47~18_combout ;
wire \REG_BANK|Mux47~12_combout ;
wire \REG_BANK|Mux47~13_combout ;
wire \REG_BANK|Mux47~14_combout ;
wire \REG_BANK|Mux47~15_combout ;
wire \REG_BANK|Mux47~16_combout ;
wire \REG_BANK|Mux47~10_combout ;
wire \REG_BANK|Mux47~11_combout ;
wire \REG_BANK|Mux47~19_combout ;
wire \REG_BANK|Mux47~7_combout ;
wire \REG_BANK|Mux47~8_combout ;
wire \REG_BANK|Mux47~0_combout ;
wire \REG_BANK|Mux47~1_combout ;
wire \REG_BANK|Mux47~2_combout ;
wire \REG_BANK|Mux47~3_combout ;
wire \REG_BANK|Mux47~4_combout ;
wire \REG_BANK|Mux47~5_combout ;
wire \REG_BANK|Mux47~6_combout ;
wire \REG_BANK|Mux47~9_combout ;
wire \REG_BANK|Mux47~20_combout ;
wire \LATCH_busB|out[16]~feeder_combout ;
wire \ALU|Add2~33 ;
wire \ALU|Add2~34_combout ;
wire \ALU|out[17]~330_combout ;
wire \ALU|ShiftRight3~33_combout ;
wire \ALU|out[17]~331_combout ;
wire \ALU|out[17]~332_combout ;
wire \ALU|out[17]~333_combout ;
wire \ALU|ShiftLeft1~51_combout ;
wire \ALU|ShiftLeft1~57_combout ;
wire \ALU|ShiftLeft1~83_combout ;
wire \ALU|out[17]~327_combout ;
wire \ALU|out[17]~326_combout ;
wire \ALU|out[17]~328_combout ;
wire \ALU|out[17]~334_combout ;
wire \ALU|out[17]~335_combout ;
wire \ALU|ShiftRight1~33_combout ;
wire \ALU|out[17]~323_combout ;
wire \ALU|out[17]~324_combout ;
wire \ALU|Add1~34_combout ;
wire \ALU|Add0~34_combout ;
wire \ALU|out[17]~321_combout ;
wire \ALU|out[17]~320_combout ;
wire \ALU|out[17]~322_combout ;
wire \ALU|out[17]~318_combout ;
wire \ALU|ShiftLeft0~48_combout ;
wire \ALU|ShiftLeft0~59_combout ;
wire \ALU|ShiftLeft0~79_combout ;
wire \ALU|out[17]~316_combout ;
wire \ALU|out[17]~317_combout ;
wire \ALU|out[17]~319_combout ;
wire \ALU|out[17]~325_combout ;
wire \ALU|out[17]~336_combout ;
wire \REG_BANK|banco[27][17]~q ;
wire \REG_BANK|Mux46~7_combout ;
wire \REG_BANK|Mux46~8_combout ;
wire \REG_BANK|Mux46~2_combout ;
wire \REG_BANK|Mux46~3_combout ;
wire \REG_BANK|Mux46~4_combout ;
wire \REG_BANK|Mux46~5_combout ;
wire \REG_BANK|Mux46~6_combout ;
wire \REG_BANK|Mux46~0_combout ;
wire \REG_BANK|Mux46~1_combout ;
wire \REG_BANK|Mux46~9_combout ;
wire \REG_BANK|Mux46~10_combout ;
wire \REG_BANK|Mux46~11_combout ;
wire \REG_BANK|Mux46~17_combout ;
wire \REG_BANK|Mux46~18_combout ;
wire \REG_BANK|Mux46~14_combout ;
wire \REG_BANK|Mux46~15_combout ;
wire \REG_BANK|Mux46~12_combout ;
wire \REG_BANK|Mux46~13_combout ;
wire \REG_BANK|Mux46~16_combout ;
wire \REG_BANK|Mux46~19_combout ;
wire \REG_BANK|Mux46~20_combout ;
wire \LATCH_busB|out[17]~feeder_combout ;
wire \ALU|ShiftRight2~19_combout ;
wire \ALU|ShiftRight2~20_combout ;
wire \ALU|out[5]~548_combout ;
wire \ALU|ShiftLeft1~47_combout ;
wire \ALU|ShiftRight2~14_combout ;
wire \ALU|ShiftRight3~20_combout ;
wire \ALU|out[5]~644_combout ;
wire \ALU|out[5]~549_combout ;
wire \ALU|Add2~10_combout ;
wire \ALU|out[5]~551_combout ;
wire \ALU|out[5]~552_combout ;
wire \ALU|ShiftRight3~21_combout ;
wire \ALU|ShiftRight3~22_combout ;
wire \ALU|out[5]~550_combout ;
wire \ALU|out[5]~553_combout ;
wire \ALU|ShiftRight3~47_combout ;
wire \ALU|ShiftRight2~34_combout ;
wire \ALU|ShiftRight2~35_combout ;
wire \ALU|out[5]~547_combout ;
wire \ALU|out[5]~554_combout ;
wire \ALU|ShiftRight0~0_combout ;
wire \ALU|out[5]~238_combout ;
wire \ALU|Add0~10_combout ;
wire \ALU|Add1~10_combout ;
wire \ALU|out[5]~561_combout ;
wire \ALU|out[5]~559_combout ;
wire \ALU|out[5]~560_combout ;
wire \ALU|out[5]~562_combout ;
wire \ALU|ShiftLeft0~55_combout ;
wire \ALU|out[5]~557_combout ;
wire \ALU|ShiftRight1~47_combout ;
wire \ALU|ShiftRight0~33_combout ;
wire \ALU|ShiftRight0~34_combout ;
wire \ALU|out[5]~555_combout ;
wire \ALU|out[5]~556_combout ;
wire \ALU|out[5]~558_combout ;
wire \ALU|out[5]~563_combout ;
wire \REG_BANK|banco[9][5]~feeder_combout ;
wire \REG_BANK|banco[9][5]~q ;
wire \REG_BANK|Mux58~10_combout ;
wire \REG_BANK|Mux58~11_combout ;
wire \REG_BANK|Mux58~17_combout ;
wire \REG_BANK|Mux58~18_combout ;
wire \REG_BANK|Mux58~14_combout ;
wire \REG_BANK|Mux58~15_combout ;
wire \REG_BANK|Mux58~12_combout ;
wire \REG_BANK|Mux58~13_combout ;
wire \REG_BANK|Mux58~16_combout ;
wire \REG_BANK|Mux58~19_combout ;
wire \REG_BANK|Mux58~7_combout ;
wire \REG_BANK|Mux58~8_combout ;
wire \REG_BANK|Mux58~0_combout ;
wire \REG_BANK|Mux58~1_combout ;
wire \REG_BANK|Mux58~4_combout ;
wire \REG_BANK|Mux58~5_combout ;
wire \REG_BANK|Mux58~2_combout ;
wire \REG_BANK|Mux58~3_combout ;
wire \REG_BANK|Mux58~6_combout ;
wire \REG_BANK|Mux58~9_combout ;
wire \REG_BANK|Mux58~20_combout ;
wire \ALU|ShiftLeft1~27_combout ;
wire \ALU|ShiftLeft1~29_combout ;
wire \ALU|ShiftLeft1~30_combout ;
wire \ALU|out[22]~232_combout ;
wire \ALU|out[22]~235_combout ;
wire \ALU|Add2~41 ;
wire \ALU|Add2~43 ;
wire \ALU|Add2~44_combout ;
wire \ALU|ShiftLeft1~22_combout ;
wire \ALU|ShiftLeft1~37_combout ;
wire \ALU|ShiftLeft1~38_combout ;
wire \ALU|out[22]~230_combout ;
wire \ALU|out[22]~46_combout ;
wire \ALU|out[22]~231_combout ;
wire \ALU|out[22]~236_combout ;
wire \REG_BANK|banco[2][22]~q ;
wire \REG_BANK|banco[3][22]~q ;
wire \REG_BANK|banco[1][22]~feeder_combout ;
wire \REG_BANK|banco[1][22]~q ;
wire \REG_BANK|Mux9~14_combout ;
wire \REG_BANK|Mux9~15_combout ;
wire \REG_BANK|banco[8][22]~feeder_combout ;
wire \REG_BANK|banco[8][22]~q ;
wire \REG_BANK|banco[10][22]~q ;
wire \REG_BANK|Mux9~12_combout ;
wire \REG_BANK|banco[9][22]~q ;
wire \REG_BANK|banco[11][22]~q ;
wire \REG_BANK|Mux9~13_combout ;
wire \REG_BANK|Mux9~16_combout ;
wire \REG_BANK|banco[13][22]~q ;
wire \REG_BANK|banco[12][22]~q ;
wire \REG_BANK|Mux9~17_combout ;
wire \REG_BANK|banco[15][22]~q ;
wire \REG_BANK|banco[14][22]~q ;
wire \REG_BANK|Mux9~18_combout ;
wire \REG_BANK|banco[4][22]~q ;
wire \REG_BANK|Mux9~10_combout ;
wire \REG_BANK|banco[7][22]~q ;
wire \REG_BANK|banco[6][22]~q ;
wire \REG_BANK|Mux9~11_combout ;
wire \REG_BANK|Mux9~19_combout ;
wire \REG_BANK|banco[25][22]~feeder_combout ;
wire \REG_BANK|banco[25][22]~q ;
wire \REG_BANK|banco[17][22]~feeder_combout ;
wire \REG_BANK|banco[17][22]~q ;
wire \REG_BANK|Mux9~0_combout ;
wire \REG_BANK|banco[29][22]~q ;
wire \REG_BANK|banco[21][22]~q ;
wire \REG_BANK|Mux9~1_combout ;
wire \REG_BANK|banco[19][22]~q ;
wire \REG_BANK|banco[27][22]~q ;
wire \REG_BANK|Mux9~7_combout ;
wire \REG_BANK|banco[23][22]~q ;
wire \REG_BANK|banco[31][22]~q ;
wire \REG_BANK|Mux9~8_combout ;
wire \REG_BANK|banco[30][22]~q ;
wire \REG_BANK|banco[26][22]~q ;
wire \REG_BANK|banco[22][22]~q ;
wire \REG_BANK|banco[18][22]~q ;
wire \REG_BANK|Mux9~2_combout ;
wire \REG_BANK|Mux9~3_combout ;
wire \REG_BANK|banco[20][22]~q ;
wire \REG_BANK|banco[16][22]~q ;
wire \REG_BANK|Mux9~4_combout ;
wire \REG_BANK|banco[24][22]~q ;
wire \REG_BANK|banco[28][22]~q ;
wire \REG_BANK|Mux9~5_combout ;
wire \REG_BANK|Mux9~6_combout ;
wire \REG_BANK|Mux9~9_combout ;
wire \REG_BANK|Mux9~20_combout ;
wire \ALU|out[22]~219_combout ;
wire \ALU|out[22]~221_combout ;
wire \ALU|out~217_combout ;
wire \ALU|ShiftLeft0~42_combout ;
wire \ALU|out[22]~218_combout ;
wire \REG_BANK|banco[10][21]~q ;
wire \REG_BANK|banco[8][21]~q ;
wire \REG_BANK|Mux10~10_combout ;
wire \REG_BANK|banco[11][21]~q ;
wire \REG_BANK|banco[9][21]~q ;
wire \REG_BANK|Mux10~11_combout ;
wire \REG_BANK|banco[14][21]~q ;
wire \REG_BANK|banco[12][21]~feeder_combout ;
wire \REG_BANK|banco[12][21]~q ;
wire \REG_BANK|banco[13][21]~feeder_combout ;
wire \REG_BANK|banco[13][21]~q ;
wire \REG_BANK|Mux10~17_combout ;
wire \REG_BANK|Mux10~18_combout ;
wire \REG_BANK|banco[2][21]~q ;
wire \REG_BANK|banco[1][21]~q ;
wire \REG_BANK|Mux10~14_combout ;
wire \REG_BANK|banco[3][21]~q ;
wire \REG_BANK|Mux10~15_combout ;
wire \REG_BANK|banco[4][21]~q ;
wire \REG_BANK|banco[5][21]~feeder_combout ;
wire \REG_BANK|banco[5][21]~q ;
wire \REG_BANK|Mux10~12_combout ;
wire \REG_BANK|banco[7][21]~feeder_combout ;
wire \REG_BANK|banco[7][21]~q ;
wire \REG_BANK|banco[6][21]~q ;
wire \REG_BANK|Mux10~13_combout ;
wire \REG_BANK|Mux10~16_combout ;
wire \REG_BANK|Mux10~19_combout ;
wire \REG_BANK|banco[25][21]~q ;
wire \REG_BANK|banco[29][21]~q ;
wire \REG_BANK|banco[21][21]~feeder_combout ;
wire \REG_BANK|banco[21][21]~q ;
wire \REG_BANK|banco[17][21]~feeder_combout ;
wire \REG_BANK|banco[17][21]~q ;
wire \REG_BANK|Mux10~0_combout ;
wire \REG_BANK|Mux10~1_combout ;
wire \REG_BANK|banco[24][21]~q ;
wire \REG_BANK|banco[16][21]~q ;
wire \REG_BANK|Mux10~4_combout ;
wire \REG_BANK|banco[20][21]~q ;
wire \REG_BANK|banco[28][21]~q ;
wire \REG_BANK|Mux10~5_combout ;
wire \REG_BANK|banco[18][21]~q ;
wire \REG_BANK|banco[26][21]~q ;
wire \REG_BANK|Mux10~2_combout ;
wire \REG_BANK|banco[22][21]~q ;
wire \REG_BANK|banco[30][21]~q ;
wire \REG_BANK|Mux10~3_combout ;
wire \REG_BANK|Mux10~6_combout ;
wire \REG_BANK|banco[31][21]~q ;
wire \REG_BANK|banco[27][21]~feeder_combout ;
wire \REG_BANK|banco[27][21]~q ;
wire \REG_BANK|banco[23][21]~q ;
wire \REG_BANK|banco[19][21]~q ;
wire \REG_BANK|Mux10~7_combout ;
wire \REG_BANK|Mux10~8_combout ;
wire \REG_BANK|Mux10~9_combout ;
wire \REG_BANK|Mux10~20_combout ;
wire \ALU|Add0~41 ;
wire \ALU|Add0~43 ;
wire \ALU|Add0~44_combout ;
wire \ALU|ShiftLeft0~27_combout ;
wire \ALU|ShiftLeft0~22_combout ;
wire \ALU|ShiftLeft0~28_combout ;
wire \ALU|out[22]~222_combout ;
wire \ALU|out[22]~223_combout ;
wire \ALU|out[22]~226_combout ;
wire \ALU|out[22]~227_combout ;
wire \ALU|ShiftRight1~18_combout ;
wire \ALU|ShiftRight1~17_combout ;
wire \ALU|ShiftRight1~19_combout ;
wire \ALU|ShiftRight0~13_combout ;
wire \ALU|ShiftRight0~14_combout ;
wire \ALU|out[22]~220_combout ;
wire \ALU|out[22]~228_combout ;
wire \ALU|Add1~41 ;
wire \ALU|Add1~43 ;
wire \ALU|Add1~44_combout ;
wire \ALU|out[22]~224_combout ;
wire \ALU|out[22]~225_combout ;
wire \ALU|out[22]~229_combout ;
wire \ALU|out[22]~237_combout ;
wire \REG_BANK|banco[5][22]~q ;
wire \REG_BANK|Mux41~10_combout ;
wire \REG_BANK|Mux41~11_combout ;
wire \REG_BANK|Mux41~17_combout ;
wire \REG_BANK|Mux41~18_combout ;
wire \REG_BANK|Mux41~14_combout ;
wire \REG_BANK|Mux41~15_combout ;
wire \REG_BANK|Mux41~12_combout ;
wire \REG_BANK|Mux41~13_combout ;
wire \REG_BANK|Mux41~16_combout ;
wire \REG_BANK|Mux41~19_combout ;
wire \REG_BANK|Mux41~7_combout ;
wire \REG_BANK|Mux41~8_combout ;
wire \REG_BANK|Mux41~0_combout ;
wire \REG_BANK|Mux41~1_combout ;
wire \REG_BANK|Mux41~2_combout ;
wire \REG_BANK|Mux41~3_combout ;
wire \REG_BANK|Mux41~4_combout ;
wire \REG_BANK|Mux41~5_combout ;
wire \REG_BANK|Mux41~6_combout ;
wire \REG_BANK|Mux41~9_combout ;
wire \REG_BANK|Mux41~20_combout ;
wire \LATCH_busB|out[22]~feeder_combout ;
wire \ALU|ShiftRight1~15_combout ;
wire \ALU|ShiftRight0~16_combout ;
wire \ALU|ShiftRight1~20_combout ;
wire \ALU|ShiftRight1~22_combout ;
wire \ALU|out[21]~241_combout ;
wire \ALU|out[21]~62_combout ;
wire \ALU|out[21]~240_combout ;
wire \ALU|out[21]~242_combout ;
wire \ALU|out[21]~243_combout ;
wire \ALU|Add1~42_combout ;
wire \ALU|Add0~42_combout ;
wire \ALU|out[21]~246_combout ;
wire \ALU|ShiftLeft0~50_combout ;
wire \ALU|ShiftLeft0~51_combout ;
wire \ALU|out[21]~245_combout ;
wire \ALU|out[21]~247_combout ;
wire \ALU|out[21]~248_combout ;
wire \ALU|Add2~42_combout ;
wire \ALU|out[21]~74_combout ;
wire \ALU|out[21]~251_combout ;
wire \ALU|ShiftLeft1~59_combout ;
wire \ALU|ShiftLeft1~60_combout ;
wire \ALU|out[21]~250_combout ;
wire \ALU|out[21]~252_combout ;
wire \ALU|out[21]~645_combout ;
wire \ALU|out[21]~253_combout ;
wire \ALU|out[21]~249_combout ;
wire \ALU|out[21]~254_combout ;
wire \ALU|out[21]~255_combout ;
wire \REG_BANK|banco[15][21]~q ;
wire \REG_BANK|Mux42~17_combout ;
wire \REG_BANK|Mux42~18_combout ;
wire \REG_BANK|Mux42~14_combout ;
wire \REG_BANK|Mux42~15_combout ;
wire \REG_BANK|Mux42~12_combout ;
wire \REG_BANK|Mux42~13_combout ;
wire \REG_BANK|Mux42~16_combout ;
wire \REG_BANK|Mux42~10_combout ;
wire \REG_BANK|Mux42~11_combout ;
wire \REG_BANK|Mux42~19_combout ;
wire \REG_BANK|Mux42~4_combout ;
wire \REG_BANK|Mux42~5_combout ;
wire \REG_BANK|Mux42~2_combout ;
wire \REG_BANK|Mux42~3_combout ;
wire \REG_BANK|Mux42~6_combout ;
wire \REG_BANK|Mux42~7_combout ;
wire \REG_BANK|Mux42~8_combout ;
wire \REG_BANK|Mux42~0_combout ;
wire \REG_BANK|Mux42~1_combout ;
wire \REG_BANK|Mux42~9_combout ;
wire \REG_BANK|Mux42~20_combout ;
wire \LATCH_busB|out[21]~feeder_combout ;
wire \ALU|ShiftRight1~26_combout ;
wire \ALU|ShiftRight1~31_combout ;
wire \ALU|out[6]~530_combout ;
wire \ALU|out[6]~531_combout ;
wire \ALU|ShiftRight1~45_combout ;
wire \ALU|ShiftRight1~46_combout ;
wire \ALU|out[6]~529_combout ;
wire \ALU|out[6]~535_combout ;
wire \ALU|out[6]~532_combout ;
wire \ALU|Add0~12_combout ;
wire \ALU|Add1~12_combout ;
wire \ALU|out[6]~533_combout ;
wire \ALU|out[6]~534_combout ;
wire \ALU|out[6]~536_combout ;
wire \ALU|out[6]~537_combout ;
wire \ALU|ShiftRight3~45_combout ;
wire \ALU|ShiftRight3~46_combout ;
wire \ALU|out[6]~538_combout ;
wire \ALU|out[6]~539_combout ;
wire \ALU|out[14]~379_combout ;
wire \ALU|out[6]~540_combout ;
wire \ALU|out[6]~543_combout ;
wire \ALU|Add2~12_combout ;
wire \ALU|out[6]~542_combout ;
wire \ALU|out[6]~541_combout ;
wire \ALU|out[6]~544_combout ;
wire \ALU|out[6]~545_combout ;
wire \ALU|out[6]~546_combout ;
wire \REG_BANK|banco[29][6]~q ;
wire \REG_BANK|Mux57~0_combout ;
wire \REG_BANK|Mux57~1_combout ;
wire \REG_BANK|Mux57~7_combout ;
wire \REG_BANK|Mux57~8_combout ;
wire \REG_BANK|Mux57~2_combout ;
wire \REG_BANK|Mux57~3_combout ;
wire \REG_BANK|Mux57~4_combout ;
wire \REG_BANK|Mux57~5_combout ;
wire \REG_BANK|Mux57~6_combout ;
wire \REG_BANK|Mux57~9_combout ;
wire \REG_BANK|Mux57~17_combout ;
wire \REG_BANK|Mux57~18_combout ;
wire \REG_BANK|Mux57~10_combout ;
wire \REG_BANK|Mux57~11_combout ;
wire \REG_BANK|Mux57~12_combout ;
wire \REG_BANK|Mux57~13_combout ;
wire \REG_BANK|Mux57~14_combout ;
wire \REG_BANK|Mux57~15_combout ;
wire \REG_BANK|Mux57~16_combout ;
wire \REG_BANK|Mux57~19_combout ;
wire \REG_BANK|Mux57~20_combout ;
wire \LATCH_busB|out[6]~feeder_combout ;
wire \ALU|ShiftLeft1~12_combout ;
wire \ALU|ShiftLeft1~14_combout ;
wire \ALU|out[23]~197_combout ;
wire \ALU|Selector32~6_combout ;
wire \ALU|out[23]~199_combout ;
wire \ALU|out[23]~200_combout ;
wire \ALU|out[23]~201_combout ;
wire \ALU|ShiftLeft1~23_combout ;
wire \ALU|ShiftLeft1~24_combout ;
wire \ALU|out[23]~202_combout ;
wire \ALU|out[23]~195_combout ;
wire \ALU|out[23]~203_combout ;
wire \ALU|out[23]~192_combout ;
wire \ALU|out[23]~642_combout ;
wire \ALU|Add2~45 ;
wire \ALU|Add2~46_combout ;
wire \ALU|out[23]~193_combout ;
wire \REG_BANK|banco[27][23]~feeder_combout ;
wire \REG_BANK|banco[27][23]~q ;
wire \REG_BANK|banco[23][23]~q ;
wire \REG_BANK|banco[19][23]~feeder_combout ;
wire \REG_BANK|banco[19][23]~q ;
wire \REG_BANK|Mux8~7_combout ;
wire \REG_BANK|banco[31][23]~feeder_combout ;
wire \REG_BANK|banco[31][23]~q ;
wire \REG_BANK|Mux8~8_combout ;
wire \REG_BANK|banco[25][23]~q ;
wire \REG_BANK|banco[21][23]~feeder_combout ;
wire \REG_BANK|banco[21][23]~q ;
wire \REG_BANK|banco[17][23]~q ;
wire \REG_BANK|Mux8~0_combout ;
wire \REG_BANK|Mux8~1_combout ;
wire \REG_BANK|banco[26][23]~q ;
wire \REG_BANK|banco[18][23]~q ;
wire \REG_BANK|Mux8~2_combout ;
wire \REG_BANK|banco[22][23]~q ;
wire \REG_BANK|banco[30][23]~q ;
wire \REG_BANK|Mux8~3_combout ;
wire \REG_BANK|banco[28][23]~q ;
wire \REG_BANK|banco[20][23]~q ;
wire \REG_BANK|banco[24][23]~q ;
wire \REG_BANK|banco[16][23]~q ;
wire \REG_BANK|Mux8~4_combout ;
wire \REG_BANK|Mux8~5_combout ;
wire \REG_BANK|Mux8~6_combout ;
wire \REG_BANK|Mux8~9_combout ;
wire \REG_BANK|banco[10][23]~q ;
wire \REG_BANK|banco[8][23]~q ;
wire \REG_BANK|Mux8~10_combout ;
wire \REG_BANK|banco[11][23]~q ;
wire \REG_BANK|banco[9][23]~q ;
wire \REG_BANK|Mux8~11_combout ;
wire \REG_BANK|banco[14][23]~q ;
wire \REG_BANK|banco[15][23]~q ;
wire \REG_BANK|banco[13][23]~q ;
wire \REG_BANK|banco[12][23]~feeder_combout ;
wire \REG_BANK|banco[12][23]~q ;
wire \REG_BANK|Mux8~17_combout ;
wire \REG_BANK|Mux8~18_combout ;
wire \REG_BANK|banco[3][23]~q ;
wire \REG_BANK|banco[1][23]~q ;
wire \REG_BANK|Mux8~14_combout ;
wire \REG_BANK|banco[2][23]~q ;
wire \REG_BANK|Mux8~15_combout ;
wire \REG_BANK|banco[6][23]~feeder_combout ;
wire \REG_BANK|banco[6][23]~q ;
wire \REG_BANK|banco[7][23]~q ;
wire \REG_BANK|banco[5][23]~q ;
wire \REG_BANK|banco[4][23]~q ;
wire \REG_BANK|Mux8~12_combout ;
wire \REG_BANK|Mux8~13_combout ;
wire \REG_BANK|Mux8~16_combout ;
wire \REG_BANK|Mux8~19_combout ;
wire \REG_BANK|Mux8~20_combout ;
wire \ALU|Add0~45 ;
wire \ALU|Add0~46_combout ;
wire \ALU|Add1~45 ;
wire \ALU|Add1~46_combout ;
wire \ALU|out[23]~204_combout ;
wire \ALU|out[23]~212_combout ;
wire \ALU|out[23]~211_combout ;
wire \ALU|out[23]~213_combout ;
wire \ALU|ShiftLeft0~23_combout ;
wire \ALU|ShiftLeft0~24_combout ;
wire \ALU|out[23]~209_combout ;
wire \ALU|out[23]~208_combout ;
wire \ALU|out[23]~207_combout ;
wire \ALU|out[23]~210_combout ;
wire \ALU|out[23]~214_combout ;
wire \ALU|out[23]~215_combout ;
wire \ALU|out[23]~216_combout ;
wire \REG_BANK|banco[29][23]~q ;
wire \REG_BANK|Mux40~0_combout ;
wire \REG_BANK|Mux40~1_combout ;
wire \REG_BANK|Mux40~2_combout ;
wire \REG_BANK|Mux40~3_combout ;
wire \REG_BANK|Mux40~4_combout ;
wire \REG_BANK|Mux40~5_combout ;
wire \REG_BANK|Mux40~6_combout ;
wire \REG_BANK|Mux40~7_combout ;
wire \REG_BANK|Mux40~8_combout ;
wire \REG_BANK|Mux40~9_combout ;
wire \REG_BANK|Mux40~17_combout ;
wire \REG_BANK|Mux40~18_combout ;
wire \REG_BANK|Mux40~10_combout ;
wire \REG_BANK|Mux40~11_combout ;
wire \REG_BANK|Mux40~14_combout ;
wire \REG_BANK|Mux40~15_combout ;
wire \REG_BANK|Mux40~12_combout ;
wire \REG_BANK|Mux40~13_combout ;
wire \REG_BANK|Mux40~16_combout ;
wire \REG_BANK|Mux40~19_combout ;
wire \REG_BANK|Mux40~20_combout ;
wire \ALU|Add0~47 ;
wire \ALU|Add0~48_combout ;
wire \ALU|out[24]~185_combout ;
wire \ALU|out[24]~186_combout ;
wire \ALU|out[27]~131_combout ;
wire \ALU|ShiftLeft0~45_combout ;
wire \ALU|ShiftLeft0~67_combout ;
wire \ALU|out[24]~180_combout ;
wire \ALU|out[24]~181_combout ;
wire \ALU|out[24]~182_combout ;
wire \ALU|out[24]~187_combout ;
wire \ALU|Add1~47 ;
wire \ALU|Add1~48_combout ;
wire \ALU|out[24]~188_combout ;
wire \ALU|out[24]~189_combout ;
wire \ALU|out[24]~190_combout ;
wire \ALU|Add2~47 ;
wire \ALU|Add2~48_combout ;
wire \ALU|out[24]~172_combout ;
wire \ALU|out[24]~173_combout ;
wire \ALU|out[26]~121_combout ;
wire \ALU|out[24]~641_combout ;
wire \ALU|out[24]~171_combout ;
wire \ALU|out~176_combout ;
wire \ALU|out[27]~117_combout ;
wire \ALU|ShiftLeft1~54_combout ;
wire \ALU|ShiftLeft1~68_combout ;
wire \ALU|out[24]~174_combout ;
wire \ALU|out[24]~175_combout ;
wire \ALU|out[24]~177_combout ;
wire \ALU|out[24]~178_combout ;
wire \ALU|out[24]~191_combout ;
wire \REG_BANK|banco[4][24]~feeder_combout ;
wire \REG_BANK|banco[4][24]~q ;
wire \REG_BANK|Mux39~10_combout ;
wire \REG_BANK|Mux39~11_combout ;
wire \REG_BANK|Mux39~17_combout ;
wire \REG_BANK|Mux39~18_combout ;
wire \REG_BANK|Mux39~14_combout ;
wire \REG_BANK|Mux39~15_combout ;
wire \REG_BANK|Mux39~12_combout ;
wire \REG_BANK|Mux39~13_combout ;
wire \REG_BANK|Mux39~16_combout ;
wire \REG_BANK|Mux39~19_combout ;
wire \REG_BANK|Mux39~7_combout ;
wire \REG_BANK|Mux39~8_combout ;
wire \REG_BANK|Mux39~2_combout ;
wire \REG_BANK|Mux39~3_combout ;
wire \REG_BANK|Mux39~4_combout ;
wire \REG_BANK|Mux39~5_combout ;
wire \REG_BANK|Mux39~6_combout ;
wire \REG_BANK|Mux39~0_combout ;
wire \REG_BANK|Mux39~1_combout ;
wire \REG_BANK|Mux39~9_combout ;
wire \REG_BANK|Mux39~20_combout ;
wire \LATCH_busB|out[24]~feeder_combout ;
wire \ALU|Add0~49 ;
wire \ALU|Add0~51 ;
wire \ALU|Add0~53 ;
wire \ALU|Add0~55 ;
wire \ALU|Add0~57 ;
wire \ALU|Add0~58_combout ;
wire \ALU|out[29]~71_combout ;
wire \ALU|out[29]~72_combout ;
wire \ALU|out[13]~630_combout ;
wire \ALU|ShiftLeft1~52_combout ;
wire \ALU|out[29]~75_combout ;
wire \ALU|out[29]~82_combout ;
wire \ALU|out[29]~76_combout ;
wire \ALU|ShiftLeft1~18_combout ;
wire \ALU|ShiftLeft1~53_combout ;
wire \ALU|ShiftLeft1~55_combout ;
wire \ALU|ShiftLeft1~16_combout ;
wire \ALU|out[29]~77_combout ;
wire \ALU|out[29]~78_combout ;
wire \ALU|out[29]~80_combout ;
wire \ALU|out[29]~81_combout ;
wire \ALU|out[29]~83_combout ;
wire \ALU|Add2~53 ;
wire \ALU|Add2~55 ;
wire \ALU|Add2~57 ;
wire \ALU|Add2~58_combout ;
wire \ALU|out[29]~86_combout ;
wire \ALU|out[29]~87_combout ;
wire \ALU|out[29]~66_combout ;
wire \ALU|out[29]~67_combout ;
wire \ALU|out[29]~55_combout ;
wire \ALU|out[29]~49_combout ;
wire \ALU|out[13]~61_combout ;
wire \ALU|ShiftLeft0~60_combout ;
wire \ALU|out[29]~63_combout ;
wire \ALU|ShiftLeft0~17_combout ;
wire \ALU|ShiftLeft0~15_combout ;
wire \ALU|ShiftLeft0~44_combout ;
wire \ALU|ShiftLeft0~46_combout ;
wire \ALU|out[29]~57_combout ;
wire \ALU|out[29]~58_combout ;
wire \ALU|out[29]~64_combout ;
wire \ALU|out[29]~65_combout ;
wire \ALU|out[29]~68_combout ;
wire \ALU|out[29]~88_combout ;
wire \REG_BANK|banco[11][29]~q ;
wire \REG_BANK|Mux34~10_combout ;
wire \REG_BANK|Mux34~11_combout ;
wire \REG_BANK|Mux34~17_combout ;
wire \REG_BANK|Mux34~18_combout ;
wire \REG_BANK|Mux34~14_combout ;
wire \REG_BANK|Mux34~15_combout ;
wire \REG_BANK|Mux34~12_combout ;
wire \REG_BANK|Mux34~13_combout ;
wire \REG_BANK|Mux34~16_combout ;
wire \REG_BANK|Mux34~19_combout ;
wire \REG_BANK|Mux34~2_combout ;
wire \REG_BANK|Mux34~3_combout ;
wire \REG_BANK|Mux34~4_combout ;
wire \REG_BANK|Mux34~5_combout ;
wire \REG_BANK|Mux34~6_combout ;
wire \REG_BANK|Mux34~7_combout ;
wire \REG_BANK|Mux34~8_combout ;
wire \REG_BANK|Mux34~0_combout ;
wire \REG_BANK|Mux34~1_combout ;
wire \REG_BANK|Mux34~9_combout ;
wire \REG_BANK|Mux34~20_combout ;
wire \ALU|Add2~59 ;
wire \ALU|Add2~60_combout ;
wire \ALU|Selector33~0_combout ;
wire \ALU|Selector33~2_combout ;
wire \REG_BANK|banco[22][30]~q ;
wire \REG_BANK|banco[18][30]~q ;
wire \REG_BANK|Mux1~2_combout ;
wire \REG_BANK|banco[26][30]~q ;
wire \REG_BANK|banco[30][30]~q ;
wire \REG_BANK|Mux1~3_combout ;
wire \REG_BANK|banco[20][30]~q ;
wire \REG_BANK|banco[16][30]~q ;
wire \REG_BANK|Mux1~4_combout ;
wire \REG_BANK|banco[28][30]~q ;
wire \REG_BANK|banco[24][30]~q ;
wire \REG_BANK|Mux1~5_combout ;
wire \REG_BANK|Mux1~6_combout ;
wire \REG_BANK|banco[27][30]~q ;
wire \REG_BANK|banco[19][30]~q ;
wire \REG_BANK|Mux1~7_combout ;
wire \REG_BANK|banco[31][30]~q ;
wire \REG_BANK|Mux1~8_combout ;
wire \REG_BANK|banco[21][30]~q ;
wire \REG_BANK|banco[29][30]~q ;
wire \REG_BANK|banco[17][30]~q ;
wire \REG_BANK|banco[25][30]~q ;
wire \REG_BANK|Mux1~0_combout ;
wire \REG_BANK|Mux1~1_combout ;
wire \REG_BANK|Mux1~9_combout ;
wire \REG_BANK|banco[15][30]~feeder_combout ;
wire \REG_BANK|banco[15][30]~q ;
wire \REG_BANK|banco[14][30]~feeder_combout ;
wire \REG_BANK|banco[14][30]~q ;
wire \REG_BANK|banco[13][30]~q ;
wire \REG_BANK|banco[12][30]~q ;
wire \REG_BANK|Mux1~17_combout ;
wire \REG_BANK|Mux1~18_combout ;
wire \REG_BANK|banco[7][30]~feeder_combout ;
wire \REG_BANK|banco[7][30]~q ;
wire \REG_BANK|banco[6][30]~q ;
wire \REG_BANK|banco[5][30]~feeder_combout ;
wire \REG_BANK|banco[5][30]~q ;
wire \REG_BANK|banco[4][30]~q ;
wire \REG_BANK|Mux1~10_combout ;
wire \REG_BANK|Mux1~11_combout ;
wire \REG_BANK|banco[11][30]~q ;
wire \REG_BANK|banco[10][30]~q ;
wire \REG_BANK|Mux1~12_combout ;
wire \REG_BANK|banco[8][30]~feeder_combout ;
wire \REG_BANK|banco[8][30]~q ;
wire \REG_BANK|banco[9][30]~q ;
wire \REG_BANK|Mux1~13_combout ;
wire \REG_BANK|banco[2][30]~q ;
wire \REG_BANK|banco[3][30]~feeder_combout ;
wire \REG_BANK|banco[3][30]~q ;
wire \REG_BANK|banco[1][30]~feeder_combout ;
wire \REG_BANK|banco[1][30]~q ;
wire \REG_BANK|Mux1~14_combout ;
wire \REG_BANK|Mux1~15_combout ;
wire \REG_BANK|Mux1~16_combout ;
wire \REG_BANK|Mux1~19_combout ;
wire \REG_BANK|Mux1~20_combout ;
wire \ALU|Add1~59 ;
wire \ALU|Add1~60_combout ;
wire \ALU|Add0~59 ;
wire \ALU|Add0~60_combout ;
wire \ALU|out[30]~50_combout ;
wire \ALU|Selector1~10_combout ;
wire \ALU|Selector1~11_combout ;
wire \ALU|out[30]~51_combout ;
wire \ALU|Selector1~7_combout ;
wire \ALU|Selector1~8_combout ;
wire \ALU|out[14]~629_combout ;
wire \ALU|Selector1~2_combout ;
wire \ALU|ShiftLeft0~30_combout ;
wire \ALU|ShiftLeft0~29_combout ;
wire \ALU|ShiftLeft0~31_combout ;
wire \ALU|Selector1~3_combout ;
wire \ALU|Selector1~4_combout ;
wire \ALU|Selector1~1_combout ;
wire \ALU|Selector1~5_combout ;
wire \ALU|Selector1~6_combout ;
wire \ALU|ShiftLeft0~37_combout ;
wire \ALU|ShiftLeft0~43_combout ;
wire \ALU|Selector1~9_combout ;
wire \ALU|out[30]~52_combout ;
wire \ALU|out[14]~628_combout ;
wire \ALU|Selector33~3_combout ;
wire \ALU|ShiftLeft1~36_combout ;
wire \ALU|Selector33~4_combout ;
wire \ALU|Selector33~5_combout ;
wire \ALU|ShiftLeft1~35_combout ;
wire \ALU|ShiftLeft1~41_combout ;
wire \ALU|ShiftLeft1~42_combout ;
wire \ALU|ShiftLeft1~43_combout ;
wire \ALU|Selector33~6_combout ;
wire \ALU|Selector33~7_combout ;
wire \ALU|Selector33~8_combout ;
wire \ALU|Selector33~9_combout ;
wire \ALU|out[30]~48_combout ;
wire \ALU|out[30]~53_combout ;
wire \REG_BANK|banco[23][30]~q ;
wire \REG_BANK|Mux33~7_combout ;
wire \REG_BANK|Mux33~8_combout ;
wire \REG_BANK|Mux33~0_combout ;
wire \REG_BANK|Mux33~1_combout ;
wire \REG_BANK|Mux33~2_combout ;
wire \REG_BANK|Mux33~3_combout ;
wire \REG_BANK|Mux33~4_combout ;
wire \REG_BANK|Mux33~5_combout ;
wire \REG_BANK|Mux33~6_combout ;
wire \REG_BANK|Mux33~9_combout ;
wire \REG_BANK|Mux33~17_combout ;
wire \REG_BANK|Mux33~18_combout ;
wire \REG_BANK|Mux33~14_combout ;
wire \REG_BANK|Mux33~15_combout ;
wire \REG_BANK|Mux33~12_combout ;
wire \REG_BANK|Mux33~13_combout ;
wire \REG_BANK|Mux33~16_combout ;
wire \REG_BANK|Mux33~10_combout ;
wire \REG_BANK|Mux33~11_combout ;
wire \REG_BANK|Mux33~19_combout ;
wire \REG_BANK|Mux33~20_combout ;
wire \ALU|out[14]~377_combout ;
wire \ALU|out[14]~378_combout ;
wire \ALU|out[14]~650_combout ;
wire \ALU|Add1~28_combout ;
wire \ALU|Add0~28_combout ;
wire \ALU|out[14]~375_combout ;
wire \ALU|out[14]~373_combout ;
wire \ALU|out[14]~372_combout ;
wire \ALU|out[14]~371_combout ;
wire \ALU|out[14]~374_combout ;
wire \ALU|out[14]~651_combout ;
wire \ALU|out[14]~380_combout ;
wire \ALU|out[14]~382_combout ;
wire \ALU|out[14]~383_combout ;
wire \ALU|Add2~28_combout ;
wire \ALU|out[14]~385_combout ;
wire \ALU|out[14]~386_combout ;
wire \ALU|out[14]~387_combout ;
wire \ALU|out[14]~388_combout ;
wire \ALU|out[14]~389_combout ;
wire \REG_BANK|banco[7][14]~feeder_combout ;
wire \REG_BANK|banco[7][14]~q ;
wire \REG_BANK|Mux49~10_combout ;
wire \REG_BANK|Mux49~11_combout ;
wire \REG_BANK|Mux49~17_combout ;
wire \REG_BANK|Mux49~18_combout ;
wire \REG_BANK|Mux49~12_combout ;
wire \REG_BANK|Mux49~13_combout ;
wire \REG_BANK|Mux49~14_combout ;
wire \REG_BANK|Mux49~15_combout ;
wire \REG_BANK|Mux49~16_combout ;
wire \REG_BANK|Mux49~19_combout ;
wire \REG_BANK|Mux49~7_combout ;
wire \REG_BANK|Mux49~8_combout ;
wire \REG_BANK|Mux49~0_combout ;
wire \REG_BANK|Mux49~1_combout ;
wire \REG_BANK|Mux49~4_combout ;
wire \REG_BANK|Mux49~5_combout ;
wire \REG_BANK|Mux49~2_combout ;
wire \REG_BANK|Mux49~3_combout ;
wire \REG_BANK|Mux49~6_combout ;
wire \REG_BANK|Mux49~9_combout ;
wire \REG_BANK|Mux49~20_combout ;
wire \ALU|ShiftRight0~23_combout ;
wire \ALU|ShiftRight0~25_combout ;
wire \ALU|out[13]~400_combout ;
wire \ALU|out[13]~399_combout ;
wire \ALU|out[13]~401_combout ;
wire \ALU|out[13]~391_combout ;
wire \ALU|out[13]~393_combout ;
wire \ALU|Add2~26_combout ;
wire \ALU|out[13]~647_combout ;
wire \ALU|out[13]~394_combout ;
wire \ALU|out[13]~392_combout ;
wire \ALU|out[13]~395_combout ;
wire \ALU|out[13]~396_combout ;
wire \ALU|out[13]~398_combout ;
wire \ALU|out[13]~402_combout ;
wire \ALU|out[13]~404_combout ;
wire \ALU|Add1~26_combout ;
wire \ALU|Add0~26_combout ;
wire \ALU|out[13]~403_combout ;
wire \ALU|out[13]~405_combout ;
wire \ALU|out[13]~406_combout ;
wire \ALU|out[13]~407_combout ;
wire \ALU|out[13]~408_combout ;
wire \REG_BANK|banco[29][13]~q ;
wire \REG_BANK|Mux50~0_combout ;
wire \REG_BANK|Mux50~1_combout ;
wire \REG_BANK|Mux50~7_combout ;
wire \REG_BANK|Mux50~8_combout ;
wire \REG_BANK|Mux50~2_combout ;
wire \REG_BANK|Mux50~3_combout ;
wire \REG_BANK|Mux50~4_combout ;
wire \REG_BANK|Mux50~5_combout ;
wire \REG_BANK|Mux50~6_combout ;
wire \REG_BANK|Mux50~9_combout ;
wire \REG_BANK|Mux50~10_combout ;
wire \REG_BANK|Mux50~11_combout ;
wire \REG_BANK|Mux50~17_combout ;
wire \REG_BANK|Mux50~18_combout ;
wire \REG_BANK|Mux50~12_combout ;
wire \REG_BANK|Mux50~13_combout ;
wire \REG_BANK|Mux50~14_combout ;
wire \REG_BANK|Mux50~15_combout ;
wire \REG_BANK|Mux50~16_combout ;
wire \REG_BANK|Mux50~19_combout ;
wire \REG_BANK|Mux50~20_combout ;
wire \LATCH_busB|out[13]~feeder_combout ;
wire \ALU|ShiftRight0~24_combout ;
wire \ALU|ShiftRight0~26_combout ;
wire \ALU|ShiftRight1~48_combout ;
wire \ALU|ShiftRight0~35_combout ;
wire \ALU|ShiftRight0~36_combout ;
wire \ALU|ShiftRight0~40_combout ;
wire \ALU|ShiftRight0~37_combout ;
wire \ALU|ShiftRight1~50_combout ;
wire \ALU|ShiftRight0~38_combout ;
wire \ALU|ShiftRight0~39_combout ;
wire \ALU|ShiftRight0~41_combout ;
wire \ALU|ShiftRight2~38_combout ;
wire \ALU|ShiftRight3~50_combout ;
wire \ALU|ShiftRight2~39_combout ;
wire \ALU|ShiftRight2~40_combout ;
wire \ALU|ShiftRight2~36_combout ;
wire \ALU|ShiftRight3~48_combout ;
wire \ALU|ShiftRight2~37_combout ;
wire \ALU|ShiftRight2~41_combout ;
wire \ALU|ShiftRight2~42_combout ;
wire \ALU|out[0]~620_combout ;
wire \ALU|out[0]~621_combout ;
wire \ALU|LessThan0~1_cout ;
wire \ALU|LessThan0~3_cout ;
wire \ALU|LessThan0~5_cout ;
wire \ALU|LessThan0~7_cout ;
wire \ALU|LessThan0~9_cout ;
wire \ALU|LessThan0~11_cout ;
wire \ALU|LessThan0~13_cout ;
wire \ALU|LessThan0~15_cout ;
wire \ALU|LessThan0~17_cout ;
wire \ALU|LessThan0~19_cout ;
wire \ALU|LessThan0~21_cout ;
wire \ALU|LessThan0~23_cout ;
wire \ALU|LessThan0~25_cout ;
wire \ALU|LessThan0~27_cout ;
wire \ALU|LessThan0~29_cout ;
wire \ALU|LessThan0~31_cout ;
wire \ALU|LessThan0~33_cout ;
wire \ALU|LessThan0~35_cout ;
wire \ALU|LessThan0~37_cout ;
wire \ALU|LessThan0~39_cout ;
wire \ALU|LessThan0~41_cout ;
wire \ALU|LessThan0~43_cout ;
wire \ALU|LessThan0~45_cout ;
wire \ALU|LessThan0~47_cout ;
wire \ALU|LessThan0~49_cout ;
wire \ALU|LessThan0~51_cout ;
wire \ALU|LessThan0~53_cout ;
wire \ALU|LessThan0~55_cout ;
wire \ALU|LessThan0~57_cout ;
wire \ALU|LessThan0~59_cout ;
wire \ALU|LessThan0~61_cout ;
wire \ALU|LessThan0~62_combout ;
wire \ALU|Selector63~2_combout ;
wire \ALU|Selector63~3_combout ;
wire \ALU|Add2~0_combout ;
wire \ALU|Selector63~4_combout ;
wire \ALU|Selector63~6_combout ;
wire \ALU|Selector63~5_combout ;
wire \ALU|out[0]~622_combout ;
wire \ALU|out[0]~623_combout ;
wire \ALU|LessThan1~20_combout ;
wire \ALU|LessThan1~19_combout ;
wire \ALU|LessThan1~21_combout ;
wire \ALU|LessThan1~4_combout ;
wire \ALU|LessThan1~3_combout ;
wire \ALU|LessThan1~5_combout ;
wire \ALU|LessThan1~2_combout ;
wire \ALU|LessThan1~7_combout ;
wire \ALU|LessThan1~6_combout ;
wire \ALU|LessThan1~23_combout ;
wire \ALU|LessThan1~8_combout ;
wire \ALU|LessThan1~9_combout ;
wire \ALU|LessThan1~14_combout ;
wire \ALU|LessThan1~11_combout ;
wire \ALU|LessThan1~12_combout ;
wire \ALU|LessThan1~10_combout ;
wire \ALU|LessThan1~13_combout ;
wire \ALU|LessThan1~15_combout ;
wire \ALU|LessThan1~24_combout ;
wire \ALU|LessThan1~25_combout ;
wire \ALU|LessThan1~16_combout ;
wire \ALU|LessThan1~17_combout ;
wire \ALU|LessThan1~18_combout ;
wire \ALU|LessThan1~22_combout ;
wire \ALU|out[0]~624_combout ;
wire \ALU|out[0]~625_combout ;
wire \ALU|out[0]~626_combout ;
wire \ALU|out[0]~627_combout ;
wire \REG_BANK|banco[17][0]~q ;
wire \REG_BANK|Mux31~0_combout ;
wire \REG_BANK|Mux31~1_combout ;
wire \REG_BANK|Mux31~7_combout ;
wire \REG_BANK|Mux31~8_combout ;
wire \REG_BANK|Mux31~4_combout ;
wire \REG_BANK|Mux31~5_combout ;
wire \REG_BANK|Mux31~2_combout ;
wire \REG_BANK|Mux31~3_combout ;
wire \REG_BANK|Mux31~6_combout ;
wire \REG_BANK|Mux31~9_combout ;
wire \REG_BANK|Mux31~10_combout ;
wire \REG_BANK|Mux31~11_combout ;
wire \REG_BANK|Mux31~17_combout ;
wire \REG_BANK|Mux31~18_combout ;
wire \REG_BANK|Mux31~14_combout ;
wire \REG_BANK|Mux31~15_combout ;
wire \REG_BANK|Mux31~12_combout ;
wire \REG_BANK|Mux31~13_combout ;
wire \REG_BANK|Mux31~16_combout ;
wire \REG_BANK|Mux31~19_combout ;
wire \REG_BANK|Mux31~20_combout ;
wire \LATCH_busA|out[0]~feeder_combout ;
wire \ALU|ShiftRight0~7_combout ;
wire \ALU|ShiftRight0~8_combout ;
wire \ALU|out[25]~637_combout ;
wire \ALU|out[25]~154_combout ;
wire \ALU|out[25]~155_combout ;
wire \ALU|out[25]~156_combout ;
wire \ALU|Add0~50_combout ;
wire \ALU|out[25]~157_combout ;
wire \ALU|out[25]~158_combout ;
wire \ALU|out[25]~162_combout ;
wire \ALU|out[25]~163_combout ;
wire \ALU|out[25]~164_combout ;
wire \ALU|Add1~49 ;
wire \ALU|Add1~50_combout ;
wire \ALU|out[25]~159_combout ;
wire \ALU|out[25]~160_combout ;
wire \ALU|out[25]~161_combout ;
wire \ALU|out[25]~166_combout ;
wire \ALU|Selector62~0_combout ;
wire \ALU|out[25]~165_combout ;
wire \ALU|out[25]~654_combout ;
wire \ALU|out[25]~168_combout ;
wire \ALU|out[25]~640_combout ;
wire \ALU|out[25]~639_combout ;
wire \ALU|out[25]~167_combout ;
wire \ALU|Add2~49 ;
wire \ALU|Add2~50_combout ;
wire \ALU|out[25]~169_combout ;
wire \ALU|out[25]~655_combout ;
wire \ALU|out[25]~170_combout ;
wire \REG_BANK|banco[27][25]~feeder_combout ;
wire \REG_BANK|banco[27][25]~q ;
wire \REG_BANK|Mux38~7_combout ;
wire \REG_BANK|Mux38~8_combout ;
wire \REG_BANK|Mux38~4_combout ;
wire \REG_BANK|Mux38~5_combout ;
wire \REG_BANK|Mux38~2_combout ;
wire \REG_BANK|Mux38~3_combout ;
wire \REG_BANK|Mux38~6_combout ;
wire \REG_BANK|Mux38~0_combout ;
wire \REG_BANK|Mux38~1_combout ;
wire \REG_BANK|Mux38~9_combout ;
wire \REG_BANK|Mux38~17_combout ;
wire \REG_BANK|Mux38~18_combout ;
wire \REG_BANK|Mux38~10_combout ;
wire \REG_BANK|Mux38~11_combout ;
wire \REG_BANK|Mux38~14_combout ;
wire \REG_BANK|Mux38~15_combout ;
wire \REG_BANK|Mux38~12_combout ;
wire \REG_BANK|Mux38~13_combout ;
wire \REG_BANK|Mux38~16_combout ;
wire \REG_BANK|Mux38~19_combout ;
wire \REG_BANK|Mux38~20_combout ;
wire \LATCH_busB|out[25]~feeder_combout ;
wire \ALU|Add2~51 ;
wire \ALU|Add2~52_combout ;
wire \ALU|out[26]~634_combout ;
wire \ALU|out[26]~141_combout ;
wire \ALU|out[26]~636_combout ;
wire \ALU|out[26]~635_combout ;
wire \ALU|out[26]~150_combout ;
wire \ALU|out[26]~151_combout ;
wire \ALU|out[26]~152_combout ;
wire \ALU|out[26]~633_combout ;
wire \ALU|out[26]~147_combout ;
wire \ALU|out[26]~148_combout ;
wire \ALU|Add1~51 ;
wire \ALU|Add1~52_combout ;
wire \ALU|Add0~52_combout ;
wire \ALU|out[26]~145_combout ;
wire \ALU|out[26]~143_combout ;
wire \ALU|out[26]~632_combout ;
wire \ALU|out[26]~137_combout ;
wire \ALU|out[26]~139_combout ;
wire \ALU|out[26]~140_combout ;
wire \ALU|out[26]~142_combout ;
wire \ALU|out[26]~144_combout ;
wire \ALU|out[26]~146_combout ;
wire \ALU|out[26]~153_combout ;
wire \REG_BANK|banco[6][26]~q ;
wire \REG_BANK|Mux5~10_combout ;
wire \REG_BANK|Mux5~11_combout ;
wire \REG_BANK|Mux5~14_combout ;
wire \REG_BANK|Mux5~15_combout ;
wire \REG_BANK|Mux5~12_combout ;
wire \REG_BANK|Mux5~13_combout ;
wire \REG_BANK|Mux5~16_combout ;
wire \REG_BANK|Mux5~17_combout ;
wire \REG_BANK|Mux5~18_combout ;
wire \REG_BANK|Mux5~19_combout ;
wire \REG_BANK|Mux5~7_combout ;
wire \REG_BANK|Mux5~8_combout ;
wire \REG_BANK|Mux5~0_combout ;
wire \REG_BANK|Mux5~1_combout ;
wire \REG_BANK|Mux5~4_combout ;
wire \REG_BANK|Mux5~5_combout ;
wire \REG_BANK|Mux5~2_combout ;
wire \REG_BANK|Mux5~3_combout ;
wire \REG_BANK|Mux5~6_combout ;
wire \REG_BANK|Mux5~9_combout ;
wire \REG_BANK|Mux5~20_combout ;
wire \LATCH_busA|out[26]~feeder_combout ;
wire \ALU|Add1~53 ;
wire \ALU|Add1~55 ;
wire \ALU|Add1~56_combout ;
wire \ALU|out[28]~101_combout ;
wire \ALU|out[28]~102_combout ;
wire \ALU|out[28]~89_combout ;
wire \ALU|out[28]~91_combout ;
wire \ALU|out[28]~94_combout ;
wire \ALU|ShiftLeft0~68_combout ;
wire \ALU|out[28]~92_combout ;
wire \ALU|out[28]~93_combout ;
wire \ALU|out[28]~95_combout ;
wire \ALU|out[28]~103_combout ;
wire \ALU|Add0~56_combout ;
wire \ALU|out[28]~98_combout ;
wire \ALU|out[28]~99_combout ;
wire \ALU|out[28]~100_combout ;
wire \ALU|Add2~56_combout ;
wire \ALU|out[28]~108_combout ;
wire \ALU|out[28]~109_combout ;
wire \ALU|out[28]~110_combout ;
wire \ALU|out[28]~111_combout ;
wire \ALU|out[28]~112_combout ;
wire \ALU|out[28]~104_combout ;
wire \ALU|out[28]~107_combout ;
wire \ALU|out[28]~113_combout ;
wire \ALU|out[28]~114_combout ;
wire \ALU|out[28]~115_combout ;
wire \REG_BANK|banco[14][28]~feeder_combout ;
wire \REG_BANK|banco[14][28]~q ;
wire \REG_BANK|Mux35~17_combout ;
wire \REG_BANK|Mux35~18_combout ;
wire \REG_BANK|Mux35~10_combout ;
wire \REG_BANK|Mux35~11_combout ;
wire \REG_BANK|Mux35~14_combout ;
wire \REG_BANK|Mux35~15_combout ;
wire \REG_BANK|Mux35~12_combout ;
wire \REG_BANK|Mux35~13_combout ;
wire \REG_BANK|Mux35~16_combout ;
wire \REG_BANK|Mux35~19_combout ;
wire \REG_BANK|Mux35~0_combout ;
wire \REG_BANK|Mux35~1_combout ;
wire \REG_BANK|Mux35~7_combout ;
wire \REG_BANK|Mux35~8_combout ;
wire \REG_BANK|Mux35~2_combout ;
wire \REG_BANK|Mux35~3_combout ;
wire \REG_BANK|Mux35~4_combout ;
wire \REG_BANK|Mux35~5_combout ;
wire \REG_BANK|Mux35~6_combout ;
wire \REG_BANK|Mux35~9_combout ;
wire \REG_BANK|Mux35~20_combout ;
wire \ALU|ShiftRight1~2_combout ;
wire \ALU|ShiftRight1~3_combout ;
wire \ALU|out[11]~631_combout ;
wire \ALU|ShiftLeft0~16_combout ;
wire \ALU|ShiftLeft0~18_combout ;
wire \ALU|out[27]~132_combout ;
wire \ALU|out[27]~133_combout ;
wire \ALU|out[27]~134_combout ;
wire \ALU|Add1~54_combout ;
wire \ALU|Add0~54_combout ;
wire \ALU|out[27]~656_combout ;
wire \ALU|out[27]~657_combout ;
wire \ALU|out[27]~122_combout ;
wire \ALU|out[27]~130_combout ;
wire \ALU|out[27]~123_combout ;
wire \ALU|out[27]~124_combout ;
wire \ALU|out[27]~125_combout ;
wire \ALU|ShiftLeft1~17_combout ;
wire \ALU|ShiftLeft1~19_combout ;
wire \ALU|out[27]~119_combout ;
wire \ALU|out[27]~120_combout ;
wire \ALU|out[27]~126_combout ;
wire \ALU|Add2~54_combout ;
wire \ALU|out[27]~116_combout ;
wire \ALU|out[27]~127_combout ;
wire \ALU|out[27]~136_combout ;
wire \REG_BANK|banco[8][27]~q ;
wire \REG_BANK|Mux36~10_combout ;
wire \REG_BANK|Mux36~11_combout ;
wire \REG_BANK|Mux36~17_combout ;
wire \REG_BANK|Mux36~18_combout ;
wire \REG_BANK|Mux36~12_combout ;
wire \REG_BANK|Mux36~13_combout ;
wire \REG_BANK|Mux36~14_combout ;
wire \REG_BANK|Mux36~15_combout ;
wire \REG_BANK|Mux36~16_combout ;
wire \REG_BANK|Mux36~19_combout ;
wire \REG_BANK|Mux36~0_combout ;
wire \REG_BANK|Mux36~1_combout ;
wire \REG_BANK|Mux36~2_combout ;
wire \REG_BANK|Mux36~3_combout ;
wire \REG_BANK|Mux36~4_combout ;
wire \REG_BANK|Mux36~5_combout ;
wire \REG_BANK|Mux36~6_combout ;
wire \REG_BANK|Mux36~7_combout ;
wire \REG_BANK|Mux36~8_combout ;
wire \REG_BANK|Mux36~9_combout ;
wire \REG_BANK|Mux36~20_combout ;
wire \LATCH_busB|out[27]~feeder_combout ;
wire \ALU|ShiftRight3~2_combout ;
wire \ALU|ShiftRight3~3_combout ;
wire \ALU|ShiftRight2~4_combout ;
wire \ALU|out[3]~591_combout ;
wire \ALU|out[3]~582_combout ;
wire \ALU|out[3]~583_combout ;
wire \ALU|out[3]~587_combout ;
wire \ALU|out[3]~588_combout ;
wire \ALU|ShiftRight1~49_combout ;
wire \ALU|out[3]~584_combout ;
wire \ALU|out[3]~585_combout ;
wire \ALU|out[3]~586_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|Add1~6_combout ;
wire \ALU|out[3]~580_combout ;
wire \ALU|out[3]~581_combout ;
wire \ALU|out[3]~589_combout ;
wire \ALU|out[3]~594_combout ;
wire \ALU|ShiftRight3~49_combout ;
wire \ALU|out[3]~592_combout ;
wire \ALU|out[3]~593_combout ;
wire \ALU|out[3]~595_combout ;
wire \ALU|Add2~6_combout ;
wire \ALU|out[3]~596_combout ;
wire \ALU|out[3]~597_combout ;
wire \ALU|out[3]~598_combout ;
wire \ALU|out[3]~599_combout ;
wire \ALU|out[3]~600_combout ;
wire \REG_BANK|banco[9][3]~feeder_combout ;
wire \REG_BANK|banco[9][3]~q ;
wire \REG_BANK|Mux28~10_combout ;
wire \REG_BANK|Mux28~11_combout ;
wire \REG_BANK|Mux28~12_combout ;
wire \REG_BANK|Mux28~13_combout ;
wire \REG_BANK|Mux28~14_combout ;
wire \REG_BANK|Mux28~15_combout ;
wire \REG_BANK|Mux28~16_combout ;
wire \REG_BANK|Mux28~17_combout ;
wire \REG_BANK|Mux28~18_combout ;
wire \REG_BANK|Mux28~19_combout ;
wire \REG_BANK|Mux28~7_combout ;
wire \REG_BANK|Mux28~8_combout ;
wire \REG_BANK|Mux28~4_combout ;
wire \REG_BANK|Mux28~5_combout ;
wire \REG_BANK|Mux28~2_combout ;
wire \REG_BANK|Mux28~3_combout ;
wire \REG_BANK|Mux28~6_combout ;
wire \REG_BANK|Mux28~0_combout ;
wire \REG_BANK|Mux28~1_combout ;
wire \REG_BANK|Mux28~9_combout ;
wire \REG_BANK|Mux28~20_combout ;
wire \ALU|out[17]~646_combout ;
wire \ALU|Selector30~1_combout ;
wire \ALU|Selector30~2_combout ;
wire \ALU|Selector30~3_combout ;
wire \ALU|Selector30~4_combout ;
wire \ALU|Selector30~5_combout ;
wire \ALU|Selector30~7_combout ;
wire \ALU|Selector30~8_combout ;
wire \ALU|Selector30~9_combout ;
wire \ALU|Add0~2_combout ;
wire \ALU|Add1~2_combout ;
wire \ALU|Selector30~10_combout ;
wire \ALU|Selector30~11_combout ;
wire \ALU|Selector30~12_combout ;
wire \ALU|Add2~2_combout ;
wire \ALU|Selector62~4_combout ;
wire \ALU|Selector62~5_combout ;
wire \ALU|Selector62~6_combout ;
wire \ALU|Selector62~7_combout ;
wire \ALU|Selector62~3_combout ;
wire \ALU|Selector62~2_combout ;
wire \ALU|ShiftRight3~51_combout ;
wire \ALU|ShiftRight3~52_combout ;
wire \ALU|ShiftRight3~53_combout ;
wire \ALU|ShiftRight3~54_combout ;
wire \ALU|Selector62~1_combout ;
wire \ALU|Selector62~8_combout ;
wire \ALU|out[1]~619_combout ;
wire \REG_BANK|banco[14][1]~q ;
wire \REG_BANK|Mux30~17_combout ;
wire \REG_BANK|Mux30~18_combout ;
wire \REG_BANK|Mux30~12_combout ;
wire \REG_BANK|Mux30~13_combout ;
wire \REG_BANK|Mux30~14_combout ;
wire \REG_BANK|Mux30~15_combout ;
wire \REG_BANK|Mux30~16_combout ;
wire \REG_BANK|Mux30~10_combout ;
wire \REG_BANK|Mux30~11_combout ;
wire \REG_BANK|Mux30~19_combout ;
wire \REG_BANK|Mux30~7_combout ;
wire \REG_BANK|Mux30~8_combout ;
wire \REG_BANK|Mux30~0_combout ;
wire \REG_BANK|Mux30~1_combout ;
wire \REG_BANK|Mux30~4_combout ;
wire \REG_BANK|Mux30~5_combout ;
wire \REG_BANK|Mux30~2_combout ;
wire \REG_BANK|Mux30~3_combout ;
wire \REG_BANK|Mux30~6_combout ;
wire \REG_BANK|Mux30~9_combout ;
wire \REG_BANK|Mux30~20_combout ;
wire \LATCH_busA|out[1]~feeder_combout ;
wire \ALU|out[29]~56_combout ;
wire \ALU|out[2]~615_combout ;
wire \ALU|out[2]~616_combout ;
wire \ALU|Add1~4_combout ;
wire \ALU|Add0~4_combout ;
wire \ALU|out[2]~612_combout ;
wire \ALU|out[2]~613_combout ;
wire \ALU|out[2]~614_combout ;
wire \ALU|out[2]~611_combout ;
wire \ALU|out[2]~617_combout ;
wire \ALU|out[2]~609_combout ;
wire \ALU|out[2]~610_combout ;
wire \ALU|out[2]~601_combout ;
wire \ALU|out[2]~602_combout ;
wire \ALU|out[2]~603_combout ;
wire \ALU|Add2~4_combout ;
wire \ALU|out[2]~604_combout ;
wire \ALU|out[2]~605_combout ;
wire \ALU|out[2]~606_combout ;
wire \ALU|out[2]~607_combout ;
wire \ALU|out[2]~608_combout ;
wire \ALU|out[2]~618_combout ;
wire \REG_BANK|banco[30][2]~q ;
wire \REG_BANK|Mux29~2_combout ;
wire \REG_BANK|Mux29~3_combout ;
wire \REG_BANK|Mux29~4_combout ;
wire \REG_BANK|Mux29~5_combout ;
wire \REG_BANK|Mux29~6_combout ;
wire \REG_BANK|Mux29~0_combout ;
wire \REG_BANK|Mux29~1_combout ;
wire \REG_BANK|Mux29~7_combout ;
wire \REG_BANK|Mux29~8_combout ;
wire \REG_BANK|Mux29~9_combout ;
wire \REG_BANK|Mux29~10_combout ;
wire \REG_BANK|Mux29~11_combout ;
wire \REG_BANK|Mux29~17_combout ;
wire \REG_BANK|Mux29~18_combout ;
wire \REG_BANK|Mux29~12_combout ;
wire \REG_BANK|Mux29~13_combout ;
wire \REG_BANK|Mux29~14_combout ;
wire \REG_BANK|Mux29~15_combout ;
wire \REG_BANK|Mux29~16_combout ;
wire \REG_BANK|Mux29~19_combout ;
wire \REG_BANK|Mux29~20_combout ;
wire \LATCH_busA|out[2]~feeder_combout ;
wire \ALU|out[4]~419_combout ;
wire \ALU|out[4]~565_combout ;
wire \ALU|out[4]~566_combout ;
wire \ALU|out[4]~567_combout ;
wire \ALU|out[4]~569_combout ;
wire \ALU|out[4]~568_combout ;
wire \ALU|out[4]~570_combout ;
wire \ALU|Add0~8_combout ;
wire \ALU|Add1~8_combout ;
wire \ALU|out[4]~564_combout ;
wire \ALU|out[4]~571_combout ;
wire \ALU|out[4]~573_combout ;
wire \ALU|out[4]~572_combout ;
wire \ALU|out[4]~574_combout ;
wire \ALU|Add2~8_combout ;
wire \ALU|out[4]~576_combout ;
wire \ALU|out[4]~577_combout ;
wire \ALU|out[4]~575_combout ;
wire \ALU|out[4]~578_combout ;
wire \ALU|out[4]~579_combout ;
wire \REG_BANK|banco[7][4]~feeder_combout ;
wire \REG_BANK|banco[7][4]~q ;
wire \REG_BANK|Mux27~10_combout ;
wire \REG_BANK|Mux27~11_combout ;
wire \REG_BANK|Mux27~17_combout ;
wire \REG_BANK|Mux27~18_combout ;
wire \REG_BANK|Mux27~14_combout ;
wire \REG_BANK|Mux27~15_combout ;
wire \REG_BANK|Mux27~12_combout ;
wire \REG_BANK|Mux27~13_combout ;
wire \REG_BANK|Mux27~16_combout ;
wire \REG_BANK|Mux27~19_combout ;
wire \REG_BANK|Mux27~0_combout ;
wire \REG_BANK|Mux27~1_combout ;
wire \REG_BANK|Mux27~7_combout ;
wire \REG_BANK|Mux27~8_combout ;
wire \REG_BANK|Mux27~4_combout ;
wire \REG_BANK|Mux27~5_combout ;
wire \REG_BANK|Mux27~2_combout ;
wire \REG_BANK|Mux27~3_combout ;
wire \REG_BANK|Mux27~6_combout ;
wire \REG_BANK|Mux27~9_combout ;
wire \REG_BANK|Mux27~20_combout ;
wire \LATCH_busA|out[4]~feeder_combout ;
wire \ALU|Selector0~8_combout ;
wire \ALU|Selector0~9_combout ;
wire \ALU|Selector0~6_combout ;
wire \ALU|Selector0~3_combout ;
wire \ALU|Selector0~4_combout ;
wire \ALU|Selector0~5_combout ;
wire \ALU|Selector0~7_combout ;
wire \ALU|Selector0~10_combout ;
wire \ALU|Add0~61 ;
wire \ALU|Add0~62_combout ;
wire \ALU|Selector0~1_combout ;
wire \ALU|Selector0~0_combout ;
wire \ALU|Add1~61 ;
wire \ALU|Add1~62_combout ;
wire \ALU|Selector0~2_combout ;
wire \ALU|Selector32~1_combout ;
wire \ALU|Selector32~2_combout ;
wire \ALU|Add2~61 ;
wire \ALU|Add2~62_combout ;
wire \ALU|Selector32~9_combout ;
wire \ALU|Selector32~7_combout ;
wire \ALU|Selector32~3_combout ;
wire \ALU|Selector32~4_combout ;
wire \ALU|Selector32~5_combout ;
wire \ALU|Selector32~8_combout ;
wire \ALU|Selector32~10_combout ;
wire \ALU|Selector32~11_combout ;
wire \ALU|N~0_combout ;
wire \REG_BANK|banco[25][31]~q ;
wire \REG_BANK|Mux0~0_combout ;
wire \REG_BANK|Mux0~1_combout ;
wire \REG_BANK|Mux0~4_combout ;
wire \REG_BANK|Mux0~5_combout ;
wire \REG_BANK|Mux0~2_combout ;
wire \REG_BANK|Mux0~3_combout ;
wire \REG_BANK|Mux0~6_combout ;
wire \REG_BANK|Mux0~7_combout ;
wire \REG_BANK|Mux0~8_combout ;
wire \REG_BANK|Mux0~9_combout ;
wire \REG_BANK|Mux0~17_combout ;
wire \REG_BANK|Mux0~18_combout ;
wire \REG_BANK|Mux0~10_combout ;
wire \REG_BANK|Mux0~11_combout ;
wire \REG_BANK|Mux0~14_combout ;
wire \REG_BANK|Mux0~15_combout ;
wire \REG_BANK|Mux0~12_combout ;
wire \REG_BANK|Mux0~13_combout ;
wire \REG_BANK|Mux0~16_combout ;
wire \REG_BANK|Mux0~19_combout ;
wire \REG_BANK|Mux0~20_combout ;
wire \enwr~input_o ;
wire \inclock~input_o ;
wire \inclock~inputclkctrl_outclk ;
wire \data[18]~input0 ;
wire \address[0]~input0 ;
wire \address[1]~input0 ;
wire \address[2]~input0 ;
wire \address[3]~input0 ;
wire \address[4]~input0 ;
wire \address[5]~input0 ;
wire \address[6]~input0 ;
wire \address[7]~input0 ;
wire \data[19]~input0 ;
wire \data[20]~input0 ;
wire \data[21]~input0 ;
wire \data[22]~input0 ;
wire \data[23]~input0 ;
wire \data[24]~input0 ;
wire \data[25]~input0 ;
wire \data[26]~input0 ;
wire \data[27]~input0 ;
wire \data[28]~input0 ;
wire \data[29]~input0 ;
wire \data[30]~input0 ;
wire \data[31]~input0 ;
wire \data[0]~input0 ;
wire \data[1]~input0 ;
wire \data[2]~input0 ;
wire \data[3]~input0 ;
wire \data[4]~input0 ;
wire \data[5]~input0 ;
wire \data[6]~input0 ;
wire \data[7]~input0 ;
wire \data[8]~input0 ;
wire \data[9]~input0 ;
wire \data[10]~input0 ;
wire \data[11]~input0 ;
wire \data[12]~input0 ;
wire \data[13]~input0 ;
wire \data[14]~input0 ;
wire \data[15]~input0 ;
wire \data[16]~input0 ;
wire \data[17]~input0 ;
wire [31:0] \IFU|currPC ;
wire [5:0] \LATCH_DEC|selA_ ;
wire [31:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [31:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [5:0] \LATCH_DEC|selOut_ ;
wire [31:0] \IFU|currInstr ;
wire [31:0] \LATCH_DEC|imm_ ;
wire [31:0] \LATCH_busC|out ;
wire [31:0] \LATCH_busA|out ;
wire [4:0] \LATCH_DEC|selB_ ;
wire [31:0] \LATCH_busB|out ;
wire [31:0] \LATCH_aluIn|imm_ ;
wire [9:0] \LATCH_aluIn|aluCtrl_ ;
wire [4:0] \LATCH_rd22|out ;
wire [5:0] \inst1|prev_rd ;
wire [9:0] \LATCH_DEC|aluCtrl_ ;
wire [4:0] \LATCH_rd1|out ;

wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [18] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [19] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [20] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [21] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [22] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [23] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [24] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [25] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \RAM|altsyncram_component|auto_generated|q_a [26] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \RAM|altsyncram_component|auto_generated|q_a [27] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \RAM|altsyncram_component|auto_generated|q_a [28] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \RAM|altsyncram_component|auto_generated|q_a [29] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \RAM|altsyncram_component|auto_generated|q_a [30] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \RAM|altsyncram_component|auto_generated|q_a [31] = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \RAM|altsyncram_component|auto_generated|q_a [16] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \RAM|altsyncram_component|auto_generated|q_a [17] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [10] = \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [11] = \ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [8] = \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [9] = \ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [19] = \ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [17] = \ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [18] = \ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [15] = \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [16] = \ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [24] = \ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [22] = \ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [23] = \ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [20] = \ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [21] = \ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [30] = \ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [31] = \ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [28] = \ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [29] = \ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [26] = \ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [27] = \ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [14] = \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [25] = \ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \ROM|altsyncram_component|auto_generated|q_a [12] = \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [13] = \ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \halt~output (
	.i(\inst1|halt~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\halt~output_o ),
	.obar());
// synopsys translate_off
defparam \halt~output .bus_hold = "false";
defparam \halt~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_io_obuf \selOutDec[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[5]~output .bus_hold = "false";
defparam \selOutDec[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneive_io_obuf \selOutDec[4]~output (
	.i(\DECODER|selOut[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[4]~output .bus_hold = "false";
defparam \selOutDec[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneive_io_obuf \selOutDec[3]~output (
	.i(\DECODER|selOut[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[3]~output .bus_hold = "false";
defparam \selOutDec[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneive_io_obuf \selOutDec[2]~output (
	.i(\DECODER|selOut[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[2]~output .bus_hold = "false";
defparam \selOutDec[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneive_io_obuf \selOutDec[1]~output (
	.i(\DECODER|selOut[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[1]~output .bus_hold = "false";
defparam \selOutDec[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneive_io_obuf \selOutDec[0]~output (
	.i(\DECODER|selOut[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOutDec[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOutDec[0]~output .bus_hold = "false";
defparam \selOutDec[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneive_io_obuf \PC[31]~output (
	.i(\IFU|currPC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_io_obuf \PC[30]~output (
	.i(\IFU|currPC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_io_obuf \PC[29]~output (
	.i(\IFU|currPC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_io_obuf \PC[28]~output (
	.i(\IFU|currPC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_io_obuf \PC[27]~output (
	.i(\IFU|currPC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_io_obuf \PC[26]~output (
	.i(\IFU|currPC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneive_io_obuf \PC[25]~output (
	.i(\IFU|currPC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneive_io_obuf \PC[24]~output (
	.i(\IFU|currPC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_io_obuf \PC[23]~output (
	.i(\IFU|currPC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_io_obuf \PC[22]~output (
	.i(\IFU|currPC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneive_io_obuf \PC[21]~output (
	.i(\IFU|currPC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_io_obuf \PC[20]~output (
	.i(\IFU|currPC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_io_obuf \PC[19]~output (
	.i(\IFU|currPC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneive_io_obuf \PC[18]~output (
	.i(\IFU|currPC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneive_io_obuf \PC[17]~output (
	.i(\IFU|currPC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_io_obuf \PC[16]~output (
	.i(\IFU|currPC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_io_obuf \PC[15]~output (
	.i(\IFU|currPC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneive_io_obuf \PC[14]~output (
	.i(\IFU|currPC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneive_io_obuf \PC[13]~output (
	.i(\IFU|currPC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneive_io_obuf \PC[12]~output (
	.i(\IFU|currPC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneive_io_obuf \PC[11]~output (
	.i(\IFU|currPC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_io_obuf \PC[10]~output (
	.i(\IFU|currPC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneive_io_obuf \PC[9]~output (
	.i(\IFU|currPC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_io_obuf \PC[8]~output (
	.i(\IFU|currPC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_io_obuf \PC[7]~output (
	.i(\IFU|currPC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneive_io_obuf \PC[6]~output (
	.i(\IFU|currPC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_io_obuf \PC[5]~output (
	.i(\IFU|currPC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_io_obuf \PC[4]~output (
	.i(\IFU|currPC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_io_obuf \PC[3]~output (
	.i(\IFU|currPC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\IFU|currPC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_io_obuf \selADec[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[5]~output .bus_hold = "false";
defparam \selADec[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_io_obuf \selADec[4]~output (
	.i(\DECODER|selA[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[4]~output .bus_hold = "false";
defparam \selADec[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_io_obuf \selADec[3]~output (
	.i(\DECODER|selA[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[3]~output .bus_hold = "false";
defparam \selADec[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_io_obuf \selADec[2]~output (
	.i(\DECODER|selA[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[2]~output .bus_hold = "false";
defparam \selADec[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_io_obuf \selADec[1]~output (
	.i(\DECODER|selA[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[1]~output .bus_hold = "false";
defparam \selADec[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_io_obuf \selADec[0]~output (
	.i(\DECODER|selA[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selADec[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selADec[0]~output .bus_hold = "false";
defparam \selADec[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneive_io_obuf \selBDec[4]~output (
	.i(\DECODER|selB[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[4]~output .bus_hold = "false";
defparam \selBDec[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_io_obuf \selBDec[3]~output (
	.i(\DECODER|selB[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[3]~output .bus_hold = "false";
defparam \selBDec[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_io_obuf \selBDec[2]~output (
	.i(\DECODER|selB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[2]~output .bus_hold = "false";
defparam \selBDec[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_io_obuf \selBDec[1]~output (
	.i(\DECODER|selB[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[1]~output .bus_hold = "false";
defparam \selBDec[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_io_obuf \selBDec[0]~output (
	.i(\DECODER|selB[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selBDec[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selBDec[0]~output .bus_hold = "false";
defparam \selBDec[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneive_io_obuf \Alu_BusA[31]~output (
	.i(\LATCH_busA|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[31]~output .bus_hold = "false";
defparam \Alu_BusA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneive_io_obuf \Alu_BusA[30]~output (
	.i(\LATCH_busA|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[30]~output .bus_hold = "false";
defparam \Alu_BusA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneive_io_obuf \Alu_BusA[29]~output (
	.i(\LATCH_busA|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[29]~output .bus_hold = "false";
defparam \Alu_BusA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneive_io_obuf \Alu_BusA[28]~output (
	.i(\LATCH_busA|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[28]~output .bus_hold = "false";
defparam \Alu_BusA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneive_io_obuf \Alu_BusA[27]~output (
	.i(\LATCH_busA|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[27]~output .bus_hold = "false";
defparam \Alu_BusA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneive_io_obuf \Alu_BusA[26]~output (
	.i(\LATCH_busA|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[26]~output .bus_hold = "false";
defparam \Alu_BusA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneive_io_obuf \Alu_BusA[25]~output (
	.i(\LATCH_busA|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[25]~output .bus_hold = "false";
defparam \Alu_BusA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneive_io_obuf \Alu_BusA[24]~output (
	.i(\LATCH_busA|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[24]~output .bus_hold = "false";
defparam \Alu_BusA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneive_io_obuf \Alu_BusA[23]~output (
	.i(\LATCH_busA|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[23]~output .bus_hold = "false";
defparam \Alu_BusA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_io_obuf \Alu_BusA[22]~output (
	.i(\LATCH_busA|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[22]~output .bus_hold = "false";
defparam \Alu_BusA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneive_io_obuf \Alu_BusA[21]~output (
	.i(\LATCH_busA|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[21]~output .bus_hold = "false";
defparam \Alu_BusA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_io_obuf \Alu_BusA[20]~output (
	.i(\LATCH_busA|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[20]~output .bus_hold = "false";
defparam \Alu_BusA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_io_obuf \Alu_BusA[19]~output (
	.i(\LATCH_busA|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[19]~output .bus_hold = "false";
defparam \Alu_BusA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneive_io_obuf \Alu_BusA[18]~output (
	.i(\LATCH_busA|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[18]~output .bus_hold = "false";
defparam \Alu_BusA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_io_obuf \Alu_BusA[17]~output (
	.i(\LATCH_busA|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[17]~output .bus_hold = "false";
defparam \Alu_BusA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_io_obuf \Alu_BusA[16]~output (
	.i(\LATCH_busA|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[16]~output .bus_hold = "false";
defparam \Alu_BusA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_io_obuf \Alu_BusA[15]~output (
	.i(\LATCH_busA|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[15]~output .bus_hold = "false";
defparam \Alu_BusA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_io_obuf \Alu_BusA[14]~output (
	.i(\LATCH_busA|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[14]~output .bus_hold = "false";
defparam \Alu_BusA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_io_obuf \Alu_BusA[13]~output (
	.i(\LATCH_busA|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[13]~output .bus_hold = "false";
defparam \Alu_BusA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_io_obuf \Alu_BusA[12]~output (
	.i(\LATCH_busA|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[12]~output .bus_hold = "false";
defparam \Alu_BusA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_io_obuf \Alu_BusA[11]~output (
	.i(\LATCH_busA|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[11]~output .bus_hold = "false";
defparam \Alu_BusA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_io_obuf \Alu_BusA[10]~output (
	.i(\LATCH_busA|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[10]~output .bus_hold = "false";
defparam \Alu_BusA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneive_io_obuf \Alu_BusA[9]~output (
	.i(\LATCH_busA|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[9]~output .bus_hold = "false";
defparam \Alu_BusA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_io_obuf \Alu_BusA[8]~output (
	.i(\LATCH_busA|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[8]~output .bus_hold = "false";
defparam \Alu_BusA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_io_obuf \Alu_BusA[7]~output (
	.i(\LATCH_busA|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[7]~output .bus_hold = "false";
defparam \Alu_BusA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_io_obuf \Alu_BusA[6]~output (
	.i(\LATCH_busA|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[6]~output .bus_hold = "false";
defparam \Alu_BusA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_io_obuf \Alu_BusA[5]~output (
	.i(\LATCH_busA|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[5]~output .bus_hold = "false";
defparam \Alu_BusA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_io_obuf \Alu_BusA[4]~output (
	.i(\LATCH_busA|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[4]~output .bus_hold = "false";
defparam \Alu_BusA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_io_obuf \Alu_BusA[3]~output (
	.i(\LATCH_busA|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[3]~output .bus_hold = "false";
defparam \Alu_BusA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_io_obuf \Alu_BusA[2]~output (
	.i(\LATCH_busA|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[2]~output .bus_hold = "false";
defparam \Alu_BusA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_io_obuf \Alu_BusA[1]~output (
	.i(\LATCH_busA|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[1]~output .bus_hold = "false";
defparam \Alu_BusA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneive_io_obuf \Alu_BusA[0]~output (
	.i(\LATCH_busA|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusA[0]~output .bus_hold = "false";
defparam \Alu_BusA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_io_obuf \selOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[5]~output .bus_hold = "false";
defparam \selOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneive_io_obuf \selOut[4]~output (
	.i(\LATCH_DEC|selOut_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[4]~output .bus_hold = "false";
defparam \selOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneive_io_obuf \selOut[3]~output (
	.i(\LATCH_DEC|selOut_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[3]~output .bus_hold = "false";
defparam \selOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneive_io_obuf \selOut[2]~output (
	.i(\LATCH_DEC|selOut_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[2]~output .bus_hold = "false";
defparam \selOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_io_obuf \selOut[1]~output (
	.i(\LATCH_DEC|selOut_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[1]~output .bus_hold = "false";
defparam \selOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_io_obuf \selOut[0]~output (
	.i(\LATCH_DEC|selOut_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selOut[0]~output .bus_hold = "false";
defparam \selOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_io_obuf \selA[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[5]~output .bus_hold = "false";
defparam \selA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_io_obuf \selA[4]~output (
	.i(\LATCH_DEC|selA_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[4]~output .bus_hold = "false";
defparam \selA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_io_obuf \selA[3]~output (
	.i(\LATCH_DEC|selA_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[3]~output .bus_hold = "false";
defparam \selA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_io_obuf \selA[2]~output (
	.i(\LATCH_DEC|selA_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[2]~output .bus_hold = "false";
defparam \selA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_io_obuf \selA[1]~output (
	.i(\LATCH_DEC|selA_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[1]~output .bus_hold = "false";
defparam \selA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_io_obuf \selA[0]~output (
	.i(\LATCH_DEC|selA_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selA[0]~output .bus_hold = "false";
defparam \selA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_io_obuf \selB[4]~output (
	.i(\LATCH_DEC|selB_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \selB[4]~output .bus_hold = "false";
defparam \selB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_io_obuf \selB[3]~output (
	.i(\LATCH_DEC|selB_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \selB[3]~output .bus_hold = "false";
defparam \selB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_io_obuf \selB[2]~output (
	.i(\LATCH_DEC|selB_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \selB[2]~output .bus_hold = "false";
defparam \selB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_io_obuf \selB[1]~output (
	.i(\LATCH_DEC|selB_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selB[1]~output .bus_hold = "false";
defparam \selB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_io_obuf \selB[0]~output (
	.i(\LATCH_DEC|selB_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selB[0]~output .bus_hold = "false";
defparam \selB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_io_obuf \Alu_BusB[31]~output (
	.i(\LATCH_busB|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[31]~output .bus_hold = "false";
defparam \Alu_BusB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_io_obuf \Alu_BusB[30]~output (
	.i(\LATCH_busB|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[30]~output .bus_hold = "false";
defparam \Alu_BusB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_io_obuf \Alu_BusB[29]~output (
	.i(\LATCH_busB|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[29]~output .bus_hold = "false";
defparam \Alu_BusB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_io_obuf \Alu_BusB[28]~output (
	.i(\LATCH_busB|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[28]~output .bus_hold = "false";
defparam \Alu_BusB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_io_obuf \Alu_BusB[27]~output (
	.i(\LATCH_busB|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[27]~output .bus_hold = "false";
defparam \Alu_BusB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_io_obuf \Alu_BusB[26]~output (
	.i(\LATCH_busB|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[26]~output .bus_hold = "false";
defparam \Alu_BusB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_io_obuf \Alu_BusB[25]~output (
	.i(\LATCH_busB|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[25]~output .bus_hold = "false";
defparam \Alu_BusB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_io_obuf \Alu_BusB[24]~output (
	.i(\LATCH_busB|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[24]~output .bus_hold = "false";
defparam \Alu_BusB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_io_obuf \Alu_BusB[23]~output (
	.i(\LATCH_busB|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[23]~output .bus_hold = "false";
defparam \Alu_BusB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_io_obuf \Alu_BusB[22]~output (
	.i(\LATCH_busB|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[22]~output .bus_hold = "false";
defparam \Alu_BusB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_io_obuf \Alu_BusB[21]~output (
	.i(\LATCH_busB|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[21]~output .bus_hold = "false";
defparam \Alu_BusB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_io_obuf \Alu_BusB[20]~output (
	.i(\LATCH_busB|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[20]~output .bus_hold = "false";
defparam \Alu_BusB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_io_obuf \Alu_BusB[19]~output (
	.i(\LATCH_busB|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[19]~output .bus_hold = "false";
defparam \Alu_BusB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_io_obuf \Alu_BusB[18]~output (
	.i(\LATCH_busB|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[18]~output .bus_hold = "false";
defparam \Alu_BusB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_io_obuf \Alu_BusB[17]~output (
	.i(\LATCH_busB|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[17]~output .bus_hold = "false";
defparam \Alu_BusB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_io_obuf \Alu_BusB[16]~output (
	.i(\LATCH_busB|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[16]~output .bus_hold = "false";
defparam \Alu_BusB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_io_obuf \Alu_BusB[15]~output (
	.i(\LATCH_busB|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[15]~output .bus_hold = "false";
defparam \Alu_BusB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_io_obuf \Alu_BusB[14]~output (
	.i(\LATCH_busB|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[14]~output .bus_hold = "false";
defparam \Alu_BusB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_io_obuf \Alu_BusB[13]~output (
	.i(\LATCH_busB|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[13]~output .bus_hold = "false";
defparam \Alu_BusB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneive_io_obuf \Alu_BusB[12]~output (
	.i(\LATCH_busB|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[12]~output .bus_hold = "false";
defparam \Alu_BusB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_io_obuf \Alu_BusB[11]~output (
	.i(\LATCH_busB|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[11]~output .bus_hold = "false";
defparam \Alu_BusB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_io_obuf \Alu_BusB[10]~output (
	.i(\LATCH_busB|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[10]~output .bus_hold = "false";
defparam \Alu_BusB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_io_obuf \Alu_BusB[9]~output (
	.i(\LATCH_busB|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[9]~output .bus_hold = "false";
defparam \Alu_BusB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_io_obuf \Alu_BusB[8]~output (
	.i(\LATCH_busB|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[8]~output .bus_hold = "false";
defparam \Alu_BusB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_io_obuf \Alu_BusB[7]~output (
	.i(\LATCH_busB|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[7]~output .bus_hold = "false";
defparam \Alu_BusB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_io_obuf \Alu_BusB[6]~output (
	.i(\LATCH_busB|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[6]~output .bus_hold = "false";
defparam \Alu_BusB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_io_obuf \Alu_BusB[5]~output (
	.i(\LATCH_busB|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[5]~output .bus_hold = "false";
defparam \Alu_BusB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_io_obuf \Alu_BusB[4]~output (
	.i(\LATCH_busB|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[4]~output .bus_hold = "false";
defparam \Alu_BusB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_io_obuf \Alu_BusB[3]~output (
	.i(\LATCH_busB|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[3]~output .bus_hold = "false";
defparam \Alu_BusB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_io_obuf \Alu_BusB[2]~output (
	.i(\LATCH_busB|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[2]~output .bus_hold = "false";
defparam \Alu_BusB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_io_obuf \Alu_BusB[1]~output (
	.i(\LATCH_busB|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[1]~output .bus_hold = "false";
defparam \Alu_BusB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_io_obuf \Alu_BusB[0]~output (
	.i(\LATCH_busB|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusB[0]~output .bus_hold = "false";
defparam \Alu_BusB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_io_obuf \Alu_BusC[31]~output (
	.i(\ALU|N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[31]~output .bus_hold = "false";
defparam \Alu_BusC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_io_obuf \Alu_BusC[30]~output (
	.i(\ALU|out[30]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[30]~output .bus_hold = "false";
defparam \Alu_BusC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_io_obuf \Alu_BusC[29]~output (
	.i(\ALU|out[29]~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[29]~output .bus_hold = "false";
defparam \Alu_BusC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_io_obuf \Alu_BusC[28]~output (
	.i(\ALU|out[28]~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[28]~output .bus_hold = "false";
defparam \Alu_BusC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_io_obuf \Alu_BusC[27]~output (
	.i(\ALU|out[27]~136_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[27]~output .bus_hold = "false";
defparam \Alu_BusC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_io_obuf \Alu_BusC[26]~output (
	.i(\ALU|out[26]~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[26]~output .bus_hold = "false";
defparam \Alu_BusC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_io_obuf \Alu_BusC[25]~output (
	.i(\ALU|out[25]~170_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[25]~output .bus_hold = "false";
defparam \Alu_BusC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_io_obuf \Alu_BusC[24]~output (
	.i(\ALU|out[24]~191_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[24]~output .bus_hold = "false";
defparam \Alu_BusC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_io_obuf \Alu_BusC[23]~output (
	.i(\ALU|out[23]~216_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[23]~output .bus_hold = "false";
defparam \Alu_BusC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_io_obuf \Alu_BusC[22]~output (
	.i(\ALU|out[22]~237_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[22]~output .bus_hold = "false";
defparam \Alu_BusC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_io_obuf \Alu_BusC[21]~output (
	.i(\ALU|out[21]~255_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[21]~output .bus_hold = "false";
defparam \Alu_BusC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_io_obuf \Alu_BusC[20]~output (
	.i(\ALU|out[20]~274_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[20]~output .bus_hold = "false";
defparam \Alu_BusC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_io_obuf \Alu_BusC[19]~output (
	.i(\ALU|out[19]~295_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[19]~output .bus_hold = "false";
defparam \Alu_BusC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_io_obuf \Alu_BusC[18]~output (
	.i(\ALU|out[18]~315_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[18]~output .bus_hold = "false";
defparam \Alu_BusC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_io_obuf \Alu_BusC[17]~output (
	.i(\ALU|out[17]~336_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[17]~output .bus_hold = "false";
defparam \Alu_BusC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_io_obuf \Alu_BusC[16]~output (
	.i(\ALU|out[16]~357_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[16]~output .bus_hold = "false";
defparam \Alu_BusC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_io_obuf \Alu_BusC[15]~output (
	.i(\ALU|out[15]~369_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[15]~output .bus_hold = "false";
defparam \Alu_BusC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_io_obuf \Alu_BusC[14]~output (
	.i(\ALU|out[14]~389_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[14]~output .bus_hold = "false";
defparam \Alu_BusC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_io_obuf \Alu_BusC[13]~output (
	.i(\ALU|out[13]~408_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[13]~output .bus_hold = "false";
defparam \Alu_BusC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_io_obuf \Alu_BusC[12]~output (
	.i(\ALU|out[12]~429_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[12]~output .bus_hold = "false";
defparam \Alu_BusC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_io_obuf \Alu_BusC[11]~output (
	.i(\ALU|out[11]~450_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[11]~output .bus_hold = "false";
defparam \Alu_BusC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_io_obuf \Alu_BusC[10]~output (
	.i(\ALU|out[10]~470_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[10]~output .bus_hold = "false";
defparam \Alu_BusC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_io_obuf \Alu_BusC[9]~output (
	.i(\ALU|out[9]~489_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[9]~output .bus_hold = "false";
defparam \Alu_BusC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_io_obuf \Alu_BusC[8]~output (
	.i(\ALU|out[8]~507_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[8]~output .bus_hold = "false";
defparam \Alu_BusC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_io_obuf \Alu_BusC[7]~output (
	.i(\ALU|out[7]~528_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[7]~output .bus_hold = "false";
defparam \Alu_BusC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_io_obuf \Alu_BusC[6]~output (
	.i(\ALU|out[6]~546_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[6]~output .bus_hold = "false";
defparam \Alu_BusC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_io_obuf \Alu_BusC[5]~output (
	.i(\ALU|out[5]~563_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[5]~output .bus_hold = "false";
defparam \Alu_BusC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_io_obuf \Alu_BusC[4]~output (
	.i(\ALU|out[4]~579_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[4]~output .bus_hold = "false";
defparam \Alu_BusC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_io_obuf \Alu_BusC[3]~output (
	.i(\ALU|out[3]~600_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[3]~output .bus_hold = "false";
defparam \Alu_BusC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_io_obuf \Alu_BusC[2]~output (
	.i(\ALU|out[2]~618_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[2]~output .bus_hold = "false";
defparam \Alu_BusC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_io_obuf \Alu_BusC[1]~output (
	.i(\ALU|out[1]~619_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[1]~output .bus_hold = "false";
defparam \Alu_BusC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_io_obuf \Alu_BusC[0]~output (
	.i(\ALU|out[0]~627_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_BusC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_BusC[0]~output .bus_hold = "false";
defparam \Alu_BusC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_io_obuf \Alu_ctrl[9]~output (
	.i(\LATCH_aluIn|aluCtrl_ [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[9]~output .bus_hold = "false";
defparam \Alu_ctrl[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_io_obuf \Alu_ctrl[8]~output (
	.i(\LATCH_aluIn|aluCtrl_ [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[8]~output .bus_hold = "false";
defparam \Alu_ctrl[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_io_obuf \Alu_ctrl[7]~output (
	.i(\LATCH_aluIn|aluCtrl_ [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[7]~output .bus_hold = "false";
defparam \Alu_ctrl[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_io_obuf \Alu_ctrl[6]~output (
	.i(\LATCH_aluIn|aluCtrl_ [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[6]~output .bus_hold = "false";
defparam \Alu_ctrl[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_io_obuf \Alu_ctrl[5]~output (
	.i(\LATCH_aluIn|aluCtrl_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[5]~output .bus_hold = "false";
defparam \Alu_ctrl[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_io_obuf \Alu_ctrl[4]~output (
	.i(\LATCH_aluIn|aluCtrl_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[4]~output .bus_hold = "false";
defparam \Alu_ctrl[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_io_obuf \Alu_ctrl[3]~output (
	.i(\LATCH_aluIn|aluCtrl_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[3]~output .bus_hold = "false";
defparam \Alu_ctrl[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_io_obuf \Alu_ctrl[2]~output (
	.i(\LATCH_aluIn|aluCtrl_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[2]~output .bus_hold = "false";
defparam \Alu_ctrl[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_io_obuf \Alu_ctrl[1]~output (
	.i(\LATCH_aluIn|aluCtrl_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[1]~output .bus_hold = "false";
defparam \Alu_ctrl[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_io_obuf \Alu_ctrl[0]~output (
	.i(\LATCH_aluIn|aluCtrl_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alu_ctrl[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Alu_ctrl[0]~output .bus_hold = "false";
defparam \Alu_ctrl[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_io_obuf \busA[31]~output (
	.i(\REG_BANK|Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[31]~output .bus_hold = "false";
defparam \busA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_io_obuf \busA[30]~output (
	.i(\REG_BANK|Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[30]~output .bus_hold = "false";
defparam \busA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_io_obuf \busA[29]~output (
	.i(\REG_BANK|Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[29]~output .bus_hold = "false";
defparam \busA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_io_obuf \busA[28]~output (
	.i(\REG_BANK|Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[28]~output .bus_hold = "false";
defparam \busA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_io_obuf \busA[27]~output (
	.i(\REG_BANK|Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[27]~output .bus_hold = "false";
defparam \busA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_io_obuf \busA[26]~output (
	.i(\REG_BANK|Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[26]~output .bus_hold = "false";
defparam \busA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_io_obuf \busA[25]~output (
	.i(\REG_BANK|Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[25]~output .bus_hold = "false";
defparam \busA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_io_obuf \busA[24]~output (
	.i(\REG_BANK|Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[24]~output .bus_hold = "false";
defparam \busA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_io_obuf \busA[23]~output (
	.i(\REG_BANK|Mux8~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[23]~output .bus_hold = "false";
defparam \busA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_io_obuf \busA[22]~output (
	.i(\REG_BANK|Mux9~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[22]~output .bus_hold = "false";
defparam \busA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_io_obuf \busA[21]~output (
	.i(\REG_BANK|Mux10~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[21]~output .bus_hold = "false";
defparam \busA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_io_obuf \busA[20]~output (
	.i(\REG_BANK|Mux11~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[20]~output .bus_hold = "false";
defparam \busA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_io_obuf \busA[19]~output (
	.i(\REG_BANK|Mux12~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[19]~output .bus_hold = "false";
defparam \busA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_io_obuf \busA[18]~output (
	.i(\REG_BANK|Mux13~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[18]~output .bus_hold = "false";
defparam \busA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_io_obuf \busA[17]~output (
	.i(\REG_BANK|Mux14~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[17]~output .bus_hold = "false";
defparam \busA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_io_obuf \busA[16]~output (
	.i(\REG_BANK|Mux15~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[16]~output .bus_hold = "false";
defparam \busA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_io_obuf \busA[15]~output (
	.i(\REG_BANK|Mux16~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[15]~output .bus_hold = "false";
defparam \busA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_io_obuf \busA[14]~output (
	.i(\REG_BANK|Mux17~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[14]~output .bus_hold = "false";
defparam \busA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_io_obuf \busA[13]~output (
	.i(\REG_BANK|Mux18~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[13]~output .bus_hold = "false";
defparam \busA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_io_obuf \busA[12]~output (
	.i(\REG_BANK|Mux19~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[12]~output .bus_hold = "false";
defparam \busA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneive_io_obuf \busA[11]~output (
	.i(\REG_BANK|Mux20~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[11]~output .bus_hold = "false";
defparam \busA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_io_obuf \busA[10]~output (
	.i(\REG_BANK|Mux21~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[10]~output .bus_hold = "false";
defparam \busA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_io_obuf \busA[9]~output (
	.i(\REG_BANK|Mux22~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[9]~output .bus_hold = "false";
defparam \busA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_io_obuf \busA[8]~output (
	.i(\REG_BANK|Mux23~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[8]~output .bus_hold = "false";
defparam \busA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_io_obuf \busA[7]~output (
	.i(\REG_BANK|Mux24~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[7]~output .bus_hold = "false";
defparam \busA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_io_obuf \busA[6]~output (
	.i(\REG_BANK|Mux25~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[6]~output .bus_hold = "false";
defparam \busA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_io_obuf \busA[5]~output (
	.i(\REG_BANK|Mux26~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[5]~output .bus_hold = "false";
defparam \busA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_io_obuf \busA[4]~output (
	.i(\REG_BANK|Mux27~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[4]~output .bus_hold = "false";
defparam \busA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_io_obuf \busA[3]~output (
	.i(\REG_BANK|Mux28~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[3]~output .bus_hold = "false";
defparam \busA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_io_obuf \busA[2]~output (
	.i(\REG_BANK|Mux29~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[2]~output .bus_hold = "false";
defparam \busA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_io_obuf \busA[1]~output (
	.i(\REG_BANK|Mux30~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[1]~output .bus_hold = "false";
defparam \busA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_io_obuf \busA[0]~output (
	.i(\REG_BANK|Mux31~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busA[0]~output .bus_hold = "false";
defparam \busA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_io_obuf \busB[31]~output (
	.i(\REG_BANK|Mux32~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[31]~output .bus_hold = "false";
defparam \busB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_io_obuf \busB[30]~output (
	.i(\REG_BANK|Mux33~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[30]~output .bus_hold = "false";
defparam \busB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_io_obuf \busB[29]~output (
	.i(\REG_BANK|Mux34~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[29]~output .bus_hold = "false";
defparam \busB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_io_obuf \busB[28]~output (
	.i(\REG_BANK|Mux35~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[28]~output .bus_hold = "false";
defparam \busB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_io_obuf \busB[27]~output (
	.i(\REG_BANK|Mux36~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[27]~output .bus_hold = "false";
defparam \busB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_io_obuf \busB[26]~output (
	.i(\REG_BANK|Mux37~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[26]~output .bus_hold = "false";
defparam \busB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_io_obuf \busB[25]~output (
	.i(\REG_BANK|Mux38~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[25]~output .bus_hold = "false";
defparam \busB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_io_obuf \busB[24]~output (
	.i(\REG_BANK|Mux39~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[24]~output .bus_hold = "false";
defparam \busB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_io_obuf \busB[23]~output (
	.i(\REG_BANK|Mux40~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[23]~output .bus_hold = "false";
defparam \busB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_io_obuf \busB[22]~output (
	.i(\REG_BANK|Mux41~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[22]~output .bus_hold = "false";
defparam \busB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_io_obuf \busB[21]~output (
	.i(\REG_BANK|Mux42~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[21]~output .bus_hold = "false";
defparam \busB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_io_obuf \busB[20]~output (
	.i(\REG_BANK|Mux43~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[20]~output .bus_hold = "false";
defparam \busB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_io_obuf \busB[19]~output (
	.i(\REG_BANK|Mux44~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[19]~output .bus_hold = "false";
defparam \busB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_io_obuf \busB[18]~output (
	.i(\REG_BANK|Mux45~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[18]~output .bus_hold = "false";
defparam \busB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_io_obuf \busB[17]~output (
	.i(\REG_BANK|Mux46~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[17]~output .bus_hold = "false";
defparam \busB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneive_io_obuf \busB[16]~output (
	.i(\REG_BANK|Mux47~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[16]~output .bus_hold = "false";
defparam \busB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneive_io_obuf \busB[15]~output (
	.i(\REG_BANK|Mux48~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[15]~output .bus_hold = "false";
defparam \busB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneive_io_obuf \busB[14]~output (
	.i(\REG_BANK|Mux49~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[14]~output .bus_hold = "false";
defparam \busB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_io_obuf \busB[13]~output (
	.i(\REG_BANK|Mux50~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[13]~output .bus_hold = "false";
defparam \busB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_io_obuf \busB[12]~output (
	.i(\REG_BANK|Mux51~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[12]~output .bus_hold = "false";
defparam \busB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneive_io_obuf \busB[11]~output (
	.i(\REG_BANK|Mux52~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[11]~output .bus_hold = "false";
defparam \busB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneive_io_obuf \busB[10]~output (
	.i(\REG_BANK|Mux53~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[10]~output .bus_hold = "false";
defparam \busB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneive_io_obuf \busB[9]~output (
	.i(\REG_BANK|Mux54~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[9]~output .bus_hold = "false";
defparam \busB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneive_io_obuf \busB[8]~output (
	.i(\REG_BANK|Mux55~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[8]~output .bus_hold = "false";
defparam \busB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneive_io_obuf \busB[7]~output (
	.i(\REG_BANK|Mux56~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[7]~output .bus_hold = "false";
defparam \busB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_io_obuf \busB[6]~output (
	.i(\REG_BANK|Mux57~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[6]~output .bus_hold = "false";
defparam \busB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneive_io_obuf \busB[5]~output (
	.i(\REG_BANK|Mux58~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[5]~output .bus_hold = "false";
defparam \busB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneive_io_obuf \busB[4]~output (
	.i(\REG_BANK|Mux59~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[4]~output .bus_hold = "false";
defparam \busB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneive_io_obuf \busB[3]~output (
	.i(\REG_BANK|Mux60~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[3]~output .bus_hold = "false";
defparam \busB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_io_obuf \busB[2]~output (
	.i(\REG_BANK|Mux61~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[2]~output .bus_hold = "false";
defparam \busB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_io_obuf \busB[1]~output (
	.i(\REG_BANK|Mux62~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[1]~output .bus_hold = "false";
defparam \busB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_io_obuf \busB[0]~output (
	.i(\REG_BANK|Mux63~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busB[0]~output .bus_hold = "false";
defparam \busB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_io_obuf \busC[31]~output (
	.i(\LATCH_busC|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[31]~output .bus_hold = "false";
defparam \busC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_io_obuf \busC[30]~output (
	.i(\LATCH_busC|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[30]~output .bus_hold = "false";
defparam \busC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_io_obuf \busC[29]~output (
	.i(\LATCH_busC|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[29]~output .bus_hold = "false";
defparam \busC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_io_obuf \busC[28]~output (
	.i(\LATCH_busC|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[28]~output .bus_hold = "false";
defparam \busC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_io_obuf \busC[27]~output (
	.i(\LATCH_busC|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[27]~output .bus_hold = "false";
defparam \busC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_io_obuf \busC[26]~output (
	.i(\LATCH_busC|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[26]~output .bus_hold = "false";
defparam \busC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_io_obuf \busC[25]~output (
	.i(\LATCH_busC|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[25]~output .bus_hold = "false";
defparam \busC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_io_obuf \busC[24]~output (
	.i(\LATCH_busC|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[24]~output .bus_hold = "false";
defparam \busC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_io_obuf \busC[23]~output (
	.i(\LATCH_busC|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[23]~output .bus_hold = "false";
defparam \busC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_io_obuf \busC[22]~output (
	.i(\LATCH_busC|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[22]~output .bus_hold = "false";
defparam \busC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_io_obuf \busC[21]~output (
	.i(\LATCH_busC|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[21]~output .bus_hold = "false";
defparam \busC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_io_obuf \busC[20]~output (
	.i(\LATCH_busC|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[20]~output .bus_hold = "false";
defparam \busC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_io_obuf \busC[19]~output (
	.i(\LATCH_busC|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[19]~output .bus_hold = "false";
defparam \busC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_io_obuf \busC[18]~output (
	.i(\LATCH_busC|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[18]~output .bus_hold = "false";
defparam \busC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_io_obuf \busC[17]~output (
	.i(\LATCH_busC|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[17]~output .bus_hold = "false";
defparam \busC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_io_obuf \busC[16]~output (
	.i(\LATCH_busC|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[16]~output .bus_hold = "false";
defparam \busC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_io_obuf \busC[15]~output (
	.i(\LATCH_busC|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[15]~output .bus_hold = "false";
defparam \busC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_io_obuf \busC[14]~output (
	.i(\LATCH_busC|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[14]~output .bus_hold = "false";
defparam \busC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_io_obuf \busC[13]~output (
	.i(\LATCH_busC|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[13]~output .bus_hold = "false";
defparam \busC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_io_obuf \busC[12]~output (
	.i(\LATCH_busC|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[12]~output .bus_hold = "false";
defparam \busC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_io_obuf \busC[11]~output (
	.i(\LATCH_busC|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[11]~output .bus_hold = "false";
defparam \busC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_io_obuf \busC[10]~output (
	.i(\LATCH_busC|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[10]~output .bus_hold = "false";
defparam \busC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_io_obuf \busC[9]~output (
	.i(\LATCH_busC|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[9]~output .bus_hold = "false";
defparam \busC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_io_obuf \busC[8]~output (
	.i(\LATCH_busC|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[8]~output .bus_hold = "false";
defparam \busC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_io_obuf \busC[7]~output (
	.i(\LATCH_busC|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[7]~output .bus_hold = "false";
defparam \busC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_io_obuf \busC[6]~output (
	.i(\LATCH_busC|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[6]~output .bus_hold = "false";
defparam \busC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_io_obuf \busC[5]~output (
	.i(\LATCH_busC|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[5]~output .bus_hold = "false";
defparam \busC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_io_obuf \busC[4]~output (
	.i(\LATCH_busC|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[4]~output .bus_hold = "false";
defparam \busC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_io_obuf \busC[3]~output (
	.i(\LATCH_busC|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[3]~output .bus_hold = "false";
defparam \busC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_io_obuf \busC[2]~output (
	.i(\LATCH_busC|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[2]~output .bus_hold = "false";
defparam \busC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_io_obuf \busC[1]~output (
	.i(\LATCH_busC|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[1]~output .bus_hold = "false";
defparam \busC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_io_obuf \busC[0]~output (
	.i(\LATCH_busC|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \busC[0]~output .bus_hold = "false";
defparam \busC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_io_obuf \imm[31]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[31]~output .bus_hold = "false";
defparam \imm[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_io_obuf \imm[30]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[30]~output .bus_hold = "false";
defparam \imm[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_io_obuf \imm[29]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[29]~output .bus_hold = "false";
defparam \imm[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_io_obuf \imm[28]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[28]~output .bus_hold = "false";
defparam \imm[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_io_obuf \imm[27]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[27]~output .bus_hold = "false";
defparam \imm[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_io_obuf \imm[26]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[26]~output .bus_hold = "false";
defparam \imm[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_io_obuf \imm[25]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[25]~output .bus_hold = "false";
defparam \imm[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_io_obuf \imm[24]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[24]~output .bus_hold = "false";
defparam \imm[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_io_obuf \imm[23]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[23]~output .bus_hold = "false";
defparam \imm[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_io_obuf \imm[22]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[22]~output .bus_hold = "false";
defparam \imm[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_io_obuf \imm[21]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[21]~output .bus_hold = "false";
defparam \imm[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_io_obuf \imm[20]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[20]~output .bus_hold = "false";
defparam \imm[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_io_obuf \imm[19]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[19]~output .bus_hold = "false";
defparam \imm[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_io_obuf \imm[18]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[18]~output .bus_hold = "false";
defparam \imm[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_io_obuf \imm[17]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[17]~output .bus_hold = "false";
defparam \imm[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_io_obuf \imm[16]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[16]~output .bus_hold = "false";
defparam \imm[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_io_obuf \imm[15]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[15]~output .bus_hold = "false";
defparam \imm[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_io_obuf \imm[14]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[14]~output .bus_hold = "false";
defparam \imm[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_io_obuf \imm[13]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[13]~output .bus_hold = "false";
defparam \imm[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_io_obuf \imm[12]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[12]~output .bus_hold = "false";
defparam \imm[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_io_obuf \imm[11]~output (
	.i(\LATCH_aluIn|imm_ [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[11]~output .bus_hold = "false";
defparam \imm[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_io_obuf \imm[10]~output (
	.i(\LATCH_aluIn|imm_ [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[10]~output .bus_hold = "false";
defparam \imm[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_io_obuf \imm[9]~output (
	.i(\LATCH_aluIn|imm_ [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[9]~output .bus_hold = "false";
defparam \imm[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_io_obuf \imm[8]~output (
	.i(\LATCH_aluIn|imm_ [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[8]~output .bus_hold = "false";
defparam \imm[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_io_obuf \imm[7]~output (
	.i(\LATCH_aluIn|imm_ [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[7]~output .bus_hold = "false";
defparam \imm[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_io_obuf \imm[6]~output (
	.i(\LATCH_aluIn|imm_ [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[6]~output .bus_hold = "false";
defparam \imm[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_io_obuf \imm[5]~output (
	.i(\LATCH_aluIn|imm_ [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[5]~output .bus_hold = "false";
defparam \imm[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_io_obuf \imm[4]~output (
	.i(\LATCH_aluIn|imm_ [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[4]~output .bus_hold = "false";
defparam \imm[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_io_obuf \imm[3]~output (
	.i(\LATCH_aluIn|imm_ [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[3]~output .bus_hold = "false";
defparam \imm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_io_obuf \imm[2]~output (
	.i(\LATCH_aluIn|imm_ [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[2]~output .bus_hold = "false";
defparam \imm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_io_obuf \imm[1]~output (
	.i(\LATCH_aluIn|imm_ [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[1]~output .bus_hold = "false";
defparam \imm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_io_obuf \imm[0]~output (
	.i(\LATCH_aluIn|imm_ [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm[0]~output .bus_hold = "false";
defparam \imm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_io_obuf \instruction[31]~output (
	.i(\IFU|currInstr [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_io_obuf \instruction[30]~output (
	.i(\IFU|currInstr [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_io_obuf \instruction[29]~output (
	.i(\IFU|currInstr [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_io_obuf \instruction[28]~output (
	.i(\IFU|currInstr [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_io_obuf \instruction[27]~output (
	.i(\IFU|currInstr [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_io_obuf \instruction[26]~output (
	.i(\IFU|currInstr [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_io_obuf \instruction[25]~output (
	.i(\IFU|currInstr [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_io_obuf \instruction[24]~output (
	.i(\IFU|currInstr [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_io_obuf \instruction[23]~output (
	.i(\IFU|currInstr [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_io_obuf \instruction[22]~output (
	.i(\IFU|currInstr [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_io_obuf \instruction[21]~output (
	.i(\IFU|currInstr [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_io_obuf \instruction[20]~output (
	.i(\IFU|currInstr [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_io_obuf \instruction[19]~output (
	.i(\IFU|currInstr [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_io_obuf \instruction[18]~output (
	.i(\IFU|currInstr [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_io_obuf \instruction[17]~output (
	.i(\IFU|currInstr [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_io_obuf \instruction[16]~output (
	.i(\IFU|currInstr [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_io_obuf \instruction[15]~output (
	.i(\IFU|currInstr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_io_obuf \instruction[14]~output (
	.i(\IFU|currInstr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_io_obuf \instruction[13]~output (
	.i(\IFU|currInstr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_io_obuf \instruction[12]~output (
	.i(\IFU|currInstr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_io_obuf \instruction[11]~output (
	.i(\IFU|currInstr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_io_obuf \instruction[10]~output (
	.i(\IFU|currInstr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_io_obuf \instruction[9]~output (
	.i(\IFU|currInstr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_io_obuf \instruction[8]~output (
	.i(\IFU|currInstr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_io_obuf \instruction[7]~output (
	.i(\IFU|currInstr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_io_obuf \instruction[6]~output (
	.i(\IFU|currInstr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_io_obuf \instruction[5]~output (
	.i(\IFU|currInstr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_io_obuf \instruction[4]~output (
	.i(\IFU|currInstr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_io_obuf \instruction[3]~output (
	.i(\IFU|currInstr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneive_io_obuf \instruction[2]~output (
	.i(\IFU|currInstr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_io_obuf \instruction[1]~output (
	.i(\IFU|currInstr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_io_obuf \instruction[0]~output (
	.i(\IFU|currInstr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneive_io_obuf \outRam[31]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[31]~output .bus_hold = "false";
defparam \outRam[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cycloneive_io_obuf \outRam[30]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[30]~output .bus_hold = "false";
defparam \outRam[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneive_io_obuf \outRam[29]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[29]~output .bus_hold = "false";
defparam \outRam[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_io_obuf \outRam[28]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[28]~output .bus_hold = "false";
defparam \outRam[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_io_obuf \outRam[27]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[27]~output .bus_hold = "false";
defparam \outRam[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneive_io_obuf \outRam[26]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[26]~output .bus_hold = "false";
defparam \outRam[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneive_io_obuf \outRam[25]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[25]~output .bus_hold = "false";
defparam \outRam[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneive_io_obuf \outRam[24]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[24]~output .bus_hold = "false";
defparam \outRam[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_io_obuf \outRam[23]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[23]~output .bus_hold = "false";
defparam \outRam[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneive_io_obuf \outRam[22]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[22]~output .bus_hold = "false";
defparam \outRam[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneive_io_obuf \outRam[21]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[21]~output .bus_hold = "false";
defparam \outRam[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_io_obuf \outRam[20]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[20]~output .bus_hold = "false";
defparam \outRam[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_io_obuf \outRam[19]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[19]~output .bus_hold = "false";
defparam \outRam[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cycloneive_io_obuf \outRam[18]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[18]~output .bus_hold = "false";
defparam \outRam[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneive_io_obuf \outRam[17]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[17]~output .bus_hold = "false";
defparam \outRam[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_io_obuf \outRam[16]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[16]~output .bus_hold = "false";
defparam \outRam[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneive_io_obuf \outRam[15]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[15]~output .bus_hold = "false";
defparam \outRam[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_io_obuf \outRam[14]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[14]~output .bus_hold = "false";
defparam \outRam[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneive_io_obuf \outRam[13]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[13]~output .bus_hold = "false";
defparam \outRam[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneive_io_obuf \outRam[12]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[12]~output .bus_hold = "false";
defparam \outRam[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneive_io_obuf \outRam[11]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[11]~output .bus_hold = "false";
defparam \outRam[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneive_io_obuf \outRam[10]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[10]~output .bus_hold = "false";
defparam \outRam[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneive_io_obuf \outRam[9]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[9]~output .bus_hold = "false";
defparam \outRam[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneive_io_obuf \outRam[8]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[8]~output .bus_hold = "false";
defparam \outRam[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneive_io_obuf \outRam[7]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[7]~output .bus_hold = "false";
defparam \outRam[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cycloneive_io_obuf \outRam[6]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[6]~output .bus_hold = "false";
defparam \outRam[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneive_io_obuf \outRam[5]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[5]~output .bus_hold = "false";
defparam \outRam[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_io_obuf \outRam[4]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[4]~output .bus_hold = "false";
defparam \outRam[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneive_io_obuf \outRam[3]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[3]~output .bus_hold = "false";
defparam \outRam[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneive_io_obuf \outRam[2]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[2]~output .bus_hold = "false";
defparam \outRam[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneive_io_obuf \outRam[1]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[1]~output .bus_hold = "false";
defparam \outRam[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_io_obuf \outRam[0]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outRam[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outRam[0]~output .bus_hold = "false";
defparam \outRam[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneive_io_obuf \rd[4]~output (
	.i(\LATCH_rd22|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[4]~output .bus_hold = "false";
defparam \rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_io_obuf \rd[3]~output (
	.i(\LATCH_rd22|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[3]~output .bus_hold = "false";
defparam \rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneive_io_obuf \rd[2]~output (
	.i(\LATCH_rd22|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[2]~output .bus_hold = "false";
defparam \rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_io_obuf \rd[1]~output (
	.i(\LATCH_rd22|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[1]~output .bus_hold = "false";
defparam \rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_io_obuf \rd[0]~output (
	.i(\LATCH_rd22|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[0]~output .bus_hold = "false";
defparam \rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \IFU|currPC[2]~87 (
// Equation(s):
// \IFU|currPC[2]~87_combout  = !\IFU|currPC [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFU|currPC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IFU|currPC[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currPC[2]~87 .lut_mask = 16'h0F0F;
defparam \IFU|currPC[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \IFU|currPC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[2]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[2] .is_wysiwyg = "true";
defparam \IFU|currPC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \IFU|currPC[3]~29 (
// Equation(s):
// \IFU|currPC[3]~29_combout  = (\IFU|currPC [3] & (\IFU|currPC [2] $ (VCC))) # (!\IFU|currPC [3] & (\IFU|currPC [2] & VCC))
// \IFU|currPC[3]~30  = CARRY((\IFU|currPC [3] & \IFU|currPC [2]))

	.dataa(\IFU|currPC [3]),
	.datab(\IFU|currPC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFU|currPC[3]~29_combout ),
	.cout(\IFU|currPC[3]~30 ));
// synopsys translate_off
defparam \IFU|currPC[3]~29 .lut_mask = 16'h6688;
defparam \IFU|currPC[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \IFU|currPC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[3] .is_wysiwyg = "true";
defparam \IFU|currPC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneive_lcell_comb \IFU|currPC[4]~31 (
// Equation(s):
// \IFU|currPC[4]~31_combout  = (\IFU|currPC [4] & (!\IFU|currPC[3]~30 )) # (!\IFU|currPC [4] & ((\IFU|currPC[3]~30 ) # (GND)))
// \IFU|currPC[4]~32  = CARRY((!\IFU|currPC[3]~30 ) # (!\IFU|currPC [4]))

	.dataa(\IFU|currPC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[3]~30 ),
	.combout(\IFU|currPC[4]~31_combout ),
	.cout(\IFU|currPC[4]~32 ));
// synopsys translate_off
defparam \IFU|currPC[4]~31 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N7
dffeas \IFU|currPC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[4] .is_wysiwyg = "true";
defparam \IFU|currPC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \IFU|currPC[5]~33 (
// Equation(s):
// \IFU|currPC[5]~33_combout  = (\IFU|currPC [5] & (\IFU|currPC[4]~32  $ (GND))) # (!\IFU|currPC [5] & (!\IFU|currPC[4]~32  & VCC))
// \IFU|currPC[5]~34  = CARRY((\IFU|currPC [5] & !\IFU|currPC[4]~32 ))

	.dataa(gnd),
	.datab(\IFU|currPC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[4]~32 ),
	.combout(\IFU|currPC[5]~33_combout ),
	.cout(\IFU|currPC[5]~34 ));
// synopsys translate_off
defparam \IFU|currPC[5]~33 .lut_mask = 16'hC30C;
defparam \IFU|currPC[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \IFU|currPC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[5] .is_wysiwyg = "true";
defparam \IFU|currPC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \IFU|currPC[6]~35 (
// Equation(s):
// \IFU|currPC[6]~35_combout  = (\IFU|currPC [6] & (!\IFU|currPC[5]~34 )) # (!\IFU|currPC [6] & ((\IFU|currPC[5]~34 ) # (GND)))
// \IFU|currPC[6]~36  = CARRY((!\IFU|currPC[5]~34 ) # (!\IFU|currPC [6]))

	.dataa(\IFU|currPC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[5]~34 ),
	.combout(\IFU|currPC[6]~35_combout ),
	.cout(\IFU|currPC[6]~36 ));
// synopsys translate_off
defparam \IFU|currPC[6]~35 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \IFU|currPC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[6] .is_wysiwyg = "true";
defparam \IFU|currPC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \IFU|currPC[7]~37 (
// Equation(s):
// \IFU|currPC[7]~37_combout  = (\IFU|currPC [7] & (\IFU|currPC[6]~36  $ (GND))) # (!\IFU|currPC [7] & (!\IFU|currPC[6]~36  & VCC))
// \IFU|currPC[7]~38  = CARRY((\IFU|currPC [7] & !\IFU|currPC[6]~36 ))

	.dataa(\IFU|currPC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[6]~36 ),
	.combout(\IFU|currPC[7]~37_combout ),
	.cout(\IFU|currPC[7]~38 ));
// synopsys translate_off
defparam \IFU|currPC[7]~37 .lut_mask = 16'hA50A;
defparam \IFU|currPC[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \IFU|currPC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[7]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[7] .is_wysiwyg = "true";
defparam \IFU|currPC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \IFU|currPC[8]~39 (
// Equation(s):
// \IFU|currPC[8]~39_combout  = (\IFU|currPC [8] & (!\IFU|currPC[7]~38 )) # (!\IFU|currPC [8] & ((\IFU|currPC[7]~38 ) # (GND)))
// \IFU|currPC[8]~40  = CARRY((!\IFU|currPC[7]~38 ) # (!\IFU|currPC [8]))

	.dataa(gnd),
	.datab(\IFU|currPC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[7]~38 ),
	.combout(\IFU|currPC[8]~39_combout ),
	.cout(\IFU|currPC[8]~40 ));
// synopsys translate_off
defparam \IFU|currPC[8]~39 .lut_mask = 16'h3C3F;
defparam \IFU|currPC[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \IFU|currPC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[8]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[8] .is_wysiwyg = "true";
defparam \IFU|currPC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \IFU|currPC[9]~41 (
// Equation(s):
// \IFU|currPC[9]~41_combout  = (\IFU|currPC [9] & (\IFU|currPC[8]~40  $ (GND))) # (!\IFU|currPC [9] & (!\IFU|currPC[8]~40  & VCC))
// \IFU|currPC[9]~42  = CARRY((\IFU|currPC [9] & !\IFU|currPC[8]~40 ))

	.dataa(gnd),
	.datab(\IFU|currPC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[8]~40 ),
	.combout(\IFU|currPC[9]~41_combout ),
	.cout(\IFU|currPC[9]~42 ));
// synopsys translate_off
defparam \IFU|currPC[9]~41 .lut_mask = 16'hC30C;
defparam \IFU|currPC[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \IFU|currPC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[9] .is_wysiwyg = "true";
defparam \IFU|currPC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \IFU|currPC[10]~43 (
// Equation(s):
// \IFU|currPC[10]~43_combout  = (\IFU|currPC [10] & (!\IFU|currPC[9]~42 )) # (!\IFU|currPC [10] & ((\IFU|currPC[9]~42 ) # (GND)))
// \IFU|currPC[10]~44  = CARRY((!\IFU|currPC[9]~42 ) # (!\IFU|currPC [10]))

	.dataa(gnd),
	.datab(\IFU|currPC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[9]~42 ),
	.combout(\IFU|currPC[10]~43_combout ),
	.cout(\IFU|currPC[10]~44 ));
// synopsys translate_off
defparam \IFU|currPC[10]~43 .lut_mask = 16'h3C3F;
defparam \IFU|currPC[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \IFU|currPC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[10] .is_wysiwyg = "true";
defparam \IFU|currPC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \IFU|currPC[11]~45 (
// Equation(s):
// \IFU|currPC[11]~45_combout  = (\IFU|currPC [11] & (\IFU|currPC[10]~44  $ (GND))) # (!\IFU|currPC [11] & (!\IFU|currPC[10]~44  & VCC))
// \IFU|currPC[11]~46  = CARRY((\IFU|currPC [11] & !\IFU|currPC[10]~44 ))

	.dataa(gnd),
	.datab(\IFU|currPC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[10]~44 ),
	.combout(\IFU|currPC[11]~45_combout ),
	.cout(\IFU|currPC[11]~46 ));
// synopsys translate_off
defparam \IFU|currPC[11]~45 .lut_mask = 16'hC30C;
defparam \IFU|currPC[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \IFU|currPC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[11]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[11] .is_wysiwyg = "true";
defparam \IFU|currPC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \IFU|currPC[12]~47 (
// Equation(s):
// \IFU|currPC[12]~47_combout  = (\IFU|currPC [12] & (!\IFU|currPC[11]~46 )) # (!\IFU|currPC [12] & ((\IFU|currPC[11]~46 ) # (GND)))
// \IFU|currPC[12]~48  = CARRY((!\IFU|currPC[11]~46 ) # (!\IFU|currPC [12]))

	.dataa(\IFU|currPC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[11]~46 ),
	.combout(\IFU|currPC[12]~47_combout ),
	.cout(\IFU|currPC[12]~48 ));
// synopsys translate_off
defparam \IFU|currPC[12]~47 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \IFU|currPC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[12]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[12] .is_wysiwyg = "true";
defparam \IFU|currPC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \IFU|currPC[13]~49 (
// Equation(s):
// \IFU|currPC[13]~49_combout  = (\IFU|currPC [13] & (\IFU|currPC[12]~48  $ (GND))) # (!\IFU|currPC [13] & (!\IFU|currPC[12]~48  & VCC))
// \IFU|currPC[13]~50  = CARRY((\IFU|currPC [13] & !\IFU|currPC[12]~48 ))

	.dataa(gnd),
	.datab(\IFU|currPC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[12]~48 ),
	.combout(\IFU|currPC[13]~49_combout ),
	.cout(\IFU|currPC[13]~50 ));
// synopsys translate_off
defparam \IFU|currPC[13]~49 .lut_mask = 16'hC30C;
defparam \IFU|currPC[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \IFU|currPC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[13]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[13] .is_wysiwyg = "true";
defparam \IFU|currPC[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \IFU|currInstr[24]~feeder (
// Equation(s):
// \IFU|currInstr[24]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\IFU|currInstr[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[24]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \IFU|currInstr[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[24] .is_wysiwyg = "true";
defparam \IFU|currInstr[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055;
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \IFU|currInstr[4]~feeder (
// Equation(s):
// \IFU|currInstr[4]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\IFU|currInstr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[4]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N13
dffeas \IFU|currInstr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[4] .is_wysiwyg = "true";
defparam \IFU|currInstr[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \IFU|currInstr[2]~feeder (
// Equation(s):
// \IFU|currInstr[2]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\IFU|currInstr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[2]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \IFU|currInstr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[2] .is_wysiwyg = "true";
defparam \IFU|currInstr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \IFU|currInstr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[6] .is_wysiwyg = "true";
defparam \IFU|currInstr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \IFU|currInstr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[3] .is_wysiwyg = "true";
defparam \IFU|currInstr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \DECODER|Equal0~0 (
// Equation(s):
// \DECODER|Equal0~0_combout  = (\IFU|currInstr [4] & (!\IFU|currInstr [2] & (!\IFU|currInstr [6] & !\IFU|currInstr [3])))

	.dataa(\IFU|currInstr [4]),
	.datab(\IFU|currInstr [2]),
	.datac(\IFU|currInstr [6]),
	.datad(\IFU|currInstr [3]),
	.cin(gnd),
	.combout(\DECODER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Equal0~0 .lut_mask = 16'h0002;
defparam \DECODER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \IFU|currInstr[5]~feeder (
// Equation(s):
// \IFU|currInstr[5]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\IFU|currInstr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[5]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \IFU|currInstr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[5] .is_wysiwyg = "true";
defparam \IFU|currInstr[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100FF;
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \IFU|currInstr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[0] .is_wysiwyg = "true";
defparam \IFU|currInstr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \IFU|currInstr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[1] .is_wysiwyg = "true";
defparam \IFU|currInstr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \DECODER|Equal0~1 (
// Equation(s):
// \DECODER|Equal0~1_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [5] & (\IFU|currInstr [0] & \IFU|currInstr [1])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [5]),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [1]),
	.cin(gnd),
	.combout(\DECODER|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Equal0~1 .lut_mask = 16'h8000;
defparam \DECODER|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \DECODER|selB[4]~0 (
// Equation(s):
// \DECODER|selB[4]~0_combout  = (\IFU|currInstr [24] & \DECODER|Equal0~1_combout )

	.dataa(gnd),
	.datab(\IFU|currInstr [24]),
	.datac(gnd),
	.datad(\DECODER|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[4]~0 .lut_mask = 16'hCC00;
defparam \DECODER|selB[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \DECODER|WideNor0 (
// Equation(s):
// \DECODER|WideNor0~combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & \IFU|currInstr [1]))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [0]),
	.datac(gnd),
	.datad(\IFU|currInstr [1]),
	.cin(gnd),
	.combout(\DECODER|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|WideNor0 .lut_mask = 16'h8800;
defparam \DECODER|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneive_lcell_comb \IFU|currInstr[8]~feeder (
// Equation(s):
// \IFU|currInstr[8]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IFU|currInstr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[8]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \IFU|currInstr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[8] .is_wysiwyg = "true";
defparam \IFU|currInstr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneive_lcell_comb \inst1|prev_rd~1 (
// Equation(s):
// \inst1|prev_rd~1_combout  = (\DECODER|WideNor0~combout  & (\IFU|currInstr [8] & !\inst1|always0~6_combout ))

	.dataa(\DECODER|WideNor0~combout ),
	.datab(gnd),
	.datac(\IFU|currInstr [8]),
	.datad(\inst1|always0~6_combout ),
	.cin(gnd),
	.combout(\inst1|prev_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|prev_rd~1 .lut_mask = 16'h00A0;
defparam \inst1|prev_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N11
dffeas \inst1|prev_rd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|prev_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|prev_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|prev_rd[1] .is_wysiwyg = "true";
defparam \inst1|prev_rd[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000051;
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \IFU|currInstr[7]~feeder (
// Equation(s):
// \IFU|currInstr[7]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\IFU|currInstr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[7]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \IFU|currInstr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[7] .is_wysiwyg = "true";
defparam \IFU|currInstr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \inst1|prev_rd~0 (
// Equation(s):
// \inst1|prev_rd~0_combout  = (\DECODER|WideNor0~combout  & (\IFU|currInstr [7] & !\inst1|always0~6_combout ))

	.dataa(\DECODER|WideNor0~combout ),
	.datab(\IFU|currInstr [7]),
	.datac(gnd),
	.datad(\inst1|always0~6_combout ),
	.cin(gnd),
	.combout(\inst1|prev_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|prev_rd~0 .lut_mask = 16'h0088;
defparam \inst1|prev_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \inst1|prev_rd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|prev_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|prev_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|prev_rd[0] .is_wysiwyg = "true";
defparam \inst1|prev_rd[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067;
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \IFU|currInstr[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[21] .is_wysiwyg = "true";
defparam \IFU|currInstr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \DECODER|selB[1]~3 (
// Equation(s):
// \DECODER|selB[1]~3_combout  = (\IFU|currInstr [21] & \DECODER|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFU|currInstr [21]),
	.datad(\DECODER|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[1]~3 .lut_mask = 16'hF000;
defparam \DECODER|selB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \IFU|currInstr[20]~feeder (
// Equation(s):
// \IFU|currInstr[20]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\IFU|currInstr[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[20]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \IFU|currInstr[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[20] .is_wysiwyg = "true";
defparam \IFU|currInstr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneive_lcell_comb \DECODER|selB[0]~4 (
// Equation(s):
// \DECODER|selB[0]~4_combout  = (\IFU|currInstr [20] & \DECODER|Equal0~1_combout )

	.dataa(gnd),
	.datab(\IFU|currInstr [20]),
	.datac(gnd),
	.datad(\DECODER|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[0]~4 .lut_mask = 16'hCC00;
defparam \DECODER|selB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneive_lcell_comb \inst1|always0~3 (
// Equation(s):
// \inst1|always0~3_combout  = (\inst1|prev_rd [1] & (\DECODER|selB[1]~3_combout  & (\inst1|prev_rd [0] $ (!\DECODER|selB[0]~4_combout )))) # (!\inst1|prev_rd [1] & (!\DECODER|selB[1]~3_combout  & (\inst1|prev_rd [0] $ (!\DECODER|selB[0]~4_combout ))))

	.dataa(\inst1|prev_rd [1]),
	.datab(\inst1|prev_rd [0]),
	.datac(\DECODER|selB[1]~3_combout ),
	.datad(\DECODER|selB[0]~4_combout ),
	.cin(gnd),
	.combout(\inst1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~3 .lut_mask = 16'h8421;
defparam \inst1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneive_lcell_comb \IFU|currInstr[9]~feeder (
// Equation(s):
// \IFU|currInstr[9]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IFU|currInstr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[9]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N9
dffeas \IFU|currInstr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[9] .is_wysiwyg = "true";
defparam \IFU|currInstr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneive_lcell_comb \inst1|prev_rd~2 (
// Equation(s):
// \inst1|prev_rd~2_combout  = (\DECODER|WideNor0~combout  & (\IFU|currInstr [9] & !\inst1|always0~6_combout ))

	.dataa(\DECODER|WideNor0~combout ),
	.datab(gnd),
	.datac(\IFU|currInstr [9]),
	.datad(\inst1|always0~6_combout ),
	.cin(gnd),
	.combout(\inst1|prev_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|prev_rd~2 .lut_mask = 16'h00A0;
defparam \inst1|prev_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N7
dffeas \inst1|prev_rd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|prev_rd~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|prev_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|prev_rd[2] .is_wysiwyg = "true";
defparam \inst1|prev_rd[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \IFU|currInstr[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[22] .is_wysiwyg = "true";
defparam \IFU|currInstr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \DECODER|selB[2]~2 (
// Equation(s):
// \DECODER|selB[2]~2_combout  = (\IFU|currInstr [22] & \DECODER|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFU|currInstr [22]),
	.datad(\DECODER|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[2]~2 .lut_mask = 16'hF000;
defparam \DECODER|selB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \IFU|currInstr[10]~feeder (
// Equation(s):
// \IFU|currInstr[10]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\IFU|currInstr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[10]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N15
dffeas \IFU|currInstr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[10] .is_wysiwyg = "true";
defparam \IFU|currInstr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneive_lcell_comb \inst1|prev_rd~3 (
// Equation(s):
// \inst1|prev_rd~3_combout  = (\DECODER|WideNor0~combout  & (\IFU|currInstr [10] & !\inst1|always0~6_combout ))

	.dataa(\DECODER|WideNor0~combout ),
	.datab(gnd),
	.datac(\IFU|currInstr [10]),
	.datad(\inst1|always0~6_combout ),
	.cin(gnd),
	.combout(\inst1|prev_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|prev_rd~3 .lut_mask = 16'h00A0;
defparam \inst1|prev_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \inst1|prev_rd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|prev_rd~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|prev_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|prev_rd[3] .is_wysiwyg = "true";
defparam \inst1|prev_rd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \IFU|currInstr[23]~feeder (
// Equation(s):
// \IFU|currInstr[23]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\IFU|currInstr[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[23]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \IFU|currInstr[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[23] .is_wysiwyg = "true";
defparam \IFU|currInstr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \DECODER|selB[3]~1 (
// Equation(s):
// \DECODER|selB[3]~1_combout  = (\IFU|currInstr [23] & \DECODER|Equal0~1_combout )

	.dataa(gnd),
	.datab(\IFU|currInstr [23]),
	.datac(gnd),
	.datad(\DECODER|Equal0~1_combout ),
	.cin(gnd),
	.combout(\DECODER|selB[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selB[3]~1 .lut_mask = 16'hCC00;
defparam \DECODER|selB[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneive_lcell_comb \inst1|always0~4 (
// Equation(s):
// \inst1|always0~4_combout  = (\inst1|prev_rd [2] & (\DECODER|selB[2]~2_combout  & (\inst1|prev_rd [3] $ (!\DECODER|selB[3]~1_combout )))) # (!\inst1|prev_rd [2] & (!\DECODER|selB[2]~2_combout  & (\inst1|prev_rd [3] $ (!\DECODER|selB[3]~1_combout ))))

	.dataa(\inst1|prev_rd [2]),
	.datab(\DECODER|selB[2]~2_combout ),
	.datac(\inst1|prev_rd [3]),
	.datad(\DECODER|selB[3]~1_combout ),
	.cin(gnd),
	.combout(\inst1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~4 .lut_mask = 16'h9009;
defparam \inst1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneive_lcell_comb \IFU|currInstr[11]~feeder (
// Equation(s):
// \IFU|currInstr[11]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\IFU|currInstr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[11]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \IFU|currInstr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[11] .is_wysiwyg = "true";
defparam \IFU|currInstr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneive_lcell_comb \inst1|prev_rd~4 (
// Equation(s):
// \inst1|prev_rd~4_combout  = (\DECODER|WideNor0~combout  & (\IFU|currInstr [11] & !\inst1|always0~6_combout ))

	.dataa(\DECODER|WideNor0~combout ),
	.datab(gnd),
	.datac(\IFU|currInstr [11]),
	.datad(\inst1|always0~6_combout ),
	.cin(gnd),
	.combout(\inst1|prev_rd~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|prev_rd~4 .lut_mask = 16'h00A0;
defparam \inst1|prev_rd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N29
dffeas \inst1|prev_rd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|prev_rd~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|prev_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|prev_rd[4] .is_wysiwyg = "true";
defparam \inst1|prev_rd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneive_lcell_comb \inst1|always0~5 (
// Equation(s):
// \inst1|always0~5_combout  = (\inst1|always0~3_combout  & (\inst1|always0~4_combout  & (\DECODER|selB[4]~0_combout  $ (!\inst1|prev_rd [4]))))

	.dataa(\DECODER|selB[4]~0_combout ),
	.datab(\inst1|always0~3_combout ),
	.datac(\inst1|always0~4_combout ),
	.datad(\inst1|prev_rd [4]),
	.cin(gnd),
	.combout(\inst1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~5 .lut_mask = 16'h8040;
defparam \inst1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (!\inst1|prev_rd [1] & (!\inst1|prev_rd [4] & (!\inst1|prev_rd [3] & !\inst1|prev_rd [2])))

	.dataa(\inst1|prev_rd [1]),
	.datab(\inst1|prev_rd [4]),
	.datac(\inst1|prev_rd [3]),
	.datad(\inst1|prev_rd [2]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h0001;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \IFU|currInstr[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[17] .is_wysiwyg = "true";
defparam \IFU|currInstr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \DECODER|selA[2]~12 (
// Equation(s):
// \DECODER|selA[2]~12_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [17] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [17]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|selA[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[2]~12 .lut_mask = 16'h8000;
defparam \DECODER|selA[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N15
dffeas \IFU|currInstr[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[18] .is_wysiwyg = "true";
defparam \IFU|currInstr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \DECODER|selA[3]~11 (
// Equation(s):
// \DECODER|selA[3]~11_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [18] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [18]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|selA[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[3]~11 .lut_mask = 16'h8000;
defparam \DECODER|selA[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneive_lcell_comb \inst1|always0~1 (
// Equation(s):
// \inst1|always0~1_combout  = (\inst1|prev_rd [2] & (\DECODER|selA[2]~12_combout  & (\inst1|prev_rd [3] $ (!\DECODER|selA[3]~11_combout )))) # (!\inst1|prev_rd [2] & (!\DECODER|selA[2]~12_combout  & (\inst1|prev_rd [3] $ (!\DECODER|selA[3]~11_combout ))))

	.dataa(\inst1|prev_rd [2]),
	.datab(\inst1|prev_rd [3]),
	.datac(\DECODER|selA[2]~12_combout ),
	.datad(\DECODER|selA[3]~11_combout ),
	.cin(gnd),
	.combout(\inst1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~1 .lut_mask = 16'h8421;
defparam \inst1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0;
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \IFU|currInstr[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[16] .is_wysiwyg = "true";
defparam \IFU|currInstr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \DECODER|selA[1]~13 (
// Equation(s):
// \DECODER|selA[1]~13_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & (\IFU|currInstr [16] & \IFU|currInstr [1])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [0]),
	.datac(\IFU|currInstr [16]),
	.datad(\IFU|currInstr [1]),
	.cin(gnd),
	.combout(\DECODER|selA[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[1]~13 .lut_mask = 16'h8000;
defparam \DECODER|selA[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \IFU|currInstr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[15] .is_wysiwyg = "true";
defparam \IFU|currInstr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \DECODER|selA[0]~14 (
// Equation(s):
// \DECODER|selA[0]~14_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [15] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [15]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|selA[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[0]~14 .lut_mask = 16'h8000;
defparam \DECODER|selA[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneive_lcell_comb \inst1|always0~0 (
// Equation(s):
// \inst1|always0~0_combout  = (\inst1|prev_rd [1] & (\DECODER|selA[1]~13_combout  & (\inst1|prev_rd [0] $ (!\DECODER|selA[0]~14_combout )))) # (!\inst1|prev_rd [1] & (!\DECODER|selA[1]~13_combout  & (\inst1|prev_rd [0] $ (!\DECODER|selA[0]~14_combout ))))

	.dataa(\inst1|prev_rd [1]),
	.datab(\inst1|prev_rd [0]),
	.datac(\DECODER|selA[1]~13_combout ),
	.datad(\DECODER|selA[0]~14_combout ),
	.cin(gnd),
	.combout(\inst1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~0 .lut_mask = 16'h8421;
defparam \inst1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \IFU|currInstr[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[19] .is_wysiwyg = "true";
defparam \IFU|currInstr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \DECODER|selA[4]~10 (
// Equation(s):
// \DECODER|selA[4]~10_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [19] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [19]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|selA[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selA[4]~10 .lut_mask = 16'h8000;
defparam \DECODER|selA[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneive_lcell_comb \inst1|always0~2 (
// Equation(s):
// \inst1|always0~2_combout  = (\inst1|always0~1_combout  & (\inst1|always0~0_combout  & (\inst1|prev_rd [4] $ (!\DECODER|selA[4]~10_combout ))))

	.dataa(\inst1|always0~1_combout ),
	.datab(\inst1|prev_rd [4]),
	.datac(\inst1|always0~0_combout ),
	.datad(\DECODER|selA[4]~10_combout ),
	.cin(gnd),
	.combout(\inst1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~2 .lut_mask = 16'h8020;
defparam \inst1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \inst1|always0~6 (
// Equation(s):
// \inst1|always0~6_combout  = (\inst1|always0~5_combout  & ((\inst1|prev_rd [0]) # ((!\inst1|Equal0~0_combout )))) # (!\inst1|always0~5_combout  & (\inst1|always0~2_combout  & ((\inst1|prev_rd [0]) # (!\inst1|Equal0~0_combout ))))

	.dataa(\inst1|always0~5_combout ),
	.datab(\inst1|prev_rd [0]),
	.datac(\inst1|Equal0~0_combout ),
	.datad(\inst1|always0~2_combout ),
	.cin(gnd),
	.combout(\inst1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~6 .lut_mask = 16'hCF8A;
defparam \inst1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \inst1|halt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|always0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|halt .is_wysiwyg = "true";
defparam \inst1|halt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneive_lcell_comb \DECODER|selOut[4]~10 (
// Equation(s):
// \DECODER|selOut[4]~10_combout  = (\IFU|currInstr [1] & (\IFU|currInstr [0] & (\DECODER|Equal0~0_combout  & \IFU|currInstr [11])))

	.dataa(\IFU|currInstr [1]),
	.datab(\IFU|currInstr [0]),
	.datac(\DECODER|Equal0~0_combout ),
	.datad(\IFU|currInstr [11]),
	.cin(gnd),
	.combout(\DECODER|selOut[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[4]~10 .lut_mask = 16'h8000;
defparam \DECODER|selOut[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneive_lcell_comb \DECODER|selOut[3]~11 (
// Equation(s):
// \DECODER|selOut[3]~11_combout  = (\IFU|currInstr [1] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & \IFU|currInstr [10])))

	.dataa(\IFU|currInstr [1]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [10]),
	.cin(gnd),
	.combout(\DECODER|selOut[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[3]~11 .lut_mask = 16'h8000;
defparam \DECODER|selOut[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneive_lcell_comb \DECODER|selOut[2]~12 (
// Equation(s):
// \DECODER|selOut[2]~12_combout  = (\IFU|currInstr [1] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & \IFU|currInstr [9])))

	.dataa(\IFU|currInstr [1]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [9]),
	.cin(gnd),
	.combout(\DECODER|selOut[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[2]~12 .lut_mask = 16'h8000;
defparam \DECODER|selOut[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneive_lcell_comb \DECODER|selOut[1]~13 (
// Equation(s):
// \DECODER|selOut[1]~13_combout  = (\IFU|currInstr [1] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & \IFU|currInstr [8])))

	.dataa(\IFU|currInstr [1]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [8]),
	.cin(gnd),
	.combout(\DECODER|selOut[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[1]~13 .lut_mask = 16'h8000;
defparam \DECODER|selOut[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneive_lcell_comb \DECODER|selOut[0]~14 (
// Equation(s):
// \DECODER|selOut[0]~14_combout  = (\IFU|currInstr [1] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & \IFU|currInstr [7])))

	.dataa(\IFU|currInstr [1]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [7]),
	.cin(gnd),
	.combout(\DECODER|selOut[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|selOut[0]~14 .lut_mask = 16'h8000;
defparam \DECODER|selOut[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \IFU|currPC[14]~51 (
// Equation(s):
// \IFU|currPC[14]~51_combout  = (\IFU|currPC [14] & (!\IFU|currPC[13]~50 )) # (!\IFU|currPC [14] & ((\IFU|currPC[13]~50 ) # (GND)))
// \IFU|currPC[14]~52  = CARRY((!\IFU|currPC[13]~50 ) # (!\IFU|currPC [14]))

	.dataa(\IFU|currPC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[13]~50 ),
	.combout(\IFU|currPC[14]~51_combout ),
	.cout(\IFU|currPC[14]~52 ));
// synopsys translate_off
defparam \IFU|currPC[14]~51 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \IFU|currPC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[14] .is_wysiwyg = "true";
defparam \IFU|currPC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \IFU|currPC[15]~53 (
// Equation(s):
// \IFU|currPC[15]~53_combout  = (\IFU|currPC [15] & (\IFU|currPC[14]~52  $ (GND))) # (!\IFU|currPC [15] & (!\IFU|currPC[14]~52  & VCC))
// \IFU|currPC[15]~54  = CARRY((\IFU|currPC [15] & !\IFU|currPC[14]~52 ))

	.dataa(gnd),
	.datab(\IFU|currPC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[14]~52 ),
	.combout(\IFU|currPC[15]~53_combout ),
	.cout(\IFU|currPC[15]~54 ));
// synopsys translate_off
defparam \IFU|currPC[15]~53 .lut_mask = 16'hC30C;
defparam \IFU|currPC[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \IFU|currPC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[15]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[15] .is_wysiwyg = "true";
defparam \IFU|currPC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \IFU|currPC[16]~55 (
// Equation(s):
// \IFU|currPC[16]~55_combout  = (\IFU|currPC [16] & (!\IFU|currPC[15]~54 )) # (!\IFU|currPC [16] & ((\IFU|currPC[15]~54 ) # (GND)))
// \IFU|currPC[16]~56  = CARRY((!\IFU|currPC[15]~54 ) # (!\IFU|currPC [16]))

	.dataa(\IFU|currPC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[15]~54 ),
	.combout(\IFU|currPC[16]~55_combout ),
	.cout(\IFU|currPC[16]~56 ));
// synopsys translate_off
defparam \IFU|currPC[16]~55 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \IFU|currPC[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[16] .is_wysiwyg = "true";
defparam \IFU|currPC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \IFU|currPC[17]~57 (
// Equation(s):
// \IFU|currPC[17]~57_combout  = (\IFU|currPC [17] & (\IFU|currPC[16]~56  $ (GND))) # (!\IFU|currPC [17] & (!\IFU|currPC[16]~56  & VCC))
// \IFU|currPC[17]~58  = CARRY((\IFU|currPC [17] & !\IFU|currPC[16]~56 ))

	.dataa(gnd),
	.datab(\IFU|currPC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[16]~56 ),
	.combout(\IFU|currPC[17]~57_combout ),
	.cout(\IFU|currPC[17]~58 ));
// synopsys translate_off
defparam \IFU|currPC[17]~57 .lut_mask = 16'hC30C;
defparam \IFU|currPC[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \IFU|currPC[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[17]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[17] .is_wysiwyg = "true";
defparam \IFU|currPC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \IFU|currPC[18]~59 (
// Equation(s):
// \IFU|currPC[18]~59_combout  = (\IFU|currPC [18] & (!\IFU|currPC[17]~58 )) # (!\IFU|currPC [18] & ((\IFU|currPC[17]~58 ) # (GND)))
// \IFU|currPC[18]~60  = CARRY((!\IFU|currPC[17]~58 ) # (!\IFU|currPC [18]))

	.dataa(gnd),
	.datab(\IFU|currPC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[17]~58 ),
	.combout(\IFU|currPC[18]~59_combout ),
	.cout(\IFU|currPC[18]~60 ));
// synopsys translate_off
defparam \IFU|currPC[18]~59 .lut_mask = 16'h3C3F;
defparam \IFU|currPC[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \IFU|currPC[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[18]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[18] .is_wysiwyg = "true";
defparam \IFU|currPC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \IFU|currPC[19]~61 (
// Equation(s):
// \IFU|currPC[19]~61_combout  = (\IFU|currPC [19] & (\IFU|currPC[18]~60  $ (GND))) # (!\IFU|currPC [19] & (!\IFU|currPC[18]~60  & VCC))
// \IFU|currPC[19]~62  = CARRY((\IFU|currPC [19] & !\IFU|currPC[18]~60 ))

	.dataa(gnd),
	.datab(\IFU|currPC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[18]~60 ),
	.combout(\IFU|currPC[19]~61_combout ),
	.cout(\IFU|currPC[19]~62 ));
// synopsys translate_off
defparam \IFU|currPC[19]~61 .lut_mask = 16'hC30C;
defparam \IFU|currPC[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \IFU|currPC[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[19]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[19] .is_wysiwyg = "true";
defparam \IFU|currPC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \IFU|currPC[20]~63 (
// Equation(s):
// \IFU|currPC[20]~63_combout  = (\IFU|currPC [20] & (!\IFU|currPC[19]~62 )) # (!\IFU|currPC [20] & ((\IFU|currPC[19]~62 ) # (GND)))
// \IFU|currPC[20]~64  = CARRY((!\IFU|currPC[19]~62 ) # (!\IFU|currPC [20]))

	.dataa(\IFU|currPC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[19]~62 ),
	.combout(\IFU|currPC[20]~63_combout ),
	.cout(\IFU|currPC[20]~64 ));
// synopsys translate_off
defparam \IFU|currPC[20]~63 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \IFU|currPC[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[20]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[20] .is_wysiwyg = "true";
defparam \IFU|currPC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \IFU|currPC[21]~65 (
// Equation(s):
// \IFU|currPC[21]~65_combout  = (\IFU|currPC [21] & (\IFU|currPC[20]~64  $ (GND))) # (!\IFU|currPC [21] & (!\IFU|currPC[20]~64  & VCC))
// \IFU|currPC[21]~66  = CARRY((\IFU|currPC [21] & !\IFU|currPC[20]~64 ))

	.dataa(gnd),
	.datab(\IFU|currPC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[20]~64 ),
	.combout(\IFU|currPC[21]~65_combout ),
	.cout(\IFU|currPC[21]~66 ));
// synopsys translate_off
defparam \IFU|currPC[21]~65 .lut_mask = 16'hC30C;
defparam \IFU|currPC[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \IFU|currPC[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[21]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[21] .is_wysiwyg = "true";
defparam \IFU|currPC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \IFU|currPC[22]~67 (
// Equation(s):
// \IFU|currPC[22]~67_combout  = (\IFU|currPC [22] & (!\IFU|currPC[21]~66 )) # (!\IFU|currPC [22] & ((\IFU|currPC[21]~66 ) # (GND)))
// \IFU|currPC[22]~68  = CARRY((!\IFU|currPC[21]~66 ) # (!\IFU|currPC [22]))

	.dataa(\IFU|currPC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[21]~66 ),
	.combout(\IFU|currPC[22]~67_combout ),
	.cout(\IFU|currPC[22]~68 ));
// synopsys translate_off
defparam \IFU|currPC[22]~67 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \IFU|currPC[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[22]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[22] .is_wysiwyg = "true";
defparam \IFU|currPC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \IFU|currPC[23]~69 (
// Equation(s):
// \IFU|currPC[23]~69_combout  = (\IFU|currPC [23] & (\IFU|currPC[22]~68  $ (GND))) # (!\IFU|currPC [23] & (!\IFU|currPC[22]~68  & VCC))
// \IFU|currPC[23]~70  = CARRY((\IFU|currPC [23] & !\IFU|currPC[22]~68 ))

	.dataa(\IFU|currPC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[22]~68 ),
	.combout(\IFU|currPC[23]~69_combout ),
	.cout(\IFU|currPC[23]~70 ));
// synopsys translate_off
defparam \IFU|currPC[23]~69 .lut_mask = 16'hA50A;
defparam \IFU|currPC[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \IFU|currPC[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[23]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[23] .is_wysiwyg = "true";
defparam \IFU|currPC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \IFU|currPC[24]~71 (
// Equation(s):
// \IFU|currPC[24]~71_combout  = (\IFU|currPC [24] & (!\IFU|currPC[23]~70 )) # (!\IFU|currPC [24] & ((\IFU|currPC[23]~70 ) # (GND)))
// \IFU|currPC[24]~72  = CARRY((!\IFU|currPC[23]~70 ) # (!\IFU|currPC [24]))

	.dataa(gnd),
	.datab(\IFU|currPC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[23]~70 ),
	.combout(\IFU|currPC[24]~71_combout ),
	.cout(\IFU|currPC[24]~72 ));
// synopsys translate_off
defparam \IFU|currPC[24]~71 .lut_mask = 16'h3C3F;
defparam \IFU|currPC[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N15
dffeas \IFU|currPC[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[24]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[24] .is_wysiwyg = "true";
defparam \IFU|currPC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \IFU|currPC[25]~73 (
// Equation(s):
// \IFU|currPC[25]~73_combout  = (\IFU|currPC [25] & (\IFU|currPC[24]~72  $ (GND))) # (!\IFU|currPC [25] & (!\IFU|currPC[24]~72  & VCC))
// \IFU|currPC[25]~74  = CARRY((\IFU|currPC [25] & !\IFU|currPC[24]~72 ))

	.dataa(gnd),
	.datab(\IFU|currPC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[24]~72 ),
	.combout(\IFU|currPC[25]~73_combout ),
	.cout(\IFU|currPC[25]~74 ));
// synopsys translate_off
defparam \IFU|currPC[25]~73 .lut_mask = 16'hC30C;
defparam \IFU|currPC[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \IFU|currPC[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[25]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[25] .is_wysiwyg = "true";
defparam \IFU|currPC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \IFU|currPC[26]~75 (
// Equation(s):
// \IFU|currPC[26]~75_combout  = (\IFU|currPC [26] & (!\IFU|currPC[25]~74 )) # (!\IFU|currPC [26] & ((\IFU|currPC[25]~74 ) # (GND)))
// \IFU|currPC[26]~76  = CARRY((!\IFU|currPC[25]~74 ) # (!\IFU|currPC [26]))

	.dataa(gnd),
	.datab(\IFU|currPC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[25]~74 ),
	.combout(\IFU|currPC[26]~75_combout ),
	.cout(\IFU|currPC[26]~76 ));
// synopsys translate_off
defparam \IFU|currPC[26]~75 .lut_mask = 16'h3C3F;
defparam \IFU|currPC[26]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \IFU|currPC[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[26]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[26] .is_wysiwyg = "true";
defparam \IFU|currPC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \IFU|currPC[27]~77 (
// Equation(s):
// \IFU|currPC[27]~77_combout  = (\IFU|currPC [27] & (\IFU|currPC[26]~76  $ (GND))) # (!\IFU|currPC [27] & (!\IFU|currPC[26]~76  & VCC))
// \IFU|currPC[27]~78  = CARRY((\IFU|currPC [27] & !\IFU|currPC[26]~76 ))

	.dataa(gnd),
	.datab(\IFU|currPC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[26]~76 ),
	.combout(\IFU|currPC[27]~77_combout ),
	.cout(\IFU|currPC[27]~78 ));
// synopsys translate_off
defparam \IFU|currPC[27]~77 .lut_mask = 16'hC30C;
defparam \IFU|currPC[27]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \IFU|currPC[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[27]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[27] .is_wysiwyg = "true";
defparam \IFU|currPC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \IFU|currPC[28]~79 (
// Equation(s):
// \IFU|currPC[28]~79_combout  = (\IFU|currPC [28] & (!\IFU|currPC[27]~78 )) # (!\IFU|currPC [28] & ((\IFU|currPC[27]~78 ) # (GND)))
// \IFU|currPC[28]~80  = CARRY((!\IFU|currPC[27]~78 ) # (!\IFU|currPC [28]))

	.dataa(\IFU|currPC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[27]~78 ),
	.combout(\IFU|currPC[28]~79_combout ),
	.cout(\IFU|currPC[28]~80 ));
// synopsys translate_off
defparam \IFU|currPC[28]~79 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[28]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \IFU|currPC[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[28]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[28] .is_wysiwyg = "true";
defparam \IFU|currPC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \IFU|currPC[29]~81 (
// Equation(s):
// \IFU|currPC[29]~81_combout  = (\IFU|currPC [29] & (\IFU|currPC[28]~80  $ (GND))) # (!\IFU|currPC [29] & (!\IFU|currPC[28]~80  & VCC))
// \IFU|currPC[29]~82  = CARRY((\IFU|currPC [29] & !\IFU|currPC[28]~80 ))

	.dataa(gnd),
	.datab(\IFU|currPC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[28]~80 ),
	.combout(\IFU|currPC[29]~81_combout ),
	.cout(\IFU|currPC[29]~82 ));
// synopsys translate_off
defparam \IFU|currPC[29]~81 .lut_mask = 16'hC30C;
defparam \IFU|currPC[29]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \IFU|currPC[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[29]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[29] .is_wysiwyg = "true";
defparam \IFU|currPC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \IFU|currPC[30]~83 (
// Equation(s):
// \IFU|currPC[30]~83_combout  = (\IFU|currPC [30] & (!\IFU|currPC[29]~82 )) # (!\IFU|currPC [30] & ((\IFU|currPC[29]~82 ) # (GND)))
// \IFU|currPC[30]~84  = CARRY((!\IFU|currPC[29]~82 ) # (!\IFU|currPC [30]))

	.dataa(\IFU|currPC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IFU|currPC[29]~82 ),
	.combout(\IFU|currPC[30]~83_combout ),
	.cout(\IFU|currPC[30]~84 ));
// synopsys translate_off
defparam \IFU|currPC[30]~83 .lut_mask = 16'h5A5F;
defparam \IFU|currPC[30]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \IFU|currPC[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[30]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[30] .is_wysiwyg = "true";
defparam \IFU|currPC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \IFU|currPC[31]~85 (
// Equation(s):
// \IFU|currPC[31]~85_combout  = \IFU|currPC[30]~84  $ (!\IFU|currPC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IFU|currPC [31]),
	.cin(\IFU|currPC[30]~84 ),
	.combout(\IFU|currPC[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currPC[31]~85 .lut_mask = 16'hF00F;
defparam \IFU|currPC[31]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \IFU|currPC[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currPC[31]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currPC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currPC[31] .is_wysiwyg = "true";
defparam \IFU|currPC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \LATCH_DEC|selA_[4]~feeder (
// Equation(s):
// \LATCH_DEC|selA_[4]~feeder_combout  = \DECODER|selA[4]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|selA[4]~10_combout ),
	.cin(gnd),
	.combout(\LATCH_DEC|selA_[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|selA_[4]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_DEC|selA_[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \LATCH_DEC|selA_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_DEC|selA_[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \LATCH_DEC|selA_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DECODER|selA[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \DECODER|Equal1~0 (
// Equation(s):
// \DECODER|Equal1~0_combout  = (\DECODER|Equal0~0_combout  & (!\IFU|currInstr [5] & (\IFU|currInstr [1] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [5]),
	.datac(\IFU|currInstr [1]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Equal1~0 .lut_mask = 16'h2000;
defparam \DECODER|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \LATCH_DEC|imm_en_~feeder (
// Equation(s):
// \LATCH_DEC|imm_en_~feeder_combout  = \DECODER|Equal1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_en_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_en_~feeder .lut_mask = 16'hFF00;
defparam \LATCH_DEC|imm_en_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \LATCH_DEC|imm_en_ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_DEC|imm_en_~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_en_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_en_ .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_en_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \LATCH_aluIn|imm_en_~feeder (
// Equation(s):
// \LATCH_aluIn|imm_en_~feeder_combout  = \LATCH_DEC|imm_en_~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_en_~q ),
	.cin(gnd),
	.combout(\LATCH_aluIn|imm_en_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|imm_en_~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|imm_en_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \LATCH_aluIn|imm_en_ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|imm_en_~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_en_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_en_ .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_en_ .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \IFU|currInstr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[13] .is_wysiwyg = "true";
defparam \IFU|currInstr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \DECODER|aluCtrl[1]~22 (
// Equation(s):
// \DECODER|aluCtrl[1]~22_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [0] & (\IFU|currInstr [13] & \IFU|currInstr [1])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [0]),
	.datac(\IFU|currInstr [13]),
	.datad(\IFU|currInstr [1]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[1]~22 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \LATCH_DEC|aluCtrl_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \LATCH_aluIn|aluCtrl_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[1] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \IFU|currInstr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[12] .is_wysiwyg = "true";
defparam \IFU|currInstr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \DECODER|aluCtrl[0]~21 (
// Equation(s):
// \DECODER|aluCtrl[0]~21_combout  = (\IFU|currInstr [1] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [12] & \IFU|currInstr [0])))

	.dataa(\IFU|currInstr [1]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [12]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[0]~21 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \LATCH_DEC|aluCtrl_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \LATCH_aluIn|aluCtrl_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[0] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D;
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \IFU|currInstr[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[29] .is_wysiwyg = "true";
defparam \IFU|currInstr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \DECODER|aluCtrl[7]~27 (
// Equation(s):
// \DECODER|aluCtrl[7]~27_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [29] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [29]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[7]~27 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \LATCH_DEC|aluCtrl_[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[7] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \LATCH_aluIn|aluCtrl_[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[7] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \IFU|currInstr[31]~feeder (
// Equation(s):
// \IFU|currInstr[31]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\IFU|currInstr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[31]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \IFU|currInstr[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[31] .is_wysiwyg = "true";
defparam \IFU|currInstr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \DECODER|aluCtrl[9]~28 (
// Equation(s):
// \DECODER|aluCtrl[9]~28_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [31] & \IFU|currInstr [0])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [31]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[9]~28 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \LATCH_DEC|aluCtrl_[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[9] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \LATCH_aluIn|aluCtrl_[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[9] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \IFU|currInstr[30]~feeder (
// Equation(s):
// \IFU|currInstr[30]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\IFU|currInstr[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[30]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \IFU|currInstr[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[30] .is_wysiwyg = "true";
defparam \IFU|currInstr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \DECODER|aluCtrl[8]~29 (
// Equation(s):
// \DECODER|aluCtrl[8]~29_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [0] & \IFU|currInstr [30])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [30]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[8]~29 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \LATCH_DEC|aluCtrl_[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[8] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \LATCH_aluIn|aluCtrl_[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[8] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \IFU|currInstr[28]~feeder (
// Equation(s):
// \IFU|currInstr[28]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\IFU|currInstr[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[28]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \IFU|currInstr[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[28] .is_wysiwyg = "true";
defparam \IFU|currInstr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \DECODER|aluCtrl[6]~26 (
// Equation(s):
// \DECODER|aluCtrl[6]~26_combout  = (\IFU|currInstr [0] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & \IFU|currInstr [28])))

	.dataa(\IFU|currInstr [0]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [1]),
	.datad(\IFU|currInstr [28]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[6]~26 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \LATCH_DEC|aluCtrl_[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[6] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneive_lcell_comb \LATCH_aluIn|aluCtrl_[6]~feeder (
// Equation(s):
// \LATCH_aluIn|aluCtrl_[6]~feeder_combout  = \LATCH_DEC|aluCtrl_ [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|aluCtrl_ [6]),
	.cin(gnd),
	.combout(\LATCH_aluIn|aluCtrl_[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[6]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|aluCtrl_[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \LATCH_aluIn|aluCtrl_[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|aluCtrl_[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[6] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneive_lcell_comb \IFU|currInstr[26]~feeder (
// Equation(s):
// \IFU|currInstr[26]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\IFU|currInstr[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[26]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \IFU|currInstr[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[26] .is_wysiwyg = "true";
defparam \IFU|currInstr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneive_lcell_comb \DECODER|aluCtrl[4]~24 (
// Equation(s):
// \DECODER|aluCtrl[4]~24_combout  = (\IFU|currInstr [0] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & \IFU|currInstr [26])))

	.dataa(\IFU|currInstr [0]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [1]),
	.datad(\IFU|currInstr [26]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[4]~24 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \LATCH_DEC|aluCtrl_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \LATCH_aluIn|aluCtrl_[4]~feeder (
// Equation(s):
// \LATCH_aluIn|aluCtrl_[4]~feeder_combout  = \LATCH_DEC|aluCtrl_ [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|aluCtrl_ [4]),
	.cin(gnd),
	.combout(\LATCH_aluIn|aluCtrl_[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[4]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|aluCtrl_[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \LATCH_aluIn|aluCtrl_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|aluCtrl_[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[4] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|halt~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\IFU|currPC [13],\IFU|currPC [12],\IFU|currPC [11],\IFU|currPC [10],\IFU|currPC [9],\IFU|currPC [8],\IFU|currPC [7],\IFU|currPC [6],\IFU|currPC [5],\IFU|currPC [4],\IFU|currPC [3],\IFU|currPC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_output_clock_enable = "ena0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "prog_mem.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \IFU|currInstr[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[25] .is_wysiwyg = "true";
defparam \IFU|currInstr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneive_lcell_comb \DECODER|aluCtrl[3]~23 (
// Equation(s):
// \DECODER|aluCtrl[3]~23_combout  = (\IFU|currInstr [25] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & \IFU|currInstr [0])))

	.dataa(\IFU|currInstr [25]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [1]),
	.datad(\IFU|currInstr [0]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[3]~23 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \LATCH_DEC|aluCtrl_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \LATCH_aluIn|aluCtrl_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[3] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \IFU|currInstr[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[27] .is_wysiwyg = "true";
defparam \IFU|currInstr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \DECODER|aluCtrl[5]~25 (
// Equation(s):
// \DECODER|aluCtrl[5]~25_combout  = (\IFU|currInstr [0] & (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & \IFU|currInstr [27])))

	.dataa(\IFU|currInstr [0]),
	.datab(\DECODER|Equal0~0_combout ),
	.datac(\IFU|currInstr [1]),
	.datad(\IFU|currInstr [27]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[5]~25 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \LATCH_DEC|aluCtrl_[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[5] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \LATCH_aluIn|aluCtrl_[5]~feeder (
// Equation(s):
// \LATCH_aluIn|aluCtrl_[5]~feeder_combout  = \LATCH_DEC|aluCtrl_ [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|aluCtrl_ [5]),
	.cin(gnd),
	.combout(\LATCH_aluIn|aluCtrl_[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[5]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|aluCtrl_[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \LATCH_aluIn|aluCtrl_[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|aluCtrl_[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[5] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneive_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\LATCH_aluIn|aluCtrl_ [6] & (!\LATCH_aluIn|aluCtrl_ [4] & (!\LATCH_aluIn|aluCtrl_ [3] & !\LATCH_aluIn|aluCtrl_ [5])))

	.dataa(\LATCH_aluIn|aluCtrl_ [6]),
	.datab(\LATCH_aluIn|aluCtrl_ [4]),
	.datac(\LATCH_aluIn|aluCtrl_ [3]),
	.datad(\LATCH_aluIn|aluCtrl_ [5]),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \ALU|Equal0~3 (
// Equation(s):
// \ALU|Equal0~3_combout  = (!\LATCH_aluIn|aluCtrl_ [7] & (!\LATCH_aluIn|aluCtrl_ [9] & (!\LATCH_aluIn|aluCtrl_ [8] & \ALU|Equal0~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [7]),
	.datab(\LATCH_aluIn|aluCtrl_ [9]),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~3 .lut_mask = 16'h0100;
defparam \ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \IFU|currInstr[14]~feeder (
// Equation(s):
// \IFU|currInstr[14]~feeder_combout  = \ROM|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\IFU|currInstr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IFU|currInstr[14]~feeder .lut_mask = 16'hFF00;
defparam \IFU|currInstr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \IFU|currInstr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IFU|currInstr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IFU|currInstr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IFU|currInstr[14] .is_wysiwyg = "true";
defparam \IFU|currInstr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \DECODER|aluCtrl[2]~20 (
// Equation(s):
// \DECODER|aluCtrl[2]~20_combout  = (\DECODER|Equal0~0_combout  & (\IFU|currInstr [1] & (\IFU|currInstr [0] & \IFU|currInstr [14])))

	.dataa(\DECODER|Equal0~0_combout ),
	.datab(\IFU|currInstr [1]),
	.datac(\IFU|currInstr [0]),
	.datad(\IFU|currInstr [14]),
	.cin(gnd),
	.combout(\DECODER|aluCtrl[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|aluCtrl[2]~20 .lut_mask = 16'h8000;
defparam \DECODER|aluCtrl[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \LATCH_DEC|aluCtrl_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|aluCtrl[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|aluCtrl_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|aluCtrl_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|aluCtrl_[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \LATCH_aluIn|aluCtrl_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|aluCtrl_ [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|aluCtrl_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|aluCtrl_[2] .is_wysiwyg = "true";
defparam \LATCH_aluIn|aluCtrl_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \ALU|Equal0~4 (
// Equation(s):
// \ALU|Equal0~4_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~3_combout  & !\LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\LATCH_aluIn|aluCtrl_ [0]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~4 .lut_mask = 16'h0040;
defparam \ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \LATCH_DEC|selA_[2]~feeder (
// Equation(s):
// \LATCH_DEC|selA_[2]~feeder_combout  = \DECODER|selA[2]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|selA[2]~12_combout ),
	.cin(gnd),
	.combout(\LATCH_DEC|selA_[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|selA_[2]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_DEC|selA_[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \LATCH_DEC|selA_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_DEC|selA_[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \LATCH_DEC|selA_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DECODER|selA[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \ALU|Equal1~0 (
// Equation(s):
// \ALU|Equal1~0_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & \LATCH_aluIn|aluCtrl_ [2])

	.dataa(gnd),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~0 .lut_mask = 16'h3030;
defparam \ALU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (!\LATCH_aluIn|aluCtrl_ [9] & !\LATCH_aluIn|aluCtrl_ [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [9]),
	.datad(\LATCH_aluIn|aluCtrl_ [7]),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h000F;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~1_combout  & (!\LATCH_aluIn|aluCtrl_ [8] & \ALU|Equal0~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h0800;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \ALU|Equal2~0 (
// Equation(s):
// \ALU|Equal2~0_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_aluIn|aluCtrl_ [2] & (\LATCH_aluIn|aluCtrl_ [8] & \LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~0 .lut_mask = 16'h4000;
defparam \ALU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \ALU|Equal2~1 (
// Equation(s):
// \ALU|Equal2~1_combout  = (!\LATCH_aluIn|aluCtrl_ [7] & (\ALU|Equal0~0_combout  & (!\LATCH_aluIn|aluCtrl_ [9] & \ALU|Equal2~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [7]),
	.datab(\ALU|Equal0~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [9]),
	.datad(\ALU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal2~1 .lut_mask = 16'h0400;
defparam \ALU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \ALU|out[14]~350 (
// Equation(s):
// \ALU|out[14]~350_combout  = (!\LATCH_busA|out [4] & ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & \ALU|Equal0~2_combout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~350 .lut_mask = 16'h5540;
defparam \ALU|out[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \ALU|Equal0~5 (
// Equation(s):
// \ALU|Equal0~5_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|aluCtrl_ [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~5 .lut_mask = 16'h000F;
defparam \ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \ALU|out[8]~59 (
// Equation(s):
// \ALU|out[8]~59_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & (\ALU|Equal0~3_combout  & !\LATCH_busA|out [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~59 .lut_mask = 16'h0080;
defparam \ALU|out[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \ALU|Equal5~0 (
// Equation(s):
// \ALU|Equal5~0_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal0~3_combout  & \LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal5~0 .lut_mask = 16'h8000;
defparam \ALU|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \LATCH_DEC|selB_[4]~feeder (
// Equation(s):
// \LATCH_DEC|selB_[4]~feeder_combout  = \DECODER|selB[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|selB[4]~0_combout ),
	.cin(gnd),
	.combout(\LATCH_DEC|selB_[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|selB_[4]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_DEC|selB_[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \LATCH_DEC|selB_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_DEC|selB_[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \REG_BANK|banco[25][1]~feeder (
// Equation(s):
// \REG_BANK|banco[25][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N21
dffeas \LATCH_DEC|selOut_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selOut[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[0]~4 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[0]~4_combout  = (\LATCH_DEC|selOut_ [0] & !\inst1|halt~q )

	.dataa(gnd),
	.datab(\LATCH_DEC|selOut_ [0]),
	.datac(gnd),
	.datad(\inst1|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[0]~4 .lut_mask = 16'h00CC;
defparam \mux_rd|$00000|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \LATCH_rd1|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux_rd|$00000|auto_generated|result_node[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[0] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \LATCH_rd22|out[0]~feeder (
// Equation(s):
// \LATCH_rd22|out[0]~feeder_combout  = \LATCH_rd1|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd1|out [0]),
	.cin(gnd),
	.combout(\LATCH_rd22|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_rd22|out[0]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_rd22|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \LATCH_rd22|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_rd22|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[0] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \LATCH_DEC|selOut_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selOut[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[4]~0 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[4]~0_combout  = (\LATCH_DEC|selOut_ [4] & !\inst1|halt~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_DEC|selOut_ [4]),
	.datad(\inst1|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[4]~0 .lut_mask = 16'h00F0;
defparam \mux_rd|$00000|auto_generated|result_node[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \LATCH_rd1|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux_rd|$00000|auto_generated|result_node[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[4] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \LATCH_rd22|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_rd1|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[4] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N23
dffeas \LATCH_DEC|selOut_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selOut[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[1]~3 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[1]~3_combout  = (\LATCH_DEC|selOut_ [1] & !\inst1|halt~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_DEC|selOut_ [1]),
	.datad(\inst1|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[1]~3 .lut_mask = 16'h00F0;
defparam \mux_rd|$00000|auto_generated|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \LATCH_rd1|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux_rd|$00000|auto_generated|result_node[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[1] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \LATCH_rd22|out[1]~feeder (
// Equation(s):
// \LATCH_rd22|out[1]~feeder_combout  = \LATCH_rd1|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd1|out [1]),
	.cin(gnd),
	.combout(\LATCH_rd22|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_rd22|out[1]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_rd22|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \LATCH_rd22|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_rd22|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[1] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \LATCH_DEC|selOut_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selOut[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[2]~2_combout  = (\LATCH_DEC|selOut_ [2] & !\inst1|halt~q )

	.dataa(gnd),
	.datab(\LATCH_DEC|selOut_ [2]),
	.datac(gnd),
	.datad(\inst1|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'h00CC;
defparam \mux_rd|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \LATCH_rd1|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux_rd|$00000|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[2] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \LATCH_rd22|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_rd1|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[2] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N15
dffeas \LATCH_DEC|selOut_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selOut[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selOut_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selOut_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selOut_[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneive_lcell_comb \mux_rd|$00000|auto_generated|result_node[3]~1 (
// Equation(s):
// \mux_rd|$00000|auto_generated|result_node[3]~1_combout  = (\LATCH_DEC|selOut_ [3] & !\inst1|halt~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_DEC|selOut_ [3]),
	.datad(\inst1|halt~q ),
	.cin(gnd),
	.combout(\mux_rd|$00000|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_rd|$00000|auto_generated|result_node[3]~1 .lut_mask = 16'h00F0;
defparam \mux_rd|$00000|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \LATCH_rd1|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mux_rd|$00000|auto_generated|result_node[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd1|out[3] .is_wysiwyg = "true";
defparam \LATCH_rd1|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \LATCH_rd22|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_rd1|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_rd22|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_rd22|out[3] .is_wysiwyg = "true";
defparam \LATCH_rd22|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \REG_BANK|Decoder0~0 (
// Equation(s):
// \REG_BANK|Decoder0~0_combout  = (\LATCH_rd22|out [4] & (!\LATCH_rd22|out [1] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [3])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~0 .lut_mask = 16'h0200;
defparam \REG_BANK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \REG_BANK|Decoder0~1 (
// Equation(s):
// \REG_BANK|Decoder0~1_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~0_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~1 .lut_mask = 16'hAA00;
defparam \REG_BANK|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \REG_BANK|banco[25][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \LATCH_DEC|selB_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selB[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \REG_BANK|Decoder0~6 (
// Equation(s):
// \REG_BANK|Decoder0~6_combout  = (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [1] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~6 .lut_mask = 16'h2000;
defparam \REG_BANK|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \REG_BANK|Decoder0~7 (
// Equation(s):
// \REG_BANK|Decoder0~7_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(\REG_BANK|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~7 .lut_mask = 16'hC0C0;
defparam \REG_BANK|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \REG_BANK|banco[29][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \LATCH_DEC|selB_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selB[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \REG_BANK|banco[17][1]~feeder (
// Equation(s):
// \REG_BANK|banco[17][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \REG_BANK|Decoder0~4 (
// Equation(s):
// \REG_BANK|Decoder0~4_combout  = (!\LATCH_rd22|out [2] & (!\LATCH_rd22|out [1] & (!\LATCH_rd22|out [3] & \LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [2]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [3]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~4 .lut_mask = 16'h0100;
defparam \REG_BANK|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \REG_BANK|Decoder0~5 (
// Equation(s):
// \REG_BANK|Decoder0~5_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~5 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \REG_BANK|banco[17][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \REG_BANK|banco[21][1]~feeder (
// Equation(s):
// \REG_BANK|banco[21][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \REG_BANK|Decoder0~2 (
// Equation(s):
// \REG_BANK|Decoder0~2_combout  = (!\LATCH_rd22|out [1] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [4] & \LATCH_rd22|out [2])))

	.dataa(\LATCH_rd22|out [1]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [4]),
	.datad(\LATCH_rd22|out [2]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~2 .lut_mask = 16'h1000;
defparam \REG_BANK|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \REG_BANK|Decoder0~3 (
// Equation(s):
// \REG_BANK|Decoder0~3_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~3 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \REG_BANK|banco[21][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux62~0 (
// Equation(s):
// \REG_BANK|Mux62~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][1]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][1]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][1]~q ),
	.datad(\REG_BANK|banco[21][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux62~1 (
// Equation(s):
// \REG_BANK|Mux62~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~0_combout  & ((\REG_BANK|banco[29][1]~q ))) # (!\REG_BANK|Mux62~0_combout  & (\REG_BANK|banco[25][1]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~0_combout ))))

	.dataa(\REG_BANK|banco[25][1]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[29][1]~q ),
	.datad(\REG_BANK|Mux62~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \LATCH_DEC|selB_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selB[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \LATCH_DEC|selB_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|selB[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selB_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selB_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|selB_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \REG_BANK|Decoder0~16 (
// Equation(s):
// \REG_BANK|Decoder0~16_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~16 .lut_mask = 16'h3300;
defparam \REG_BANK|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \REG_BANK|banco[20][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \REG_BANK|Decoder0~19 (
// Equation(s):
// \REG_BANK|Decoder0~19_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~19 .lut_mask = 16'h3300;
defparam \REG_BANK|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \REG_BANK|banco[28][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~18 (
// Equation(s):
// \REG_BANK|Decoder0~18_combout  = (\REG_BANK|Decoder0~4_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~18 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \REG_BANK|banco[16][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~17 (
// Equation(s):
// \REG_BANK|Decoder0~17_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~0_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~17 .lut_mask = 16'h5500;
defparam \REG_BANK|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \REG_BANK|banco[24][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux62~4 (
// Equation(s):
// \REG_BANK|Mux62~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][1]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][1]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][1]~q ),
	.datad(\REG_BANK|banco[24][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux62~5 (
// Equation(s):
// \REG_BANK|Mux62~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux62~4_combout  & ((\REG_BANK|banco[28][1]~q ))) # (!\REG_BANK|Mux62~4_combout  & (\REG_BANK|banco[20][1]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux62~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][1]~q ),
	.datac(\REG_BANK|banco[28][1]~q ),
	.datad(\REG_BANK|Mux62~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \REG_BANK|banco[30][1]~feeder (
// Equation(s):
// \REG_BANK|banco[30][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[30][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \REG_BANK|Decoder0~14 (
// Equation(s):
// \REG_BANK|Decoder0~14_combout  = (\LATCH_rd22|out [3] & (\LATCH_rd22|out [4] & (\LATCH_rd22|out [2] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [4]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~14 .lut_mask = 16'h8000;
defparam \REG_BANK|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \REG_BANK|Decoder0~15 (
// Equation(s):
// \REG_BANK|Decoder0~15_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(\REG_BANK|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~15 .lut_mask = 16'h3030;
defparam \REG_BANK|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \REG_BANK|banco[30][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \REG_BANK|Decoder0~8 (
// Equation(s):
// \REG_BANK|Decoder0~8_combout  = (\LATCH_rd22|out [2] & (\LATCH_rd22|out [4] & (\LATCH_rd22|out [1] & !\LATCH_rd22|out [3])))

	.dataa(\LATCH_rd22|out [2]),
	.datab(\LATCH_rd22|out [4]),
	.datac(\LATCH_rd22|out [1]),
	.datad(\LATCH_rd22|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~8 .lut_mask = 16'h0080;
defparam \REG_BANK|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \REG_BANK|Decoder0~9 (
// Equation(s):
// \REG_BANK|Decoder0~9_combout  = (\REG_BANK|Decoder0~8_combout  & !\LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(\REG_BANK|Decoder0~8_combout ),
	.datac(\LATCH_rd22|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~9 .lut_mask = 16'h0C0C;
defparam \REG_BANK|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \REG_BANK|banco[22][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \REG_BANK|Decoder0~10 (
// Equation(s):
// \REG_BANK|Decoder0~10_combout  = (\LATCH_rd22|out [3] & (\LATCH_rd22|out [1] & (!\LATCH_rd22|out [2] & \LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~10 .lut_mask = 16'h0800;
defparam \REG_BANK|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \REG_BANK|Decoder0~11 (
// Equation(s):
// \REG_BANK|Decoder0~11_combout  = (\REG_BANK|Decoder0~10_combout  & !\LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(\REG_BANK|Decoder0~10_combout ),
	.datac(\LATCH_rd22|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~11 .lut_mask = 16'h0C0C;
defparam \REG_BANK|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \REG_BANK|banco[26][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \REG_BANK|banco[18][1]~feeder (
// Equation(s):
// \REG_BANK|banco[18][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[18][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \REG_BANK|Decoder0~12 (
// Equation(s):
// \REG_BANK|Decoder0~12_combout  = (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & (\LATCH_rd22|out [4] & \LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [2]),
	.datac(\LATCH_rd22|out [4]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~12 .lut_mask = 16'h1000;
defparam \REG_BANK|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \REG_BANK|Decoder0~13 (
// Equation(s):
// \REG_BANK|Decoder0~13_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_rd22|out [0]),
	.datad(\REG_BANK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~13 .lut_mask = 16'h0F00;
defparam \REG_BANK|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \REG_BANK|banco[18][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux62~2 (
// Equation(s):
// \REG_BANK|Mux62~2_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[26][1]~q ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((!\LATCH_DEC|selB_ [2] & \REG_BANK|banco[18][1]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][1]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[18][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~2 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux62~3 (
// Equation(s):
// \REG_BANK|Mux62~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux62~2_combout  & (\REG_BANK|banco[30][1]~q )) # (!\REG_BANK|Mux62~2_combout  & ((\REG_BANK|banco[22][1]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux62~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[30][1]~q ),
	.datac(\REG_BANK|banco[22][1]~q ),
	.datad(\REG_BANK|Mux62~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux62~6 (
// Equation(s):
// \REG_BANK|Mux62~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux62~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux62~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux62~5_combout ),
	.datad(\REG_BANK|Mux62~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~20 (
// Equation(s):
// \REG_BANK|Decoder0~20_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~10_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~20 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \REG_BANK|banco[27][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~23 (
// Equation(s):
// \REG_BANK|Decoder0~23_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~23 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \REG_BANK|banco[31][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~22 (
// Equation(s):
// \REG_BANK|Decoder0~22_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_rd22|out [0]),
	.datad(\REG_BANK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~22 .lut_mask = 16'hF000;
defparam \REG_BANK|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \REG_BANK|banco[19][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[23][1]~feeder (
// Equation(s):
// \REG_BANK|banco[23][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[23][1]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \REG_BANK|Decoder0~21 (
// Equation(s):
// \REG_BANK|Decoder0~21_combout  = (\REG_BANK|Decoder0~8_combout  & \LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(\REG_BANK|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~21 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \REG_BANK|banco[23][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux62~7 (
// Equation(s):
// \REG_BANK|Mux62~7_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[23][1]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][1]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[19][1]~q ),
	.datad(\REG_BANK|banco[23][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux62~8 (
// Equation(s):
// \REG_BANK|Mux62~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~7_combout  & ((\REG_BANK|banco[31][1]~q ))) # (!\REG_BANK|Mux62~7_combout  & (\REG_BANK|banco[27][1]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][1]~q ),
	.datac(\REG_BANK|banco[31][1]~q ),
	.datad(\REG_BANK|Mux62~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux62~9 (
// Equation(s):
// \REG_BANK|Mux62~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux62~6_combout  & ((\REG_BANK|Mux62~8_combout ))) # (!\REG_BANK|Mux62~6_combout  & (\REG_BANK|Mux62~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux62~6_combout ))))

	.dataa(\REG_BANK|Mux62~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux62~6_combout ),
	.datad(\REG_BANK|Mux62~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \REG_BANK|Decoder0~41 (
// Equation(s):
// \REG_BANK|Decoder0~41_combout  = (\LATCH_rd22|out [3] & (\LATCH_rd22|out [1] & (\LATCH_rd22|out [2] & !\LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [2]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~41 .lut_mask = 16'h0080;
defparam \REG_BANK|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \REG_BANK|Decoder0~46 (
// Equation(s):
// \REG_BANK|Decoder0~46_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_rd22|out [0]),
	.datad(\REG_BANK|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~46 .lut_mask = 16'hF000;
defparam \REG_BANK|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \REG_BANK|banco[15][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \REG_BANK|Decoder0~43 (
// Equation(s):
// \REG_BANK|Decoder0~43_combout  = (\LATCH_rd22|out [3] & (\LATCH_rd22|out [2] & (!\LATCH_rd22|out [1] & !\LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [2]),
	.datac(\LATCH_rd22|out [1]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~43 .lut_mask = 16'h0008;
defparam \REG_BANK|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \REG_BANK|Decoder0~44 (
// Equation(s):
// \REG_BANK|Decoder0~44_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~43_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~44 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \REG_BANK|banco[13][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \REG_BANK|Decoder0~45 (
// Equation(s):
// \REG_BANK|Decoder0~45_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~43_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~45 .lut_mask = 16'h5500;
defparam \REG_BANK|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \REG_BANK|banco[12][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \REG_BANK|Mux62~17 (
// Equation(s):
// \REG_BANK|Mux62~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][1]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][1]~q ),
	.datad(\REG_BANK|banco[12][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux62~18 (
// Equation(s):
// \REG_BANK|Mux62~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux62~17_combout  & (\REG_BANK|banco[15][1]~q )) # (!\REG_BANK|Mux62~17_combout  & ((\REG_BANK|banco[14][1]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux62~17_combout ))))

	.dataa(\REG_BANK|banco[15][1]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][1]~q ),
	.datad(\REG_BANK|Mux62~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \REG_BANK|Decoder0~26 (
// Equation(s):
// \REG_BANK|Decoder0~26_combout  = (!\LATCH_rd22|out [2] & (\LATCH_rd22|out [1] & (\LATCH_rd22|out [3] & !\LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [2]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [3]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~26 .lut_mask = 16'h0040;
defparam \REG_BANK|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \REG_BANK|Decoder0~29 (
// Equation(s):
// \REG_BANK|Decoder0~29_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~26_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~29 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \REG_BANK|banco[11][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \REG_BANK|Decoder0~24 (
// Equation(s):
// \REG_BANK|Decoder0~24_combout  = (\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & (!\LATCH_rd22|out [1] & !\LATCH_rd22|out [4])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [2]),
	.datac(\LATCH_rd22|out [1]),
	.datad(\LATCH_rd22|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~24 .lut_mask = 16'h0002;
defparam \REG_BANK|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \REG_BANK|Decoder0~25 (
// Equation(s):
// \REG_BANK|Decoder0~25_combout  = (\REG_BANK|Decoder0~24_combout  & \LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(\REG_BANK|Decoder0~24_combout ),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~25 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \REG_BANK|banco[9][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \REG_BANK|banco[10][1]~feeder (
// Equation(s):
// \REG_BANK|banco[10][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \REG_BANK|Decoder0~27 (
// Equation(s):
// \REG_BANK|Decoder0~27_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~26_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~27 .lut_mask = 16'h3300;
defparam \REG_BANK|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \REG_BANK|banco[10][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \REG_BANK|Decoder0~28 (
// Equation(s):
// \REG_BANK|Decoder0~28_combout  = (\REG_BANK|Decoder0~24_combout  & !\LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(\REG_BANK|Decoder0~24_combout ),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~28 .lut_mask = 16'h00CC;
defparam \REG_BANK|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \REG_BANK|banco[8][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux62~10 (
// Equation(s):
// \REG_BANK|Mux62~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][1]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][1]~q ),
	.datac(\REG_BANK|banco[8][1]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~10 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux62~11 (
// Equation(s):
// \REG_BANK|Mux62~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux62~10_combout  & (\REG_BANK|banco[11][1]~q )) # (!\REG_BANK|Mux62~10_combout  & ((\REG_BANK|banco[9][1]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux62~10_combout ))))

	.dataa(\REG_BANK|banco[11][1]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][1]~q ),
	.datad(\REG_BANK|Mux62~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \REG_BANK|banco[6][1]~feeder (
// Equation(s):
// \REG_BANK|banco[6][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \REG_BANK|Decoder0~30 (
// Equation(s):
// \REG_BANK|Decoder0~30_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (\LATCH_rd22|out [1] & \LATCH_rd22|out [2])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [1]),
	.datad(\LATCH_rd22|out [2]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~30 .lut_mask = 16'h1000;
defparam \REG_BANK|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \REG_BANK|Decoder0~31 (
// Equation(s):
// \REG_BANK|Decoder0~31_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~30_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~30_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~31 .lut_mask = 16'h5500;
defparam \REG_BANK|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \REG_BANK|banco[6][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \REG_BANK|Decoder0~35 (
// Equation(s):
// \REG_BANK|Decoder0~35_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~30_combout )

	.dataa(\LATCH_rd22|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~30_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~35 .lut_mask = 16'hAA00;
defparam \REG_BANK|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \REG_BANK|banco[7][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneive_lcell_comb \REG_BANK|banco[5][1]~feeder (
// Equation(s):
// \REG_BANK|banco[5][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \REG_BANK|Decoder0~32 (
// Equation(s):
// \REG_BANK|Decoder0~32_combout  = (!\LATCH_rd22|out [4] & (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [1] & \LATCH_rd22|out [2])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [3]),
	.datac(\LATCH_rd22|out [1]),
	.datad(\LATCH_rd22|out [2]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~32 .lut_mask = 16'h0100;
defparam \REG_BANK|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \REG_BANK|Decoder0~33 (
// Equation(s):
// \REG_BANK|Decoder0~33_combout  = (\LATCH_rd22|out [0] & \REG_BANK|Decoder0~32_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~32_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~33 .lut_mask = 16'hCC00;
defparam \REG_BANK|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \REG_BANK|banco[5][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb \REG_BANK|banco[4][1]~feeder (
// Equation(s):
// \REG_BANK|banco[4][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \REG_BANK|Decoder0~34 (
// Equation(s):
// \REG_BANK|Decoder0~34_combout  = (\REG_BANK|Decoder0~32_combout  & !\LATCH_rd22|out [0])

	.dataa(\REG_BANK|Decoder0~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~34 .lut_mask = 16'h00AA;
defparam \REG_BANK|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \REG_BANK|banco[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux62~12 (
// Equation(s):
// \REG_BANK|Mux62~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][1]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][1]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[5][1]~q ),
	.datad(\REG_BANK|banco[4][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux62~13 (
// Equation(s):
// \REG_BANK|Mux62~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux62~12_combout  & ((\REG_BANK|banco[7][1]~q ))) # (!\REG_BANK|Mux62~12_combout  & (\REG_BANK|banco[6][1]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux62~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[6][1]~q ),
	.datac(\REG_BANK|banco[7][1]~q ),
	.datad(\REG_BANK|Mux62~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \REG_BANK|banco[2][1]~feeder (
// Equation(s):
// \REG_BANK|banco[2][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \REG_BANK|Decoder0~36 (
// Equation(s):
// \REG_BANK|Decoder0~36_combout  = (!\LATCH_rd22|out [4] & (\LATCH_rd22|out [1] & (!\LATCH_rd22|out [3] & !\LATCH_rd22|out [2])))

	.dataa(\LATCH_rd22|out [4]),
	.datab(\LATCH_rd22|out [1]),
	.datac(\LATCH_rd22|out [3]),
	.datad(\LATCH_rd22|out [2]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~36 .lut_mask = 16'h0004;
defparam \REG_BANK|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \REG_BANK|Decoder0~40 (
// Equation(s):
// \REG_BANK|Decoder0~40_combout  = (\REG_BANK|Decoder0~36_combout  & !\LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_BANK|Decoder0~36_combout ),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~40 .lut_mask = 16'h00F0;
defparam \REG_BANK|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \REG_BANK|banco[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \REG_BANK|banco[1][1]~feeder (
// Equation(s):
// \REG_BANK|banco[1][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \REG_BANK|Decoder0~38 (
// Equation(s):
// \REG_BANK|Decoder0~38_combout  = (!\LATCH_rd22|out [3] & (!\LATCH_rd22|out [2] & (!\LATCH_rd22|out [4] & !\LATCH_rd22|out [1])))

	.dataa(\LATCH_rd22|out [3]),
	.datab(\LATCH_rd22|out [2]),
	.datac(\LATCH_rd22|out [4]),
	.datad(\LATCH_rd22|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~38 .lut_mask = 16'h0001;
defparam \REG_BANK|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \REG_BANK|Decoder0~39 (
// Equation(s):
// \REG_BANK|Decoder0~39_combout  = (\REG_BANK|Decoder0~38_combout  & \LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_BANK|Decoder0~38_combout ),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~39 .lut_mask = 16'hF000;
defparam \REG_BANK|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \REG_BANK|banco[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \REG_BANK|banco[3][1]~feeder (
// Equation(s):
// \REG_BANK|banco[3][1]~feeder_combout  = \LATCH_busC|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [1]),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][1]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \REG_BANK|Decoder0~37 (
// Equation(s):
// \REG_BANK|Decoder0~37_combout  = (\REG_BANK|Decoder0~36_combout  & \LATCH_rd22|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_BANK|Decoder0~36_combout ),
	.datad(\LATCH_rd22|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~37 .lut_mask = 16'hF000;
defparam \REG_BANK|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \REG_BANK|banco[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux62~14 (
// Equation(s):
// \REG_BANK|Mux62~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][1]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][1]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][1]~q ),
	.datad(\REG_BANK|banco[3][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux62~15 (
// Equation(s):
// \REG_BANK|Mux62~15_combout  = (\REG_BANK|Mux62~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][1]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][1]~q ),
	.datad(\REG_BANK|Mux62~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux62~16 (
// Equation(s):
// \REG_BANK|Mux62~16_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|Mux62~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux62~13_combout ),
	.datad(\REG_BANK|Mux62~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux62~19 (
// Equation(s):
// \REG_BANK|Mux62~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux62~16_combout  & (\REG_BANK|Mux62~18_combout )) # (!\REG_BANK|Mux62~16_combout  & ((\REG_BANK|Mux62~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux62~16_combout ))))

	.dataa(\REG_BANK|Mux62~18_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux62~11_combout ),
	.datad(\REG_BANK|Mux62~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux62~20 (
// Equation(s):
// \REG_BANK|Mux62~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux62~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux62~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux62~9_combout ),
	.datad(\REG_BANK|Mux62~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux62~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \LATCH_busB|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux62~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[1] .is_wysiwyg = "true";
defparam \LATCH_busB|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \ALU|Equal4~0 (
// Equation(s):
// \ALU|Equal4~0_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_aluIn|aluCtrl_ [1] & (\ALU|Equal0~3_combout  & \LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal4~0 .lut_mask = 16'h4000;
defparam \ALU|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \ALU|Selector30~6 (
// Equation(s):
// \ALU|Selector30~6_combout  = (\LATCH_busA|out [1] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [1]))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~6 .lut_mask = 16'hF080;
defparam \ALU|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \REG_BANK|banco[27][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \REG_BANK|banco[19][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \REG_BANK|banco[23][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux60~7 (
// Equation(s):
// \REG_BANK|Mux60~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][3]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][3]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][3]~q ),
	.datad(\REG_BANK|banco[23][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \REG_BANK|banco[31][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux60~8 (
// Equation(s):
// \REG_BANK|Mux60~8_combout  = (\REG_BANK|Mux60~7_combout  & (((\REG_BANK|banco[31][3]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux60~7_combout  & (\REG_BANK|banco[27][3]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[27][3]~q ),
	.datab(\REG_BANK|Mux60~7_combout ),
	.datac(\REG_BANK|banco[31][3]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~8 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \REG_BANK|banco[29][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \REG_BANK|banco[25][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \REG_BANK|banco[17][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \REG_BANK|banco[21][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux60~0 (
// Equation(s):
// \REG_BANK|Mux60~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][3]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][3]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][3]~q ),
	.datad(\REG_BANK|banco[21][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux60~1 (
// Equation(s):
// \REG_BANK|Mux60~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~0_combout  & (\REG_BANK|banco[29][3]~q )) # (!\REG_BANK|Mux60~0_combout  & ((\REG_BANK|banco[25][3]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux60~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[29][3]~q ),
	.datac(\REG_BANK|banco[25][3]~q ),
	.datad(\REG_BANK|Mux60~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \REG_BANK|banco[20][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \REG_BANK|banco[28][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \REG_BANK|banco[16][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \REG_BANK|banco[24][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux60~4 (
// Equation(s):
// \REG_BANK|Mux60~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][3]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][3]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][3]~q ),
	.datad(\REG_BANK|banco[24][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux60~5 (
// Equation(s):
// \REG_BANK|Mux60~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux60~4_combout  & ((\REG_BANK|banco[28][3]~q ))) # (!\REG_BANK|Mux60~4_combout  & (\REG_BANK|banco[20][3]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux60~4_combout ))))

	.dataa(\REG_BANK|banco[20][3]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][3]~q ),
	.datad(\REG_BANK|Mux60~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \REG_BANK|banco[22][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \REG_BANK|banco[30][3]~feeder (
// Equation(s):
// \REG_BANK|banco[30][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[30][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \REG_BANK|banco[30][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \REG_BANK|banco[18][3]~feeder (
// Equation(s):
// \REG_BANK|banco[18][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[18][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \REG_BANK|banco[18][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \REG_BANK|banco[26][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux60~2 (
// Equation(s):
// \REG_BANK|Mux60~2_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2]) # (\REG_BANK|banco[26][3]~q )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][3]~q  & (!\LATCH_DEC|selB_ [2])))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[18][3]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[26][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~2 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux60~3 (
// Equation(s):
// \REG_BANK|Mux60~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux60~2_combout  & ((\REG_BANK|banco[30][3]~q ))) # (!\REG_BANK|Mux60~2_combout  & (\REG_BANK|banco[22][3]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux60~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][3]~q ),
	.datac(\REG_BANK|banco[30][3]~q ),
	.datad(\REG_BANK|Mux60~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \REG_BANK|Mux60~6 (
// Equation(s):
// \REG_BANK|Mux60~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux60~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux60~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux60~5_combout ),
	.datad(\REG_BANK|Mux60~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \REG_BANK|Mux60~9 (
// Equation(s):
// \REG_BANK|Mux60~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux60~6_combout  & (\REG_BANK|Mux60~8_combout )) # (!\REG_BANK|Mux60~6_combout  & ((\REG_BANK|Mux60~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux60~6_combout ))))

	.dataa(\REG_BANK|Mux60~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux60~1_combout ),
	.datad(\REG_BANK|Mux60~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \REG_BANK|banco[11][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \REG_BANK|banco[8][3]~feeder (
// Equation(s):
// \REG_BANK|banco[8][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \REG_BANK|banco[8][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \REG_BANK|banco[10][3]~feeder (
// Equation(s):
// \REG_BANK|banco[10][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \REG_BANK|banco[10][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux60~10 (
// Equation(s):
// \REG_BANK|Mux60~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][3]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][3]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][3]~q ),
	.datad(\REG_BANK|banco[10][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux60~11 (
// Equation(s):
// \REG_BANK|Mux60~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux60~10_combout  & ((\REG_BANK|banco[11][3]~q ))) # (!\REG_BANK|Mux60~10_combout  & (\REG_BANK|banco[9][3]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux60~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][3]~q ),
	.datac(\REG_BANK|banco[11][3]~q ),
	.datad(\REG_BANK|Mux60~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \REG_BANK|banco[15][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \REG_BANK|Decoder0~42 (
// Equation(s):
// \REG_BANK|Decoder0~42_combout  = (!\LATCH_rd22|out [0] & \REG_BANK|Decoder0~41_combout )

	.dataa(gnd),
	.datab(\LATCH_rd22|out [0]),
	.datac(gnd),
	.datad(\REG_BANK|Decoder0~41_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Decoder0~42 .lut_mask = 16'h3300;
defparam \REG_BANK|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \REG_BANK|banco[14][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N13
dffeas \REG_BANK|banco[13][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \REG_BANK|banco[12][3]~feeder (
// Equation(s):
// \REG_BANK|banco[12][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][3]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \REG_BANK|banco[12][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \REG_BANK|Mux60~17 (
// Equation(s):
// \REG_BANK|Mux60~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][3]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][3]~q ),
	.datad(\REG_BANK|banco[12][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \REG_BANK|Mux60~18 (
// Equation(s):
// \REG_BANK|Mux60~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux60~17_combout  & (\REG_BANK|banco[15][3]~q )) # (!\REG_BANK|Mux60~17_combout  & ((\REG_BANK|banco[14][3]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux60~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][3]~q ),
	.datac(\REG_BANK|banco[14][3]~q ),
	.datad(\REG_BANK|Mux60~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \REG_BANK|banco[7][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \REG_BANK|banco[6][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \REG_BANK|banco[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \REG_BANK|banco[5][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux60~12 (
// Equation(s):
// \REG_BANK|Mux60~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][3]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][3]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][3]~q ),
	.datad(\REG_BANK|banco[5][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \REG_BANK|Mux60~13 (
// Equation(s):
// \REG_BANK|Mux60~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux60~12_combout  & (\REG_BANK|banco[7][3]~q )) # (!\REG_BANK|Mux60~12_combout  & ((\REG_BANK|banco[6][3]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux60~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[7][3]~q ),
	.datac(\REG_BANK|banco[6][3]~q ),
	.datad(\REG_BANK|Mux60~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N31
dffeas \REG_BANK|banco[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \REG_BANK|banco[3][3]~feeder (
// Equation(s):
// \REG_BANK|banco[3][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N15
dffeas \REG_BANK|banco[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \REG_BANK|banco[1][3]~feeder (
// Equation(s):
// \REG_BANK|banco[1][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \REG_BANK|banco[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux60~14 (
// Equation(s):
// \REG_BANK|Mux60~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][3]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][3]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][3]~q ),
	.datad(\REG_BANK|banco[1][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux60~15 (
// Equation(s):
// \REG_BANK|Mux60~15_combout  = (\REG_BANK|Mux60~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][3]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][3]~q ),
	.datad(\REG_BANK|Mux60~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \REG_BANK|Mux60~16 (
// Equation(s):
// \REG_BANK|Mux60~16_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|Mux60~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux60~13_combout ),
	.datad(\REG_BANK|Mux60~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \REG_BANK|Mux60~19 (
// Equation(s):
// \REG_BANK|Mux60~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux60~16_combout  & ((\REG_BANK|Mux60~18_combout ))) # (!\REG_BANK|Mux60~16_combout  & (\REG_BANK|Mux60~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux60~16_combout ))))

	.dataa(\REG_BANK|Mux60~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux60~18_combout ),
	.datad(\REG_BANK|Mux60~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \REG_BANK|Mux60~20 (
// Equation(s):
// \REG_BANK|Mux60~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux60~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux60~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux60~9_combout ),
	.datad(\REG_BANK|Mux60~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux60~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \LATCH_busB|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux60~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[3] .is_wysiwyg = "true";
defparam \LATCH_busB|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \DECODER|imm[3]~8 (
// Equation(s):
// \DECODER|imm[3]~8_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [23]),
	.cin(gnd),
	.combout(\DECODER|imm[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[3]~8 .lut_mask = 16'hF000;
defparam \DECODER|imm[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \LATCH_DEC|imm_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \LATCH_aluIn|imm_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[3] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \DECODER|imm[4]~7 (
// Equation(s):
// \DECODER|imm[4]~7_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [24]),
	.cin(gnd),
	.combout(\DECODER|imm[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[4]~7 .lut_mask = 16'hF000;
defparam \DECODER|imm[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \LATCH_DEC|imm_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[4] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \LATCH_aluIn|imm_[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[4] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \ALU|out[14]~381 (
// Equation(s):
// \ALU|out[14]~381_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal1~0_combout  & (\ALU|Equal0~3_combout  & \LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~381 .lut_mask = 16'h8000;
defparam \ALU|out[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \ALU|out[3]~590 (
// Equation(s):
// \ALU|out[3]~590_combout  = (!\ALU|Equal4~0_combout  & ((!\ALU|Equal5~0_combout ) # (!\LATCH_busB|out [3])))

	.dataa(\LATCH_busB|out [3]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(gnd),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~590 .lut_mask = 16'h0077;
defparam \ALU|out[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \REG_BANK|banco[17][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \REG_BANK|banco[21][31]~feeder (
// Equation(s):
// \REG_BANK|banco[21][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \REG_BANK|banco[21][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux32~0 (
// Equation(s):
// \REG_BANK|Mux32~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][31]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][31]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][31]~q ),
	.datad(\REG_BANK|banco[21][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \REG_BANK|banco[29][31]~feeder (
// Equation(s):
// \REG_BANK|banco[29][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][31]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[29][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \REG_BANK|banco[29][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux32~1 (
// Equation(s):
// \REG_BANK|Mux32~1_combout  = (\REG_BANK|Mux32~0_combout  & (((\REG_BANK|banco[29][31]~q )) # (!\LATCH_DEC|selB_ [3]))) # (!\REG_BANK|Mux32~0_combout  & (\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][31]~q )))

	.dataa(\REG_BANK|Mux32~0_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][31]~q ),
	.datad(\REG_BANK|banco[29][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~1 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \REG_BANK|banco[27][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \REG_BANK|banco[31][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneive_lcell_comb \REG_BANK|banco[19][31]~feeder (
// Equation(s):
// \REG_BANK|banco[19][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[19][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N1
dffeas \REG_BANK|banco[19][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \REG_BANK|banco[23][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux32~7 (
// Equation(s):
// \REG_BANK|Mux32~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][31]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][31]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[19][31]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[23][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~7 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux32~8 (
// Equation(s):
// \REG_BANK|Mux32~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux32~7_combout  & ((\REG_BANK|banco[31][31]~q ))) # (!\REG_BANK|Mux32~7_combout  & (\REG_BANK|banco[27][31]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux32~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][31]~q ),
	.datac(\REG_BANK|banco[31][31]~q ),
	.datad(\REG_BANK|Mux32~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \REG_BANK|banco[22][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \REG_BANK|banco[30][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \REG_BANK|banco[26][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \REG_BANK|banco[18][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux32~2 (
// Equation(s):
// \REG_BANK|Mux32~2_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[26][31]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][31]~q )))))

	.dataa(\REG_BANK|banco[26][31]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][31]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~2 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux32~3 (
// Equation(s):
// \REG_BANK|Mux32~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux32~2_combout  & ((\REG_BANK|banco[30][31]~q ))) # (!\REG_BANK|Mux32~2_combout  & (\REG_BANK|banco[22][31]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux32~2_combout ))))

	.dataa(\REG_BANK|banco[22][31]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[30][31]~q ),
	.datad(\REG_BANK|Mux32~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \REG_BANK|banco[20][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \REG_BANK|banco[28][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \REG_BANK|banco[16][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \REG_BANK|banco[24][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \REG_BANK|Mux32~4 (
// Equation(s):
// \REG_BANK|Mux32~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][31]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][31]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][31]~q ),
	.datad(\REG_BANK|banco[24][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \REG_BANK|Mux32~5 (
// Equation(s):
// \REG_BANK|Mux32~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux32~4_combout  & ((\REG_BANK|banco[28][31]~q ))) # (!\REG_BANK|Mux32~4_combout  & (\REG_BANK|banco[20][31]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux32~4_combout ))))

	.dataa(\REG_BANK|banco[20][31]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][31]~q ),
	.datad(\REG_BANK|Mux32~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux32~6 (
// Equation(s):
// \REG_BANK|Mux32~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux32~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux32~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux32~3_combout ),
	.datad(\REG_BANK|Mux32~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux32~9 (
// Equation(s):
// \REG_BANK|Mux32~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux32~6_combout  & ((\REG_BANK|Mux32~8_combout ))) # (!\REG_BANK|Mux32~6_combout  & (\REG_BANK|Mux32~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux32~6_combout ))))

	.dataa(\REG_BANK|Mux32~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux32~8_combout ),
	.datad(\REG_BANK|Mux32~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~9 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \REG_BANK|banco[12][31]~feeder (
// Equation(s):
// \REG_BANK|banco[12][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \REG_BANK|banco[12][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \REG_BANK|banco[13][31]~feeder (
// Equation(s):
// \REG_BANK|banco[13][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \REG_BANK|banco[13][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux32~17 (
// Equation(s):
// \REG_BANK|Mux32~17_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[13][31]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[12][31]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[12][31]~q ),
	.datad(\REG_BANK|banco[13][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \REG_BANK|banco[14][31]~feeder (
// Equation(s):
// \REG_BANK|banco[14][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \REG_BANK|banco[14][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \REG_BANK|banco[15][31]~feeder (
// Equation(s):
// \REG_BANK|banco[15][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [31]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][31]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \REG_BANK|banco[15][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux32~18 (
// Equation(s):
// \REG_BANK|Mux32~18_combout  = (\REG_BANK|Mux32~17_combout  & (((\REG_BANK|banco[15][31]~q ) # (!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux32~17_combout  & (\REG_BANK|banco[14][31]~q  & (\LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|Mux32~17_combout ),
	.datab(\REG_BANK|banco[14][31]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[15][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~18 .lut_mask = 16'hEA4A;
defparam \REG_BANK|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \REG_BANK|banco[11][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \REG_BANK|banco[10][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \REG_BANK|banco[8][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux32~10 (
// Equation(s):
// \REG_BANK|Mux32~10_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][31]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[8][31]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[10][31]~q ),
	.datad(\REG_BANK|banco[8][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \REG_BANK|banco[9][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux32~11 (
// Equation(s):
// \REG_BANK|Mux32~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux32~10_combout  & (\REG_BANK|banco[11][31]~q )) # (!\REG_BANK|Mux32~10_combout  & ((\REG_BANK|banco[9][31]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux32~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[11][31]~q ),
	.datac(\REG_BANK|Mux32~10_combout ),
	.datad(\REG_BANK|banco[9][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~11 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \REG_BANK|banco[2][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \REG_BANK|banco[1][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[3][31]~feeder (
// Equation(s):
// \REG_BANK|banco[3][31]~feeder_combout  = \LATCH_busC|out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][31]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \REG_BANK|banco[3][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux32~14 (
// Equation(s):
// \REG_BANK|Mux32~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][31]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][31]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[1][31]~q ),
	.datad(\REG_BANK|banco[3][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~14 .lut_mask = 16'hC840;
defparam \REG_BANK|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux32~15 (
// Equation(s):
// \REG_BANK|Mux32~15_combout  = (\REG_BANK|Mux32~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][31]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][31]~q ),
	.datad(\REG_BANK|Mux32~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \REG_BANK|banco[6][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \REG_BANK|banco[7][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \REG_BANK|banco[4][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \REG_BANK|banco[5][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux32~12 (
// Equation(s):
// \REG_BANK|Mux32~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][31]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][31]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][31]~q ),
	.datad(\REG_BANK|banco[5][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux32~13 (
// Equation(s):
// \REG_BANK|Mux32~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux32~12_combout  & ((\REG_BANK|banco[7][31]~q ))) # (!\REG_BANK|Mux32~12_combout  & (\REG_BANK|banco[6][31]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux32~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[6][31]~q ),
	.datac(\REG_BANK|banco[7][31]~q ),
	.datad(\REG_BANK|Mux32~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux32~16 (
// Equation(s):
// \REG_BANK|Mux32~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3]) # (\REG_BANK|Mux32~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux32~15_combout  & (!\LATCH_DEC|selB_ [3])))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux32~15_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux32~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~16 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux32~19 (
// Equation(s):
// \REG_BANK|Mux32~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux32~16_combout  & (\REG_BANK|Mux32~18_combout )) # (!\REG_BANK|Mux32~16_combout  & ((\REG_BANK|Mux32~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux32~16_combout ))))

	.dataa(\REG_BANK|Mux32~18_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux32~11_combout ),
	.datad(\REG_BANK|Mux32~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux32~20 (
// Equation(s):
// \REG_BANK|Mux32~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux32~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux32~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux32~9_combout ),
	.datad(\REG_BANK|Mux32~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux32~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \LATCH_busB|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux32~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[31] .is_wysiwyg = "true";
defparam \LATCH_busB|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N31
dffeas \LATCH_DEC|selA_[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DECODER|selA[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|selA_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|selA_[3] .is_wysiwyg = "true";
defparam \LATCH_DEC|selA_[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \REG_BANK|banco[31][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \REG_BANK|banco[27][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \REG_BANK|banco[23][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb \REG_BANK|banco[19][27]~feeder (
// Equation(s):
// \REG_BANK|banco[19][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [27]),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][27]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[19][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \REG_BANK|banco[19][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux4~7 (
// Equation(s):
// \REG_BANK|Mux4~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][27]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][27]~q ),
	.datad(\REG_BANK|banco[19][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux4~8 (
// Equation(s):
// \REG_BANK|Mux4~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux4~7_combout  & (\REG_BANK|banco[31][27]~q )) # (!\REG_BANK|Mux4~7_combout  & ((\REG_BANK|banco[27][27]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux4~7_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[31][27]~q ),
	.datac(\REG_BANK|banco[27][27]~q ),
	.datad(\REG_BANK|Mux4~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~8 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \REG_BANK|banco[17][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \REG_BANK|banco[21][27]~feeder (
// Equation(s):
// \REG_BANK|banco[21][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [27]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][27]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \REG_BANK|banco[21][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux4~0 (
// Equation(s):
// \REG_BANK|Mux4~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[21][27]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][27]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][27]~q ),
	.datad(\REG_BANK|banco[21][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \REG_BANK|banco[25][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \REG_BANK|banco[29][27]~feeder (
// Equation(s):
// \REG_BANK|banco[29][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [27]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][27]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \REG_BANK|banco[29][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux4~1 (
// Equation(s):
// \REG_BANK|Mux4~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux4~0_combout  & ((\REG_BANK|banco[29][27]~q ))) # (!\REG_BANK|Mux4~0_combout  & (\REG_BANK|banco[25][27]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux4~0_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux4~0_combout ),
	.datac(\REG_BANK|banco[25][27]~q ),
	.datad(\REG_BANK|banco[29][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~1 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \REG_BANK|banco[30][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \REG_BANK|banco[18][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \REG_BANK|banco[26][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux4~2 (
// Equation(s):
// \REG_BANK|Mux4~2_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[26][27]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[18][27]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[18][27]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][27]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~2 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \REG_BANK|banco[22][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux4~3 (
// Equation(s):
// \REG_BANK|Mux4~3_combout  = (\REG_BANK|Mux4~2_combout  & ((\REG_BANK|banco[30][27]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux4~2_combout  & (((\REG_BANK|banco[22][27]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[30][27]~q ),
	.datab(\REG_BANK|Mux4~2_combout ),
	.datac(\REG_BANK|banco[22][27]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~3 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \REG_BANK|banco[28][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \REG_BANK|banco[20][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \REG_BANK|banco[24][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \REG_BANK|banco[16][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux4~4 (
// Equation(s):
// \REG_BANK|Mux4~4_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][27]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][27]~q ),
	.datad(\REG_BANK|banco[16][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux4~5 (
// Equation(s):
// \REG_BANK|Mux4~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux4~4_combout  & (\REG_BANK|banco[28][27]~q )) # (!\REG_BANK|Mux4~4_combout  & ((\REG_BANK|banco[20][27]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux4~4_combout ))))

	.dataa(\REG_BANK|banco[28][27]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][27]~q ),
	.datad(\REG_BANK|Mux4~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux4~6 (
// Equation(s):
// \REG_BANK|Mux4~6_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux4~3_combout ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((!\LATCH_DEC|selA_ [0] & \REG_BANK|Mux4~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux4~3_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux4~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~6 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux4~9 (
// Equation(s):
// \REG_BANK|Mux4~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux4~6_combout  & (\REG_BANK|Mux4~8_combout )) # (!\REG_BANK|Mux4~6_combout  & ((\REG_BANK|Mux4~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux4~6_combout ))))

	.dataa(\REG_BANK|Mux4~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux4~1_combout ),
	.datad(\REG_BANK|Mux4~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \REG_BANK|banco[15][27]~feeder (
// Equation(s):
// \REG_BANK|banco[15][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][27]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \REG_BANK|banco[15][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \REG_BANK|banco[14][27]~feeder (
// Equation(s):
// \REG_BANK|banco[14][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][27]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \REG_BANK|banco[14][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \REG_BANK|banco[12][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \REG_BANK|banco[13][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \REG_BANK|Mux4~17 (
// Equation(s):
// \REG_BANK|Mux4~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][27]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][27]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][27]~q ),
	.datad(\REG_BANK|banco[13][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux4~18 (
// Equation(s):
// \REG_BANK|Mux4~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux4~17_combout  & (\REG_BANK|banco[15][27]~q )) # (!\REG_BANK|Mux4~17_combout  & ((\REG_BANK|banco[14][27]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux4~17_combout ))))

	.dataa(\REG_BANK|banco[15][27]~q ),
	.datab(\REG_BANK|banco[14][27]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux4~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~18 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \REG_BANK|banco[9][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \REG_BANK|banco[11][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \REG_BANK|banco[10][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux4~10 (
// Equation(s):
// \REG_BANK|Mux4~10_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][27]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][27]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][27]~q ),
	.datad(\REG_BANK|banco[8][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux4~11 (
// Equation(s):
// \REG_BANK|Mux4~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux4~10_combout  & ((\REG_BANK|banco[11][27]~q ))) # (!\REG_BANK|Mux4~10_combout  & (\REG_BANK|banco[9][27]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux4~10_combout ))))

	.dataa(\REG_BANK|banco[9][27]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][27]~q ),
	.datad(\REG_BANK|Mux4~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[2][27]~feeder (
// Equation(s):
// \REG_BANK|banco[2][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [27]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][27]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \REG_BANK|banco[2][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \REG_BANK|banco[3][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \REG_BANK|banco[1][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux4~14 (
// Equation(s):
// \REG_BANK|Mux4~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][27]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][27]~q )))))

	.dataa(\REG_BANK|banco[3][27]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][27]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~14 .lut_mask = 16'hB800;
defparam \REG_BANK|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux4~15 (
// Equation(s):
// \REG_BANK|Mux4~15_combout  = (\REG_BANK|Mux4~14_combout ) # ((\REG_BANK|banco[2][27]~q  & (\LATCH_DEC|selA_ [1] & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|banco[2][27]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux4~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \REG_BANK|banco[7][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \REG_BANK|banco[6][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \REG_BANK|banco[5][27]~feeder (
// Equation(s):
// \REG_BANK|banco[5][27]~feeder_combout  = \LATCH_busC|out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][27]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \REG_BANK|banco[5][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \REG_BANK|banco[4][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux4~12 (
// Equation(s):
// \REG_BANK|Mux4~12_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][27]~q ) # ((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (((!\LATCH_DEC|selA_ [1] & \REG_BANK|banco[4][27]~q ))))

	.dataa(\REG_BANK|banco[5][27]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[4][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~12 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux4~13 (
// Equation(s):
// \REG_BANK|Mux4~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux4~12_combout  & (\REG_BANK|banco[7][27]~q )) # (!\REG_BANK|Mux4~12_combout  & ((\REG_BANK|banco[6][27]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux4~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][27]~q ),
	.datac(\REG_BANK|banco[6][27]~q ),
	.datad(\REG_BANK|Mux4~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux4~16 (
// Equation(s):
// \REG_BANK|Mux4~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux4~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux4~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux4~15_combout ),
	.datad(\REG_BANK|Mux4~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux4~19 (
// Equation(s):
// \REG_BANK|Mux4~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux4~16_combout  & (\REG_BANK|Mux4~18_combout )) # (!\REG_BANK|Mux4~16_combout  & ((\REG_BANK|Mux4~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux4~16_combout ))))

	.dataa(\REG_BANK|Mux4~18_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux4~11_combout ),
	.datad(\REG_BANK|Mux4~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux4~20 (
// Equation(s):
// \REG_BANK|Mux4~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux4~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux4~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux4~9_combout ),
	.datad(\REG_BANK|Mux4~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux4~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \LATCH_busA|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[27] .is_wysiwyg = "true";
defparam \LATCH_busA|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \ALU|Equal3~0 (
// Equation(s):
// \ALU|Equal3~0_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & (\LATCH_aluIn|aluCtrl_ [2] & !\LATCH_aluIn|aluCtrl_ [0]))

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(gnd),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~0 .lut_mask = 16'h0044;
defparam \ALU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \ALU|Equal3~1 (
// Equation(s):
// \ALU|Equal3~1_combout  = (\ALU|Equal3~0_combout  & (\ALU|Equal0~1_combout  & (!\LATCH_aluIn|aluCtrl_ [8] & \ALU|Equal0~0_combout )))

	.dataa(\ALU|Equal3~0_combout ),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal3~1 .lut_mask = 16'h0800;
defparam \ALU|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \ALU|out[27]~135 (
// Equation(s):
// \ALU|out[27]~135_combout  = (\LATCH_busB|out [27] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [27] & \ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [27] & (\LATCH_busA|out [27] & (\ALU|Equal3~1_combout )))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busB|out [27]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~135 .lut_mask = 16'hEC60;
defparam \ALU|out[27]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_lcell_comb \ALU|ShiftLeft0~32 (
// Equation(s):
// \ALU|ShiftLeft0~32_combout  = (!\LATCH_busA|out [2] & !\LATCH_busA|out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~32 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \ALU|Selector1~0 (
// Equation(s):
// \ALU|Selector1~0_combout  = (\LATCH_busB|out [31] & (\ALU|Equal0~1_combout  & (\ALU|Equal2~0_combout  & \ALU|Equal0~0_combout )))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~0 .lut_mask = 16'h8000;
defparam \ALU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \REG_BANK|banco[21][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \REG_BANK|banco[17][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \REG_BANK|banco[25][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux3~0 (
// Equation(s):
// \REG_BANK|Mux3~0_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[25][28]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][28]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[17][28]~q ),
	.datad(\REG_BANK|banco[25][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \REG_BANK|banco[29][28]~feeder (
// Equation(s):
// \REG_BANK|banco[29][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [28]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][28]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \REG_BANK|banco[29][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux3~1 (
// Equation(s):
// \REG_BANK|Mux3~1_combout  = (\REG_BANK|Mux3~0_combout  & (((\REG_BANK|banco[29][28]~q ) # (!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux3~0_combout  & (\REG_BANK|banco[21][28]~q  & ((\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[21][28]~q ),
	.datab(\REG_BANK|Mux3~0_combout ),
	.datac(\REG_BANK|banco[29][28]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~1 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \REG_BANK|banco[22][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \REG_BANK|banco[18][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux3~2 (
// Equation(s):
// \REG_BANK|Mux3~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][28]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][28]~q ),
	.datad(\REG_BANK|banco[18][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \REG_BANK|banco[26][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \REG_BANK|banco[30][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux3~3 (
// Equation(s):
// \REG_BANK|Mux3~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux3~2_combout  & ((\REG_BANK|banco[30][28]~q ))) # (!\REG_BANK|Mux3~2_combout  & (\REG_BANK|banco[26][28]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux3~2_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux3~2_combout ),
	.datac(\REG_BANK|banco[26][28]~q ),
	.datad(\REG_BANK|banco[30][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~3 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \REG_BANK|banco[28][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \REG_BANK|banco[16][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \REG_BANK|banco[20][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux3~4 (
// Equation(s):
// \REG_BANK|Mux3~4_combout  = (\LATCH_DEC|selA_ [2] & (((\REG_BANK|banco[20][28]~q ) # (\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[16][28]~q  & ((!\LATCH_DEC|selA_ [3]))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[16][28]~q ),
	.datac(\REG_BANK|banco[20][28]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~4 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \REG_BANK|banco[24][28]~feeder (
// Equation(s):
// \REG_BANK|banco[24][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [28]),
	.cin(gnd),
	.combout(\REG_BANK|banco[24][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[24][28]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[24][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \REG_BANK|banco[24][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \REG_BANK|Mux3~5 (
// Equation(s):
// \REG_BANK|Mux3~5_combout  = (\REG_BANK|Mux3~4_combout  & ((\REG_BANK|banco[28][28]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux3~4_combout  & (((\LATCH_DEC|selA_ [3] & \REG_BANK|banco[24][28]~q ))))

	.dataa(\REG_BANK|banco[28][28]~q ),
	.datab(\REG_BANK|Mux3~4_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[24][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~5 .lut_mask = 16'hBC8C;
defparam \REG_BANK|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \REG_BANK|Mux3~6 (
// Equation(s):
// \REG_BANK|Mux3~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux3~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux3~5_combout )))))

	.dataa(\REG_BANK|Mux3~3_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux3~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~6 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \REG_BANK|banco[19][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \REG_BANK|banco[27][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux3~7 (
// Equation(s):
// \REG_BANK|Mux3~7_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][28]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[19][28]~q ))))

	.dataa(\REG_BANK|banco[19][28]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|banco[27][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~7 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \REG_BANK|banco[23][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \REG_BANK|banco[31][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux3~8 (
// Equation(s):
// \REG_BANK|Mux3~8_combout  = (\REG_BANK|Mux3~7_combout  & (((\REG_BANK|banco[31][28]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux3~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][28]~q )))

	.dataa(\REG_BANK|Mux3~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][28]~q ),
	.datad(\REG_BANK|banco[31][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux3~9 (
// Equation(s):
// \REG_BANK|Mux3~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux3~6_combout  & ((\REG_BANK|Mux3~8_combout ))) # (!\REG_BANK|Mux3~6_combout  & (\REG_BANK|Mux3~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux3~6_combout ))))

	.dataa(\REG_BANK|Mux3~1_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux3~6_combout ),
	.datad(\REG_BANK|Mux3~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \REG_BANK|banco[15][28]~feeder (
// Equation(s):
// \REG_BANK|banco[15][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [28]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][28]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \REG_BANK|banco[15][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \REG_BANK|banco[12][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \REG_BANK|banco[13][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \REG_BANK|Mux3~17 (
// Equation(s):
// \REG_BANK|Mux3~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][28]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][28]~q ))))

	.dataa(\REG_BANK|banco[12][28]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][28]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~17 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \REG_BANK|Mux3~18 (
// Equation(s):
// \REG_BANK|Mux3~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux3~17_combout  & ((\REG_BANK|banco[15][28]~q ))) # (!\REG_BANK|Mux3~17_combout  & (\REG_BANK|banco[14][28]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux3~17_combout ))))

	.dataa(\REG_BANK|banco[14][28]~q ),
	.datab(\REG_BANK|banco[15][28]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux3~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~18 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \REG_BANK|banco[6][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \REG_BANK|banco[7][28]~feeder (
// Equation(s):
// \REG_BANK|banco[7][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][28]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \REG_BANK|banco[7][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \REG_BANK|banco[4][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \REG_BANK|banco[5][28]~feeder (
// Equation(s):
// \REG_BANK|banco[5][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][28]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \REG_BANK|banco[5][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux3~10 (
// Equation(s):
// \REG_BANK|Mux3~10_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1]) # (\REG_BANK|banco[5][28]~q )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][28]~q  & (!\LATCH_DEC|selA_ [1])))

	.dataa(\REG_BANK|banco[4][28]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[5][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~10 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux3~11 (
// Equation(s):
// \REG_BANK|Mux3~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux3~10_combout  & ((\REG_BANK|banco[7][28]~q ))) # (!\REG_BANK|Mux3~10_combout  & (\REG_BANK|banco[6][28]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux3~10_combout ))))

	.dataa(\REG_BANK|banco[6][28]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[7][28]~q ),
	.datad(\REG_BANK|Mux3~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \REG_BANK|banco[3][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \REG_BANK|banco[1][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux3~14 (
// Equation(s):
// \REG_BANK|Mux3~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][28]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][28]~q ),
	.datad(\REG_BANK|banco[1][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \REG_BANK|banco[2][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux3~15 (
// Equation(s):
// \REG_BANK|Mux3~15_combout  = (\REG_BANK|Mux3~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][28]~q )))

	.dataa(\REG_BANK|Mux3~14_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[2][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~15 .lut_mask = 16'hBAAA;
defparam \REG_BANK|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \REG_BANK|banco[11][28]~feeder (
// Equation(s):
// \REG_BANK|banco[11][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][28]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[11][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \REG_BANK|banco[11][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \REG_BANK|banco[9][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \REG_BANK|banco[10][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \REG_BANK|banco[8][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux3~12 (
// Equation(s):
// \REG_BANK|Mux3~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][28]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][28]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][28]~q ),
	.datad(\REG_BANK|banco[8][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux3~13 (
// Equation(s):
// \REG_BANK|Mux3~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux3~12_combout  & (\REG_BANK|banco[11][28]~q )) # (!\REG_BANK|Mux3~12_combout  & ((\REG_BANK|banco[9][28]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux3~12_combout ))))

	.dataa(\REG_BANK|banco[11][28]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[9][28]~q ),
	.datad(\REG_BANK|Mux3~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \REG_BANK|Mux3~16 (
// Equation(s):
// \REG_BANK|Mux3~16_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|Mux3~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux3~15_combout )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux3~15_combout ),
	.datad(\REG_BANK|Mux3~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux3~19 (
// Equation(s):
// \REG_BANK|Mux3~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux3~16_combout  & (\REG_BANK|Mux3~18_combout )) # (!\REG_BANK|Mux3~16_combout  & ((\REG_BANK|Mux3~11_combout ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux3~16_combout ))))

	.dataa(\REG_BANK|Mux3~18_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux3~11_combout ),
	.datad(\REG_BANK|Mux3~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux3~20 (
// Equation(s):
// \REG_BANK|Mux3~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux3~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux3~19_combout )))

	.dataa(\REG_BANK|Mux3~9_combout ),
	.datab(gnd),
	.datac(\LATCH_DEC|selA_ [4]),
	.datad(\REG_BANK|Mux3~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux3~20 .lut_mask = 16'hAFA0;
defparam \REG_BANK|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \LATCH_busA|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[28] .is_wysiwyg = "true";
defparam \LATCH_busA|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \ALU|out~96 (
// Equation(s):
// \ALU|out~96_combout  = \LATCH_busB|out [28] $ (\LATCH_busA|out [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busB|out [28]),
	.datad(\LATCH_busA|out [28]),
	.cin(gnd),
	.combout(\ALU|out~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~96 .lut_mask = 16'h0FF0;
defparam \ALU|out~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \ALU|out[28]~97 (
// Equation(s):
// \ALU|out[28]~97_combout  = (\ALU|ShiftLeft0~32_combout  & (\ALU|Equal3~1_combout  & ((\ALU|out~96_combout )))) # (!\ALU|ShiftLeft0~32_combout  & ((\ALU|Selector1~0_combout ) # ((\ALU|Equal3~1_combout  & \ALU|out~96_combout ))))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\ALU|Selector1~0_combout ),
	.datad(\ALU|out~96_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~97 .lut_mask = 16'hDC50;
defparam \ALU|out[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \ALU|out[29]~85 (
// Equation(s):
// \ALU|out[29]~85_combout  = (\LATCH_aluIn|aluCtrl_ [1]) # ((\LATCH_aluIn|aluCtrl_ [2]) # (\LATCH_aluIn|aluCtrl_ [0]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~85 .lut_mask = 16'hFFFC;
defparam \ALU|out[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \DECODER|imm[11]~0 (
// Equation(s):
// \DECODER|imm[11]~0_combout  = (\IFU|currInstr [31] & \DECODER|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFU|currInstr [31]),
	.datad(\DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DECODER|imm[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[11]~0 .lut_mask = 16'hF000;
defparam \DECODER|imm[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \LATCH_DEC|imm_[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[11] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \LATCH_aluIn|imm_[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[11] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \REG_BANK|banco[23][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \REG_BANK|banco[31][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \REG_BANK|banco[19][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \REG_BANK|banco[27][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux37~7 (
// Equation(s):
// \REG_BANK|Mux37~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][26]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][26]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][26]~q ),
	.datad(\REG_BANK|banco[27][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux37~8 (
// Equation(s):
// \REG_BANK|Mux37~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~7_combout  & ((\REG_BANK|banco[31][26]~q ))) # (!\REG_BANK|Mux37~7_combout  & (\REG_BANK|banco[23][26]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux37~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][26]~q ),
	.datac(\REG_BANK|banco[31][26]~q ),
	.datad(\REG_BANK|Mux37~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \REG_BANK|banco[29][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N17
dffeas \REG_BANK|banco[25][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \REG_BANK|banco[17][26]~feeder (
// Equation(s):
// \REG_BANK|banco[17][26]~feeder_combout  = \LATCH_busC|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [26]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][26]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \REG_BANK|banco[17][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux37~0 (
// Equation(s):
// \REG_BANK|Mux37~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][26]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][26]~q )))))

	.dataa(\REG_BANK|banco[25][26]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~0 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[21][26]~feeder (
// Equation(s):
// \REG_BANK|banco[21][26]~feeder_combout  = \LATCH_busC|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][26]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \REG_BANK|banco[21][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux37~1 (
// Equation(s):
// \REG_BANK|Mux37~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~0_combout  & (\REG_BANK|banco[29][26]~q )) # (!\REG_BANK|Mux37~0_combout  & ((\REG_BANK|banco[21][26]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux37~0_combout ))))

	.dataa(\REG_BANK|banco[29][26]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux37~0_combout ),
	.datad(\REG_BANK|banco[21][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~1 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \REG_BANK|banco[24][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \REG_BANK|banco[28][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \REG_BANK|banco[16][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \REG_BANK|banco[20][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux37~4 (
// Equation(s):
// \REG_BANK|Mux37~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][26]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][26]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][26]~q ),
	.datad(\REG_BANK|banco[20][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \REG_BANK|Mux37~5 (
// Equation(s):
// \REG_BANK|Mux37~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~4_combout  & ((\REG_BANK|banco[28][26]~q ))) # (!\REG_BANK|Mux37~4_combout  & (\REG_BANK|banco[24][26]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux37~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][26]~q ),
	.datac(\REG_BANK|banco[28][26]~q ),
	.datad(\REG_BANK|Mux37~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \REG_BANK|banco[18][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \REG_BANK|banco[22][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux37~2 (
// Equation(s):
// \REG_BANK|Mux37~2_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[22][26]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][26]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[18][26]~q ),
	.datad(\REG_BANK|banco[22][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \REG_BANK|banco[30][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \REG_BANK|banco[26][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux37~3 (
// Equation(s):
// \REG_BANK|Mux37~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~2_combout  & (\REG_BANK|banco[30][26]~q )) # (!\REG_BANK|Mux37~2_combout  & ((\REG_BANK|banco[26][26]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux37~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux37~2_combout ),
	.datac(\REG_BANK|banco[30][26]~q ),
	.datad(\REG_BANK|banco[26][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux37~6 (
// Equation(s):
// \REG_BANK|Mux37~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux37~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux37~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux37~5_combout ),
	.datad(\REG_BANK|Mux37~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux37~9 (
// Equation(s):
// \REG_BANK|Mux37~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux37~6_combout  & (\REG_BANK|Mux37~8_combout )) # (!\REG_BANK|Mux37~6_combout  & ((\REG_BANK|Mux37~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux37~6_combout ))))

	.dataa(\REG_BANK|Mux37~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux37~1_combout ),
	.datad(\REG_BANK|Mux37~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \REG_BANK|banco[11][26]~feeder (
// Equation(s):
// \REG_BANK|banco[11][26]~feeder_combout  = \LATCH_busC|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [26]),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][26]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[11][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \REG_BANK|banco[11][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \REG_BANK|banco[9][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \REG_BANK|banco[10][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \REG_BANK|banco[8][26]~feeder (
// Equation(s):
// \REG_BANK|banco[8][26]~feeder_combout  = \LATCH_busC|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [26]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][26]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \REG_BANK|banco[8][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux37~12 (
// Equation(s):
// \REG_BANK|Mux37~12_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][26]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][26]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[10][26]~q ),
	.datad(\REG_BANK|banco[8][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux37~13 (
// Equation(s):
// \REG_BANK|Mux37~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux37~12_combout  & (\REG_BANK|banco[11][26]~q )) # (!\REG_BANK|Mux37~12_combout  & ((\REG_BANK|banco[9][26]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux37~12_combout ))))

	.dataa(\REG_BANK|banco[11][26]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][26]~q ),
	.datad(\REG_BANK|Mux37~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \REG_BANK|banco[1][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \REG_BANK|banco[3][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux37~14 (
// Equation(s):
// \REG_BANK|Mux37~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][26]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][26]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[1][26]~q ),
	.datad(\REG_BANK|banco[3][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~14 .lut_mask = 16'hC840;
defparam \REG_BANK|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \REG_BANK|banco[2][26]~feeder (
// Equation(s):
// \REG_BANK|banco[2][26]~feeder_combout  = \LATCH_busC|out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [26]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][26]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N3
dffeas \REG_BANK|banco[2][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux37~15 (
// Equation(s):
// \REG_BANK|Mux37~15_combout  = (\REG_BANK|Mux37~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][26]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux37~14_combout ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[2][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~15 .lut_mask = 16'hCECC;
defparam \REG_BANK|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux37~16 (
// Equation(s):
// \REG_BANK|Mux37~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux37~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux37~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux37~13_combout ),
	.datad(\REG_BANK|Mux37~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \REG_BANK|banco[15][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \REG_BANK|banco[14][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \REG_BANK|banco[12][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \REG_BANK|banco[13][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \REG_BANK|Mux37~17 (
// Equation(s):
// \REG_BANK|Mux37~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][26]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][26]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[12][26]~q ),
	.datac(\REG_BANK|banco[13][26]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~17 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux37~18 (
// Equation(s):
// \REG_BANK|Mux37~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux37~17_combout  & (\REG_BANK|banco[15][26]~q )) # (!\REG_BANK|Mux37~17_combout  & ((\REG_BANK|banco[14][26]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux37~17_combout ))))

	.dataa(\REG_BANK|banco[15][26]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][26]~q ),
	.datad(\REG_BANK|Mux37~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \REG_BANK|banco[4][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \REG_BANK|banco[5][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux37~10 (
// Equation(s):
// \REG_BANK|Mux37~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][26]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][26]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][26]~q ),
	.datad(\REG_BANK|banco[5][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \REG_BANK|banco[7][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux37~11 (
// Equation(s):
// \REG_BANK|Mux37~11_combout  = (\REG_BANK|Mux37~10_combout  & (((\REG_BANK|banco[7][26]~q )) # (!\LATCH_DEC|selB_ [1]))) # (!\REG_BANK|Mux37~10_combout  & (\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[6][26]~q )))

	.dataa(\REG_BANK|Mux37~10_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][26]~q ),
	.datad(\REG_BANK|banco[7][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~11 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux37~19 (
// Equation(s):
// \REG_BANK|Mux37~19_combout  = (\REG_BANK|Mux37~16_combout  & (((\REG_BANK|Mux37~18_combout )) # (!\LATCH_DEC|selB_ [2]))) # (!\REG_BANK|Mux37~16_combout  & (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux37~11_combout ))))

	.dataa(\REG_BANK|Mux37~16_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux37~18_combout ),
	.datad(\REG_BANK|Mux37~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~19 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux37~20 (
// Equation(s):
// \REG_BANK|Mux37~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux37~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux37~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux37~9_combout ),
	.datad(\REG_BANK|Mux37~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux37~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \LATCH_busB|out[26]~feeder (
// Equation(s):
// \LATCH_busB|out[26]~feeder_combout  = \REG_BANK|Mux37~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux37~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[26]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \LATCH_busB|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[26] .is_wysiwyg = "true";
defparam \LATCH_busB|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \ALU|out[26]~149 (
// Equation(s):
// \ALU|out[26]~149_combout  = (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [26])))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(gnd),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|out[26]~149_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~149 .lut_mask = 16'h50A0;
defparam \ALU|out[26]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \ALU|Selector16~0 (
// Equation(s):
// \ALU|Selector16~0_combout  = (!\LATCH_busA|out [1] & (!\LATCH_busA|out [0] & (!\LATCH_busA|out [3] & !\LATCH_busA|out [2])))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~0 .lut_mask = 16'h0001;
defparam \ALU|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \ALU|Selector31~0 (
// Equation(s):
// \ALU|Selector31~0_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal0~4_combout  & (\ALU|Selector16~0_combout  & !\LATCH_busA|out [4])))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Selector16~0_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~0 .lut_mask = 16'hCCEC;
defparam \ALU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \REG_BANK|banco[29][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \REG_BANK|banco[25][0]~feeder (
// Equation(s):
// \REG_BANK|banco[25][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \REG_BANK|banco[25][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux63~0 (
// Equation(s):
// \REG_BANK|Mux63~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][0]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][0]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][0]~q ),
	.datad(\REG_BANK|banco[25][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \REG_BANK|banco[21][0]~feeder (
// Equation(s):
// \REG_BANK|banco[21][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \REG_BANK|banco[21][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux63~1 (
// Equation(s):
// \REG_BANK|Mux63~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~0_combout  & (\REG_BANK|banco[29][0]~q )) # (!\REG_BANK|Mux63~0_combout  & ((\REG_BANK|banco[21][0]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux63~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][0]~q ),
	.datac(\REG_BANK|Mux63~0_combout ),
	.datad(\REG_BANK|banco[21][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~1 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \REG_BANK|banco[19][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \REG_BANK|banco[27][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux63~7 (
// Equation(s):
// \REG_BANK|Mux63~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[27][0]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][0]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[19][0]~q ),
	.datad(\REG_BANK|banco[27][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \REG_BANK|banco[31][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \REG_BANK|banco[23][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux63~8 (
// Equation(s):
// \REG_BANK|Mux63~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~7_combout  & (\REG_BANK|banco[31][0]~q )) # (!\REG_BANK|Mux63~7_combout  & ((\REG_BANK|banco[23][0]~q ))))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux63~7_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux63~7_combout ),
	.datac(\REG_BANK|banco[31][0]~q ),
	.datad(\REG_BANK|banco[23][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~8 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \REG_BANK|banco[26][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \REG_BANK|banco[30][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \REG_BANK|banco[18][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \REG_BANK|banco[22][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux63~2 (
// Equation(s):
// \REG_BANK|Mux63~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][0]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][0]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][0]~q ),
	.datad(\REG_BANK|banco[22][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux63~3 (
// Equation(s):
// \REG_BANK|Mux63~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~2_combout  & ((\REG_BANK|banco[30][0]~q ))) # (!\REG_BANK|Mux63~2_combout  & (\REG_BANK|banco[26][0]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux63~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][0]~q ),
	.datac(\REG_BANK|banco[30][0]~q ),
	.datad(\REG_BANK|Mux63~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \REG_BANK|banco[24][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \REG_BANK|banco[28][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \REG_BANK|banco[16][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \REG_BANK|banco[20][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \REG_BANK|Mux63~4 (
// Equation(s):
// \REG_BANK|Mux63~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][0]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][0]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][0]~q ),
	.datad(\REG_BANK|banco[20][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \REG_BANK|Mux63~5 (
// Equation(s):
// \REG_BANK|Mux63~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~4_combout  & ((\REG_BANK|banco[28][0]~q ))) # (!\REG_BANK|Mux63~4_combout  & (\REG_BANK|banco[24][0]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux63~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][0]~q ),
	.datac(\REG_BANK|banco[28][0]~q ),
	.datad(\REG_BANK|Mux63~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux63~6 (
// Equation(s):
// \REG_BANK|Mux63~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux63~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux63~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux63~3_combout ),
	.datad(\REG_BANK|Mux63~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux63~9 (
// Equation(s):
// \REG_BANK|Mux63~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux63~6_combout  & ((\REG_BANK|Mux63~8_combout ))) # (!\REG_BANK|Mux63~6_combout  & (\REG_BANK|Mux63~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux63~6_combout ))))

	.dataa(\REG_BANK|Mux63~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux63~8_combout ),
	.datad(\REG_BANK|Mux63~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~9 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \REG_BANK|banco[7][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \REG_BANK|banco[6][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \REG_BANK|banco[4][0]~feeder (
// Equation(s):
// \REG_BANK|banco[4][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \REG_BANK|banco[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \REG_BANK|banco[5][0]~feeder (
// Equation(s):
// \REG_BANK|banco[5][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \REG_BANK|banco[5][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux63~10 (
// Equation(s):
// \REG_BANK|Mux63~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][0]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][0]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][0]~q ),
	.datad(\REG_BANK|banco[5][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux63~11 (
// Equation(s):
// \REG_BANK|Mux63~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux63~10_combout  & (\REG_BANK|banco[7][0]~q )) # (!\REG_BANK|Mux63~10_combout  & ((\REG_BANK|banco[6][0]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux63~10_combout ))))

	.dataa(\REG_BANK|banco[7][0]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][0]~q ),
	.datad(\REG_BANK|Mux63~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \REG_BANK|banco[15][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \REG_BANK|banco[14][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \REG_BANK|banco[12][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
cycloneive_lcell_comb \REG_BANK|banco[13][0]~feeder (
// Equation(s):
// \REG_BANK|banco[13][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N3
dffeas \REG_BANK|banco[13][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \REG_BANK|Mux63~17 (
// Equation(s):
// \REG_BANK|Mux63~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][0]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][0]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][0]~q ),
	.datad(\REG_BANK|banco[13][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux63~18 (
// Equation(s):
// \REG_BANK|Mux63~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux63~17_combout  & (\REG_BANK|banco[15][0]~q )) # (!\REG_BANK|Mux63~17_combout  & ((\REG_BANK|banco[14][0]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux63~17_combout ))))

	.dataa(\REG_BANK|banco[15][0]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][0]~q ),
	.datad(\REG_BANK|Mux63~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \REG_BANK|banco[9][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \REG_BANK|banco[11][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \REG_BANK|banco[8][0]~feeder (
// Equation(s):
// \REG_BANK|banco[8][0]~feeder_combout  = \LATCH_busC|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [0]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][0]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \REG_BANK|banco[8][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \REG_BANK|banco[10][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux63~12 (
// Equation(s):
// \REG_BANK|Mux63~12_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][0]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[8][0]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][0]~q ),
	.datad(\REG_BANK|banco[10][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux63~13 (
// Equation(s):
// \REG_BANK|Mux63~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux63~12_combout  & ((\REG_BANK|banco[11][0]~q ))) # (!\REG_BANK|Mux63~12_combout  & (\REG_BANK|banco[9][0]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux63~12_combout ))))

	.dataa(\REG_BANK|banco[9][0]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][0]~q ),
	.datad(\REG_BANK|Mux63~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N27
dffeas \REG_BANK|banco[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \REG_BANK|banco[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \REG_BANK|banco[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux63~14 (
// Equation(s):
// \REG_BANK|Mux63~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][0]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][0]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][0]~q ),
	.datad(\REG_BANK|banco[1][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux63~15 (
// Equation(s):
// \REG_BANK|Mux63~15_combout  = (\REG_BANK|Mux63~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][0]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][0]~q ),
	.datad(\REG_BANK|Mux63~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux63~16 (
// Equation(s):
// \REG_BANK|Mux63~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux63~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux63~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux63~13_combout ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux63~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~16 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux63~19 (
// Equation(s):
// \REG_BANK|Mux63~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux63~16_combout  & ((\REG_BANK|Mux63~18_combout ))) # (!\REG_BANK|Mux63~16_combout  & (\REG_BANK|Mux63~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux63~16_combout ))))

	.dataa(\REG_BANK|Mux63~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux63~18_combout ),
	.datad(\REG_BANK|Mux63~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux63~20 (
// Equation(s):
// \REG_BANK|Mux63~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux63~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux63~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux63~9_combout ),
	.datad(\REG_BANK|Mux63~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux63~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \LATCH_busB|out[0]~feeder (
// Equation(s):
// \LATCH_busB|out[0]~feeder_combout  = \REG_BANK|Mux63~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux63~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[0]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \LATCH_busB|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[0] .is_wysiwyg = "true";
defparam \LATCH_busB|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \ALU|Selector31~1 (
// Equation(s):
// \ALU|Selector31~1_combout  = (\LATCH_busB|out [0] & ((\ALU|Selector31~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busA|out [0]))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|Selector31~0_combout ),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~1 .lut_mask = 16'hF800;
defparam \ALU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \ALU|WideNor1 (
// Equation(s):
// \ALU|WideNor1~combout  = ((\LATCH_aluIn|aluCtrl_ [1]) # ((\LATCH_aluIn|aluCtrl_ [2]) # (\LATCH_aluIn|aluCtrl_ [0]))) # (!\LATCH_aluIn|aluCtrl_ [8])

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|WideNor1 .lut_mask = 16'hFFFD;
defparam \ALU|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \ALU|Add1~0 (
// Equation(s):
// \ALU|Add1~0_combout  = (\LATCH_busA|out [0] & (\LATCH_busB|out [0] $ (VCC))) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [0]) # (GND)))
// \ALU|Add1~1  = CARRY((\LATCH_busB|out [0]) # (!\LATCH_busA|out [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add1~0_combout ),
	.cout(\ALU|Add1~1 ));
// synopsys translate_off
defparam \ALU|Add1~0 .lut_mask = 16'h66DD;
defparam \ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \ALU|Selector31~3 (
// Equation(s):
// \ALU|Selector31~3_combout  = (\LATCH_busA|out [0] & ((\ALU|Equal4~0_combout ) # ((!\ALU|WideNor1~combout  & \ALU|Add1~0_combout )))) # (!\LATCH_busA|out [0] & (((!\ALU|WideNor1~combout  & \ALU|Add1~0_combout ))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|WideNor1~combout ),
	.datad(\ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~3 .lut_mask = 16'h8F88;
defparam \ALU|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \ALU|Selector32~0 (
// Equation(s):
// \ALU|Selector32~0_combout  = (!\LATCH_aluIn|aluCtrl_ [1] & (!\LATCH_aluIn|aluCtrl_ [2] & !\LATCH_aluIn|aluCtrl_ [0]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|aluCtrl_ [1]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~0 .lut_mask = 16'h0003;
defparam \ALU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = (\LATCH_busB|out [0] & (\LATCH_busA|out [0] $ (VCC))) # (!\LATCH_busB|out [0] & (\LATCH_busA|out [0] & VCC))
// \ALU|Add0~1  = CARRY((\LATCH_busB|out [0] & \LATCH_busA|out [0]))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_busA|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout(\ALU|Add0~1 ));
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h6688;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \ALU|Selector31~2 (
// Equation(s):
// \ALU|Selector31~2_combout  = (\ALU|Add0~0_combout  & ((\ALU|Equal3~1_combout ) # ((\ALU|Selector32~0_combout  & !\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector31~2 .lut_mask = 16'hAE00;
defparam \ALU|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \ALU|out[14]~345 (
// Equation(s):
// \ALU|out[14]~345_combout  = (\ALU|Equal2~1_combout ) # ((\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal1~0_combout  & \ALU|Equal0~3_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~345 .lut_mask = 16'hFF80;
defparam \ALU|out[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \REG_BANK|banco[27][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \REG_BANK|banco[19][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux17~7 (
// Equation(s):
// \REG_BANK|Mux17~7_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][14]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][14]~q ),
	.datad(\REG_BANK|banco[19][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \REG_BANK|banco[23][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \REG_BANK|banco[31][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux17~8 (
// Equation(s):
// \REG_BANK|Mux17~8_combout  = (\REG_BANK|Mux17~7_combout  & (((\REG_BANK|banco[31][14]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux17~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][14]~q )))

	.dataa(\REG_BANK|Mux17~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][14]~q ),
	.datad(\REG_BANK|banco[31][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[21][14]~feeder (
// Equation(s):
// \REG_BANK|banco[21][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \REG_BANK|banco[21][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \REG_BANK|banco[29][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneive_lcell_comb \REG_BANK|banco[17][14]~feeder (
// Equation(s):
// \REG_BANK|banco[17][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][14]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N31
dffeas \REG_BANK|banco[17][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb \REG_BANK|banco[25][14]~feeder (
// Equation(s):
// \REG_BANK|banco[25][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][14]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \REG_BANK|banco[25][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux17~0 (
// Equation(s):
// \REG_BANK|Mux17~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][14]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][14]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][14]~q ),
	.datad(\REG_BANK|banco[25][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux17~1 (
// Equation(s):
// \REG_BANK|Mux17~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux17~0_combout  & ((\REG_BANK|banco[29][14]~q ))) # (!\REG_BANK|Mux17~0_combout  & (\REG_BANK|banco[21][14]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux17~0_combout ))))

	.dataa(\REG_BANK|banco[21][14]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][14]~q ),
	.datad(\REG_BANK|Mux17~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \REG_BANK|banco[22][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \REG_BANK|banco[18][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux17~2 (
// Equation(s):
// \REG_BANK|Mux17~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][14]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][14]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][14]~q ),
	.datad(\REG_BANK|banco[18][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \REG_BANK|banco[26][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \REG_BANK|banco[30][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux17~3 (
// Equation(s):
// \REG_BANK|Mux17~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux17~2_combout  & ((\REG_BANK|banco[30][14]~q ))) # (!\REG_BANK|Mux17~2_combout  & (\REG_BANK|banco[26][14]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux17~2_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux17~2_combout ),
	.datac(\REG_BANK|banco[26][14]~q ),
	.datad(\REG_BANK|banco[30][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~3 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \REG_BANK|banco[28][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \REG_BANK|banco[24][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \REG_BANK|banco[20][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \REG_BANK|banco[16][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux17~4 (
// Equation(s):
// \REG_BANK|Mux17~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][14]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][14]~q ),
	.datad(\REG_BANK|banco[16][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux17~5 (
// Equation(s):
// \REG_BANK|Mux17~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux17~4_combout  & (\REG_BANK|banco[28][14]~q )) # (!\REG_BANK|Mux17~4_combout  & ((\REG_BANK|banco[24][14]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux17~4_combout ))))

	.dataa(\REG_BANK|banco[28][14]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][14]~q ),
	.datad(\REG_BANK|Mux17~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux17~6 (
// Equation(s):
// \REG_BANK|Mux17~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux17~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux17~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux17~3_combout ),
	.datad(\REG_BANK|Mux17~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux17~9 (
// Equation(s):
// \REG_BANK|Mux17~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux17~6_combout  & (\REG_BANK|Mux17~8_combout )) # (!\REG_BANK|Mux17~6_combout  & ((\REG_BANK|Mux17~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux17~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux17~8_combout ),
	.datac(\REG_BANK|Mux17~1_combout ),
	.datad(\REG_BANK|Mux17~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \REG_BANK|banco[6][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \REG_BANK|banco[5][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N3
dffeas \REG_BANK|banco[4][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux17~10 (
// Equation(s):
// \REG_BANK|Mux17~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][14]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][14]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][14]~q ),
	.datad(\REG_BANK|banco[4][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux17~11 (
// Equation(s):
// \REG_BANK|Mux17~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux17~10_combout  & ((\REG_BANK|banco[7][14]~q ))) # (!\REG_BANK|Mux17~10_combout  & (\REG_BANK|banco[6][14]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux17~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][14]~q ),
	.datac(\REG_BANK|banco[7][14]~q ),
	.datad(\REG_BANK|Mux17~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \REG_BANK|banco[14][14]~feeder (
// Equation(s):
// \REG_BANK|banco[14][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \REG_BANK|banco[14][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
cycloneive_lcell_comb \REG_BANK|banco[13][14]~feeder (
// Equation(s):
// \REG_BANK|banco[13][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N11
dffeas \REG_BANK|banco[13][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \REG_BANK|banco[12][14]~feeder (
// Equation(s):
// \REG_BANK|banco[12][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][14]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \REG_BANK|banco[12][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux17~17 (
// Equation(s):
// \REG_BANK|Mux17~17_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][14]~q ) # ((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (((!\LATCH_DEC|selA_ [1] & \REG_BANK|banco[12][14]~q ))))

	.dataa(\REG_BANK|banco[13][14]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[12][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~17 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \REG_BANK|banco[15][14]~feeder (
// Equation(s):
// \REG_BANK|banco[15][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \REG_BANK|banco[15][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \REG_BANK|Mux17~18 (
// Equation(s):
// \REG_BANK|Mux17~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux17~17_combout  & ((\REG_BANK|banco[15][14]~q ))) # (!\REG_BANK|Mux17~17_combout  & (\REG_BANK|banco[14][14]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux17~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][14]~q ),
	.datac(\REG_BANK|Mux17~17_combout ),
	.datad(\REG_BANK|banco[15][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~18 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \REG_BANK|banco[1][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \REG_BANK|banco[3][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \REG_BANK|Mux17~14 (
// Equation(s):
// \REG_BANK|Mux17~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][14]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][14]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][14]~q ),
	.datad(\REG_BANK|banco[3][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N21
dffeas \REG_BANK|banco[2][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux17~15 (
// Equation(s):
// \REG_BANK|Mux17~15_combout  = (\REG_BANK|Mux17~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][14]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux17~14_combout ),
	.datad(\REG_BANK|banco[2][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \REG_BANK|banco[8][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \REG_BANK|banco[10][14]~feeder (
// Equation(s):
// \REG_BANK|banco[10][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \REG_BANK|banco[10][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux17~12 (
// Equation(s):
// \REG_BANK|Mux17~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][14]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][14]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[8][14]~q ),
	.datad(\REG_BANK|banco[10][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \REG_BANK|banco[9][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \REG_BANK|banco[11][14]~feeder (
// Equation(s):
// \REG_BANK|banco[11][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \REG_BANK|banco[11][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux17~13 (
// Equation(s):
// \REG_BANK|Mux17~13_combout  = (\REG_BANK|Mux17~12_combout  & (((\REG_BANK|banco[11][14]~q )) # (!\LATCH_DEC|selA_ [0]))) # (!\REG_BANK|Mux17~12_combout  & (\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[9][14]~q )))

	.dataa(\REG_BANK|Mux17~12_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[9][14]~q ),
	.datad(\REG_BANK|banco[11][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~13 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux17~16 (
// Equation(s):
// \REG_BANK|Mux17~16_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux17~13_combout ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux17~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux17~15_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux17~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~16 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux17~19 (
// Equation(s):
// \REG_BANK|Mux17~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux17~16_combout  & ((\REG_BANK|Mux17~18_combout ))) # (!\REG_BANK|Mux17~16_combout  & (\REG_BANK|Mux17~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux17~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux17~11_combout ),
	.datac(\REG_BANK|Mux17~18_combout ),
	.datad(\REG_BANK|Mux17~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux17~20 (
// Equation(s):
// \REG_BANK|Mux17~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux17~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux17~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux17~9_combout ),
	.datad(\REG_BANK|Mux17~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux17~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \LATCH_busA|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux17~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[14] .is_wysiwyg = "true";
defparam \LATCH_busA|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \ALU|Selector33~1 (
// Equation(s):
// \ALU|Selector33~1_combout  = (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [30])))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(gnd),
	.datac(\LATCH_busB|out [30]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~1 .lut_mask = 16'h5A00;
defparam \ALU|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \DECODER|imm[0]~11 (
// Equation(s):
// \DECODER|imm[0]~11_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [20]),
	.cin(gnd),
	.combout(\DECODER|imm[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[0]~11 .lut_mask = 16'hF000;
defparam \DECODER|imm[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N3
dffeas \LATCH_DEC|imm_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[0] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \LATCH_aluIn|imm_[0]~feeder (
// Equation(s):
// \LATCH_aluIn|imm_[0]~feeder_combout  = \LATCH_DEC|imm_ [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_ [0]),
	.cin(gnd),
	.combout(\LATCH_aluIn|imm_[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|imm_[0]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|imm_[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \LATCH_aluIn|imm_[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|imm_[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[0] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \DECODER|imm[1]~10 (
// Equation(s):
// \DECODER|imm[1]~10_combout  = (\IFU|currInstr [21] & \DECODER|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IFU|currInstr [21]),
	.datad(\DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DECODER|imm[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[1]~10 .lut_mask = 16'hF000;
defparam \DECODER|imm[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \LATCH_DEC|imm_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[1] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \LATCH_aluIn|imm_[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[1] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \DECODER|imm[2]~9 (
// Equation(s):
// \DECODER|imm[2]~9_combout  = (\IFU|currInstr [22] & \DECODER|Equal1~0_combout )

	.dataa(gnd),
	.datab(\IFU|currInstr [22]),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[2]~9 .lut_mask = 16'hC0C0;
defparam \DECODER|imm[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \LATCH_DEC|imm_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[2] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \LATCH_aluIn|imm_[2]~feeder (
// Equation(s):
// \LATCH_aluIn|imm_[2]~feeder_combout  = \LATCH_DEC|imm_ [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_ [2]),
	.cin(gnd),
	.combout(\LATCH_aluIn|imm_[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|imm_[2]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|imm_[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \LATCH_aluIn|imm_[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|imm_[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[2] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \ALU|out[14]~45 (
// Equation(s):
// \ALU|out[14]~45_combout  = (!\LATCH_aluIn|imm_ [0] & (!\LATCH_aluIn|imm_ [1] & (!\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~45 .lut_mask = 16'h0001;
defparam \ALU|out[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \ALU|ShiftRight2~0 (
// Equation(s):
// \ALU|ShiftRight2~0_combout  = (\LATCH_aluIn|imm_ [4]) # (!\ALU|out[14]~45_combout )

	.dataa(gnd),
	.datab(\ALU|out[14]~45_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~0 .lut_mask = 16'hFF33;
defparam \ALU|ShiftRight2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \ALU|out[29]~54 (
// Equation(s):
// \ALU|out[29]~54_combout  = (!\LATCH_aluIn|imm_en_~q  & ((!\ALU|Equal2~1_combout ) # (!\LATCH_busA|out [4])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~54 .lut_mask = 16'h0333;
defparam \ALU|out[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \REG_BANK|banco[8][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \REG_BANK|banco[10][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux2~10 (
// Equation(s):
// \REG_BANK|Mux2~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][29]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[8][29]~q )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[8][29]~q ),
	.datad(\REG_BANK|banco[10][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \REG_BANK|banco[9][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux2~11 (
// Equation(s):
// \REG_BANK|Mux2~11_combout  = (\REG_BANK|Mux2~10_combout  & (((\REG_BANK|banco[11][29]~q )) # (!\LATCH_DEC|selA_ [0]))) # (!\REG_BANK|Mux2~10_combout  & (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[9][29]~q ))))

	.dataa(\REG_BANK|Mux2~10_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][29]~q ),
	.datad(\REG_BANK|banco[9][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~11 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \REG_BANK|banco[15][29]~feeder (
// Equation(s):
// \REG_BANK|banco[15][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \REG_BANK|banco[15][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N3
dffeas \REG_BANK|banco[12][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \REG_BANK|banco[13][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \REG_BANK|Mux2~17 (
// Equation(s):
// \REG_BANK|Mux2~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][29]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][29]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][29]~q ),
	.datad(\REG_BANK|banco[13][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \REG_BANK|banco[14][29]~feeder (
// Equation(s):
// \REG_BANK|banco[14][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \REG_BANK|banco[14][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux2~18 (
// Equation(s):
// \REG_BANK|Mux2~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux2~17_combout  & (\REG_BANK|banco[15][29]~q )) # (!\REG_BANK|Mux2~17_combout  & ((\REG_BANK|banco[14][29]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux2~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[15][29]~q ),
	.datac(\REG_BANK|Mux2~17_combout ),
	.datad(\REG_BANK|banco[14][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~18 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \REG_BANK|banco[1][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \REG_BANK|banco[3][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux2~14 (
// Equation(s):
// \REG_BANK|Mux2~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][29]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][29]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[1][29]~q ),
	.datac(\REG_BANK|banco[3][29]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~14 .lut_mask = 16'hE400;
defparam \REG_BANK|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \REG_BANK|banco[2][29]~feeder (
// Equation(s):
// \REG_BANK|banco[2][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \REG_BANK|banco[2][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux2~15 (
// Equation(s):
// \REG_BANK|Mux2~15_combout  = (\REG_BANK|Mux2~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][29]~q )))

	.dataa(\REG_BANK|Mux2~14_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[2][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~15 .lut_mask = 16'hBAAA;
defparam \REG_BANK|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \REG_BANK|banco[7][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \REG_BANK|banco[6][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \REG_BANK|banco[5][29]~feeder (
// Equation(s):
// \REG_BANK|banco[5][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [29]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][29]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \REG_BANK|banco[5][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \REG_BANK|banco[4][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux2~12 (
// Equation(s):
// \REG_BANK|Mux2~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][29]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][29]~q ),
	.datad(\REG_BANK|banco[4][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux2~13 (
// Equation(s):
// \REG_BANK|Mux2~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux2~12_combout  & (\REG_BANK|banco[7][29]~q )) # (!\REG_BANK|Mux2~12_combout  & ((\REG_BANK|banco[6][29]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux2~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][29]~q ),
	.datac(\REG_BANK|banco[6][29]~q ),
	.datad(\REG_BANK|Mux2~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux2~16 (
// Equation(s):
// \REG_BANK|Mux2~16_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux2~13_combout ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux2~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux2~15_combout ),
	.datac(\REG_BANK|Mux2~13_combout ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~16 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux2~19 (
// Equation(s):
// \REG_BANK|Mux2~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux2~16_combout  & ((\REG_BANK|Mux2~18_combout ))) # (!\REG_BANK|Mux2~16_combout  & (\REG_BANK|Mux2~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux2~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux2~11_combout ),
	.datac(\REG_BANK|Mux2~18_combout ),
	.datad(\REG_BANK|Mux2~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[19][29]~feeder (
// Equation(s):
// \REG_BANK|banco[19][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[19][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N5
dffeas \REG_BANK|banco[19][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \REG_BANK|banco[23][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux2~7 (
// Equation(s):
// \REG_BANK|Mux2~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][29]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][29]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[19][29]~q ),
	.datac(\REG_BANK|banco[23][29]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~7 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \REG_BANK|banco[31][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \REG_BANK|banco[27][29]~feeder (
// Equation(s):
// \REG_BANK|banco[27][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [29]),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][29]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[27][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \REG_BANK|banco[27][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux2~8 (
// Equation(s):
// \REG_BANK|Mux2~8_combout  = (\REG_BANK|Mux2~7_combout  & (((\REG_BANK|banco[31][29]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux2~7_combout  & (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][29]~q ))))

	.dataa(\REG_BANK|Mux2~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[31][29]~q ),
	.datad(\REG_BANK|banco[27][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~8 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \REG_BANK|banco[18][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \REG_BANK|banco[26][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux2~2 (
// Equation(s):
// \REG_BANK|Mux2~2_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[26][29]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[18][29]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[18][29]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][29]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~2 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \REG_BANK|banco[30][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \REG_BANK|banco[22][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux2~3 (
// Equation(s):
// \REG_BANK|Mux2~3_combout  = (\REG_BANK|Mux2~2_combout  & ((\REG_BANK|banco[30][29]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux2~2_combout  & (((\REG_BANK|banco[22][29]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|Mux2~2_combout ),
	.datab(\REG_BANK|banco[30][29]~q ),
	.datac(\REG_BANK|banco[22][29]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~3 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \REG_BANK|banco[28][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \REG_BANK|banco[20][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \REG_BANK|banco[24][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \REG_BANK|banco[16][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \REG_BANK|Mux2~4 (
// Equation(s):
// \REG_BANK|Mux2~4_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][29]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][29]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][29]~q ),
	.datad(\REG_BANK|banco[16][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux2~5 (
// Equation(s):
// \REG_BANK|Mux2~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux2~4_combout  & (\REG_BANK|banco[28][29]~q )) # (!\REG_BANK|Mux2~4_combout  & ((\REG_BANK|banco[20][29]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux2~4_combout ))))

	.dataa(\REG_BANK|banco[28][29]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][29]~q ),
	.datad(\REG_BANK|Mux2~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux2~6 (
// Equation(s):
// \REG_BANK|Mux2~6_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux2~3_combout ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((!\LATCH_DEC|selA_ [0] & \REG_BANK|Mux2~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux2~3_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux2~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~6 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \REG_BANK|banco[29][29]~feeder (
// Equation(s):
// \REG_BANK|banco[29][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [29]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][29]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \REG_BANK|banco[29][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \REG_BANK|banco[25][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneive_lcell_comb \REG_BANK|banco[17][29]~feeder (
// Equation(s):
// \REG_BANK|banco[17][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N27
dffeas \REG_BANK|banco[17][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \REG_BANK|banco[21][29]~feeder (
// Equation(s):
// \REG_BANK|banco[21][29]~feeder_combout  = \LATCH_busC|out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][29]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \REG_BANK|banco[21][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux2~0 (
// Equation(s):
// \REG_BANK|Mux2~0_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[21][29]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][29]~q )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[17][29]~q ),
	.datad(\REG_BANK|banco[21][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux2~1 (
// Equation(s):
// \REG_BANK|Mux2~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux2~0_combout  & (\REG_BANK|banco[29][29]~q )) # (!\REG_BANK|Mux2~0_combout  & ((\REG_BANK|banco[25][29]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux2~0_combout ))))

	.dataa(\REG_BANK|banco[29][29]~q ),
	.datab(\REG_BANK|banco[25][29]~q ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~1 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux2~9 (
// Equation(s):
// \REG_BANK|Mux2~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux2~6_combout  & (\REG_BANK|Mux2~8_combout )) # (!\REG_BANK|Mux2~6_combout  & ((\REG_BANK|Mux2~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux2~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux2~8_combout ),
	.datac(\REG_BANK|Mux2~6_combout ),
	.datad(\REG_BANK|Mux2~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~9 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux2~20 (
// Equation(s):
// \REG_BANK|Mux2~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux2~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux2~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux2~19_combout ),
	.datad(\REG_BANK|Mux2~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux2~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \LATCH_busA|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[29] .is_wysiwyg = "true";
defparam \LATCH_busA|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \ALU|Add1~56 (
// Equation(s):
// \ALU|Add1~56_combout  = ((\LATCH_busA|out [28] $ (\LATCH_busB|out [28] $ (\ALU|Add1~55 )))) # (GND)
// \ALU|Add1~57  = CARRY((\LATCH_busA|out [28] & (\LATCH_busB|out [28] & !\ALU|Add1~55 )) # (!\LATCH_busA|out [28] & ((\LATCH_busB|out [28]) # (!\ALU|Add1~55 ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busB|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~55 ),
	.combout(\ALU|Add1~56_combout ),
	.cout(\ALU|Add1~57 ));
// synopsys translate_off
defparam \ALU|Add1~56 .lut_mask = 16'h964D;
defparam \ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \ALU|Add1~58 (
// Equation(s):
// \ALU|Add1~58_combout  = (\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (!\ALU|Add1~57 )) # (!\LATCH_busA|out [29] & (\ALU|Add1~57  & VCC)))) # (!\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & ((\ALU|Add1~57 ) # (GND))) # (!\LATCH_busA|out [29] & 
// (!\ALU|Add1~57 ))))
// \ALU|Add1~59  = CARRY((\LATCH_busB|out [29] & (\LATCH_busA|out [29] & !\ALU|Add1~57 )) # (!\LATCH_busB|out [29] & ((\LATCH_busA|out [29]) # (!\ALU|Add1~57 ))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~57 ),
	.combout(\ALU|Add1~58_combout ),
	.cout(\ALU|Add1~59 ));
// synopsys translate_off
defparam \ALU|Add1~58 .lut_mask = 16'h694D;
defparam \ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \REG_BANK|banco[9][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \REG_BANK|banco[11][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \REG_BANK|banco[10][25]~feeder (
// Equation(s):
// \REG_BANK|banco[10][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [25]),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][25]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \REG_BANK|banco[10][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \REG_BANK|banco[8][25]~feeder (
// Equation(s):
// \REG_BANK|banco[8][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][25]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[8][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N29
dffeas \REG_BANK|banco[8][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux6~10 (
// Equation(s):
// \REG_BANK|Mux6~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][25]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][25]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][25]~q ),
	.datad(\REG_BANK|banco[8][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux6~11 (
// Equation(s):
// \REG_BANK|Mux6~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux6~10_combout  & ((\REG_BANK|banco[11][25]~q ))) # (!\REG_BANK|Mux6~10_combout  & (\REG_BANK|banco[9][25]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux6~10_combout ))))

	.dataa(\REG_BANK|banco[9][25]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][25]~q ),
	.datad(\REG_BANK|Mux6~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \REG_BANK|banco[7][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \REG_BANK|banco[6][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_lcell_comb \REG_BANK|banco[5][25]~feeder (
// Equation(s):
// \REG_BANK|banco[5][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [25]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][25]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N1
dffeas \REG_BANK|banco[5][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N13
dffeas \REG_BANK|banco[4][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
cycloneive_lcell_comb \REG_BANK|Mux6~12 (
// Equation(s):
// \REG_BANK|Mux6~12_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][25]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][25]~q )))))

	.dataa(\REG_BANK|banco[5][25]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~12 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux6~13 (
// Equation(s):
// \REG_BANK|Mux6~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux6~12_combout  & (\REG_BANK|banco[7][25]~q )) # (!\REG_BANK|Mux6~12_combout  & ((\REG_BANK|banco[6][25]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux6~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][25]~q ),
	.datac(\REG_BANK|banco[6][25]~q ),
	.datad(\REG_BANK|Mux6~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \REG_BANK|banco[2][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \REG_BANK|banco[3][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \REG_BANK|banco[1][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux6~14 (
// Equation(s):
// \REG_BANK|Mux6~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][25]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[3][25]~q ),
	.datac(\REG_BANK|banco[1][25]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~14 .lut_mask = 16'hD800;
defparam \REG_BANK|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux6~15 (
// Equation(s):
// \REG_BANK|Mux6~15_combout  = (\REG_BANK|Mux6~14_combout ) # ((\REG_BANK|banco[2][25]~q  & (\LATCH_DEC|selA_ [1] & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|banco[2][25]~q ),
	.datab(\REG_BANK|Mux6~14_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~15 .lut_mask = 16'hCCEC;
defparam \REG_BANK|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux6~16 (
// Equation(s):
// \REG_BANK|Mux6~16_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux6~13_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux6~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux6~13_combout ),
	.datac(\REG_BANK|Mux6~15_combout ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~16 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \REG_BANK|banco[12][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \REG_BANK|banco[13][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \REG_BANK|Mux6~17 (
// Equation(s):
// \REG_BANK|Mux6~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][25]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][25]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][25]~q ),
	.datad(\REG_BANK|banco[13][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \REG_BANK|banco[15][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \REG_BANK|banco[14][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux6~18 (
// Equation(s):
// \REG_BANK|Mux6~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux6~17_combout  & (\REG_BANK|banco[15][25]~q )) # (!\REG_BANK|Mux6~17_combout  & ((\REG_BANK|banco[14][25]~q ))))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux6~17_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux6~17_combout ),
	.datac(\REG_BANK|banco[15][25]~q ),
	.datad(\REG_BANK|banco[14][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~18 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux6~19 (
// Equation(s):
// \REG_BANK|Mux6~19_combout  = (\REG_BANK|Mux6~16_combout  & (((\REG_BANK|Mux6~18_combout ) # (!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux6~16_combout  & (\REG_BANK|Mux6~11_combout  & (\LATCH_DEC|selA_ [3])))

	.dataa(\REG_BANK|Mux6~11_combout ),
	.datab(\REG_BANK|Mux6~16_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux6~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~19 .lut_mask = 16'hEC2C;
defparam \REG_BANK|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \REG_BANK|banco[31][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \REG_BANK|banco[23][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N29
dffeas \REG_BANK|banco[19][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux6~7 (
// Equation(s):
// \REG_BANK|Mux6~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][25]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][25]~q ),
	.datad(\REG_BANK|banco[19][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux6~8 (
// Equation(s):
// \REG_BANK|Mux6~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux6~7_combout  & (\REG_BANK|banco[31][25]~q )) # (!\REG_BANK|Mux6~7_combout  & ((\REG_BANK|banco[27][25]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux6~7_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[31][25]~q ),
	.datac(\REG_BANK|Mux6~7_combout ),
	.datad(\REG_BANK|banco[27][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~8 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \REG_BANK|banco[29][25]~feeder (
// Equation(s):
// \REG_BANK|banco[29][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [25]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][25]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \REG_BANK|banco[29][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \REG_BANK|banco[21][25]~feeder (
// Equation(s):
// \REG_BANK|banco[21][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][25]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \REG_BANK|banco[21][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \REG_BANK|banco[17][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux6~0 (
// Equation(s):
// \REG_BANK|Mux6~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][25]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][25]~q ),
	.datad(\REG_BANK|banco[17][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \REG_BANK|banco[25][25]~feeder (
// Equation(s):
// \REG_BANK|banco[25][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [25]),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][25]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \REG_BANK|banco[25][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux6~1 (
// Equation(s):
// \REG_BANK|Mux6~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux6~0_combout  & (\REG_BANK|banco[29][25]~q )) # (!\REG_BANK|Mux6~0_combout  & ((\REG_BANK|banco[25][25]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux6~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[29][25]~q ),
	.datac(\REG_BANK|Mux6~0_combout ),
	.datad(\REG_BANK|banco[25][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~1 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \REG_BANK|banco[28][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \REG_BANK|banco[20][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \REG_BANK|banco[24][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \REG_BANK|banco[16][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \REG_BANK|Mux6~4 (
// Equation(s):
// \REG_BANK|Mux6~4_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][25]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][25]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][25]~q ),
	.datad(\REG_BANK|banco[16][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \REG_BANK|Mux6~5 (
// Equation(s):
// \REG_BANK|Mux6~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux6~4_combout  & (\REG_BANK|banco[28][25]~q )) # (!\REG_BANK|Mux6~4_combout  & ((\REG_BANK|banco[20][25]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux6~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[28][25]~q ),
	.datac(\REG_BANK|banco[20][25]~q ),
	.datad(\REG_BANK|Mux6~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \REG_BANK|banco[30][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \REG_BANK|banco[22][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \REG_BANK|banco[26][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \REG_BANK|banco[18][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux6~2 (
// Equation(s):
// \REG_BANK|Mux6~2_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[26][25]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][25]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[26][25]~q ),
	.datad(\REG_BANK|banco[18][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux6~3 (
// Equation(s):
// \REG_BANK|Mux6~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux6~2_combout  & (\REG_BANK|banco[30][25]~q )) # (!\REG_BANK|Mux6~2_combout  & ((\REG_BANK|banco[22][25]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux6~2_combout ))))

	.dataa(\REG_BANK|banco[30][25]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][25]~q ),
	.datad(\REG_BANK|Mux6~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~3 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux6~6 (
// Equation(s):
// \REG_BANK|Mux6~6_combout  = (\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux6~3_combout ) # (\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux6~5_combout  & ((!\LATCH_DEC|selA_ [0]))))

	.dataa(\REG_BANK|Mux6~5_combout ),
	.datab(\REG_BANK|Mux6~3_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~6 .lut_mask = 16'hF0CA;
defparam \REG_BANK|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux6~9 (
// Equation(s):
// \REG_BANK|Mux6~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux6~6_combout  & (\REG_BANK|Mux6~8_combout )) # (!\REG_BANK|Mux6~6_combout  & ((\REG_BANK|Mux6~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux6~6_combout ))))

	.dataa(\REG_BANK|Mux6~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux6~1_combout ),
	.datad(\REG_BANK|Mux6~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux6~20 (
// Equation(s):
// \REG_BANK|Mux6~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux6~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux6~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux6~19_combout ),
	.datad(\REG_BANK|Mux6~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux6~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \LATCH_busA|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[25] .is_wysiwyg = "true";
defparam \LATCH_busA|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneive_lcell_comb \ALU|out[27]~128 (
// Equation(s):
// \ALU|out[27]~128_combout  = (!\LATCH_busA|out [3] & !\LATCH_busA|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[27]~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~128 .lut_mask = 16'h000F;
defparam \ALU|out[27]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \ALU|out[25]~129 (
// Equation(s):
// \ALU|out[25]~129_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~3_combout  & (\ALU|Equal1~0_combout  & \ALU|out[27]~128_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\ALU|out[27]~128_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~129 .lut_mask = 16'h8000;
defparam \ALU|out[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \ALU|ShiftRight1~0 (
// Equation(s):
// \ALU|ShiftRight1~0_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [31]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [30]))

	.dataa(\LATCH_busB|out [30]),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~0 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \ALU|ShiftRight0~1 (
// Equation(s):
// \ALU|ShiftRight0~1_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [29])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [28])))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [29]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~1 .lut_mask = 16'h4540;
defparam \ALU|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \ALU|ShiftRight0~2 (
// Equation(s):
// \ALU|ShiftRight0~2_combout  = (\ALU|ShiftRight0~1_combout ) # ((\LATCH_busA|out [1] & \ALU|ShiftRight1~0_combout ))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~0_combout ),
	.datad(\ALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~2 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneive_lcell_comb \ALU|ShiftRight0~10 (
// Equation(s):
// \ALU|ShiftRight0~10_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [26]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [24]))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busB|out [26]),
	.datac(\LATCH_busA|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~10 .lut_mask = 16'hCACA;
defparam \ALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneive_lcell_comb \ALU|ShiftRight0~6 (
// Equation(s):
// \ALU|ShiftRight0~6_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [27])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [25])))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~6 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneive_lcell_comb \ALU|ShiftRight0~11 (
// Equation(s):
// \ALU|ShiftRight0~11_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight0~6_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight0~10_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight0~10_combout ),
	.datad(\ALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~11 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \ALU|ShiftRight0~12 (
// Equation(s):
// \ALU|ShiftRight0~12_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~2_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~11_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight0~2_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~12 .lut_mask = 16'hDD88;
defparam \ALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \ALU|out[24]~179 (
// Equation(s):
// \ALU|out[24]~179_combout  = (\ALU|ShiftRight0~12_combout  & ((\ALU|out[25]~129_combout ) # ((\ALU|Equal2~1_combout  & !\LATCH_busA|out [3]))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|out[25]~129_combout ),
	.datad(\ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~179 .lut_mask = 16'hF200;
defparam \ALU|out[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \REG_BANK|banco[27][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \REG_BANK|banco[19][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux7~7 (
// Equation(s):
// \REG_BANK|Mux7~7_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][24]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[27][24]~q ),
	.datac(\REG_BANK|banco[19][24]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~7 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \REG_BANK|banco[23][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \REG_BANK|banco[31][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux7~8 (
// Equation(s):
// \REG_BANK|Mux7~8_combout  = (\REG_BANK|Mux7~7_combout  & (((\REG_BANK|banco[31][24]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux7~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][24]~q )))

	.dataa(\REG_BANK|Mux7~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][24]~q ),
	.datad(\REG_BANK|banco[31][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \REG_BANK|banco[17][24]~feeder (
// Equation(s):
// \REG_BANK|banco[17][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \REG_BANK|banco[17][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \REG_BANK|banco[25][24]~feeder (
// Equation(s):
// \REG_BANK|banco[25][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \REG_BANK|banco[25][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux7~0 (
// Equation(s):
// \REG_BANK|Mux7~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][24]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][24]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][24]~q ),
	.datad(\REG_BANK|banco[25][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneive_lcell_comb \REG_BANK|banco[29][24]~feeder (
// Equation(s):
// \REG_BANK|banco[29][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \REG_BANK|banco[29][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneive_lcell_comb \REG_BANK|banco[21][24]~feeder (
// Equation(s):
// \REG_BANK|banco[21][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N21
dffeas \REG_BANK|banco[21][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux7~1 (
// Equation(s):
// \REG_BANK|Mux7~1_combout  = (\REG_BANK|Mux7~0_combout  & ((\REG_BANK|banco[29][24]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux7~0_combout  & (((\LATCH_DEC|selA_ [2] & \REG_BANK|banco[21][24]~q ))))

	.dataa(\REG_BANK|Mux7~0_combout ),
	.datab(\REG_BANK|banco[29][24]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[21][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~1 .lut_mask = 16'hDA8A;
defparam \REG_BANK|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \REG_BANK|banco[28][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \REG_BANK|banco[24][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \REG_BANK|banco[16][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \REG_BANK|banco[20][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux7~4 (
// Equation(s):
// \REG_BANK|Mux7~4_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[20][24]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[16][24]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[16][24]~q ),
	.datac(\REG_BANK|banco[20][24]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~4 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux7~5 (
// Equation(s):
// \REG_BANK|Mux7~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux7~4_combout  & (\REG_BANK|banco[28][24]~q )) # (!\REG_BANK|Mux7~4_combout  & ((\REG_BANK|banco[24][24]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux7~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[28][24]~q ),
	.datac(\REG_BANK|banco[24][24]~q ),
	.datad(\REG_BANK|Mux7~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \REG_BANK|banco[30][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \REG_BANK|banco[26][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \REG_BANK|banco[22][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[18][24]~feeder (
// Equation(s):
// \REG_BANK|banco[18][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[18][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[18][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[18][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \REG_BANK|banco[18][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux7~2 (
// Equation(s):
// \REG_BANK|Mux7~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][24]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][24]~q ),
	.datad(\REG_BANK|banco[18][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux7~3 (
// Equation(s):
// \REG_BANK|Mux7~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux7~2_combout  & (\REG_BANK|banco[30][24]~q )) # (!\REG_BANK|Mux7~2_combout  & ((\REG_BANK|banco[26][24]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux7~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[30][24]~q ),
	.datac(\REG_BANK|banco[26][24]~q ),
	.datad(\REG_BANK|Mux7~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \REG_BANK|Mux7~6 (
// Equation(s):
// \REG_BANK|Mux7~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux7~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux7~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux7~5_combout ),
	.datad(\REG_BANK|Mux7~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \REG_BANK|Mux7~9 (
// Equation(s):
// \REG_BANK|Mux7~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux7~6_combout  & (\REG_BANK|Mux7~8_combout )) # (!\REG_BANK|Mux7~6_combout  & ((\REG_BANK|Mux7~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux7~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux7~8_combout ),
	.datac(\REG_BANK|Mux7~1_combout ),
	.datad(\REG_BANK|Mux7~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \REG_BANK|banco[6][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \REG_BANK|banco[7][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \REG_BANK|banco[5][24]~feeder (
// Equation(s):
// \REG_BANK|banco[5][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \REG_BANK|banco[5][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux7~10 (
// Equation(s):
// \REG_BANK|Mux7~10_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[5][24]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[4][24]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[4][24]~q ),
	.datad(\REG_BANK|banco[5][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux7~11 (
// Equation(s):
// \REG_BANK|Mux7~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux7~10_combout  & ((\REG_BANK|banco[7][24]~q ))) # (!\REG_BANK|Mux7~10_combout  & (\REG_BANK|banco[6][24]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux7~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][24]~q ),
	.datac(\REG_BANK|banco[7][24]~q ),
	.datad(\REG_BANK|Mux7~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \REG_BANK|banco[1][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \REG_BANK|banco[3][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux7~14 (
// Equation(s):
// \REG_BANK|Mux7~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][24]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][24]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][24]~q ),
	.datad(\REG_BANK|banco[3][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \REG_BANK|banco[2][24]~feeder (
// Equation(s):
// \REG_BANK|banco[2][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \REG_BANK|banco[2][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux7~15 (
// Equation(s):
// \REG_BANK|Mux7~15_combout  = (\REG_BANK|Mux7~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][24]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux7~14_combout ),
	.datad(\REG_BANK|banco[2][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \REG_BANK|banco[11][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \REG_BANK|banco[9][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \REG_BANK|banco[8][24]~feeder (
// Equation(s):
// \REG_BANK|banco[8][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[8][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \REG_BANK|banco[8][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \REG_BANK|banco[10][24]~feeder (
// Equation(s):
// \REG_BANK|banco[10][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \REG_BANK|banco[10][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux7~12 (
// Equation(s):
// \REG_BANK|Mux7~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][24]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][24]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[8][24]~q ),
	.datad(\REG_BANK|banco[10][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \REG_BANK|Mux7~13 (
// Equation(s):
// \REG_BANK|Mux7~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux7~12_combout  & (\REG_BANK|banco[11][24]~q )) # (!\REG_BANK|Mux7~12_combout  & ((\REG_BANK|banco[9][24]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux7~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][24]~q ),
	.datac(\REG_BANK|banco[9][24]~q ),
	.datad(\REG_BANK|Mux7~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \REG_BANK|Mux7~16 (
// Equation(s):
// \REG_BANK|Mux7~16_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux7~13_combout ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux7~15_combout ))))

	.dataa(\REG_BANK|Mux7~15_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux7~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~16 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \REG_BANK|banco[13][24]~feeder (
// Equation(s):
// \REG_BANK|banco[13][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \REG_BANK|banco[13][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \REG_BANK|banco[12][24]~feeder (
// Equation(s):
// \REG_BANK|banco[12][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \REG_BANK|banco[12][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \REG_BANK|Mux7~17 (
// Equation(s):
// \REG_BANK|Mux7~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][24]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][24]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][24]~q ),
	.datad(\REG_BANK|banco[12][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \REG_BANK|banco[14][24]~feeder (
// Equation(s):
// \REG_BANK|banco[14][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \REG_BANK|banco[14][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \REG_BANK|banco[15][24]~feeder (
// Equation(s):
// \REG_BANK|banco[15][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][24]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \REG_BANK|banco[15][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \REG_BANK|Mux7~18 (
// Equation(s):
// \REG_BANK|Mux7~18_combout  = (\REG_BANK|Mux7~17_combout  & (((\REG_BANK|banco[15][24]~q ) # (!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux7~17_combout  & (\REG_BANK|banco[14][24]~q  & (\LATCH_DEC|selA_ [1])))

	.dataa(\REG_BANK|Mux7~17_combout ),
	.datab(\REG_BANK|banco[14][24]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[15][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~18 .lut_mask = 16'hEA4A;
defparam \REG_BANK|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \REG_BANK|Mux7~19 (
// Equation(s):
// \REG_BANK|Mux7~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux7~16_combout  & ((\REG_BANK|Mux7~18_combout ))) # (!\REG_BANK|Mux7~16_combout  & (\REG_BANK|Mux7~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux7~16_combout ))))

	.dataa(\REG_BANK|Mux7~11_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux7~16_combout ),
	.datad(\REG_BANK|Mux7~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \REG_BANK|Mux7~20 (
// Equation(s):
// \REG_BANK|Mux7~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux7~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux7~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux7~9_combout ),
	.datad(\REG_BANK|Mux7~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux7~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \LATCH_busA|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux7~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[24] .is_wysiwyg = "true";
defparam \LATCH_busA|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \ALU|out[24]~183 (
// Equation(s):
// \ALU|out[24]~183_combout  = (\LATCH_busA|out [24] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [24] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [24]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busA|out [24]),
	.cin(gnd),
	.combout(\ALU|out[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~183 .lut_mask = 16'hEA00;
defparam \ALU|out[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \ALU|out[24]~184 (
// Equation(s):
// \ALU|out[24]~184_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [24] $ (\LATCH_busA|out [24])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [24]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busA|out [24]),
	.cin(gnd),
	.combout(\ALU|out[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~184 .lut_mask = 16'h30C0;
defparam \ALU|out[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \ALU|out[22]~47 (
// Equation(s):
// \ALU|out[22]~47_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~3_combout  & \ALU|Equal1~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~47 .lut_mask = 16'h2000;
defparam \ALU|out[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \REG_BANK|banco[27][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \REG_BANK|banco[19][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux59~7 (
// Equation(s):
// \REG_BANK|Mux59~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][4]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][4]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[27][4]~q ),
	.datad(\REG_BANK|banco[19][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \REG_BANK|banco[31][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \REG_BANK|banco[23][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux59~8 (
// Equation(s):
// \REG_BANK|Mux59~8_combout  = (\REG_BANK|Mux59~7_combout  & (((\REG_BANK|banco[31][4]~q )) # (!\LATCH_DEC|selB_ [2]))) # (!\REG_BANK|Mux59~7_combout  & (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][4]~q ))))

	.dataa(\REG_BANK|Mux59~7_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[31][4]~q ),
	.datad(\REG_BANK|banco[23][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~8 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \REG_BANK|banco[29][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \REG_BANK|banco[21][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \REG_BANK|banco[25][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \REG_BANK|banco[17][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux59~0 (
// Equation(s):
// \REG_BANK|Mux59~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][4]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][4]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[25][4]~q ),
	.datad(\REG_BANK|banco[17][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux59~1 (
// Equation(s):
// \REG_BANK|Mux59~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux59~0_combout  & (\REG_BANK|banco[29][4]~q )) # (!\REG_BANK|Mux59~0_combout  & ((\REG_BANK|banco[21][4]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux59~0_combout ))))

	.dataa(\REG_BANK|banco[29][4]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[21][4]~q ),
	.datad(\REG_BANK|Mux59~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \REG_BANK|banco[24][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \REG_BANK|banco[28][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \REG_BANK|banco[16][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \REG_BANK|banco[20][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux59~4 (
// Equation(s):
// \REG_BANK|Mux59~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][4]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][4]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][4]~q ),
	.datad(\REG_BANK|banco[20][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux59~5 (
// Equation(s):
// \REG_BANK|Mux59~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~4_combout  & ((\REG_BANK|banco[28][4]~q ))) # (!\REG_BANK|Mux59~4_combout  & (\REG_BANK|banco[24][4]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux59~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][4]~q ),
	.datac(\REG_BANK|banco[28][4]~q ),
	.datad(\REG_BANK|Mux59~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \REG_BANK|banco[18][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \REG_BANK|banco[22][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux59~2 (
// Equation(s):
// \REG_BANK|Mux59~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][4]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][4]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][4]~q ),
	.datad(\REG_BANK|banco[22][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \REG_BANK|banco[30][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \REG_BANK|banco[26][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux59~3 (
// Equation(s):
// \REG_BANK|Mux59~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~2_combout  & (\REG_BANK|banco[30][4]~q )) # (!\REG_BANK|Mux59~2_combout  & ((\REG_BANK|banco[26][4]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux59~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux59~2_combout ),
	.datac(\REG_BANK|banco[30][4]~q ),
	.datad(\REG_BANK|banco[26][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \REG_BANK|Mux59~6 (
// Equation(s):
// \REG_BANK|Mux59~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux59~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux59~5_combout ),
	.datad(\REG_BANK|Mux59~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \REG_BANK|Mux59~9 (
// Equation(s):
// \REG_BANK|Mux59~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux59~6_combout  & (\REG_BANK|Mux59~8_combout )) # (!\REG_BANK|Mux59~6_combout  & ((\REG_BANK|Mux59~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux59~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux59~8_combout ),
	.datac(\REG_BANK|Mux59~1_combout ),
	.datad(\REG_BANK|Mux59~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \REG_BANK|banco[15][4]~feeder (
// Equation(s):
// \REG_BANK|banco[15][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \REG_BANK|banco[15][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \REG_BANK|banco[14][4]~feeder (
// Equation(s):
// \REG_BANK|banco[14][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \REG_BANK|banco[14][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \REG_BANK|banco[12][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \REG_BANK|banco[13][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \REG_BANK|Mux59~17 (
// Equation(s):
// \REG_BANK|Mux59~17_combout  = (\LATCH_DEC|selB_ [0] & (((\REG_BANK|banco[13][4]~q ) # (\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][4]~q  & ((!\LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|banco[12][4]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][4]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~17 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux59~18 (
// Equation(s):
// \REG_BANK|Mux59~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~17_combout  & (\REG_BANK|banco[15][4]~q )) # (!\REG_BANK|Mux59~17_combout  & ((\REG_BANK|banco[14][4]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux59~17_combout ))))

	.dataa(\REG_BANK|banco[15][4]~q ),
	.datab(\REG_BANK|banco[14][4]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux59~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~18 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneive_lcell_comb \REG_BANK|banco[6][4]~feeder (
// Equation(s):
// \REG_BANK|banco[6][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \REG_BANK|banco[6][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \REG_BANK|banco[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \REG_BANK|banco[5][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux59~10 (
// Equation(s):
// \REG_BANK|Mux59~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][4]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][4]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][4]~q ),
	.datad(\REG_BANK|banco[5][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux59~11 (
// Equation(s):
// \REG_BANK|Mux59~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux59~10_combout  & ((\REG_BANK|banco[7][4]~q ))) # (!\REG_BANK|Mux59~10_combout  & (\REG_BANK|banco[6][4]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux59~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[6][4]~q ),
	.datac(\REG_BANK|banco[7][4]~q ),
	.datad(\REG_BANK|Mux59~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \REG_BANK|banco[11][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \REG_BANK|banco[9][4]~feeder (
// Equation(s):
// \REG_BANK|banco[9][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \REG_BANK|banco[9][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \REG_BANK|banco[8][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \REG_BANK|banco[10][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux59~12 (
// Equation(s):
// \REG_BANK|Mux59~12_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][4]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][4]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][4]~q ),
	.datad(\REG_BANK|banco[10][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \REG_BANK|Mux59~13 (
// Equation(s):
// \REG_BANK|Mux59~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux59~12_combout  & (\REG_BANK|banco[11][4]~q )) # (!\REG_BANK|Mux59~12_combout  & ((\REG_BANK|banco[9][4]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux59~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[11][4]~q ),
	.datac(\REG_BANK|banco[9][4]~q ),
	.datad(\REG_BANK|Mux59~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \REG_BANK|banco[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \REG_BANK|banco[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \REG_BANK|banco[3][4]~feeder (
// Equation(s):
// \REG_BANK|banco[3][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \REG_BANK|banco[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux59~14 (
// Equation(s):
// \REG_BANK|Mux59~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][4]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][4]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][4]~q ),
	.datad(\REG_BANK|banco[3][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux59~15 (
// Equation(s):
// \REG_BANK|Mux59~15_combout  = (\REG_BANK|Mux59~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][4]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][4]~q ),
	.datad(\REG_BANK|Mux59~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \REG_BANK|Mux59~16 (
// Equation(s):
// \REG_BANK|Mux59~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux59~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux59~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux59~13_combout ),
	.datad(\REG_BANK|Mux59~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \REG_BANK|Mux59~19 (
// Equation(s):
// \REG_BANK|Mux59~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux59~16_combout  & (\REG_BANK|Mux59~18_combout )) # (!\REG_BANK|Mux59~16_combout  & ((\REG_BANK|Mux59~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux59~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux59~18_combout ),
	.datac(\REG_BANK|Mux59~11_combout ),
	.datad(\REG_BANK|Mux59~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \REG_BANK|Mux59~20 (
// Equation(s):
// \REG_BANK|Mux59~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux59~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux59~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux59~9_combout ),
	.datad(\REG_BANK|Mux59~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux59~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \LATCH_busB|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux59~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[4] .is_wysiwyg = "true";
defparam \LATCH_busB|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \ALU|Equal1~1 (
// Equation(s):
// \ALU|Equal1~1_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~3_combout  & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_aluIn|aluCtrl_ [0]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal1~1 .lut_mask = 16'h0080;
defparam \ALU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \ALU|out[14]~439 (
// Equation(s):
// \ALU|out[14]~439_combout  = (!\LATCH_busA|out [4] & (\LATCH_busA|out [3] & ((\ALU|Equal1~1_combout ) # (\ALU|Equal2~1_combout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~439_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~439 .lut_mask = 16'h4440;
defparam \ALU|out[14]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \ALU|out[29]~69 (
// Equation(s):
// \ALU|out[29]~69_combout  = (\LATCH_aluIn|imm_en_~q  & ((\LATCH_aluIn|imm_ [4]))) # (!\LATCH_aluIn|imm_en_~q  & (\LATCH_busA|out [4]))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\LATCH_aluIn|imm_en_~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~69 .lut_mask = 16'hCACA;
defparam \ALU|out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \ALU|out[29]~70 (
// Equation(s):
// \ALU|out[29]~70_combout  = (\ALU|Equal2~1_combout  & (\ALU|out[29]~69_combout  & \LATCH_busB|out [31]))

	.dataa(gnd),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[29]~69_combout ),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|out[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~70 .lut_mask = 16'hC000;
defparam \ALU|out[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \ALU|out[29]~84 (
// Equation(s):
// \ALU|out[29]~84_combout  = (\LATCH_aluIn|imm_en_~q  & ((!\ALU|Equal2~1_combout ) # (!\LATCH_aluIn|imm_ [4])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~84 .lut_mask = 16'h0CCC;
defparam \ALU|out[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \ALU|ShiftRight1~1 (
// Equation(s):
// \ALU|ShiftRight1~1_combout  = (\LATCH_busA|out [0] & (\LATCH_busB|out [30])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [29])))

	.dataa(\LATCH_busB|out [30]),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~1 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \ALU|ShiftRight1~21 (
// Equation(s):
// \ALU|ShiftRight1~21_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [1] & ((\LATCH_busA|out [2] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~1_combout )))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftRight1~1_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~21 .lut_mask = 16'hCCD8;
defparam \ALU|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \ALU|ShiftRight0~15 (
// Equation(s):
// \ALU|ShiftRight0~15_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [23]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [21]))

	.dataa(\LATCH_busB|out [21]),
	.datab(gnd),
	.datac(\LATCH_busB|out [23]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~15 .lut_mask = 16'hF0AA;
defparam \ALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \ALU|Equal4~1 (
// Equation(s):
// \ALU|Equal4~1_combout  = (\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|aluCtrl_ [0])

	.dataa(\LATCH_aluIn|aluCtrl_ [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal4~1 .lut_mask = 16'h00AA;
defparam \ALU|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \ALU|Equal4~2 (
// Equation(s):
// \ALU|Equal4~2_combout  = (\ALU|Equal0~1_combout  & (\ALU|Equal4~1_combout  & (!\LATCH_aluIn|aluCtrl_ [8] & \ALU|Equal0~0_combout )))

	.dataa(\ALU|Equal0~1_combout ),
	.datab(\ALU|Equal4~1_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal4~2 .lut_mask = 16'h0800;
defparam \ALU|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \ALU|out[22]~44 (
// Equation(s):
// \ALU|out[22]~44_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~2_combout  & (\LATCH_aluIn|imm_ [11] & \LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|out[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~44 .lut_mask = 16'h8000;
defparam \ALU|out[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \ALU|out[22]~233 (
// Equation(s):
// \ALU|out[22]~233_combout  = (\LATCH_busB|out [22] & ((\ALU|out[22]~44_combout ) # ((\LATCH_aluIn|aluCtrl_ [2] & \ALU|Equal4~2_combout )))) # (!\LATCH_busB|out [22] & (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout )))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal4~2_combout ),
	.datad(\ALU|out[22]~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~233_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~233 .lut_mask = 16'hEAC0;
defparam \ALU|out[22]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \ALU|out[22]~234 (
// Equation(s):
// \ALU|out[22]~234_combout  = (\ALU|out[22]~233_combout  & (((\LATCH_aluIn|imm_ [11]) # (\LATCH_busB|out [22])))) # (!\ALU|out[22]~233_combout  & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [22]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [22]),
	.datad(\ALU|out[22]~233_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~234_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~234 .lut_mask = 16'hFC28;
defparam \ALU|out[22]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight3~6 (
// Equation(s):
// \ALU|ShiftRight3~6_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [29]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [27]))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [27]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~6 .lut_mask = 16'hA808;
defparam \ALU|ShiftRight3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \ALU|ShiftRight3~7 (
// Equation(s):
// \ALU|ShiftRight3~7_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [28])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [26])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [28]),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~7 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \ALU|ShiftRight3~8 (
// Equation(s):
// \ALU|ShiftRight3~8_combout  = (\ALU|ShiftRight3~6_combout ) # ((!\LATCH_aluIn|imm_ [0] & \ALU|ShiftRight3~7_combout ))

	.dataa(\ALU|ShiftRight3~6_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~7_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~8 .lut_mask = 16'hAFAA;
defparam \ALU|ShiftRight3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \ALU|ShiftRight3~15 (
// Equation(s):
// \ALU|ShiftRight3~15_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [24])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [22])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [24]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~15 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \ALU|ShiftRight3~12 (
// Equation(s):
// \ALU|ShiftRight3~12_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [25]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [23]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [23]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~12 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftRight3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \ALU|ShiftRight3~16 (
// Equation(s):
// \ALU|ShiftRight3~16_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~12_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~15_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight3~15_combout ),
	.datad(\ALU|ShiftRight3~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~16 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \ALU|ShiftRight2~7 (
// Equation(s):
// \ALU|ShiftRight2~7_combout  = (!\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [1] & \LATCH_aluIn|imm_ [3]))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~7 .lut_mask = 16'h1100;
defparam \ALU|ShiftRight2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~44 (
// Equation(s):
// \ALU|ShiftLeft1~44_combout  = (!\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~44 .lut_mask = 16'h000F;
defparam \ALU|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \ALU|ShiftRight3~0 (
// Equation(s):
// \ALU|ShiftRight3~0_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [31]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [30]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [30]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~0 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \ALU|ShiftRight2~12 (
// Equation(s):
// \ALU|ShiftRight2~12_combout  = (\ALU|ShiftRight3~16_combout  & ((\ALU|ShiftLeft1~44_combout ) # ((\ALU|ShiftRight2~7_combout  & \ALU|ShiftRight3~0_combout )))) # (!\ALU|ShiftRight3~16_combout  & (\ALU|ShiftRight2~7_combout  & ((\ALU|ShiftRight3~0_combout 
// ))))

	.dataa(\ALU|ShiftRight3~16_combout ),
	.datab(\ALU|ShiftRight2~7_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftRight3~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~12 .lut_mask = 16'hECA0;
defparam \ALU|ShiftRight2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \ALU|ShiftRight2~13 (
// Equation(s):
// \ALU|ShiftRight2~13_combout  = (\ALU|ShiftRight2~12_combout ) # ((\ALU|ShiftRight3~8_combout  & (!\LATCH_aluIn|imm_ [3] & \LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|ShiftRight3~8_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight2~12_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~13 .lut_mask = 16'hF2F0;
defparam \ALU|ShiftRight2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \ALU|out[22]~196 (
// Equation(s):
// \ALU|out[22]~196_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|imm_ [3] & \ALU|Equal0~5_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~196 .lut_mask = 16'h0800;
defparam \ALU|out[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \ALU|ShiftRight2~3 (
// Equation(s):
// \ALU|ShiftRight2~3_combout  = (!\LATCH_aluIn|imm_ [1] & !\LATCH_aluIn|imm_ [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~3 .lut_mask = 16'h000F;
defparam \ALU|ShiftRight2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \ALU|ShiftRight3~17 (
// Equation(s):
// \ALU|ShiftRight3~17_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~3_combout  & ((\LATCH_busB|out [30]))) # (!\ALU|ShiftRight2~3_combout  & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busB|out [30]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~17 .lut_mask = 16'hACAA;
defparam \ALU|ShiftRight3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \ALU|ShiftRight3~18 (
// Equation(s):
// \ALU|ShiftRight3~18_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~8_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~16_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~8_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight3~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~18 .lut_mask = 16'hDD88;
defparam \ALU|ShiftRight3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \ALU|ShiftRight3~19 (
// Equation(s):
// \ALU|ShiftRight3~19_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight3~17_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~18_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight3~17_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight3~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~19 .lut_mask = 16'hDD88;
defparam \ALU|ShiftRight3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \REG_BANK|banco[23][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \REG_BANK|banco[31][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \REG_BANK|banco[27][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \REG_BANK|banco[19][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux61~7 (
// Equation(s):
// \REG_BANK|Mux61~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][2]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[27][2]~q ),
	.datac(\REG_BANK|banco[19][2]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~7 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux61~8 (
// Equation(s):
// \REG_BANK|Mux61~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux61~7_combout  & ((\REG_BANK|banco[31][2]~q ))) # (!\REG_BANK|Mux61~7_combout  & (\REG_BANK|banco[23][2]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux61~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][2]~q ),
	.datac(\REG_BANK|banco[31][2]~q ),
	.datad(\REG_BANK|Mux61~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \REG_BANK|banco[25][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \REG_BANK|banco[17][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux61~0 (
// Equation(s):
// \REG_BANK|Mux61~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][2]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][2]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[25][2]~q ),
	.datad(\REG_BANK|banco[17][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \REG_BANK|banco[29][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \REG_BANK|banco[21][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux61~1 (
// Equation(s):
// \REG_BANK|Mux61~1_combout  = (\REG_BANK|Mux61~0_combout  & ((\REG_BANK|banco[29][2]~q ) # ((!\LATCH_DEC|selB_ [2])))) # (!\REG_BANK|Mux61~0_combout  & (((\REG_BANK|banco[21][2]~q  & \LATCH_DEC|selB_ [2]))))

	.dataa(\REG_BANK|Mux61~0_combout ),
	.datab(\REG_BANK|banco[29][2]~q ),
	.datac(\REG_BANK|banco[21][2]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~1 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \REG_BANK|banco[26][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \REG_BANK|banco[18][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \REG_BANK|banco[22][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux61~2 (
// Equation(s):
// \REG_BANK|Mux61~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][2]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][2]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][2]~q ),
	.datad(\REG_BANK|banco[22][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux61~3 (
// Equation(s):
// \REG_BANK|Mux61~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~2_combout  & ((\REG_BANK|banco[30][2]~q ))) # (!\REG_BANK|Mux61~2_combout  & (\REG_BANK|banco[26][2]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux61~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][2]~q ),
	.datac(\REG_BANK|banco[30][2]~q ),
	.datad(\REG_BANK|Mux61~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \REG_BANK|banco[20][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \REG_BANK|banco[16][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux61~4 (
// Equation(s):
// \REG_BANK|Mux61~4_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][2]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[16][2]~q  & !\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[20][2]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][2]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~4 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \REG_BANK|banco[28][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \REG_BANK|banco[24][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux61~5 (
// Equation(s):
// \REG_BANK|Mux61~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~4_combout  & (\REG_BANK|banco[28][2]~q )) # (!\REG_BANK|Mux61~4_combout  & ((\REG_BANK|banco[24][2]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux61~4_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux61~4_combout ),
	.datac(\REG_BANK|banco[28][2]~q ),
	.datad(\REG_BANK|banco[24][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~5 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux61~6 (
// Equation(s):
// \REG_BANK|Mux61~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux61~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux61~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux61~3_combout ),
	.datad(\REG_BANK|Mux61~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux61~9 (
// Equation(s):
// \REG_BANK|Mux61~9_combout  = (\REG_BANK|Mux61~6_combout  & ((\REG_BANK|Mux61~8_combout ) # ((!\LATCH_DEC|selB_ [0])))) # (!\REG_BANK|Mux61~6_combout  & (((\REG_BANK|Mux61~1_combout  & \LATCH_DEC|selB_ [0]))))

	.dataa(\REG_BANK|Mux61~8_combout ),
	.datab(\REG_BANK|Mux61~1_combout ),
	.datac(\REG_BANK|Mux61~6_combout ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~9 .lut_mask = 16'hACF0;
defparam \REG_BANK|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \REG_BANK|banco[7][2]~feeder (
// Equation(s):
// \REG_BANK|banco[7][2]~feeder_combout  = \LATCH_busC|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [2]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][2]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \REG_BANK|banco[7][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \REG_BANK|banco[6][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \REG_BANK|banco[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_lcell_comb \REG_BANK|banco[5][2]~feeder (
// Equation(s):
// \REG_BANK|banco[5][2]~feeder_combout  = \LATCH_busC|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \REG_BANK|banco[5][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux61~10 (
// Equation(s):
// \REG_BANK|Mux61~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][2]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][2]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][2]~q ),
	.datad(\REG_BANK|banco[5][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux61~11 (
// Equation(s):
// \REG_BANK|Mux61~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux61~10_combout  & (\REG_BANK|banco[7][2]~q )) # (!\REG_BANK|Mux61~10_combout  & ((\REG_BANK|banco[6][2]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux61~10_combout ))))

	.dataa(\REG_BANK|banco[7][2]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][2]~q ),
	.datad(\REG_BANK|Mux61~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \REG_BANK|banco[12][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \REG_BANK|banco[13][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \REG_BANK|Mux61~17 (
// Equation(s):
// \REG_BANK|Mux61~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][2]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][2]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][2]~q ),
	.datad(\REG_BANK|banco[13][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \REG_BANK|banco[15][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \REG_BANK|banco[14][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \REG_BANK|Mux61~18 (
// Equation(s):
// \REG_BANK|Mux61~18_combout  = (\REG_BANK|Mux61~17_combout  & ((\REG_BANK|banco[15][2]~q ) # ((!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux61~17_combout  & (((\REG_BANK|banco[14][2]~q  & \LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|Mux61~17_combout ),
	.datab(\REG_BANK|banco[15][2]~q ),
	.datac(\REG_BANK|banco[14][2]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~18 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \REG_BANK|banco[11][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \REG_BANK|banco[9][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \REG_BANK|banco[10][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \REG_BANK|banco[8][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux61~12 (
// Equation(s):
// \REG_BANK|Mux61~12_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][2]~q ) # ((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|banco[8][2]~q  & !\LATCH_DEC|selB_ [0]))))

	.dataa(\REG_BANK|banco[10][2]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][2]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~12 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux61~13 (
// Equation(s):
// \REG_BANK|Mux61~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux61~12_combout  & (\REG_BANK|banco[11][2]~q )) # (!\REG_BANK|Mux61~12_combout  & ((\REG_BANK|banco[9][2]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux61~12_combout ))))

	.dataa(\REG_BANK|banco[11][2]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][2]~q ),
	.datad(\REG_BANK|Mux61~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N17
dffeas \REG_BANK|banco[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \REG_BANK|banco[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \REG_BANK|banco[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \REG_BANK|Mux61~14 (
// Equation(s):
// \REG_BANK|Mux61~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][2]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][2]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][2]~q ),
	.datad(\REG_BANK|banco[1][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux61~15 (
// Equation(s):
// \REG_BANK|Mux61~15_combout  = (\REG_BANK|Mux61~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][2]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][2]~q ),
	.datad(\REG_BANK|Mux61~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux61~16 (
// Equation(s):
// \REG_BANK|Mux61~16_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux61~13_combout ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((!\LATCH_DEC|selB_ [2] & \REG_BANK|Mux61~15_combout ))))

	.dataa(\REG_BANK|Mux61~13_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux61~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~16 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux61~19 (
// Equation(s):
// \REG_BANK|Mux61~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux61~16_combout  & ((\REG_BANK|Mux61~18_combout ))) # (!\REG_BANK|Mux61~16_combout  & (\REG_BANK|Mux61~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux61~16_combout ))))

	.dataa(\REG_BANK|Mux61~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux61~18_combout ),
	.datad(\REG_BANK|Mux61~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux61~20 (
// Equation(s):
// \REG_BANK|Mux61~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux61~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux61~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(\REG_BANK|Mux61~9_combout ),
	.datac(gnd),
	.datad(\REG_BANK|Mux61~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux61~20 .lut_mask = 16'hDD88;
defparam \REG_BANK|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \LATCH_busB|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux61~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[2] .is_wysiwyg = "true";
defparam \LATCH_busB|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~25 (
// Equation(s):
// \ALU|ShiftLeft1~25_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [0]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [2]))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busB|out [0]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~25 .lut_mask = 16'h00CA;
defparam \ALU|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \ALU|ShiftLeft1~26 (
// Equation(s):
// \ALU|ShiftLeft1~26_combout  = (\ALU|ShiftLeft1~25_combout ) # ((\LATCH_aluIn|imm_ [0] & (!\LATCH_aluIn|imm_ [1] & \LATCH_busB|out [1])))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [1]),
	.datad(\ALU|ShiftLeft1~25_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~26 .lut_mask = 16'hFF20;
defparam \ALU|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \ALU|ShiftLeft1~10 (
// Equation(s):
// \ALU|ShiftLeft1~10_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [0])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [1])))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~10 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \ALU|out[29]~73 (
// Equation(s):
// \ALU|out[29]~73_combout  = (\LATCH_aluIn|imm_ [4] & (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & \ALU|Equal0~3_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|aluCtrl_ [0]),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~73 .lut_mask = 16'h8000;
defparam \ALU|out[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \ALU|out[17]~329 (
// Equation(s):
// \ALU|out[17]~329_combout  = (\ALU|ShiftLeft1~10_combout  & (\ALU|ShiftLeft1~44_combout  & (\ALU|out[29]~73_combout  & !\LATCH_aluIn|imm_ [1])))

	.dataa(\ALU|ShiftLeft1~10_combout ),
	.datab(\ALU|ShiftLeft1~44_combout ),
	.datac(\ALU|out[29]~73_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[17]~329_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~329 .lut_mask = 16'h0080;
defparam \ALU|out[17]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \ALU|out[16]~337 (
// Equation(s):
// \ALU|out[16]~337_combout  = (\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [16] & (\ALU|Equal5~0_combout )) # (!\LATCH_busB|out [16] & ((\ALU|Equal3~1_combout ))))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [16] & ((\ALU|Equal3~1_combout ))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [16]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~337 .lut_mask = 16'hE680;
defparam \ALU|out[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \ALU|out[16]~338 (
// Equation(s):
// \ALU|out[16]~338_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[16]~337_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [11]))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[16]~337_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~338 .lut_mask = 16'hEC00;
defparam \ALU|out[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \ALU|out[16]~355 (
// Equation(s):
// \ALU|out[16]~355_combout  = (\ALU|Selector1~0_combout ) # ((\ALU|Selector16~0_combout  & (\LATCH_busB|out [0] & \ALU|Equal0~4_combout )))

	.dataa(\ALU|Selector16~0_combout ),
	.datab(\LATCH_busB|out [0]),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~355 .lut_mask = 16'hFF80;
defparam \ALU|out[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~61 (
// Equation(s):
// \ALU|ShiftLeft0~61_combout  = (\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & ((\LATCH_busB|out [1]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [3]))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~61 .lut_mask = 16'hE200;
defparam \ALU|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \ALU|ShiftLeft0~52 (
// Equation(s):
// \ALU|ShiftLeft0~52_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [2])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [4])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [2]),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~52 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~62 (
// Equation(s):
// \ALU|ShiftLeft0~62_combout  = (\ALU|ShiftLeft0~61_combout ) # ((!\LATCH_busA|out [0] & \ALU|ShiftLeft0~52_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~61_combout ),
	.datad(\ALU|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~62 .lut_mask = 16'hF3F0;
defparam \ALU|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \ALU|ShiftLeft0~53 (
// Equation(s):
// \ALU|ShiftLeft0~53_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [3])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [5])))

	.dataa(\LATCH_busB|out [3]),
	.datab(gnd),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~53 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \ALU|ShiftLeft0~54 (
// Equation(s):
// \ALU|ShiftLeft0~54_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~52_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~53_combout )))

	.dataa(\ALU|ShiftLeft0~52_combout ),
	.datab(\ALU|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~54 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \ALU|ShiftRight0~9 (
// Equation(s):
// \ALU|ShiftRight0~9_combout  = (\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & !\LATCH_busA|out [1]))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~9 .lut_mask = 16'h000A;
defparam \ALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~8 (
// Equation(s):
// \ALU|ShiftLeft0~8_combout  = (\LATCH_busA|out [0] & (\LATCH_busB|out [0])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [1])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [0]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~8 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \ALU|out[14]~384 (
// Equation(s):
// \ALU|out[14]~384_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~1_combout  & (\ALU|Equal2~0_combout  & \ALU|Equal0~0_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~384 .lut_mask = 16'h8000;
defparam \ALU|out[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \ALU|ShiftRight2~9 (
// Equation(s):
// \ALU|ShiftRight2~9_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [26]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [24]))

	.dataa(\LATCH_busB|out [24]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~9 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \ALU|ShiftRight3~13 (
// Equation(s):
// \ALU|ShiftRight3~13_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~9_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~12_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~9_combout ),
	.datad(\ALU|ShiftRight3~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~13 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \ALU|ShiftRight3~14 (
// Equation(s):
// \ALU|ShiftRight3~14_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~3_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~13_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight3~13_combout ),
	.datac(\ALU|ShiftRight3~3_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~14 .lut_mask = 16'h5044;
defparam \ALU|ShiftRight3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \ALU|out[7]~649 (
// Equation(s):
// \ALU|out[7]~649_combout  = (\ALU|out[14]~384_combout  & ((\ALU|ShiftRight3~14_combout ) # ((\LATCH_busB|out [31] & \LATCH_aluIn|imm_ [3]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|out[14]~384_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~649_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~649 .lut_mask = 16'hCC80;
defparam \ALU|out[7]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \ALU|out[14]~390 (
// Equation(s):
// \ALU|out[14]~390_combout  = (!\LATCH_aluIn|imm_ [4] & (\LATCH_aluIn|imm_ [3] & ((\ALU|Equal2~1_combout ) # (\ALU|Equal1~1_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~390 .lut_mask = 16'h3020;
defparam \ALU|out[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \REG_BANK|banco[18][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \REG_BANK|banco[22][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux11~2 (
// Equation(s):
// \REG_BANK|Mux11~2_combout  = (\LATCH_DEC|selA_ [2] & (((\REG_BANK|banco[22][20]~q ) # (\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[18][20]~q  & ((!\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|banco[18][20]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][20]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~2 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \REG_BANK|banco[26][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N3
dffeas \REG_BANK|banco[30][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux11~3 (
// Equation(s):
// \REG_BANK|Mux11~3_combout  = (\REG_BANK|Mux11~2_combout  & (((\REG_BANK|banco[30][20]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux11~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][20]~q )))

	.dataa(\REG_BANK|Mux11~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][20]~q ),
	.datad(\REG_BANK|banco[30][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \REG_BANK|banco[20][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \REG_BANK|banco[16][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux11~4 (
// Equation(s):
// \REG_BANK|Mux11~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][20]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][20]~q ),
	.datad(\REG_BANK|banco[16][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \REG_BANK|banco[24][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \REG_BANK|banco[28][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux11~5 (
// Equation(s):
// \REG_BANK|Mux11~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux11~4_combout  & ((\REG_BANK|banco[28][20]~q ))) # (!\REG_BANK|Mux11~4_combout  & (\REG_BANK|banco[24][20]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux11~4_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux11~4_combout ),
	.datac(\REG_BANK|banco[24][20]~q ),
	.datad(\REG_BANK|banco[28][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~5 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux11~6 (
// Equation(s):
// \REG_BANK|Mux11~6_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux11~3_combout ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((!\LATCH_DEC|selA_ [0] & \REG_BANK|Mux11~5_combout ))))

	.dataa(\REG_BANK|Mux11~3_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux11~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~6 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \REG_BANK|banco[31][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \REG_BANK|banco[23][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \REG_BANK|banco[19][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \REG_BANK|banco[27][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux11~7 (
// Equation(s):
// \REG_BANK|Mux11~7_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][20]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[19][20]~q ))))

	.dataa(\REG_BANK|banco[19][20]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[27][20]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~7 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux11~8 (
// Equation(s):
// \REG_BANK|Mux11~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux11~7_combout  & (\REG_BANK|banco[31][20]~q )) # (!\REG_BANK|Mux11~7_combout  & ((\REG_BANK|banco[23][20]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux11~7_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[31][20]~q ),
	.datac(\REG_BANK|banco[23][20]~q ),
	.datad(\REG_BANK|Mux11~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~8 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \REG_BANK|banco[21][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \REG_BANK|banco[29][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb \REG_BANK|banco[25][20]~feeder (
// Equation(s):
// \REG_BANK|banco[25][20]~feeder_combout  = \LATCH_busC|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][20]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \REG_BANK|banco[25][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[17][20]~feeder (
// Equation(s):
// \REG_BANK|banco[17][20]~feeder_combout  = \LATCH_busC|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [20]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][20]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \REG_BANK|banco[17][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux11~0 (
// Equation(s):
// \REG_BANK|Mux11~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][20]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][20]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[25][20]~q ),
	.datad(\REG_BANK|banco[17][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux11~1 (
// Equation(s):
// \REG_BANK|Mux11~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux11~0_combout  & ((\REG_BANK|banco[29][20]~q ))) # (!\REG_BANK|Mux11~0_combout  & (\REG_BANK|banco[21][20]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux11~0_combout ))))

	.dataa(\REG_BANK|banco[21][20]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][20]~q ),
	.datad(\REG_BANK|Mux11~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux11~9 (
// Equation(s):
// \REG_BANK|Mux11~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux11~6_combout  & (\REG_BANK|Mux11~8_combout )) # (!\REG_BANK|Mux11~6_combout  & ((\REG_BANK|Mux11~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux11~6_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux11~6_combout ),
	.datac(\REG_BANK|Mux11~8_combout ),
	.datad(\REG_BANK|Mux11~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~9 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \REG_BANK|banco[9][20]~feeder (
// Equation(s):
// \REG_BANK|banco[9][20]~feeder_combout  = \LATCH_busC|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][20]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \REG_BANK|banco[9][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \REG_BANK|banco[11][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \REG_BANK|banco[10][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \REG_BANK|banco[8][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux11~12 (
// Equation(s):
// \REG_BANK|Mux11~12_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][20]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][20]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][20]~q ),
	.datad(\REG_BANK|banco[8][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux11~13 (
// Equation(s):
// \REG_BANK|Mux11~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux11~12_combout  & ((\REG_BANK|banco[11][20]~q ))) # (!\REG_BANK|Mux11~12_combout  & (\REG_BANK|banco[9][20]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux11~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][20]~q ),
	.datac(\REG_BANK|banco[11][20]~q ),
	.datad(\REG_BANK|Mux11~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \REG_BANK|banco[3][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \REG_BANK|banco[1][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \REG_BANK|Mux11~14 (
// Equation(s):
// \REG_BANK|Mux11~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][20]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][20]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[3][20]~q ),
	.datac(\REG_BANK|banco[1][20]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~14 .lut_mask = 16'hD800;
defparam \REG_BANK|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N7
dffeas \REG_BANK|banco[2][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux11~15 (
// Equation(s):
// \REG_BANK|Mux11~15_combout  = (\REG_BANK|Mux11~14_combout ) # ((\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & \REG_BANK|banco[2][20]~q )))

	.dataa(\REG_BANK|Mux11~14_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[2][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~15 .lut_mask = 16'hAEAA;
defparam \REG_BANK|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux11~16 (
// Equation(s):
// \REG_BANK|Mux11~16_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|Mux11~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux11~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux11~13_combout ),
	.datad(\REG_BANK|Mux11~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \REG_BANK|banco[4][20]~feeder (
// Equation(s):
// \REG_BANK|banco[4][20]~feeder_combout  = \LATCH_busC|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][20]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \REG_BANK|banco[4][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux11~10 (
// Equation(s):
// \REG_BANK|Mux11~10_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][20]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][20]~q )))))

	.dataa(\REG_BANK|banco[5][20]~q ),
	.datab(\REG_BANK|banco[4][20]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~10 .lut_mask = 16'hFA0C;
defparam \REG_BANK|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \REG_BANK|banco[7][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \REG_BANK|banco[6][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux11~11 (
// Equation(s):
// \REG_BANK|Mux11~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux11~10_combout  & (\REG_BANK|banco[7][20]~q )) # (!\REG_BANK|Mux11~10_combout  & ((\REG_BANK|banco[6][20]~q ))))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux11~10_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux11~10_combout ),
	.datac(\REG_BANK|banco[7][20]~q ),
	.datad(\REG_BANK|banco[6][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~11 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \REG_BANK|banco[14][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \REG_BANK|banco[15][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \REG_BANK|banco[12][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \REG_BANK|banco[13][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \REG_BANK|Mux11~17 (
// Equation(s):
// \REG_BANK|Mux11~17_combout  = (\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[13][20]~q ) # (\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][20]~q  & ((!\LATCH_DEC|selA_ [1]))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[12][20]~q ),
	.datac(\REG_BANK|banco[13][20]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~17 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \REG_BANK|Mux11~18 (
// Equation(s):
// \REG_BANK|Mux11~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux11~17_combout  & ((\REG_BANK|banco[15][20]~q ))) # (!\REG_BANK|Mux11~17_combout  & (\REG_BANK|banco[14][20]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux11~17_combout ))))

	.dataa(\REG_BANK|banco[14][20]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[15][20]~q ),
	.datad(\REG_BANK|Mux11~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~18 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux11~19 (
// Equation(s):
// \REG_BANK|Mux11~19_combout  = (\REG_BANK|Mux11~16_combout  & (((\REG_BANK|Mux11~18_combout )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux11~16_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux11~11_combout )))

	.dataa(\REG_BANK|Mux11~16_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux11~11_combout ),
	.datad(\REG_BANK|Mux11~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~19 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux11~20 (
// Equation(s):
// \REG_BANK|Mux11~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux11~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux11~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux11~9_combout ),
	.datad(\REG_BANK|Mux11~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux11~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \LATCH_busA|out[20]~feeder (
// Equation(s):
// \LATCH_busA|out[20]~feeder_combout  = \REG_BANK|Mux11~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux11~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[20]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \LATCH_busA|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[20] .is_wysiwyg = "true";
defparam \LATCH_busA|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \REG_BANK|banco[14][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \REG_BANK|banco[12][19]~feeder (
// Equation(s):
// \REG_BANK|banco[12][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \REG_BANK|banco[12][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \REG_BANK|banco[13][19]~feeder (
// Equation(s):
// \REG_BANK|banco[13][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \REG_BANK|banco[13][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \REG_BANK|Mux12~17 (
// Equation(s):
// \REG_BANK|Mux12~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][19]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][19]~q ))))

	.dataa(\REG_BANK|banco[12][19]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[13][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~17 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \REG_BANK|Mux12~18 (
// Equation(s):
// \REG_BANK|Mux12~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux12~17_combout  & ((\REG_BANK|banco[15][19]~q ))) # (!\REG_BANK|Mux12~17_combout  & (\REG_BANK|banco[14][19]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux12~17_combout ))))

	.dataa(\REG_BANK|banco[14][19]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux12~17_combout ),
	.datad(\REG_BANK|banco[15][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \REG_BANK|banco[9][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \REG_BANK|banco[11][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \REG_BANK|banco[10][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \REG_BANK|banco[8][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux12~10 (
// Equation(s):
// \REG_BANK|Mux12~10_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][19]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][19]~q ),
	.datad(\REG_BANK|banco[8][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux12~11 (
// Equation(s):
// \REG_BANK|Mux12~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux12~10_combout  & ((\REG_BANK|banco[11][19]~q ))) # (!\REG_BANK|Mux12~10_combout  & (\REG_BANK|banco[9][19]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux12~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][19]~q ),
	.datac(\REG_BANK|banco[11][19]~q ),
	.datad(\REG_BANK|Mux12~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \REG_BANK|banco[1][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \REG_BANK|banco[3][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux12~14 (
// Equation(s):
// \REG_BANK|Mux12~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][19]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][19]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][19]~q ),
	.datad(\REG_BANK|banco[3][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \REG_BANK|banco[2][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux12~15 (
// Equation(s):
// \REG_BANK|Mux12~15_combout  = (\REG_BANK|Mux12~14_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][19]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux12~14_combout ),
	.datac(\REG_BANK|banco[2][19]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~15 .lut_mask = 16'hCCEC;
defparam \REG_BANK|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \REG_BANK|banco[7][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \REG_BANK|banco[6][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \REG_BANK|banco[4][19]~feeder (
// Equation(s):
// \REG_BANK|banco[4][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[4][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \REG_BANK|banco[4][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \REG_BANK|banco[5][19]~feeder (
// Equation(s):
// \REG_BANK|banco[5][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [19]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][19]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \REG_BANK|banco[5][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux12~12 (
// Equation(s):
// \REG_BANK|Mux12~12_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1]) # (\REG_BANK|banco[5][19]~q )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][19]~q  & (!\LATCH_DEC|selA_ [1])))

	.dataa(\REG_BANK|banco[4][19]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[5][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~12 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux12~13 (
// Equation(s):
// \REG_BANK|Mux12~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux12~12_combout  & (\REG_BANK|banco[7][19]~q )) # (!\REG_BANK|Mux12~12_combout  & ((\REG_BANK|banco[6][19]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux12~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][19]~q ),
	.datac(\REG_BANK|banco[6][19]~q ),
	.datad(\REG_BANK|Mux12~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux12~16 (
// Equation(s):
// \REG_BANK|Mux12~16_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3]) # (\REG_BANK|Mux12~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux12~15_combout  & (!\LATCH_DEC|selA_ [3])))

	.dataa(\REG_BANK|Mux12~15_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux12~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~16 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux12~19 (
// Equation(s):
// \REG_BANK|Mux12~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux12~16_combout  & (\REG_BANK|Mux12~18_combout )) # (!\REG_BANK|Mux12~16_combout  & ((\REG_BANK|Mux12~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux12~16_combout ))))

	.dataa(\REG_BANK|Mux12~18_combout ),
	.datab(\REG_BANK|Mux12~11_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux12~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~19 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \REG_BANK|banco[30][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \REG_BANK|banco[22][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \REG_BANK|banco[26][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \REG_BANK|banco[18][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux12~2 (
// Equation(s):
// \REG_BANK|Mux12~2_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[26][19]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][19]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[26][19]~q ),
	.datad(\REG_BANK|banco[18][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux12~3 (
// Equation(s):
// \REG_BANK|Mux12~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux12~2_combout  & (\REG_BANK|banco[30][19]~q )) # (!\REG_BANK|Mux12~2_combout  & ((\REG_BANK|banco[22][19]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux12~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][19]~q ),
	.datac(\REG_BANK|banco[22][19]~q ),
	.datad(\REG_BANK|Mux12~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \REG_BANK|banco[24][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \REG_BANK|banco[16][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux12~4 (
// Equation(s):
// \REG_BANK|Mux12~4_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[24][19]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][19]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][19]~q ),
	.datad(\REG_BANK|banco[16][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \REG_BANK|banco[20][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \REG_BANK|banco[28][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux12~5 (
// Equation(s):
// \REG_BANK|Mux12~5_combout  = (\REG_BANK|Mux12~4_combout  & (((\REG_BANK|banco[28][19]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux12~4_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][19]~q )))

	.dataa(\REG_BANK|Mux12~4_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][19]~q ),
	.datad(\REG_BANK|banco[28][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~5 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux12~6 (
// Equation(s):
// \REG_BANK|Mux12~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux12~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux12~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux12~3_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux12~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~6 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \REG_BANK|banco[25][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \REG_BANK|banco[29][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \REG_BANK|banco[21][19]~feeder (
// Equation(s):
// \REG_BANK|banco[21][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \REG_BANK|banco[21][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \REG_BANK|banco[17][19]~feeder (
// Equation(s):
// \REG_BANK|banco[17][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \REG_BANK|banco[17][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux12~0 (
// Equation(s):
// \REG_BANK|Mux12~0_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[21][19]~q ) # ((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|banco[17][19]~q  & !\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|banco[21][19]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][19]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~0 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux12~1 (
// Equation(s):
// \REG_BANK|Mux12~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux12~0_combout  & ((\REG_BANK|banco[29][19]~q ))) # (!\REG_BANK|Mux12~0_combout  & (\REG_BANK|banco[25][19]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux12~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][19]~q ),
	.datac(\REG_BANK|banco[29][19]~q ),
	.datad(\REG_BANK|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \REG_BANK|banco[23][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \REG_BANK|banco[19][19]~feeder (
// Equation(s):
// \REG_BANK|banco[19][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [19]),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][19]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[19][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \REG_BANK|banco[19][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux12~7 (
// Equation(s):
// \REG_BANK|Mux12~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][19]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][19]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][19]~q ),
	.datad(\REG_BANK|banco[19][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \REG_BANK|banco[27][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \REG_BANK|banco[31][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux12~8 (
// Equation(s):
// \REG_BANK|Mux12~8_combout  = (\REG_BANK|Mux12~7_combout  & (((\REG_BANK|banco[31][19]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux12~7_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][19]~q )))

	.dataa(\REG_BANK|Mux12~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][19]~q ),
	.datad(\REG_BANK|banco[31][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux12~9 (
// Equation(s):
// \REG_BANK|Mux12~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux12~6_combout  & ((\REG_BANK|Mux12~8_combout ))) # (!\REG_BANK|Mux12~6_combout  & (\REG_BANK|Mux12~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux12~6_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux12~6_combout ),
	.datac(\REG_BANK|Mux12~1_combout ),
	.datad(\REG_BANK|Mux12~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~9 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux12~20 (
// Equation(s):
// \REG_BANK|Mux12~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux12~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux12~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(\REG_BANK|Mux12~19_combout ),
	.datac(gnd),
	.datad(\REG_BANK|Mux12~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux12~20 .lut_mask = 16'hEE44;
defparam \REG_BANK|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \LATCH_busA|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[19] .is_wysiwyg = "true";
defparam \LATCH_busA|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \ALU|out[19]~275 (
// Equation(s):
// \ALU|out[19]~275_combout  = (\LATCH_busA|out [19] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [19] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [19]),
	.datac(\LATCH_busA|out [19]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~275 .lut_mask = 16'hE0A0;
defparam \ALU|out[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \ALU|out[23]~244 (
// Equation(s):
// \ALU|out[23]~244_combout  = (\LATCH_busA|out [4]) # (((\LATCH_busA|out [3]) # (!\ALU|Equal0~5_combout )) # (!\ALU|Equal0~2_combout ))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~244_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~244 .lut_mask = 16'hFBFF;
defparam \ALU|out[23]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \REG_BANK|banco[14][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N3
dffeas \REG_BANK|banco[12][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneive_lcell_comb \REG_BANK|banco[13][11]~feeder (
// Equation(s):
// \REG_BANK|banco[13][11]~feeder_combout  = \LATCH_busC|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [11]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N23
dffeas \REG_BANK|banco[13][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux20~17 (
// Equation(s):
// \REG_BANK|Mux20~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][11]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][11]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[12][11]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[13][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~17 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux20~18 (
// Equation(s):
// \REG_BANK|Mux20~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux20~17_combout  & ((\REG_BANK|banco[15][11]~q ))) # (!\REG_BANK|Mux20~17_combout  & (\REG_BANK|banco[14][11]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux20~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][11]~q ),
	.datac(\REG_BANK|banco[15][11]~q ),
	.datad(\REG_BANK|Mux20~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \REG_BANK|banco[10][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \REG_BANK|banco[8][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux20~10 (
// Equation(s):
// \REG_BANK|Mux20~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][11]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][11]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][11]~q ),
	.datad(\REG_BANK|banco[8][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \REG_BANK|banco[11][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \REG_BANK|banco[9][11]~feeder (
// Equation(s):
// \REG_BANK|banco[9][11]~feeder_combout  = \LATCH_busC|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [11]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \REG_BANK|banco[9][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux20~11 (
// Equation(s):
// \REG_BANK|Mux20~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux20~10_combout  & (\REG_BANK|banco[11][11]~q )) # (!\REG_BANK|Mux20~10_combout  & ((\REG_BANK|banco[9][11]~q ))))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux20~10_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux20~10_combout ),
	.datac(\REG_BANK|banco[11][11]~q ),
	.datad(\REG_BANK|banco[9][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~11 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \REG_BANK|banco[6][11]~feeder (
// Equation(s):
// \REG_BANK|banco[6][11]~feeder_combout  = \LATCH_busC|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [11]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \REG_BANK|banco[6][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \REG_BANK|banco[7][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \REG_BANK|banco[5][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \REG_BANK|banco[4][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux20~12 (
// Equation(s):
// \REG_BANK|Mux20~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][11]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][11]~q ),
	.datad(\REG_BANK|banco[4][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux20~13 (
// Equation(s):
// \REG_BANK|Mux20~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux20~12_combout  & ((\REG_BANK|banco[7][11]~q ))) # (!\REG_BANK|Mux20~12_combout  & (\REG_BANK|banco[6][11]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux20~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][11]~q ),
	.datac(\REG_BANK|banco[7][11]~q ),
	.datad(\REG_BANK|Mux20~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \REG_BANK|banco[2][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \REG_BANK|banco[3][11]~feeder (
// Equation(s):
// \REG_BANK|banco[3][11]~feeder_combout  = \LATCH_busC|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [11]),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \REG_BANK|banco[3][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \REG_BANK|banco[1][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux20~14 (
// Equation(s):
// \REG_BANK|Mux20~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][11]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][11]~q ),
	.datad(\REG_BANK|banco[1][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux20~15 (
// Equation(s):
// \REG_BANK|Mux20~15_combout  = (\REG_BANK|Mux20~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][11]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][11]~q ),
	.datad(\REG_BANK|Mux20~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \REG_BANK|Mux20~16 (
// Equation(s):
// \REG_BANK|Mux20~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux20~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux20~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux20~13_combout ),
	.datad(\REG_BANK|Mux20~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux20~19 (
// Equation(s):
// \REG_BANK|Mux20~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux20~16_combout  & (\REG_BANK|Mux20~18_combout )) # (!\REG_BANK|Mux20~16_combout  & ((\REG_BANK|Mux20~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux20~16_combout ))))

	.dataa(\REG_BANK|Mux20~18_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux20~11_combout ),
	.datad(\REG_BANK|Mux20~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \REG_BANK|banco[19][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \REG_BANK|banco[23][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux20~7 (
// Equation(s):
// \REG_BANK|Mux20~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][11]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][11]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[19][11]~q ),
	.datac(\REG_BANK|banco[23][11]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~7 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \REG_BANK|banco[27][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \REG_BANK|banco[31][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux20~8 (
// Equation(s):
// \REG_BANK|Mux20~8_combout  = (\REG_BANK|Mux20~7_combout  & (((\REG_BANK|banco[31][11]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux20~7_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][11]~q )))

	.dataa(\REG_BANK|Mux20~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][11]~q ),
	.datad(\REG_BANK|banco[31][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \REG_BANK|banco[25][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \REG_BANK|banco[29][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \REG_BANK|banco[21][11]~feeder (
// Equation(s):
// \REG_BANK|banco[21][11]~feeder_combout  = \LATCH_busC|out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [11]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][11]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \REG_BANK|banco[21][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \REG_BANK|banco[17][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux20~0 (
// Equation(s):
// \REG_BANK|Mux20~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][11]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][11]~q ),
	.datad(\REG_BANK|banco[17][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux20~1 (
// Equation(s):
// \REG_BANK|Mux20~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux20~0_combout  & ((\REG_BANK|banco[29][11]~q ))) # (!\REG_BANK|Mux20~0_combout  & (\REG_BANK|banco[25][11]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux20~0_combout ))))

	.dataa(\REG_BANK|banco[25][11]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[29][11]~q ),
	.datad(\REG_BANK|Mux20~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \REG_BANK|banco[26][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \REG_BANK|banco[18][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux20~2 (
// Equation(s):
// \REG_BANK|Mux20~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][11]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][11]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][11]~q ),
	.datad(\REG_BANK|banco[18][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \REG_BANK|banco[30][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \REG_BANK|banco[22][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux20~3 (
// Equation(s):
// \REG_BANK|Mux20~3_combout  = (\REG_BANK|Mux20~2_combout  & ((\REG_BANK|banco[30][11]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux20~2_combout  & (((\REG_BANK|banco[22][11]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|Mux20~2_combout ),
	.datab(\REG_BANK|banco[30][11]~q ),
	.datac(\REG_BANK|banco[22][11]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~3 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \REG_BANK|banco[24][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \REG_BANK|banco[16][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux20~4 (
// Equation(s):
// \REG_BANK|Mux20~4_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[24][11]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][11]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][11]~q ),
	.datad(\REG_BANK|banco[16][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \REG_BANK|banco[20][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \REG_BANK|banco[28][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux20~5 (
// Equation(s):
// \REG_BANK|Mux20~5_combout  = (\REG_BANK|Mux20~4_combout  & (((\REG_BANK|banco[28][11]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux20~4_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][11]~q )))

	.dataa(\REG_BANK|Mux20~4_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][11]~q ),
	.datad(\REG_BANK|banco[28][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~5 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \REG_BANK|Mux20~6 (
// Equation(s):
// \REG_BANK|Mux20~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux20~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux20~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux20~3_combout ),
	.datad(\REG_BANK|Mux20~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \REG_BANK|Mux20~9 (
// Equation(s):
// \REG_BANK|Mux20~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux20~6_combout  & (\REG_BANK|Mux20~8_combout )) # (!\REG_BANK|Mux20~6_combout  & ((\REG_BANK|Mux20~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux20~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux20~8_combout ),
	.datac(\REG_BANK|Mux20~1_combout ),
	.datad(\REG_BANK|Mux20~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux20~20 (
// Equation(s):
// \REG_BANK|Mux20~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux20~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux20~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux20~19_combout ),
	.datad(\REG_BANK|Mux20~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux20~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \LATCH_busA|out[11]~feeder (
// Equation(s):
// \LATCH_busA|out[11]~feeder_combout  = \REG_BANK|Mux20~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux20~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[11]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \LATCH_busA|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[11] .is_wysiwyg = "true";
defparam \LATCH_busA|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \ALU|out[11]~447 (
// Equation(s):
// \ALU|out[11]~447_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [11] $ (\LATCH_busA|out [11])))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_busA|out [11]),
	.datac(gnd),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~447 .lut_mask = 16'h6600;
defparam \ALU|out[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \ALU|out[11]~446 (
// Equation(s):
// \ALU|out[11]~446_combout  = (\LATCH_busA|out [11] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [11] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_busA|out [11]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~446 .lut_mask = 16'hC8C0;
defparam \ALU|out[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \ALU|out[14]~376 (
// Equation(s):
// \ALU|out[14]~376_combout  = (\LATCH_busA|out [4] & (\ALU|Equal0~1_combout  & (\ALU|Equal2~0_combout  & \ALU|Equal0~0_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal0~1_combout ),
	.datac(\ALU|Equal2~0_combout ),
	.datad(\ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~376 .lut_mask = 16'h8000;
defparam \ALU|out[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \ALU|out[11]~448 (
// Equation(s):
// \ALU|out[11]~448_combout  = (\ALU|out[11]~447_combout ) # ((\ALU|out[11]~446_combout ) # ((\ALU|out[11]~631_combout  & \ALU|out[14]~376_combout )))

	.dataa(\ALU|out[11]~631_combout ),
	.datab(\ALU|out[11]~447_combout ),
	.datac(\ALU|out[11]~446_combout ),
	.datad(\ALU|out[14]~376_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~448 .lut_mask = 16'hFEFC;
defparam \ALU|out[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \ALU|out[10]~467 (
// Equation(s):
// \ALU|out[10]~467_combout  = (\LATCH_aluIn|aluCtrl_ [2] & \ALU|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~467 .lut_mask = 16'hF000;
defparam \ALU|out[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \REG_BANK|banco[15][10]~feeder (
// Equation(s):
// \REG_BANK|banco[15][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][10]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \REG_BANK|banco[15][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \REG_BANK|banco[14][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \REG_BANK|banco[12][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N5
dffeas \REG_BANK|banco[13][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux53~17 (
// Equation(s):
// \REG_BANK|Mux53~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][10]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][10]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][10]~q ),
	.datad(\REG_BANK|banco[13][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux53~18 (
// Equation(s):
// \REG_BANK|Mux53~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux53~17_combout  & (\REG_BANK|banco[15][10]~q )) # (!\REG_BANK|Mux53~17_combout  & ((\REG_BANK|banco[14][10]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux53~17_combout ))))

	.dataa(\REG_BANK|banco[15][10]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][10]~q ),
	.datad(\REG_BANK|Mux53~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \REG_BANK|banco[4][10]~feeder (
// Equation(s):
// \REG_BANK|banco[4][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [10]),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \REG_BANK|banco[4][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \REG_BANK|banco[5][10]~feeder (
// Equation(s):
// \REG_BANK|banco[5][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [10]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \REG_BANK|banco[5][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \REG_BANK|Mux53~10 (
// Equation(s):
// \REG_BANK|Mux53~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][10]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][10]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][10]~q ),
	.datad(\REG_BANK|banco[5][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \REG_BANK|banco[6][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux53~11 (
// Equation(s):
// \REG_BANK|Mux53~11_combout  = (\REG_BANK|Mux53~10_combout  & (((\REG_BANK|banco[7][10]~q )) # (!\LATCH_DEC|selB_ [1]))) # (!\REG_BANK|Mux53~10_combout  & (\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[6][10]~q )))

	.dataa(\REG_BANK|Mux53~10_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][10]~q ),
	.datad(\REG_BANK|banco[7][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~11 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \REG_BANK|banco[3][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \REG_BANK|banco[1][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux53~14 (
// Equation(s):
// \REG_BANK|Mux53~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][10]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][10]~q )))))

	.dataa(\REG_BANK|banco[3][10]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[1][10]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~14 .lut_mask = 16'h88C0;
defparam \REG_BANK|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \REG_BANK|banco[2][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux53~15 (
// Equation(s):
// \REG_BANK|Mux53~15_combout  = (\REG_BANK|Mux53~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[2][10]~q  & \LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|Mux53~14_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][10]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~15 .lut_mask = 16'hBAAA;
defparam \REG_BANK|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \REG_BANK|banco[9][10]~feeder (
// Equation(s):
// \REG_BANK|banco[9][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [10]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \REG_BANK|banco[9][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \REG_BANK|banco[11][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \REG_BANK|banco[10][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \REG_BANK|banco[8][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux53~12 (
// Equation(s):
// \REG_BANK|Mux53~12_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][10]~q ) # ((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|banco[8][10]~q  & !\LATCH_DEC|selB_ [0]))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[10][10]~q ),
	.datac(\REG_BANK|banco[8][10]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~12 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux53~13 (
// Equation(s):
// \REG_BANK|Mux53~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux53~12_combout  & ((\REG_BANK|banco[11][10]~q ))) # (!\REG_BANK|Mux53~12_combout  & (\REG_BANK|banco[9][10]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux53~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][10]~q ),
	.datac(\REG_BANK|banco[11][10]~q ),
	.datad(\REG_BANK|Mux53~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux53~16 (
// Equation(s):
// \REG_BANK|Mux53~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux53~13_combout ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux53~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux53~15_combout ),
	.datad(\REG_BANK|Mux53~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux53~19 (
// Equation(s):
// \REG_BANK|Mux53~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux53~16_combout  & (\REG_BANK|Mux53~18_combout )) # (!\REG_BANK|Mux53~16_combout  & ((\REG_BANK|Mux53~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux53~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux53~18_combout ),
	.datac(\REG_BANK|Mux53~11_combout ),
	.datad(\REG_BANK|Mux53~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneive_lcell_comb \REG_BANK|banco[17][10]~feeder (
// Equation(s):
// \REG_BANK|banco[17][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][10]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N17
dffeas \REG_BANK|banco[17][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \REG_BANK|banco[25][10]~feeder (
// Equation(s):
// \REG_BANK|banco[25][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [10]),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][10]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \REG_BANK|banco[25][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux53~0 (
// Equation(s):
// \REG_BANK|Mux53~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2]) # (\REG_BANK|banco[25][10]~q )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][10]~q  & (!\LATCH_DEC|selB_ [2])))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[17][10]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[25][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~0 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \REG_BANK|banco[21][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \REG_BANK|banco[29][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux53~1 (
// Equation(s):
// \REG_BANK|Mux53~1_combout  = (\REG_BANK|Mux53~0_combout  & (((\REG_BANK|banco[29][10]~q )) # (!\LATCH_DEC|selB_ [2]))) # (!\REG_BANK|Mux53~0_combout  & (\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[21][10]~q )))

	.dataa(\REG_BANK|Mux53~0_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[21][10]~q ),
	.datad(\REG_BANK|banco[29][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~1 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \REG_BANK|banco[24][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \REG_BANK|banco[16][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \REG_BANK|banco[20][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux53~4 (
// Equation(s):
// \REG_BANK|Mux53~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][10]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][10]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][10]~q ),
	.datad(\REG_BANK|banco[20][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \REG_BANK|banco[28][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux53~5 (
// Equation(s):
// \REG_BANK|Mux53~5_combout  = (\REG_BANK|Mux53~4_combout  & (((\REG_BANK|banco[28][10]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux53~4_combout  & (\REG_BANK|banco[24][10]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[24][10]~q ),
	.datab(\REG_BANK|Mux53~4_combout ),
	.datac(\REG_BANK|banco[28][10]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~5 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \REG_BANK|banco[18][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \REG_BANK|banco[22][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux53~2 (
// Equation(s):
// \REG_BANK|Mux53~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][10]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][10]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][10]~q ),
	.datad(\REG_BANK|banco[22][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \REG_BANK|banco[30][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \REG_BANK|banco[26][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux53~3 (
// Equation(s):
// \REG_BANK|Mux53~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux53~2_combout  & (\REG_BANK|banco[30][10]~q )) # (!\REG_BANK|Mux53~2_combout  & ((\REG_BANK|banco[26][10]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux53~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux53~2_combout ),
	.datac(\REG_BANK|banco[30][10]~q ),
	.datad(\REG_BANK|banco[26][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux53~6 (
// Equation(s):
// \REG_BANK|Mux53~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux53~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux53~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux53~5_combout ),
	.datad(\REG_BANK|Mux53~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \REG_BANK|banco[23][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N3
dffeas \REG_BANK|banco[31][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \REG_BANK|banco[27][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \REG_BANK|banco[19][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux53~7 (
// Equation(s):
// \REG_BANK|Mux53~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][10]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][10]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[27][10]~q ),
	.datad(\REG_BANK|banco[19][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux53~8 (
// Equation(s):
// \REG_BANK|Mux53~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux53~7_combout  & ((\REG_BANK|banco[31][10]~q ))) # (!\REG_BANK|Mux53~7_combout  & (\REG_BANK|banco[23][10]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux53~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][10]~q ),
	.datac(\REG_BANK|banco[31][10]~q ),
	.datad(\REG_BANK|Mux53~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux53~9 (
// Equation(s):
// \REG_BANK|Mux53~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux53~6_combout  & ((\REG_BANK|Mux53~8_combout ))) # (!\REG_BANK|Mux53~6_combout  & (\REG_BANK|Mux53~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux53~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux53~1_combout ),
	.datac(\REG_BANK|Mux53~6_combout ),
	.datad(\REG_BANK|Mux53~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~9 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux53~20 (
// Equation(s):
// \REG_BANK|Mux53~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux53~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux53~19_combout ))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux53~19_combout ),
	.datad(\REG_BANK|Mux53~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux53~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \LATCH_busB|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux53~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[10] .is_wysiwyg = "true";
defparam \LATCH_busB|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \ALU|out[10]~468 (
// Equation(s):
// \ALU|out[10]~468_combout  = (\LATCH_busB|out [10] & ((\LATCH_busA|out [10] & (\ALU|Equal5~0_combout )) # (!\LATCH_busA|out [10] & ((\ALU|Equal3~1_combout ))))) # (!\LATCH_busB|out [10] & (((\LATCH_busA|out [10] & \ALU|Equal3~1_combout ))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busB|out [10]),
	.datac(\LATCH_busA|out [10]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~468 .lut_mask = 16'hBC80;
defparam \ALU|out[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \ALU|out[10]~469 (
// Equation(s):
// \ALU|out[10]~469_combout  = (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[10]~468_combout ) # ((\LATCH_busA|out [10] & \ALU|out[10]~467_combout ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[10]~467_combout ),
	.datad(\ALU|out[10]~468_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~469 .lut_mask = 16'h3320;
defparam \ALU|out[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \DECODER|imm[10]~1 (
// Equation(s):
// \DECODER|imm[10]~1_combout  = (\IFU|currInstr [30] & \DECODER|Equal1~0_combout )

	.dataa(\IFU|currInstr [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DECODER|imm[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[10]~1 .lut_mask = 16'hAA00;
defparam \DECODER|imm[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \LATCH_DEC|imm_[10]~feeder (
// Equation(s):
// \LATCH_DEC|imm_[10]~feeder_combout  = \DECODER|imm[10]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECODER|imm[10]~1_combout ),
	.cin(gnd),
	.combout(\LATCH_DEC|imm_[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_DEC|imm_[10]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_DEC|imm_[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \LATCH_DEC|imm_[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_DEC|imm_[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[10] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \LATCH_aluIn|imm_[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[10] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \ALU|out[10]~465 (
// Equation(s):
// \ALU|out[10]~465_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & (\LATCH_aluIn|imm_en_~q  & \LATCH_aluIn|imm_ [10])))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_aluIn|imm_ [10]),
	.cin(gnd),
	.combout(\ALU|out[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~465 .lut_mask = 16'hF8F0;
defparam \ALU|out[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneive_lcell_comb \ALU|ShiftRight1~12 (
// Equation(s):
// \ALU|ShiftRight1~12_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [25])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [23])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [25]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~12 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneive_lcell_comb \ALU|ShiftRight1~16 (
// Equation(s):
// \ALU|ShiftRight1~16_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~12_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight1~15_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight1~15_combout ),
	.datad(\ALU|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~16 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \ALU|out[10]~464 (
// Equation(s):
// \ALU|out[10]~464_combout  = (!\LATCH_aluIn|imm_en_~q  & ((\LATCH_busA|out [2] & (\ALU|ShiftRight1~16_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~31_combout )))))

	.dataa(\ALU|ShiftRight1~16_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftRight1~31_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~464 .lut_mask = 16'h00B8;
defparam \ALU|out[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \ALU|out[10]~466 (
// Equation(s):
// \ALU|out[10]~466_combout  = (\LATCH_busB|out [10] & ((\ALU|out[10]~465_combout ) # ((\ALU|out[14]~439_combout  & \ALU|out[10]~464_combout )))) # (!\LATCH_busB|out [10] & (((\ALU|out[14]~439_combout  & \ALU|out[10]~464_combout ))))

	.dataa(\LATCH_busB|out [10]),
	.datab(\ALU|out[10]~465_combout ),
	.datac(\ALU|out[14]~439_combout ),
	.datad(\ALU|out[10]~464_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~466 .lut_mask = 16'hF888;
defparam \ALU|out[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \ALU|ShiftRight2~5 (
// Equation(s):
// \ALU|ShiftRight2~5_combout  = (\LATCH_aluIn|imm_ [2] & (((!\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~0_combout )))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~8_combout ))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~8_combout ),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\ALU|ShiftRight3~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~5 .lut_mask = 16'h4E44;
defparam \ALU|ShiftRight2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \ALU|ShiftRight3~5 (
// Equation(s):
// \ALU|ShiftRight3~5_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [30])))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busB|out [30]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~5 .lut_mask = 16'hAAAC;
defparam \ALU|ShiftRight3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \ALU|ShiftRight3~9 (
// Equation(s):
// \ALU|ShiftRight3~9_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~5_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~8_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight3~5_combout ),
	.datad(\ALU|ShiftRight3~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~9 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \ALU|out[2]~457 (
// Equation(s):
// \ALU|out[2]~457_combout  = (\ALU|out[14]~384_combout  & ((\ALU|ShiftRight3~9_combout ) # ((\ALU|ShiftRight2~5_combout  & \ALU|out[14]~381_combout )))) # (!\ALU|out[14]~384_combout  & (\ALU|ShiftRight2~5_combout  & (\ALU|out[14]~381_combout )))

	.dataa(\ALU|out[14]~384_combout ),
	.datab(\ALU|ShiftRight2~5_combout ),
	.datac(\ALU|out[14]~381_combout ),
	.datad(\ALU|ShiftRight3~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~457_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~457 .lut_mask = 16'hEAC0;
defparam \ALU|out[2]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \REG_BANK|banco[23][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \REG_BANK|banco[19][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux16~7 (
// Equation(s):
// \REG_BANK|Mux16~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][15]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[23][15]~q ),
	.datac(\REG_BANK|banco[19][15]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~7 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \REG_BANK|banco[27][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \REG_BANK|banco[31][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux16~8 (
// Equation(s):
// \REG_BANK|Mux16~8_combout  = (\REG_BANK|Mux16~7_combout  & (((\REG_BANK|banco[31][15]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux16~7_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][15]~q )))

	.dataa(\REG_BANK|Mux16~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][15]~q ),
	.datad(\REG_BANK|banco[31][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \REG_BANK|banco[21][15]~feeder (
// Equation(s):
// \REG_BANK|banco[21][15]~feeder_combout  = \LATCH_busC|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [15]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \REG_BANK|banco[21][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \REG_BANK|banco[17][15]~feeder (
// Equation(s):
// \REG_BANK|banco[17][15]~feeder_combout  = \LATCH_busC|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [15]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \REG_BANK|banco[17][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux16~0 (
// Equation(s):
// \REG_BANK|Mux16~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][15]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][15]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \REG_BANK|banco[29][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \REG_BANK|banco[25][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux16~1 (
// Equation(s):
// \REG_BANK|Mux16~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux16~0_combout  & (\REG_BANK|banco[29][15]~q )) # (!\REG_BANK|Mux16~0_combout  & ((\REG_BANK|banco[25][15]~q ))))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux16~0_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux16~0_combout ),
	.datac(\REG_BANK|banco[29][15]~q ),
	.datad(\REG_BANK|banco[25][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~1 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \REG_BANK|banco[16][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \REG_BANK|banco[24][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux16~4 (
// Equation(s):
// \REG_BANK|Mux16~4_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[24][15]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][15]~q ))))

	.dataa(\REG_BANK|banco[16][15]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][15]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~4 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \REG_BANK|banco[28][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux16~5 (
// Equation(s):
// \REG_BANK|Mux16~5_combout  = (\REG_BANK|Mux16~4_combout  & (((\REG_BANK|banco[28][15]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux16~4_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][15]~q )))

	.dataa(\REG_BANK|Mux16~4_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][15]~q ),
	.datad(\REG_BANK|banco[28][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~5 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \REG_BANK|banco[30][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \REG_BANK|banco[22][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N3
dffeas \REG_BANK|banco[26][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \REG_BANK|banco[18][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux16~2 (
// Equation(s):
// \REG_BANK|Mux16~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][15]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][15]~q ),
	.datad(\REG_BANK|banco[18][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux16~3 (
// Equation(s):
// \REG_BANK|Mux16~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux16~2_combout  & (\REG_BANK|banco[30][15]~q )) # (!\REG_BANK|Mux16~2_combout  & ((\REG_BANK|banco[22][15]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux16~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][15]~q ),
	.datac(\REG_BANK|banco[22][15]~q ),
	.datad(\REG_BANK|Mux16~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux16~6 (
// Equation(s):
// \REG_BANK|Mux16~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux16~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux16~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux16~5_combout ),
	.datad(\REG_BANK|Mux16~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux16~9 (
// Equation(s):
// \REG_BANK|Mux16~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux16~6_combout  & (\REG_BANK|Mux16~8_combout )) # (!\REG_BANK|Mux16~6_combout  & ((\REG_BANK|Mux16~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux16~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux16~8_combout ),
	.datac(\REG_BANK|Mux16~1_combout ),
	.datad(\REG_BANK|Mux16~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \REG_BANK|banco[9][15]~feeder (
// Equation(s):
// \REG_BANK|banco[9][15]~feeder_combout  = \LATCH_busC|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [15]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \REG_BANK|banco[9][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \REG_BANK|banco[11][15]~feeder (
// Equation(s):
// \REG_BANK|banco[11][15]~feeder_combout  = \LATCH_busC|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [15]),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \REG_BANK|banco[11][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \REG_BANK|banco[8][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \REG_BANK|banco[10][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux16~10 (
// Equation(s):
// \REG_BANK|Mux16~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][15]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[8][15]~q )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[8][15]~q ),
	.datad(\REG_BANK|banco[10][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux16~11 (
// Equation(s):
// \REG_BANK|Mux16~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux16~10_combout  & ((\REG_BANK|banco[11][15]~q ))) # (!\REG_BANK|Mux16~10_combout  & (\REG_BANK|banco[9][15]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux16~10_combout ))))

	.dataa(\REG_BANK|banco[9][15]~q ),
	.datab(\REG_BANK|banco[11][15]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux16~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~11 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \REG_BANK|banco[14][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \REG_BANK|banco[12][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \REG_BANK|banco[13][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \REG_BANK|Mux16~17 (
// Equation(s):
// \REG_BANK|Mux16~17_combout  = (\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[13][15]~q ) # (\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][15]~q  & ((!\LATCH_DEC|selA_ [1]))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[12][15]~q ),
	.datac(\REG_BANK|banco[13][15]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~17 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \REG_BANK|banco[15][15]~feeder (
// Equation(s):
// \REG_BANK|banco[15][15]~feeder_combout  = \LATCH_busC|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [15]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][15]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \REG_BANK|banco[15][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \REG_BANK|Mux16~18 (
// Equation(s):
// \REG_BANK|Mux16~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux16~17_combout  & ((\REG_BANK|banco[15][15]~q ))) # (!\REG_BANK|Mux16~17_combout  & (\REG_BANK|banco[14][15]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux16~17_combout ))))

	.dataa(\REG_BANK|banco[14][15]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux16~17_combout ),
	.datad(\REG_BANK|banco[15][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \REG_BANK|banco[7][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \REG_BANK|banco[6][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \REG_BANK|banco[5][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N19
dffeas \REG_BANK|banco[4][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux16~12 (
// Equation(s):
// \REG_BANK|Mux16~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][15]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][15]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][15]~q ),
	.datad(\REG_BANK|banco[4][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux16~13 (
// Equation(s):
// \REG_BANK|Mux16~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux16~12_combout  & (\REG_BANK|banco[7][15]~q )) # (!\REG_BANK|Mux16~12_combout  & ((\REG_BANK|banco[6][15]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux16~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][15]~q ),
	.datac(\REG_BANK|banco[6][15]~q ),
	.datad(\REG_BANK|Mux16~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N9
dffeas \REG_BANK|banco[2][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \REG_BANK|banco[1][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \REG_BANK|banco[3][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux16~14 (
// Equation(s):
// \REG_BANK|Mux16~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][15]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][15]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][15]~q ),
	.datad(\REG_BANK|banco[3][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux16~15 (
// Equation(s):
// \REG_BANK|Mux16~15_combout  = (\REG_BANK|Mux16~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][15]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][15]~q ),
	.datad(\REG_BANK|Mux16~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux16~16 (
// Equation(s):
// \REG_BANK|Mux16~16_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux16~13_combout ) # ((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (((!\LATCH_DEC|selA_ [3] & \REG_BANK|Mux16~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux16~13_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux16~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~16 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux16~19 (
// Equation(s):
// \REG_BANK|Mux16~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux16~16_combout  & ((\REG_BANK|Mux16~18_combout ))) # (!\REG_BANK|Mux16~16_combout  & (\REG_BANK|Mux16~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux16~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux16~11_combout ),
	.datac(\REG_BANK|Mux16~18_combout ),
	.datad(\REG_BANK|Mux16~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux16~20 (
// Equation(s):
// \REG_BANK|Mux16~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux16~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux16~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux16~9_combout ),
	.datad(\REG_BANK|Mux16~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux16~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \LATCH_busA|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux16~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[15] .is_wysiwyg = "true";
defparam \LATCH_busA|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \ALU|out[15]~367 (
// Equation(s):
// \ALU|out[15]~367_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [15]))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~367 .lut_mask = 16'hECEC;
defparam \ALU|out[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \ALU|Selector16~3 (
// Equation(s):
// \ALU|Selector16~3_combout  = (\LATCH_busA|out [15] & ((\ALU|out[15]~367_combout ) # ((!\LATCH_busB|out [15] & \ALU|Equal3~1_combout )))) # (!\LATCH_busA|out [15] & (\LATCH_busB|out [15] & (\ALU|Equal3~1_combout )))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busB|out [15]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[15]~367_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~3 .lut_mask = 16'hEA60;
defparam \ALU|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \ALU|out[14]~370 (
// Equation(s):
// \ALU|out[14]~370_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_busA|out [4] & (\ALU|Equal0~3_combout  & \ALU|Equal1~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~370 .lut_mask = 16'h8000;
defparam \ALU|out[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \ALU|out[12]~421 (
// Equation(s):
// \ALU|out[12]~421_combout  = (\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftRight0~2_combout  & ((\ALU|out[14]~370_combout ) # (\ALU|out[14]~376_combout ))))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|out[14]~370_combout ),
	.datac(\ALU|out[14]~376_combout ),
	.datad(\ALU|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~421 .lut_mask = 16'hA800;
defparam \ALU|out[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_lcell_comb \ALU|ShiftRight0~3 (
// Equation(s):
// \ALU|ShiftRight0~3_combout  = (!\LATCH_busA|out [1] & !\LATCH_busA|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~3 .lut_mask = 16'h000F;
defparam \ALU|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~63 (
// Equation(s):
// \ALU|ShiftLeft0~63_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~3_combout  & ((\LATCH_busB|out [0])))) # (!\LATCH_busA|out [2] & (((\ALU|ShiftLeft0~62_combout ))))

	.dataa(\ALU|ShiftRight0~3_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~62_combout ),
	.datad(\LATCH_busB|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~63 .lut_mask = 16'hB830;
defparam \ALU|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \ALU|ShiftLeft0~1 (
// Equation(s):
// \ALU|ShiftLeft0~1_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [9])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [11])))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~1 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~58 (
// Equation(s):
// \ALU|ShiftLeft0~58_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [10]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [12]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [12]),
	.datac(\LATCH_busB|out [10]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~58 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~65 (
// Equation(s):
// \ALU|ShiftLeft0~65_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~1_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~58_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~1_combout ),
	.datad(\ALU|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~65 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneive_lcell_comb \ALU|out[20]~90 (
// Equation(s):
// \ALU|out[20]~90_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~64_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~65_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~65_combout ),
	.datad(\ALU|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~90 .lut_mask = 16'hFC30;
defparam \ALU|out[20]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \ALU|ShiftLeft0~66 (
// Equation(s):
// \ALU|ShiftLeft0~66_combout  = (\LATCH_busA|out [3] & (\ALU|ShiftLeft0~63_combout )) # (!\LATCH_busA|out [3] & ((\ALU|out[20]~90_combout )))

	.dataa(\ALU|ShiftLeft0~63_combout ),
	.datab(\ALU|out[20]~90_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~66 .lut_mask = 16'hACAC;
defparam \ALU|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \ALU|ShiftRight1~23 (
// Equation(s):
// \ALU|ShiftRight1~23_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [22]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [20]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [20]),
	.datac(\LATCH_busB|out [22]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~23 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \ALU|ShiftRight0~17 (
// Equation(s):
// \ALU|ShiftRight0~17_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~15_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight1~23_combout )))

	.dataa(\ALU|ShiftRight0~15_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~17 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \ALU|out[12]~265 (
// Equation(s):
// \ALU|out[12]~265_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~11_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~17_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~17_combout ),
	.datad(\ALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~265_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~265 .lut_mask = 16'hFA50;
defparam \ALU|out[12]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \ALU|out[12]~420 (
// Equation(s):
// \ALU|out[12]~420_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & ((\ALU|out[12]~265_combout ))) # (!\LATCH_busA|out [3] & (\ALU|out[4]~419_combout ))))

	.dataa(\ALU|out[14]~350_combout ),
	.datab(\ALU|out[4]~419_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[12]~265_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~420 .lut_mask = 16'hA808;
defparam \ALU|out[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \ALU|out[12]~422 (
// Equation(s):
// \ALU|out[12]~422_combout  = (\ALU|out[12]~421_combout ) # ((\ALU|out[12]~420_combout ) # ((\ALU|ShiftLeft0~66_combout  & \ALU|out[8]~59_combout )))

	.dataa(\ALU|out[12]~421_combout ),
	.datab(\ALU|ShiftLeft0~66_combout ),
	.datac(\ALU|out[8]~59_combout ),
	.datad(\ALU|out[12]~420_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~422 .lut_mask = 16'hFFEA;
defparam \ALU|out[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \DECODER|imm[9]~2 (
// Equation(s):
// \DECODER|imm[9]~2_combout  = (\IFU|currInstr [29] & \DECODER|Equal1~0_combout )

	.dataa(\IFU|currInstr [29]),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[9]~2 .lut_mask = 16'hA0A0;
defparam \DECODER|imm[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \LATCH_DEC|imm_[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[9] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \LATCH_aluIn|imm_[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[9] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \DECODER|imm[8]~3 (
// Equation(s):
// \DECODER|imm[8]~3_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [28]),
	.cin(gnd),
	.combout(\DECODER|imm[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[8]~3 .lut_mask = 16'hF000;
defparam \DECODER|imm[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \LATCH_DEC|imm_[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[8] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \LATCH_aluIn|imm_[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[8] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \DECODER|imm[7]~4 (
// Equation(s):
// \DECODER|imm[7]~4_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [27]),
	.cin(gnd),
	.combout(\DECODER|imm[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[7]~4 .lut_mask = 16'hF000;
defparam \DECODER|imm[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \LATCH_DEC|imm_[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[7] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \LATCH_aluIn|imm_[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[7] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneive_lcell_comb \DECODER|imm[6]~5 (
// Equation(s):
// \DECODER|imm[6]~5_combout  = (\DECODER|Equal1~0_combout  & \IFU|currInstr [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(\IFU|currInstr [26]),
	.cin(gnd),
	.combout(\DECODER|imm[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[6]~5 .lut_mask = 16'hF000;
defparam \DECODER|imm[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \LATCH_DEC|imm_[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[6] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \LATCH_aluIn|imm_[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_DEC|imm_ [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[6] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneive_lcell_comb \DECODER|imm[5]~6 (
// Equation(s):
// \DECODER|imm[5]~6_combout  = (\IFU|currInstr [25] & \DECODER|Equal1~0_combout )

	.dataa(\IFU|currInstr [25]),
	.datab(gnd),
	.datac(\DECODER|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|imm[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|imm[5]~6 .lut_mask = 16'hA0A0;
defparam \DECODER|imm[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \LATCH_DEC|imm_[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DECODER|imm[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|halt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_DEC|imm_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_DEC|imm_[5] .is_wysiwyg = "true";
defparam \LATCH_DEC|imm_[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \LATCH_aluIn|imm_[5]~feeder (
// Equation(s):
// \LATCH_aluIn|imm_[5]~feeder_combout  = \LATCH_DEC|imm_ [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_DEC|imm_ [5]),
	.cin(gnd),
	.combout(\LATCH_aluIn|imm_[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_aluIn|imm_[5]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_aluIn|imm_[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \LATCH_aluIn|imm_[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_aluIn|imm_[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_aluIn|imm_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_aluIn|imm_[5] .is_wysiwyg = "true";
defparam \LATCH_aluIn|imm_[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \ALU|Add2~0 (
// Equation(s):
// \ALU|Add2~0_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [0] $ (VCC))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [0] & VCC))
// \ALU|Add2~1  = CARRY((\LATCH_aluIn|imm_ [0] & \LATCH_busB|out [0]))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add2~0_combout ),
	.cout(\ALU|Add2~1 ));
// synopsys translate_off
defparam \ALU|Add2~0 .lut_mask = 16'h6688;
defparam \ALU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \ALU|Add2~2 (
// Equation(s):
// \ALU|Add2~2_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [1] & (\ALU|Add2~1  & VCC)) # (!\LATCH_busB|out [1] & (!\ALU|Add2~1 )))) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [1] & (!\ALU|Add2~1 )) # (!\LATCH_busB|out [1] & ((\ALU|Add2~1 ) # 
// (GND)))))
// \ALU|Add2~3  = CARRY((\LATCH_aluIn|imm_ [1] & (!\LATCH_busB|out [1] & !\ALU|Add2~1 )) # (!\LATCH_aluIn|imm_ [1] & ((!\ALU|Add2~1 ) # (!\LATCH_busB|out [1]))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~1 ),
	.combout(\ALU|Add2~2_combout ),
	.cout(\ALU|Add2~3 ));
// synopsys translate_off
defparam \ALU|Add2~2 .lut_mask = 16'h9617;
defparam \ALU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \ALU|Add2~4 (
// Equation(s):
// \ALU|Add2~4_combout  = ((\LATCH_aluIn|imm_ [2] $ (\LATCH_busB|out [2] $ (!\ALU|Add2~3 )))) # (GND)
// \ALU|Add2~5  = CARRY((\LATCH_aluIn|imm_ [2] & ((\LATCH_busB|out [2]) # (!\ALU|Add2~3 ))) # (!\LATCH_aluIn|imm_ [2] & (\LATCH_busB|out [2] & !\ALU|Add2~3 )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~3 ),
	.combout(\ALU|Add2~4_combout ),
	.cout(\ALU|Add2~5 ));
// synopsys translate_off
defparam \ALU|Add2~4 .lut_mask = 16'h698E;
defparam \ALU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \ALU|Add2~6 (
// Equation(s):
// \ALU|Add2~6_combout  = (\LATCH_aluIn|imm_ [3] & ((\LATCH_busB|out [3] & (\ALU|Add2~5  & VCC)) # (!\LATCH_busB|out [3] & (!\ALU|Add2~5 )))) # (!\LATCH_aluIn|imm_ [3] & ((\LATCH_busB|out [3] & (!\ALU|Add2~5 )) # (!\LATCH_busB|out [3] & ((\ALU|Add2~5 ) # 
// (GND)))))
// \ALU|Add2~7  = CARRY((\LATCH_aluIn|imm_ [3] & (!\LATCH_busB|out [3] & !\ALU|Add2~5 )) # (!\LATCH_aluIn|imm_ [3] & ((!\ALU|Add2~5 ) # (!\LATCH_busB|out [3]))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~5 ),
	.combout(\ALU|Add2~6_combout ),
	.cout(\ALU|Add2~7 ));
// synopsys translate_off
defparam \ALU|Add2~6 .lut_mask = 16'h9617;
defparam \ALU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \ALU|Add2~8 (
// Equation(s):
// \ALU|Add2~8_combout  = ((\LATCH_busB|out [4] $ (\LATCH_aluIn|imm_ [4] $ (!\ALU|Add2~7 )))) # (GND)
// \ALU|Add2~9  = CARRY((\LATCH_busB|out [4] & ((\LATCH_aluIn|imm_ [4]) # (!\ALU|Add2~7 ))) # (!\LATCH_busB|out [4] & (\LATCH_aluIn|imm_ [4] & !\ALU|Add2~7 )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~7 ),
	.combout(\ALU|Add2~8_combout ),
	.cout(\ALU|Add2~9 ));
// synopsys translate_off
defparam \ALU|Add2~8 .lut_mask = 16'h698E;
defparam \ALU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \ALU|Add2~10 (
// Equation(s):
// \ALU|Add2~10_combout  = (\LATCH_aluIn|imm_ [5] & ((\LATCH_busB|out [5] & (\ALU|Add2~9  & VCC)) # (!\LATCH_busB|out [5] & (!\ALU|Add2~9 )))) # (!\LATCH_aluIn|imm_ [5] & ((\LATCH_busB|out [5] & (!\ALU|Add2~9 )) # (!\LATCH_busB|out [5] & ((\ALU|Add2~9 ) # 
// (GND)))))
// \ALU|Add2~11  = CARRY((\LATCH_aluIn|imm_ [5] & (!\LATCH_busB|out [5] & !\ALU|Add2~9 )) # (!\LATCH_aluIn|imm_ [5] & ((!\ALU|Add2~9 ) # (!\LATCH_busB|out [5]))))

	.dataa(\LATCH_aluIn|imm_ [5]),
	.datab(\LATCH_busB|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~9 ),
	.combout(\ALU|Add2~10_combout ),
	.cout(\ALU|Add2~11 ));
// synopsys translate_off
defparam \ALU|Add2~10 .lut_mask = 16'h9617;
defparam \ALU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \ALU|Add2~12 (
// Equation(s):
// \ALU|Add2~12_combout  = ((\LATCH_aluIn|imm_ [6] $ (\LATCH_busB|out [6] $ (!\ALU|Add2~11 )))) # (GND)
// \ALU|Add2~13  = CARRY((\LATCH_aluIn|imm_ [6] & ((\LATCH_busB|out [6]) # (!\ALU|Add2~11 ))) # (!\LATCH_aluIn|imm_ [6] & (\LATCH_busB|out [6] & !\ALU|Add2~11 )))

	.dataa(\LATCH_aluIn|imm_ [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~11 ),
	.combout(\ALU|Add2~12_combout ),
	.cout(\ALU|Add2~13 ));
// synopsys translate_off
defparam \ALU|Add2~12 .lut_mask = 16'h698E;
defparam \ALU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \ALU|Add2~14 (
// Equation(s):
// \ALU|Add2~14_combout  = (\LATCH_busB|out [7] & ((\LATCH_aluIn|imm_ [7] & (\ALU|Add2~13  & VCC)) # (!\LATCH_aluIn|imm_ [7] & (!\ALU|Add2~13 )))) # (!\LATCH_busB|out [7] & ((\LATCH_aluIn|imm_ [7] & (!\ALU|Add2~13 )) # (!\LATCH_aluIn|imm_ [7] & 
// ((\ALU|Add2~13 ) # (GND)))))
// \ALU|Add2~15  = CARRY((\LATCH_busB|out [7] & (!\LATCH_aluIn|imm_ [7] & !\ALU|Add2~13 )) # (!\LATCH_busB|out [7] & ((!\ALU|Add2~13 ) # (!\LATCH_aluIn|imm_ [7]))))

	.dataa(\LATCH_busB|out [7]),
	.datab(\LATCH_aluIn|imm_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~13 ),
	.combout(\ALU|Add2~14_combout ),
	.cout(\ALU|Add2~15 ));
// synopsys translate_off
defparam \ALU|Add2~14 .lut_mask = 16'h9617;
defparam \ALU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \ALU|Add2~16 (
// Equation(s):
// \ALU|Add2~16_combout  = ((\LATCH_busB|out [8] $ (\LATCH_aluIn|imm_ [8] $ (!\ALU|Add2~15 )))) # (GND)
// \ALU|Add2~17  = CARRY((\LATCH_busB|out [8] & ((\LATCH_aluIn|imm_ [8]) # (!\ALU|Add2~15 ))) # (!\LATCH_busB|out [8] & (\LATCH_aluIn|imm_ [8] & !\ALU|Add2~15 )))

	.dataa(\LATCH_busB|out [8]),
	.datab(\LATCH_aluIn|imm_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~15 ),
	.combout(\ALU|Add2~16_combout ),
	.cout(\ALU|Add2~17 ));
// synopsys translate_off
defparam \ALU|Add2~16 .lut_mask = 16'h698E;
defparam \ALU|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \ALU|Add2~18 (
// Equation(s):
// \ALU|Add2~18_combout  = (\LATCH_busB|out [9] & ((\LATCH_aluIn|imm_ [9] & (\ALU|Add2~17  & VCC)) # (!\LATCH_aluIn|imm_ [9] & (!\ALU|Add2~17 )))) # (!\LATCH_busB|out [9] & ((\LATCH_aluIn|imm_ [9] & (!\ALU|Add2~17 )) # (!\LATCH_aluIn|imm_ [9] & 
// ((\ALU|Add2~17 ) # (GND)))))
// \ALU|Add2~19  = CARRY((\LATCH_busB|out [9] & (!\LATCH_aluIn|imm_ [9] & !\ALU|Add2~17 )) # (!\LATCH_busB|out [9] & ((!\ALU|Add2~17 ) # (!\LATCH_aluIn|imm_ [9]))))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~17 ),
	.combout(\ALU|Add2~18_combout ),
	.cout(\ALU|Add2~19 ));
// synopsys translate_off
defparam \ALU|Add2~18 .lut_mask = 16'h9617;
defparam \ALU|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \ALU|Add2~20 (
// Equation(s):
// \ALU|Add2~20_combout  = ((\LATCH_busB|out [10] $ (\LATCH_aluIn|imm_ [10] $ (!\ALU|Add2~19 )))) # (GND)
// \ALU|Add2~21  = CARRY((\LATCH_busB|out [10] & ((\LATCH_aluIn|imm_ [10]) # (!\ALU|Add2~19 ))) # (!\LATCH_busB|out [10] & (\LATCH_aluIn|imm_ [10] & !\ALU|Add2~19 )))

	.dataa(\LATCH_busB|out [10]),
	.datab(\LATCH_aluIn|imm_ [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~19 ),
	.combout(\ALU|Add2~20_combout ),
	.cout(\ALU|Add2~21 ));
// synopsys translate_off
defparam \ALU|Add2~20 .lut_mask = 16'h698E;
defparam \ALU|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \ALU|Add2~22 (
// Equation(s):
// \ALU|Add2~22_combout  = (\LATCH_busB|out [11] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~21  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~21 )))) # (!\LATCH_busB|out [11] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~21 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~21 ) # (GND)))))
// \ALU|Add2~23  = CARRY((\LATCH_busB|out [11] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~21 )) # (!\LATCH_busB|out [11] & ((!\ALU|Add2~21 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~21 ),
	.combout(\ALU|Add2~22_combout ),
	.cout(\ALU|Add2~23 ));
// synopsys translate_off
defparam \ALU|Add2~22 .lut_mask = 16'h9617;
defparam \ALU|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \ALU|Add2~24 (
// Equation(s):
// \ALU|Add2~24_combout  = ((\LATCH_busB|out [12] $ (\LATCH_aluIn|imm_ [11] $ (!\ALU|Add2~23 )))) # (GND)
// \ALU|Add2~25  = CARRY((\LATCH_busB|out [12] & ((\LATCH_aluIn|imm_ [11]) # (!\ALU|Add2~23 ))) # (!\LATCH_busB|out [12] & (\LATCH_aluIn|imm_ [11] & !\ALU|Add2~23 )))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~23 ),
	.combout(\ALU|Add2~24_combout ),
	.cout(\ALU|Add2~25 ));
// synopsys translate_off
defparam \ALU|Add2~24 .lut_mask = 16'h698E;
defparam \ALU|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \ALU|out[12]~414 (
// Equation(s):
// \ALU|out[12]~414_combout  = (\ALU|Add2~24_combout  & (((\LATCH_busB|out [12] & \ALU|Equal4~0_combout )) # (!\ALU|out[29]~85_combout ))) # (!\ALU|Add2~24_combout  & (\LATCH_busB|out [12] & ((\ALU|Equal4~0_combout ))))

	.dataa(\ALU|Add2~24_combout ),
	.datab(\LATCH_busB|out [12]),
	.datac(\ALU|out[29]~85_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~414 .lut_mask = 16'hCE0A;
defparam \ALU|out[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \ALU|out[12]~415 (
// Equation(s):
// \ALU|out[12]~415_combout  = (\LATCH_aluIn|imm_ [11] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [12] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [12]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~415 .lut_mask = 16'hA888;
defparam \ALU|out[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \ALU|out[12]~416 (
// Equation(s):
// \ALU|out[12]~416_combout  = (\LATCH_aluIn|imm_ [4] & (\LATCH_busB|out [31] & (\ALU|Equal2~1_combout  & !\ALU|ShiftLeft1~44_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~416 .lut_mask = 16'h0080;
defparam \ALU|out[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \ALU|out[12]~417 (
// Equation(s):
// \ALU|out[12]~417_combout  = (\ALU|out[12]~416_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [12]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [12]),
	.datac(\ALU|out[12]~416_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~417 .lut_mask = 16'hF6F0;
defparam \ALU|out[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \ALU|out[14]~397 (
// Equation(s):
// \ALU|out[14]~397_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [3]) # ((!\ALU|Equal1~1_combout  & !\ALU|Equal2~1_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~397_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~397 .lut_mask = 16'hFCFD;
defparam \ALU|out[14]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \ALU|ShiftRight2~15 (
// Equation(s):
// \ALU|ShiftRight2~15_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [23]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [21]))

	.dataa(\LATCH_busB|out [21]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~15 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \ALU|ShiftRight2~17 (
// Equation(s):
// \ALU|ShiftRight2~17_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~15_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~23_combout ))

	.dataa(\ALU|ShiftRight3~23_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight2~15_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~17 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \ALU|ShiftRight2~6 (
// Equation(s):
// \ALU|ShiftRight2~6_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [27])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [25])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~6 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \ALU|ShiftRight2~10 (
// Equation(s):
// \ALU|ShiftRight2~10_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~6_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~9_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftRight2~9_combout ),
	.datad(\ALU|ShiftRight2~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~10 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \ALU|out[12]~409 (
// Equation(s):
// \ALU|out[12]~409_combout  = (\ALU|out[14]~390_combout  & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~10_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~17_combout ))))

	.dataa(\ALU|out[14]~390_combout ),
	.datab(\ALU|ShiftRight2~17_combout ),
	.datac(\ALU|ShiftRight2~10_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~409 .lut_mask = 16'hA088;
defparam \ALU|out[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \ALU|ShiftRight2~2 (
// Equation(s):
// \ALU|ShiftRight2~2_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [29]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [28]))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [28]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~2 .lut_mask = 16'h3210;
defparam \ALU|ShiftRight2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \ALU|out[28]~105 (
// Equation(s):
// \ALU|out[28]~105_combout  = (\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftRight2~2_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~0_combout ))))

	.dataa(\ALU|ShiftRight2~2_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftRight3~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~105 .lut_mask = 16'hE0A0;
defparam \ALU|out[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \ALU|out[14]~79 (
// Equation(s):
// \ALU|out[14]~79_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & (\ALU|Equal0~3_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~79 .lut_mask = 16'h0080;
defparam \ALU|out[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \ALU|out[12]~410 (
// Equation(s):
// \ALU|out[12]~410_combout  = (\ALU|out[14]~384_combout ) # ((\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & \LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|out[14]~384_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~410 .lut_mask = 16'hF8F0;
defparam \ALU|out[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~61 (
// Equation(s):
// \ALU|ShiftLeft1~61_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [1]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [3]))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~61 .lut_mask = 16'hC088;
defparam \ALU|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \ALU|ShiftLeft1~45 (
// Equation(s):
// \ALU|ShiftLeft1~45_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [2]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [4]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [4]),
	.datac(gnd),
	.datad(\LATCH_busB|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~45 .lut_mask = 16'hEE44;
defparam \ALU|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \ALU|ShiftLeft1~62 (
// Equation(s):
// \ALU|ShiftLeft1~62_combout  = (\ALU|ShiftLeft1~61_combout ) # ((!\LATCH_aluIn|imm_ [0] & \ALU|ShiftLeft1~45_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~61_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~45_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~62 .lut_mask = 16'hCFCC;
defparam \ALU|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~63 (
// Equation(s):
// \ALU|ShiftLeft1~63_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busB|out [0] & (\ALU|ShiftRight2~3_combout ))) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~62_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_busB|out [0]),
	.datac(\ALU|ShiftRight2~3_combout ),
	.datad(\ALU|ShiftLeft1~62_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~63 .lut_mask = 16'hD580;
defparam \ALU|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~64 (
// Equation(s):
// \ALU|ShiftLeft1~64_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [5]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [7]))

	.dataa(\LATCH_busB|out [7]),
	.datab(gnd),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~64 .lut_mask = 16'hF0AA;
defparam \ALU|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~48 (
// Equation(s):
// \ALU|ShiftLeft1~48_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [6]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [8]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~48 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \ALU|ShiftLeft1~65 (
// Equation(s):
// \ALU|ShiftLeft1~65_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~64_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~48_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~64_combout ),
	.datad(\ALU|ShiftLeft1~48_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~65 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \ALU|ShiftLeft1~3 (
// Equation(s):
// \ALU|ShiftLeft1~3_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [9])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [11])))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~3 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~50 (
// Equation(s):
// \ALU|ShiftLeft1~50_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [10]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [12]))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(gnd),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~50 .lut_mask = 16'hEE22;
defparam \ALU|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \ALU|ShiftLeft1~66 (
// Equation(s):
// \ALU|ShiftLeft1~66_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~3_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~50_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~3_combout ),
	.datad(\ALU|ShiftLeft1~50_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~66 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \ALU|out[20]~106 (
// Equation(s):
// \ALU|out[20]~106_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~65_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~66_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~65_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft1~66_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~106 .lut_mask = 16'hDD88;
defparam \ALU|out[20]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~67 (
// Equation(s):
// \ALU|ShiftLeft1~67_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~63_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[20]~106_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~63_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[20]~106_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~67 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \ALU|out[12]~411 (
// Equation(s):
// \ALU|out[12]~411_combout  = (\ALU|out[28]~105_combout  & ((\ALU|out[12]~410_combout ) # ((\ALU|out[14]~79_combout  & \ALU|ShiftLeft1~67_combout )))) # (!\ALU|out[28]~105_combout  & (\ALU|out[14]~79_combout  & ((\ALU|ShiftLeft1~67_combout ))))

	.dataa(\ALU|out[28]~105_combout ),
	.datab(\ALU|out[14]~79_combout ),
	.datac(\ALU|out[12]~410_combout ),
	.datad(\ALU|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~411 .lut_mask = 16'hECA0;
defparam \ALU|out[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \ALU|ShiftRight2~25 (
// Equation(s):
// \ALU|ShiftRight2~25_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [15]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [13]))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_busB|out [15]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~25 .lut_mask = 16'hCCAA;
defparam \ALU|ShiftRight2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \ALU|ShiftRight3~38 (
// Equation(s):
// \ALU|ShiftRight3~38_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [14]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [12]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [12]),
	.datac(\LATCH_busB|out [14]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~38 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \ALU|ShiftRight2~27 (
// Equation(s):
// \ALU|ShiftRight2~27_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~25_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~38_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~25_combout ),
	.datad(\ALU|ShiftRight3~38_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~27 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \ALU|ShiftRight3~34 (
// Equation(s):
// \ALU|ShiftRight3~34_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [18])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [16])))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [18]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~34 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \ALU|ShiftRight2~22 (
// Equation(s):
// \ALU|ShiftRight2~22_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~19_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~34_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~19_combout ),
	.datad(\ALU|ShiftRight3~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~22 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \ALU|out[12]~412 (
// Equation(s):
// \ALU|out[12]~412_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~22_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~27_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight2~27_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~412 .lut_mask = 16'hFC0C;
defparam \ALU|out[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \ALU|out[12]~413 (
// Equation(s):
// \ALU|out[12]~413_combout  = (\ALU|out[12]~409_combout ) # ((\ALU|out[12]~411_combout ) # ((!\ALU|out[14]~397_combout  & \ALU|out[12]~412_combout )))

	.dataa(\ALU|out[14]~397_combout ),
	.datab(\ALU|out[12]~409_combout ),
	.datac(\ALU|out[12]~411_combout ),
	.datad(\ALU|out[12]~412_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~413 .lut_mask = 16'hFDFC;
defparam \ALU|out[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \ALU|out[12]~418 (
// Equation(s):
// \ALU|out[12]~418_combout  = (\ALU|out[12]~414_combout ) # ((\ALU|out[12]~415_combout ) # ((\ALU|out[12]~417_combout ) # (\ALU|out[12]~413_combout )))

	.dataa(\ALU|out[12]~414_combout ),
	.datab(\ALU|out[12]~415_combout ),
	.datac(\ALU|out[12]~417_combout ),
	.datad(\ALU|out[12]~413_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~418 .lut_mask = 16'hFFFE;
defparam \ALU|out[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneive_lcell_comb \REG_BANK|banco[14][12]~feeder (
// Equation(s):
// \REG_BANK|banco[14][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][12]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \REG_BANK|banco[14][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \REG_BANK|banco[15][12]~feeder (
// Equation(s):
// \REG_BANK|banco[15][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][12]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \REG_BANK|banco[15][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \REG_BANK|banco[13][12]~feeder (
// Equation(s):
// \REG_BANK|banco[13][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][12]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \REG_BANK|banco[13][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \REG_BANK|banco[12][12]~feeder (
// Equation(s):
// \REG_BANK|banco[12][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][12]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \REG_BANK|banco[12][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \REG_BANK|Mux19~17 (
// Equation(s):
// \REG_BANK|Mux19~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][12]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][12]~q ),
	.datad(\REG_BANK|banco[12][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \REG_BANK|Mux19~18 (
// Equation(s):
// \REG_BANK|Mux19~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux19~17_combout  & ((\REG_BANK|banco[15][12]~q ))) # (!\REG_BANK|Mux19~17_combout  & (\REG_BANK|banco[14][12]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux19~17_combout ))))

	.dataa(\REG_BANK|banco[14][12]~q ),
	.datab(\REG_BANK|banco[15][12]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux19~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~18 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \REG_BANK|banco[7][12]~feeder (
// Equation(s):
// \REG_BANK|banco[7][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][12]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \REG_BANK|banco[7][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \REG_BANK|banco[6][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \REG_BANK|banco[5][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneive_lcell_comb \REG_BANK|banco[4][12]~feeder (
// Equation(s):
// \REG_BANK|banco[4][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [12]),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N15
dffeas \REG_BANK|banco[4][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux19~10 (
// Equation(s):
// \REG_BANK|Mux19~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][12]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][12]~q ),
	.datad(\REG_BANK|banco[4][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \REG_BANK|Mux19~11 (
// Equation(s):
// \REG_BANK|Mux19~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux19~10_combout  & (\REG_BANK|banco[7][12]~q )) # (!\REG_BANK|Mux19~10_combout  & ((\REG_BANK|banco[6][12]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux19~10_combout ))))

	.dataa(\REG_BANK|banco[7][12]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[6][12]~q ),
	.datad(\REG_BANK|Mux19~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \REG_BANK|banco[2][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \REG_BANK|banco[1][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \REG_BANK|banco[3][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux19~14 (
// Equation(s):
// \REG_BANK|Mux19~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][12]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][12]~q ))))

	.dataa(\REG_BANK|banco[1][12]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[3][12]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~14 .lut_mask = 16'hC088;
defparam \REG_BANK|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux19~15 (
// Equation(s):
// \REG_BANK|Mux19~15_combout  = (\REG_BANK|Mux19~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][12]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][12]~q ),
	.datad(\REG_BANK|Mux19~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \REG_BANK|banco[11][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \REG_BANK|banco[9][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \REG_BANK|banco[10][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \REG_BANK|banco[8][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux19~12 (
// Equation(s):
// \REG_BANK|Mux19~12_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][12]~q ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|banco[8][12]~q  & !\LATCH_DEC|selA_ [0]))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[10][12]~q ),
	.datac(\REG_BANK|banco[8][12]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~12 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux19~13 (
// Equation(s):
// \REG_BANK|Mux19~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux19~12_combout  & (\REG_BANK|banco[11][12]~q )) # (!\REG_BANK|Mux19~12_combout  & ((\REG_BANK|banco[9][12]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux19~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][12]~q ),
	.datac(\REG_BANK|banco[9][12]~q ),
	.datad(\REG_BANK|Mux19~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux19~16 (
// Equation(s):
// \REG_BANK|Mux19~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux19~13_combout ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux19~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux19~15_combout ),
	.datad(\REG_BANK|Mux19~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux19~19 (
// Equation(s):
// \REG_BANK|Mux19~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux19~16_combout  & (\REG_BANK|Mux19~18_combout )) # (!\REG_BANK|Mux19~16_combout  & ((\REG_BANK|Mux19~11_combout ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux19~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux19~18_combout ),
	.datac(\REG_BANK|Mux19~11_combout ),
	.datad(\REG_BANK|Mux19~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \REG_BANK|banco[21][12]~feeder (
// Equation(s):
// \REG_BANK|banco[21][12]~feeder_combout  = \LATCH_busC|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [12]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][12]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \REG_BANK|banco[21][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \REG_BANK|banco[29][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \REG_BANK|banco[25][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \REG_BANK|banco[17][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux19~0 (
// Equation(s):
// \REG_BANK|Mux19~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][12]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][12]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[25][12]~q ),
	.datad(\REG_BANK|banco[17][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux19~1 (
// Equation(s):
// \REG_BANK|Mux19~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux19~0_combout  & ((\REG_BANK|banco[29][12]~q ))) # (!\REG_BANK|Mux19~0_combout  & (\REG_BANK|banco[21][12]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux19~0_combout ))))

	.dataa(\REG_BANK|banco[21][12]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][12]~q ),
	.datad(\REG_BANK|Mux19~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \REG_BANK|banco[22][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \REG_BANK|banco[18][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux19~2 (
// Equation(s):
// \REG_BANK|Mux19~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][12]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][12]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][12]~q ),
	.datad(\REG_BANK|banco[18][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \REG_BANK|banco[26][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \REG_BANK|banco[30][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux19~3 (
// Equation(s):
// \REG_BANK|Mux19~3_combout  = (\REG_BANK|Mux19~2_combout  & (((\REG_BANK|banco[30][12]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux19~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][12]~q )))

	.dataa(\REG_BANK|Mux19~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][12]~q ),
	.datad(\REG_BANK|banco[30][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \REG_BANK|banco[20][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \REG_BANK|banco[16][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux19~4 (
// Equation(s):
// \REG_BANK|Mux19~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][12]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][12]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][12]~q ),
	.datad(\REG_BANK|banco[16][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \REG_BANK|banco[24][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \REG_BANK|banco[28][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux19~5 (
// Equation(s):
// \REG_BANK|Mux19~5_combout  = (\REG_BANK|Mux19~4_combout  & (((\REG_BANK|banco[28][12]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux19~4_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][12]~q )))

	.dataa(\REG_BANK|Mux19~4_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][12]~q ),
	.datad(\REG_BANK|banco[28][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~5 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux19~6 (
// Equation(s):
// \REG_BANK|Mux19~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux19~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux19~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux19~3_combout ),
	.datad(\REG_BANK|Mux19~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \REG_BANK|banco[31][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \REG_BANK|banco[19][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \REG_BANK|banco[27][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux19~7 (
// Equation(s):
// \REG_BANK|Mux19~7_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][12]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[19][12]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[19][12]~q ),
	.datac(\REG_BANK|banco[27][12]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~7 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux19~8 (
// Equation(s):
// \REG_BANK|Mux19~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux19~7_combout  & (\REG_BANK|banco[31][12]~q )) # (!\REG_BANK|Mux19~7_combout  & ((\REG_BANK|banco[23][12]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux19~7_combout ))))

	.dataa(\REG_BANK|banco[31][12]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][12]~q ),
	.datad(\REG_BANK|Mux19~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux19~9 (
// Equation(s):
// \REG_BANK|Mux19~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux19~6_combout  & ((\REG_BANK|Mux19~8_combout ))) # (!\REG_BANK|Mux19~6_combout  & (\REG_BANK|Mux19~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux19~6_combout ))))

	.dataa(\REG_BANK|Mux19~1_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux19~6_combout ),
	.datad(\REG_BANK|Mux19~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux19~20 (
// Equation(s):
// \REG_BANK|Mux19~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux19~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux19~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux19~19_combout ),
	.datad(\REG_BANK|Mux19~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux19~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \LATCH_busA|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux19~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[12] .is_wysiwyg = "true";
defparam \LATCH_busA|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \ALU|out[12]~426 (
// Equation(s):
// \ALU|out[12]~426_combout  = (!\ALU|ShiftLeft0~32_combout  & (\LATCH_busB|out [31] & (\LATCH_busA|out [4] & \ALU|Equal2~1_combout )))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~426 .lut_mask = 16'h4000;
defparam \ALU|out[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \ALU|out[12]~427 (
// Equation(s):
// \ALU|out[12]~427_combout  = (\ALU|out[12]~426_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [12] $ (\LATCH_busA|out [12]))))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[12]~426_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~427 .lut_mask = 16'hFF60;
defparam \ALU|out[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \ALU|out[12]~425 (
// Equation(s):
// \ALU|out[12]~425_combout  = (\LATCH_busA|out [12] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [12] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~425 .lut_mask = 16'hCC80;
defparam \ALU|out[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \ALU|out[12]~423 (
// Equation(s):
// \ALU|out[12]~423_combout  = (\LATCH_busB|out [12] & (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~3_combout  & \ALU|Equal4~1_combout )))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal4~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~423 .lut_mask = 16'h8000;
defparam \ALU|out[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \REG_BANK|banco[9][9]~feeder (
// Equation(s):
// \REG_BANK|banco[9][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \REG_BANK|banco[9][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \REG_BANK|banco[11][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \REG_BANK|banco[10][9]~feeder (
// Equation(s):
// \REG_BANK|banco[10][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][9]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \REG_BANK|banco[10][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \REG_BANK|banco[8][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux22~10 (
// Equation(s):
// \REG_BANK|Mux22~10_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][9]~q ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((!\LATCH_DEC|selA_ [0] & \REG_BANK|banco[8][9]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[10][9]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[8][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~10 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux22~11 (
// Equation(s):
// \REG_BANK|Mux22~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux22~10_combout  & ((\REG_BANK|banco[11][9]~q ))) # (!\REG_BANK|Mux22~10_combout  & (\REG_BANK|banco[9][9]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux22~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][9]~q ),
	.datac(\REG_BANK|banco[11][9]~q ),
	.datad(\REG_BANK|Mux22~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \REG_BANK|banco[7][9]~feeder (
// Equation(s):
// \REG_BANK|banco[7][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \REG_BANK|banco[7][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \REG_BANK|banco[6][9]~feeder (
// Equation(s):
// \REG_BANK|banco[6][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \REG_BANK|banco[6][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb \REG_BANK|banco[4][9]~feeder (
// Equation(s):
// \REG_BANK|banco[4][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \REG_BANK|banco[4][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_lcell_comb \REG_BANK|banco[5][9]~feeder (
// Equation(s):
// \REG_BANK|banco[5][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \REG_BANK|banco[5][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux22~12 (
// Equation(s):
// \REG_BANK|Mux22~12_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[5][9]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[4][9]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[4][9]~q ),
	.datad(\REG_BANK|banco[5][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \REG_BANK|Mux22~13 (
// Equation(s):
// \REG_BANK|Mux22~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux22~12_combout  & (\REG_BANK|banco[7][9]~q )) # (!\REG_BANK|Mux22~12_combout  & ((\REG_BANK|banco[6][9]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux22~12_combout ))))

	.dataa(\REG_BANK|banco[7][9]~q ),
	.datab(\REG_BANK|banco[6][9]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux22~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~13 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \REG_BANK|banco[1][9]~feeder (
// Equation(s):
// \REG_BANK|banco[1][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][9]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \REG_BANK|banco[1][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \REG_BANK|banco[3][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux22~14 (
// Equation(s):
// \REG_BANK|Mux22~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][9]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][9]~q ))))

	.dataa(\REG_BANK|banco[1][9]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[3][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~14 .lut_mask = 16'hC808;
defparam \REG_BANK|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \REG_BANK|banco[2][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \REG_BANK|Mux22~15 (
// Equation(s):
// \REG_BANK|Mux22~15_combout  = (\REG_BANK|Mux22~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][9]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux22~14_combout ),
	.datad(\REG_BANK|banco[2][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneive_lcell_comb \REG_BANK|Mux22~16 (
// Equation(s):
// \REG_BANK|Mux22~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux22~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux22~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux22~13_combout ),
	.datad(\REG_BANK|Mux22~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \REG_BANK|banco[14][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \REG_BANK|banco[15][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \REG_BANK|banco[13][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \REG_BANK|banco[12][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \REG_BANK|Mux22~17 (
// Equation(s):
// \REG_BANK|Mux22~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][9]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][9]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][9]~q ),
	.datad(\REG_BANK|banco[12][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \REG_BANK|Mux22~18 (
// Equation(s):
// \REG_BANK|Mux22~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux22~17_combout  & ((\REG_BANK|banco[15][9]~q ))) # (!\REG_BANK|Mux22~17_combout  & (\REG_BANK|banco[14][9]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux22~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][9]~q ),
	.datac(\REG_BANK|banco[15][9]~q ),
	.datad(\REG_BANK|Mux22~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneive_lcell_comb \REG_BANK|Mux22~19 (
// Equation(s):
// \REG_BANK|Mux22~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux22~16_combout  & ((\REG_BANK|Mux22~18_combout ))) # (!\REG_BANK|Mux22~16_combout  & (\REG_BANK|Mux22~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux22~16_combout ))))

	.dataa(\REG_BANK|Mux22~11_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux22~16_combout ),
	.datad(\REG_BANK|Mux22~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \REG_BANK|banco[19][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \REG_BANK|banco[23][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux22~7 (
// Equation(s):
// \REG_BANK|Mux22~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][9]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][9]~q ))))

	.dataa(\REG_BANK|banco[19][9]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[23][9]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~7 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \REG_BANK|banco[31][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux22~8 (
// Equation(s):
// \REG_BANK|Mux22~8_combout  = (\REG_BANK|Mux22~7_combout  & ((\REG_BANK|banco[31][9]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux22~7_combout  & (((\REG_BANK|banco[27][9]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux22~7_combout ),
	.datab(\REG_BANK|banco[31][9]~q ),
	.datac(\REG_BANK|banco[27][9]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~8 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \REG_BANK|banco[25][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \REG_BANK|banco[29][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \REG_BANK|banco[21][9]~feeder (
// Equation(s):
// \REG_BANK|banco[21][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \REG_BANK|banco[21][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \REG_BANK|banco[17][9]~feeder (
// Equation(s):
// \REG_BANK|banco[17][9]~feeder_combout  = \LATCH_busC|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [9]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][9]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \REG_BANK|banco[17][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux22~0 (
// Equation(s):
// \REG_BANK|Mux22~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][9]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][9]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux22~1 (
// Equation(s):
// \REG_BANK|Mux22~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux22~0_combout  & ((\REG_BANK|banco[29][9]~q ))) # (!\REG_BANK|Mux22~0_combout  & (\REG_BANK|banco[25][9]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux22~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][9]~q ),
	.datac(\REG_BANK|banco[29][9]~q ),
	.datad(\REG_BANK|Mux22~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \REG_BANK|banco[24][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \REG_BANK|banco[16][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux22~4 (
// Equation(s):
// \REG_BANK|Mux22~4_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[24][9]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][9]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][9]~q ),
	.datad(\REG_BANK|banco[16][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \REG_BANK|banco[20][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \REG_BANK|banco[28][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux22~5 (
// Equation(s):
// \REG_BANK|Mux22~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux22~4_combout  & ((\REG_BANK|banco[28][9]~q ))) # (!\REG_BANK|Mux22~4_combout  & (\REG_BANK|banco[20][9]~q )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux22~4_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux22~4_combout ),
	.datac(\REG_BANK|banco[20][9]~q ),
	.datad(\REG_BANK|banco[28][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~5 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \REG_BANK|banco[30][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \REG_BANK|banco[22][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \REG_BANK|banco[26][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \REG_BANK|banco[18][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux22~2 (
// Equation(s):
// \REG_BANK|Mux22~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][9]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][9]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][9]~q ),
	.datad(\REG_BANK|banco[18][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux22~3 (
// Equation(s):
// \REG_BANK|Mux22~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux22~2_combout  & (\REG_BANK|banco[30][9]~q )) # (!\REG_BANK|Mux22~2_combout  & ((\REG_BANK|banco[22][9]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux22~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][9]~q ),
	.datac(\REG_BANK|banco[22][9]~q ),
	.datad(\REG_BANK|Mux22~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \REG_BANK|Mux22~6 (
// Equation(s):
// \REG_BANK|Mux22~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux22~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux22~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux22~5_combout ),
	.datad(\REG_BANK|Mux22~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \REG_BANK|Mux22~9 (
// Equation(s):
// \REG_BANK|Mux22~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux22~6_combout  & (\REG_BANK|Mux22~8_combout )) # (!\REG_BANK|Mux22~6_combout  & ((\REG_BANK|Mux22~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux22~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux22~8_combout ),
	.datac(\REG_BANK|Mux22~1_combout ),
	.datad(\REG_BANK|Mux22~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \REG_BANK|Mux22~20 (
// Equation(s):
// \REG_BANK|Mux22~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux22~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux22~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux22~19_combout ),
	.datad(\REG_BANK|Mux22~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux22~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \LATCH_busA|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux22~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[9] .is_wysiwyg = "true";
defparam \LATCH_busA|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \REG_BANK|banco[27][8]~feeder (
// Equation(s):
// \REG_BANK|banco[27][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \REG_BANK|banco[27][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \REG_BANK|banco[19][8]~feeder (
// Equation(s):
// \REG_BANK|banco[19][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[19][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \REG_BANK|banco[19][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux23~7 (
// Equation(s):
// \REG_BANK|Mux23~7_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[27][8]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][8]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[27][8]~q ),
	.datad(\REG_BANK|banco[19][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~7 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \REG_BANK|banco[31][8]~feeder (
// Equation(s):
// \REG_BANK|banco[31][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[31][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[31][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[31][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \REG_BANK|banco[31][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[31][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \REG_BANK|banco[23][8]~feeder (
// Equation(s):
// \REG_BANK|banco[23][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[23][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \REG_BANK|banco[23][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux23~8 (
// Equation(s):
// \REG_BANK|Mux23~8_combout  = (\REG_BANK|Mux23~7_combout  & (((\REG_BANK|banco[31][8]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux23~7_combout  & (\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][8]~q ))))

	.dataa(\REG_BANK|Mux23~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[31][8]~q ),
	.datad(\REG_BANK|banco[23][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~8 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \REG_BANK|banco[28][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \REG_BANK|banco[24][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \REG_BANK|banco[20][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \REG_BANK|banco[16][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux23~4 (
// Equation(s):
// \REG_BANK|Mux23~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][8]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][8]~q ),
	.datad(\REG_BANK|banco[16][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux23~5 (
// Equation(s):
// \REG_BANK|Mux23~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux23~4_combout  & (\REG_BANK|banco[28][8]~q )) # (!\REG_BANK|Mux23~4_combout  & ((\REG_BANK|banco[24][8]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux23~4_combout ))))

	.dataa(\REG_BANK|banco[28][8]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][8]~q ),
	.datad(\REG_BANK|Mux23~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \REG_BANK|banco[22][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \REG_BANK|banco[18][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux23~2 (
// Equation(s):
// \REG_BANK|Mux23~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][8]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][8]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][8]~q ),
	.datad(\REG_BANK|banco[18][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \REG_BANK|banco[26][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \REG_BANK|banco[30][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux23~3 (
// Equation(s):
// \REG_BANK|Mux23~3_combout  = (\REG_BANK|Mux23~2_combout  & (((\REG_BANK|banco[30][8]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux23~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][8]~q )))

	.dataa(\REG_BANK|Mux23~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][8]~q ),
	.datad(\REG_BANK|banco[30][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \REG_BANK|Mux23~6 (
// Equation(s):
// \REG_BANK|Mux23~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux23~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux23~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux23~5_combout ),
	.datad(\REG_BANK|Mux23~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \REG_BANK|banco[21][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \REG_BANK|banco[29][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb \REG_BANK|banco[25][8]~feeder (
// Equation(s):
// \REG_BANK|banco[25][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \REG_BANK|banco[25][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \REG_BANK|banco[17][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux23~0 (
// Equation(s):
// \REG_BANK|Mux23~0_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[25][8]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((!\LATCH_DEC|selA_ [2] & \REG_BANK|banco[17][8]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][8]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~0 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux23~1 (
// Equation(s):
// \REG_BANK|Mux23~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux23~0_combout  & ((\REG_BANK|banco[29][8]~q ))) # (!\REG_BANK|Mux23~0_combout  & (\REG_BANK|banco[21][8]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux23~0_combout ))))

	.dataa(\REG_BANK|banco[21][8]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][8]~q ),
	.datad(\REG_BANK|Mux23~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \REG_BANK|Mux23~9 (
// Equation(s):
// \REG_BANK|Mux23~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux23~6_combout  & (\REG_BANK|Mux23~8_combout )) # (!\REG_BANK|Mux23~6_combout  & ((\REG_BANK|Mux23~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux23~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux23~8_combout ),
	.datac(\REG_BANK|Mux23~6_combout ),
	.datad(\REG_BANK|Mux23~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~9 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneive_lcell_comb \REG_BANK|banco[7][8]~feeder (
// Equation(s):
// \REG_BANK|banco[7][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [8]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][8]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \REG_BANK|banco[7][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \REG_BANK|banco[5][8]~feeder (
// Equation(s):
// \REG_BANK|banco[5][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][8]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \REG_BANK|banco[5][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \REG_BANK|banco[4][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux23~10 (
// Equation(s):
// \REG_BANK|Mux23~10_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][8]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][8]~q ),
	.datac(\REG_BANK|banco[4][8]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~10 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \REG_BANK|banco[6][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux23~11 (
// Equation(s):
// \REG_BANK|Mux23~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux23~10_combout  & (\REG_BANK|banco[7][8]~q )) # (!\REG_BANK|Mux23~10_combout  & ((\REG_BANK|banco[6][8]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux23~10_combout ))))

	.dataa(\REG_BANK|banco[7][8]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux23~10_combout ),
	.datad(\REG_BANK|banco[6][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~11 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \REG_BANK|banco[15][8]~feeder (
// Equation(s):
// \REG_BANK|banco[15][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][8]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \REG_BANK|banco[15][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \REG_BANK|banco[13][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \REG_BANK|banco[12][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \REG_BANK|Mux23~17 (
// Equation(s):
// \REG_BANK|Mux23~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][8]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][8]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][8]~q ),
	.datad(\REG_BANK|banco[12][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux23~18 (
// Equation(s):
// \REG_BANK|Mux23~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux23~17_combout  & ((\REG_BANK|banco[15][8]~q ))) # (!\REG_BANK|Mux23~17_combout  & (\REG_BANK|banco[14][8]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux23~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][8]~q ),
	.datac(\REG_BANK|banco[15][8]~q ),
	.datad(\REG_BANK|Mux23~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \REG_BANK|banco[11][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \REG_BANK|banco[9][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \REG_BANK|banco[10][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \REG_BANK|banco[8][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux23~12 (
// Equation(s):
// \REG_BANK|Mux23~12_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][8]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][8]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][8]~q ),
	.datad(\REG_BANK|banco[8][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \REG_BANK|Mux23~13 (
// Equation(s):
// \REG_BANK|Mux23~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux23~12_combout  & (\REG_BANK|banco[11][8]~q )) # (!\REG_BANK|Mux23~12_combout  & ((\REG_BANK|banco[9][8]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux23~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][8]~q ),
	.datac(\REG_BANK|banco[9][8]~q ),
	.datad(\REG_BANK|Mux23~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \REG_BANK|banco[2][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \REG_BANK|banco[3][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \REG_BANK|banco[1][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \REG_BANK|Mux23~14 (
// Equation(s):
// \REG_BANK|Mux23~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][8]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][8]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][8]~q ),
	.datad(\REG_BANK|banco[1][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \REG_BANK|Mux23~15 (
// Equation(s):
// \REG_BANK|Mux23~15_combout  = (\REG_BANK|Mux23~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[2][8]~q  & \LATCH_DEC|selA_ [1])))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[2][8]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux23~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \REG_BANK|Mux23~16 (
// Equation(s):
// \REG_BANK|Mux23~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux23~13_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux23~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux23~13_combout ),
	.datad(\REG_BANK|Mux23~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \REG_BANK|Mux23~19 (
// Equation(s):
// \REG_BANK|Mux23~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux23~16_combout  & ((\REG_BANK|Mux23~18_combout ))) # (!\REG_BANK|Mux23~16_combout  & (\REG_BANK|Mux23~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux23~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux23~11_combout ),
	.datac(\REG_BANK|Mux23~18_combout ),
	.datad(\REG_BANK|Mux23~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \REG_BANK|Mux23~20 (
// Equation(s):
// \REG_BANK|Mux23~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux23~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux23~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux23~9_combout ),
	.datad(\REG_BANK|Mux23~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux23~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \LATCH_busA|out[8]~feeder (
// Equation(s):
// \LATCH_busA|out[8]~feeder_combout  = \REG_BANK|Mux23~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux23~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[8]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \LATCH_busA|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[8] .is_wysiwyg = "true";
defparam \LATCH_busA|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \REG_BANK|banco[14][7]~feeder (
// Equation(s):
// \REG_BANK|banco[14][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N3
dffeas \REG_BANK|banco[14][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \REG_BANK|banco[15][7]~feeder (
// Equation(s):
// \REG_BANK|banco[15][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \REG_BANK|banco[15][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \REG_BANK|banco[13][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \REG_BANK|banco[12][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \REG_BANK|Mux24~17 (
// Equation(s):
// \REG_BANK|Mux24~17_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][7]~q ) # ((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[12][7]~q  & !\LATCH_DEC|selA_ [1]))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[13][7]~q ),
	.datac(\REG_BANK|banco[12][7]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~17 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \REG_BANK|Mux24~18 (
// Equation(s):
// \REG_BANK|Mux24~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux24~17_combout  & ((\REG_BANK|banco[15][7]~q ))) # (!\REG_BANK|Mux24~17_combout  & (\REG_BANK|banco[14][7]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux24~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][7]~q ),
	.datac(\REG_BANK|banco[15][7]~q ),
	.datad(\REG_BANK|Mux24~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \REG_BANK|banco[8][7]~feeder (
// Equation(s):
// \REG_BANK|banco[8][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [7]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \REG_BANK|banco[8][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \REG_BANK|banco[10][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux24~10 (
// Equation(s):
// \REG_BANK|Mux24~10_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][7]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][7]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[8][7]~q ),
	.datac(\REG_BANK|banco[10][7]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~10 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \REG_BANK|banco[11][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \REG_BANK|banco[9][7]~feeder (
// Equation(s):
// \REG_BANK|banco[9][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [7]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \REG_BANK|banco[9][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux24~11 (
// Equation(s):
// \REG_BANK|Mux24~11_combout  = (\REG_BANK|Mux24~10_combout  & (((\REG_BANK|banco[11][7]~q )) # (!\LATCH_DEC|selA_ [0]))) # (!\REG_BANK|Mux24~10_combout  & (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[9][7]~q ))))

	.dataa(\REG_BANK|Mux24~10_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][7]~q ),
	.datad(\REG_BANK|banco[9][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~11 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \REG_BANK|banco[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \REG_BANK|banco[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux24~14 (
// Equation(s):
// \REG_BANK|Mux24~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][7]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][7]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][7]~q ),
	.datad(\REG_BANK|banco[3][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \REG_BANK|banco[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux24~15 (
// Equation(s):
// \REG_BANK|Mux24~15_combout  = (\REG_BANK|Mux24~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][7]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux24~14_combout ),
	.datad(\REG_BANK|banco[2][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \REG_BANK|banco[7][7]~feeder (
// Equation(s):
// \REG_BANK|banco[7][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][7]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \REG_BANK|banco[7][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \REG_BANK|banco[6][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \REG_BANK|banco[5][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \REG_BANK|banco[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux24~12 (
// Equation(s):
// \REG_BANK|Mux24~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][7]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][7]~q ),
	.datad(\REG_BANK|banco[4][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \REG_BANK|Mux24~13 (
// Equation(s):
// \REG_BANK|Mux24~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux24~12_combout  & (\REG_BANK|banco[7][7]~q )) # (!\REG_BANK|Mux24~12_combout  & ((\REG_BANK|banco[6][7]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux24~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][7]~q ),
	.datac(\REG_BANK|banco[6][7]~q ),
	.datad(\REG_BANK|Mux24~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux24~16 (
// Equation(s):
// \REG_BANK|Mux24~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux24~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux24~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux24~15_combout ),
	.datad(\REG_BANK|Mux24~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux24~19 (
// Equation(s):
// \REG_BANK|Mux24~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux24~16_combout  & (\REG_BANK|Mux24~18_combout )) # (!\REG_BANK|Mux24~16_combout  & ((\REG_BANK|Mux24~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux24~16_combout ))))

	.dataa(\REG_BANK|Mux24~18_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux24~11_combout ),
	.datad(\REG_BANK|Mux24~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \REG_BANK|banco[19][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \REG_BANK|banco[23][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux24~7 (
// Equation(s):
// \REG_BANK|Mux24~7_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][7]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][7]~q ))))

	.dataa(\REG_BANK|banco[19][7]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[23][7]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~7 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \REG_BANK|banco[31][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux24~8 (
// Equation(s):
// \REG_BANK|Mux24~8_combout  = (\REG_BANK|Mux24~7_combout  & ((\REG_BANK|banco[31][7]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux24~7_combout  & (((\REG_BANK|banco[27][7]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux24~7_combout ),
	.datab(\REG_BANK|banco[31][7]~q ),
	.datac(\REG_BANK|banco[27][7]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~8 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \REG_BANK|banco[25][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \REG_BANK|banco[29][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \REG_BANK|banco[21][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \REG_BANK|banco[17][7]~feeder (
// Equation(s):
// \REG_BANK|banco[17][7]~feeder_combout  = \LATCH_busC|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [7]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][7]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \REG_BANK|banco[17][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux24~0 (
// Equation(s):
// \REG_BANK|Mux24~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][7]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][7]~q ),
	.datad(\REG_BANK|banco[17][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux24~1 (
// Equation(s):
// \REG_BANK|Mux24~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux24~0_combout  & ((\REG_BANK|banco[29][7]~q ))) # (!\REG_BANK|Mux24~0_combout  & (\REG_BANK|banco[25][7]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux24~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][7]~q ),
	.datac(\REG_BANK|banco[29][7]~q ),
	.datad(\REG_BANK|Mux24~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \REG_BANK|banco[28][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \REG_BANK|banco[16][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \REG_BANK|banco[24][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux24~4 (
// Equation(s):
// \REG_BANK|Mux24~4_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[24][7]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][7]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[16][7]~q ),
	.datac(\REG_BANK|banco[24][7]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~4 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \REG_BANK|banco[20][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux24~5 (
// Equation(s):
// \REG_BANK|Mux24~5_combout  = (\REG_BANK|Mux24~4_combout  & ((\REG_BANK|banco[28][7]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux24~4_combout  & (((\REG_BANK|banco[20][7]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[28][7]~q ),
	.datab(\REG_BANK|Mux24~4_combout ),
	.datac(\REG_BANK|banco[20][7]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~5 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \REG_BANK|banco[30][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \REG_BANK|banco[22][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N7
dffeas \REG_BANK|banco[26][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \REG_BANK|banco[18][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux24~2 (
// Equation(s):
// \REG_BANK|Mux24~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][7]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][7]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][7]~q ),
	.datad(\REG_BANK|banco[18][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux24~3 (
// Equation(s):
// \REG_BANK|Mux24~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux24~2_combout  & (\REG_BANK|banco[30][7]~q )) # (!\REG_BANK|Mux24~2_combout  & ((\REG_BANK|banco[22][7]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux24~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][7]~q ),
	.datac(\REG_BANK|banco[22][7]~q ),
	.datad(\REG_BANK|Mux24~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux24~6 (
// Equation(s):
// \REG_BANK|Mux24~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux24~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux24~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux24~5_combout ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux24~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~6 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux24~9 (
// Equation(s):
// \REG_BANK|Mux24~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux24~6_combout  & (\REG_BANK|Mux24~8_combout )) # (!\REG_BANK|Mux24~6_combout  & ((\REG_BANK|Mux24~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux24~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux24~8_combout ),
	.datac(\REG_BANK|Mux24~1_combout ),
	.datad(\REG_BANK|Mux24~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux24~20 (
// Equation(s):
// \REG_BANK|Mux24~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux24~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux24~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux24~19_combout ),
	.datad(\REG_BANK|Mux24~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux24~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \LATCH_busA|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux24~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[7] .is_wysiwyg = "true";
defparam \LATCH_busA|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \REG_BANK|banco[31][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \REG_BANK|banco[23][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \REG_BANK|banco[27][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \REG_BANK|banco[19][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux25~7 (
// Equation(s):
// \REG_BANK|Mux25~7_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][6]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[19][6]~q  & !\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[27][6]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[19][6]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~7 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux25~8 (
// Equation(s):
// \REG_BANK|Mux25~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux25~7_combout  & (\REG_BANK|banco[31][6]~q )) # (!\REG_BANK|Mux25~7_combout  & ((\REG_BANK|banco[23][6]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux25~7_combout ))))

	.dataa(\REG_BANK|banco[31][6]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][6]~q ),
	.datad(\REG_BANK|Mux25~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \REG_BANK|banco[21][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \REG_BANK|banco[17][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \REG_BANK|banco[25][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux25~0 (
// Equation(s):
// \REG_BANK|Mux25~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][6]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][6]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][6]~q ),
	.datad(\REG_BANK|banco[25][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux25~1 (
// Equation(s):
// \REG_BANK|Mux25~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux25~0_combout  & ((\REG_BANK|banco[29][6]~q ))) # (!\REG_BANK|Mux25~0_combout  & (\REG_BANK|banco[21][6]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux25~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[21][6]~q ),
	.datac(\REG_BANK|banco[29][6]~q ),
	.datad(\REG_BANK|Mux25~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \REG_BANK|banco[28][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \REG_BANK|banco[24][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \REG_BANK|banco[20][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \REG_BANK|banco[16][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux25~4 (
// Equation(s):
// \REG_BANK|Mux25~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][6]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][6]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][6]~q ),
	.datad(\REG_BANK|banco[16][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux25~5 (
// Equation(s):
// \REG_BANK|Mux25~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux25~4_combout  & (\REG_BANK|banco[28][6]~q )) # (!\REG_BANK|Mux25~4_combout  & ((\REG_BANK|banco[24][6]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux25~4_combout ))))

	.dataa(\REG_BANK|banco[28][6]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][6]~q ),
	.datad(\REG_BANK|Mux25~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \REG_BANK|banco[18][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \REG_BANK|banco[22][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux25~2 (
// Equation(s):
// \REG_BANK|Mux25~2_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[22][6]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[18][6]~q ))))

	.dataa(\REG_BANK|banco[18][6]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][6]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~2 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \REG_BANK|banco[26][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \REG_BANK|banco[30][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux25~3 (
// Equation(s):
// \REG_BANK|Mux25~3_combout  = (\REG_BANK|Mux25~2_combout  & (((\REG_BANK|banco[30][6]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux25~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][6]~q )))

	.dataa(\REG_BANK|Mux25~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][6]~q ),
	.datad(\REG_BANK|banco[30][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux25~6 (
// Equation(s):
// \REG_BANK|Mux25~6_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0]) # (\REG_BANK|Mux25~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux25~5_combout  & (!\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux25~5_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux25~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~6 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux25~9 (
// Equation(s):
// \REG_BANK|Mux25~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux25~6_combout  & (\REG_BANK|Mux25~8_combout )) # (!\REG_BANK|Mux25~6_combout  & ((\REG_BANK|Mux25~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux25~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux25~8_combout ),
	.datac(\REG_BANK|Mux25~1_combout ),
	.datad(\REG_BANK|Mux25~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \REG_BANK|banco[7][6]~feeder (
// Equation(s):
// \REG_BANK|banco[7][6]~feeder_combout  = \LATCH_busC|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][6]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \REG_BANK|banco[7][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \REG_BANK|banco[6][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \REG_BANK|banco[5][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \REG_BANK|banco[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \REG_BANK|Mux25~10 (
// Equation(s):
// \REG_BANK|Mux25~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][6]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][6]~q ),
	.datad(\REG_BANK|banco[4][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux25~11 (
// Equation(s):
// \REG_BANK|Mux25~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux25~10_combout  & (\REG_BANK|banco[7][6]~q )) # (!\REG_BANK|Mux25~10_combout  & ((\REG_BANK|banco[6][6]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux25~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][6]~q ),
	.datac(\REG_BANK|banco[6][6]~q ),
	.datad(\REG_BANK|Mux25~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~11 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \REG_BANK|banco[14][6]~feeder (
// Equation(s):
// \REG_BANK|banco[14][6]~feeder_combout  = \LATCH_busC|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [6]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \REG_BANK|banco[14][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneive_lcell_comb \REG_BANK|banco[13][6]~feeder (
// Equation(s):
// \REG_BANK|banco[13][6]~feeder_combout  = \LATCH_busC|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [6]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N15
dffeas \REG_BANK|banco[13][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \REG_BANK|banco[12][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux25~17 (
// Equation(s):
// \REG_BANK|Mux25~17_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][6]~q ) # ((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (((!\LATCH_DEC|selA_ [1] & \REG_BANK|banco[12][6]~q ))))

	.dataa(\REG_BANK|banco[13][6]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[12][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~17 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \REG_BANK|banco[15][6]~feeder (
// Equation(s):
// \REG_BANK|banco[15][6]~feeder_combout  = \LATCH_busC|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [6]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][6]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \REG_BANK|banco[15][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux25~18 (
// Equation(s):
// \REG_BANK|Mux25~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux25~17_combout  & ((\REG_BANK|banco[15][6]~q ))) # (!\REG_BANK|Mux25~17_combout  & (\REG_BANK|banco[14][6]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux25~17_combout ))))

	.dataa(\REG_BANK|banco[14][6]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux25~17_combout ),
	.datad(\REG_BANK|banco[15][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~18 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \REG_BANK|banco[11][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \REG_BANK|banco[10][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \REG_BANK|banco[8][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux25~12 (
// Equation(s):
// \REG_BANK|Mux25~12_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][6]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][6]~q )))))

	.dataa(\REG_BANK|banco[10][6]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[8][6]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~12 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \REG_BANK|banco[9][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux25~13 (
// Equation(s):
// \REG_BANK|Mux25~13_combout  = (\REG_BANK|Mux25~12_combout  & ((\REG_BANK|banco[11][6]~q ) # ((!\LATCH_DEC|selA_ [0])))) # (!\REG_BANK|Mux25~12_combout  & (((\REG_BANK|banco[9][6]~q  & \LATCH_DEC|selA_ [0]))))

	.dataa(\REG_BANK|banco[11][6]~q ),
	.datab(\REG_BANK|Mux25~12_combout ),
	.datac(\REG_BANK|banco[9][6]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~13 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \REG_BANK|banco[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \REG_BANK|banco[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \REG_BANK|banco[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux25~14 (
// Equation(s):
// \REG_BANK|Mux25~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][6]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][6]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][6]~q ),
	.datad(\REG_BANK|banco[1][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux25~15 (
// Equation(s):
// \REG_BANK|Mux25~15_combout  = (\REG_BANK|Mux25~14_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][6]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][6]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux25~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux25~16 (
// Equation(s):
// \REG_BANK|Mux25~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux25~13_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux25~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux25~13_combout ),
	.datad(\REG_BANK|Mux25~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux25~19 (
// Equation(s):
// \REG_BANK|Mux25~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux25~16_combout  & ((\REG_BANK|Mux25~18_combout ))) # (!\REG_BANK|Mux25~16_combout  & (\REG_BANK|Mux25~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux25~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux25~11_combout ),
	.datac(\REG_BANK|Mux25~18_combout ),
	.datad(\REG_BANK|Mux25~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux25~20 (
// Equation(s):
// \REG_BANK|Mux25~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux25~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux25~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux25~9_combout ),
	.datad(\REG_BANK|Mux25~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux25~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \LATCH_busA|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux25~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[6] .is_wysiwyg = "true";
defparam \LATCH_busA|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \REG_BANK|banco[12][5]~feeder (
// Equation(s):
// \REG_BANK|banco[12][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \REG_BANK|banco[12][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneive_lcell_comb \REG_BANK|banco[13][5]~feeder (
// Equation(s):
// \REG_BANK|banco[13][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N19
dffeas \REG_BANK|banco[13][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux26~17 (
// Equation(s):
// \REG_BANK|Mux26~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][5]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][5]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][5]~q ),
	.datad(\REG_BANK|banco[13][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \REG_BANK|banco[15][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \REG_BANK|banco[14][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \REG_BANK|Mux26~18 (
// Equation(s):
// \REG_BANK|Mux26~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux26~17_combout  & (\REG_BANK|banco[15][5]~q )) # (!\REG_BANK|Mux26~17_combout  & ((\REG_BANK|banco[14][5]~q ))))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux26~17_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux26~17_combout ),
	.datac(\REG_BANK|banco[15][5]~q ),
	.datad(\REG_BANK|banco[14][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~18 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \REG_BANK|banco[5][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \REG_BANK|banco[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux26~12 (
// Equation(s):
// \REG_BANK|Mux26~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][5]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][5]~q ),
	.datad(\REG_BANK|banco[4][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \REG_BANK|banco[6][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \REG_BANK|banco[7][5]~feeder (
// Equation(s):
// \REG_BANK|banco[7][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \REG_BANK|banco[7][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux26~13 (
// Equation(s):
// \REG_BANK|Mux26~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux26~12_combout  & ((\REG_BANK|banco[7][5]~q ))) # (!\REG_BANK|Mux26~12_combout  & (\REG_BANK|banco[6][5]~q )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux26~12_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux26~12_combout ),
	.datac(\REG_BANK|banco[6][5]~q ),
	.datad(\REG_BANK|banco[7][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~13 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \REG_BANK|banco[2][5]~feeder (
// Equation(s):
// \REG_BANK|banco[2][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \REG_BANK|banco[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \REG_BANK|banco[3][5]~feeder (
// Equation(s):
// \REG_BANK|banco[3][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \REG_BANK|banco[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \REG_BANK|banco[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux26~14 (
// Equation(s):
// \REG_BANK|Mux26~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][5]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][5]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][5]~q ),
	.datad(\REG_BANK|banco[1][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux26~15 (
// Equation(s):
// \REG_BANK|Mux26~15_combout  = (\REG_BANK|Mux26~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][5]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][5]~q ),
	.datad(\REG_BANK|Mux26~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux26~16 (
// Equation(s):
// \REG_BANK|Mux26~16_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux26~13_combout )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux26~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux26~13_combout ),
	.datad(\REG_BANK|Mux26~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \REG_BANK|banco[11][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \REG_BANK|banco[8][5]~feeder (
// Equation(s):
// \REG_BANK|banco[8][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \REG_BANK|banco[8][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \REG_BANK|banco[10][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux26~10 (
// Equation(s):
// \REG_BANK|Mux26~10_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][5]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][5]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[8][5]~q ),
	.datac(\REG_BANK|banco[10][5]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~10 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux26~11 (
// Equation(s):
// \REG_BANK|Mux26~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux26~10_combout  & ((\REG_BANK|banco[11][5]~q ))) # (!\REG_BANK|Mux26~10_combout  & (\REG_BANK|banco[9][5]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux26~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][5]~q ),
	.datac(\REG_BANK|banco[11][5]~q ),
	.datad(\REG_BANK|Mux26~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux26~19 (
// Equation(s):
// \REG_BANK|Mux26~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux26~16_combout  & (\REG_BANK|Mux26~18_combout )) # (!\REG_BANK|Mux26~16_combout  & ((\REG_BANK|Mux26~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux26~16_combout ))))

	.dataa(\REG_BANK|Mux26~18_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux26~16_combout ),
	.datad(\REG_BANK|Mux26~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~19 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \REG_BANK|banco[25][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \REG_BANK|banco[29][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \REG_BANK|banco[17][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \REG_BANK|banco[21][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux26~0 (
// Equation(s):
// \REG_BANK|Mux26~0_combout  = (\LATCH_DEC|selA_ [2] & (((\REG_BANK|banco[21][5]~q ) # (\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][5]~q  & ((!\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|banco[17][5]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][5]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~0 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux26~1 (
// Equation(s):
// \REG_BANK|Mux26~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux26~0_combout  & ((\REG_BANK|banco[29][5]~q ))) # (!\REG_BANK|Mux26~0_combout  & (\REG_BANK|banco[25][5]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux26~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][5]~q ),
	.datac(\REG_BANK|banco[29][5]~q ),
	.datad(\REG_BANK|Mux26~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \REG_BANK|banco[31][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \REG_BANK|banco[27][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \REG_BANK|banco[19][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \REG_BANK|banco[23][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux26~7 (
// Equation(s):
// \REG_BANK|Mux26~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][5]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][5]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[19][5]~q ),
	.datad(\REG_BANK|banco[23][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux26~8 (
// Equation(s):
// \REG_BANK|Mux26~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux26~7_combout  & (\REG_BANK|banco[31][5]~q )) # (!\REG_BANK|Mux26~7_combout  & ((\REG_BANK|banco[27][5]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux26~7_combout ))))

	.dataa(\REG_BANK|banco[31][5]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][5]~q ),
	.datad(\REG_BANK|Mux26~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \REG_BANK|banco[16][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \REG_BANK|banco[24][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux26~4 (
// Equation(s):
// \REG_BANK|Mux26~4_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[24][5]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][5]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[16][5]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][5]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~4 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \REG_BANK|banco[20][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \REG_BANK|banco[28][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux26~5 (
// Equation(s):
// \REG_BANK|Mux26~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux26~4_combout  & ((\REG_BANK|banco[28][5]~q ))) # (!\REG_BANK|Mux26~4_combout  & (\REG_BANK|banco[20][5]~q )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux26~4_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux26~4_combout ),
	.datac(\REG_BANK|banco[20][5]~q ),
	.datad(\REG_BANK|banco[28][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~5 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \REG_BANK|banco[30][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \REG_BANK|banco[22][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \REG_BANK|banco[18][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \REG_BANK|banco[26][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux26~2 (
// Equation(s):
// \REG_BANK|Mux26~2_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[26][5]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[18][5]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[18][5]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][5]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~2 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux26~3 (
// Equation(s):
// \REG_BANK|Mux26~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux26~2_combout  & (\REG_BANK|banco[30][5]~q )) # (!\REG_BANK|Mux26~2_combout  & ((\REG_BANK|banco[22][5]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux26~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][5]~q ),
	.datac(\REG_BANK|banco[22][5]~q ),
	.datad(\REG_BANK|Mux26~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux26~6 (
// Equation(s):
// \REG_BANK|Mux26~6_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0]) # (\REG_BANK|Mux26~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux26~5_combout  & (!\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|Mux26~5_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux26~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~6 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux26~9 (
// Equation(s):
// \REG_BANK|Mux26~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux26~6_combout  & ((\REG_BANK|Mux26~8_combout ))) # (!\REG_BANK|Mux26~6_combout  & (\REG_BANK|Mux26~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux26~6_combout ))))

	.dataa(\REG_BANK|Mux26~1_combout ),
	.datab(\REG_BANK|Mux26~8_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux26~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~9 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux26~20 (
// Equation(s):
// \REG_BANK|Mux26~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux26~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux26~19_combout ))

	.dataa(\REG_BANK|Mux26~19_combout ),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(gnd),
	.datad(\REG_BANK|Mux26~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux26~20 .lut_mask = 16'hEE22;
defparam \REG_BANK|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneive_lcell_comb \LATCH_busA|out[5]~feeder (
// Equation(s):
// \LATCH_busA|out[5]~feeder_combout  = \REG_BANK|Mux26~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux26~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[5]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \LATCH_busA|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[5] .is_wysiwyg = "true";
defparam \LATCH_busA|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \ALU|Add1~2 (
// Equation(s):
// \ALU|Add1~2_combout  = (\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (!\ALU|Add1~1 )) # (!\LATCH_busA|out [1] & (\ALU|Add1~1  & VCC)))) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & ((\ALU|Add1~1 ) # (GND))) # (!\LATCH_busA|out [1] & (!\ALU|Add1~1 
// ))))
// \ALU|Add1~3  = CARRY((\LATCH_busB|out [1] & (\LATCH_busA|out [1] & !\ALU|Add1~1 )) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [1]) # (!\ALU|Add1~1 ))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~1 ),
	.combout(\ALU|Add1~2_combout ),
	.cout(\ALU|Add1~3 ));
// synopsys translate_off
defparam \ALU|Add1~2 .lut_mask = 16'h694D;
defparam \ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \ALU|Add1~4 (
// Equation(s):
// \ALU|Add1~4_combout  = ((\LATCH_busB|out [2] $ (\LATCH_busA|out [2] $ (\ALU|Add1~3 )))) # (GND)
// \ALU|Add1~5  = CARRY((\LATCH_busB|out [2] & ((!\ALU|Add1~3 ) # (!\LATCH_busA|out [2]))) # (!\LATCH_busB|out [2] & (!\LATCH_busA|out [2] & !\ALU|Add1~3 )))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~3 ),
	.combout(\ALU|Add1~4_combout ),
	.cout(\ALU|Add1~5 ));
// synopsys translate_off
defparam \ALU|Add1~4 .lut_mask = 16'h962B;
defparam \ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \ALU|Add1~6 (
// Equation(s):
// \ALU|Add1~6_combout  = (\LATCH_busA|out [3] & ((\LATCH_busB|out [3] & (!\ALU|Add1~5 )) # (!\LATCH_busB|out [3] & ((\ALU|Add1~5 ) # (GND))))) # (!\LATCH_busA|out [3] & ((\LATCH_busB|out [3] & (\ALU|Add1~5  & VCC)) # (!\LATCH_busB|out [3] & (!\ALU|Add1~5 
// ))))
// \ALU|Add1~7  = CARRY((\LATCH_busA|out [3] & ((!\ALU|Add1~5 ) # (!\LATCH_busB|out [3]))) # (!\LATCH_busA|out [3] & (!\LATCH_busB|out [3] & !\ALU|Add1~5 )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~5 ),
	.combout(\ALU|Add1~6_combout ),
	.cout(\ALU|Add1~7 ));
// synopsys translate_off
defparam \ALU|Add1~6 .lut_mask = 16'h692B;
defparam \ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \ALU|Add1~8 (
// Equation(s):
// \ALU|Add1~8_combout  = ((\LATCH_busB|out [4] $ (\LATCH_busA|out [4] $ (\ALU|Add1~7 )))) # (GND)
// \ALU|Add1~9  = CARRY((\LATCH_busB|out [4] & ((!\ALU|Add1~7 ) # (!\LATCH_busA|out [4]))) # (!\LATCH_busB|out [4] & (!\LATCH_busA|out [4] & !\ALU|Add1~7 )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~7 ),
	.combout(\ALU|Add1~8_combout ),
	.cout(\ALU|Add1~9 ));
// synopsys translate_off
defparam \ALU|Add1~8 .lut_mask = 16'h962B;
defparam \ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \ALU|Add1~10 (
// Equation(s):
// \ALU|Add1~10_combout  = (\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (!\ALU|Add1~9 )) # (!\LATCH_busA|out [5] & (\ALU|Add1~9  & VCC)))) # (!\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & ((\ALU|Add1~9 ) # (GND))) # (!\LATCH_busA|out [5] & (!\ALU|Add1~9 
// ))))
// \ALU|Add1~11  = CARRY((\LATCH_busB|out [5] & (\LATCH_busA|out [5] & !\ALU|Add1~9 )) # (!\LATCH_busB|out [5] & ((\LATCH_busA|out [5]) # (!\ALU|Add1~9 ))))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~9 ),
	.combout(\ALU|Add1~10_combout ),
	.cout(\ALU|Add1~11 ));
// synopsys translate_off
defparam \ALU|Add1~10 .lut_mask = 16'h694D;
defparam \ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \ALU|Add1~12 (
// Equation(s):
// \ALU|Add1~12_combout  = ((\LATCH_busA|out [6] $ (\LATCH_busB|out [6] $ (\ALU|Add1~11 )))) # (GND)
// \ALU|Add1~13  = CARRY((\LATCH_busA|out [6] & (\LATCH_busB|out [6] & !\ALU|Add1~11 )) # (!\LATCH_busA|out [6] & ((\LATCH_busB|out [6]) # (!\ALU|Add1~11 ))))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~11 ),
	.combout(\ALU|Add1~12_combout ),
	.cout(\ALU|Add1~13 ));
// synopsys translate_off
defparam \ALU|Add1~12 .lut_mask = 16'h964D;
defparam \ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \ALU|Add1~14 (
// Equation(s):
// \ALU|Add1~14_combout  = (\LATCH_busA|out [7] & ((\LATCH_busB|out [7] & (!\ALU|Add1~13 )) # (!\LATCH_busB|out [7] & ((\ALU|Add1~13 ) # (GND))))) # (!\LATCH_busA|out [7] & ((\LATCH_busB|out [7] & (\ALU|Add1~13  & VCC)) # (!\LATCH_busB|out [7] & 
// (!\ALU|Add1~13 ))))
// \ALU|Add1~15  = CARRY((\LATCH_busA|out [7] & ((!\ALU|Add1~13 ) # (!\LATCH_busB|out [7]))) # (!\LATCH_busA|out [7] & (!\LATCH_busB|out [7] & !\ALU|Add1~13 )))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~13 ),
	.combout(\ALU|Add1~14_combout ),
	.cout(\ALU|Add1~15 ));
// synopsys translate_off
defparam \ALU|Add1~14 .lut_mask = 16'h692B;
defparam \ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \ALU|Add1~16 (
// Equation(s):
// \ALU|Add1~16_combout  = ((\LATCH_busB|out [8] $ (\LATCH_busA|out [8] $ (\ALU|Add1~15 )))) # (GND)
// \ALU|Add1~17  = CARRY((\LATCH_busB|out [8] & ((!\ALU|Add1~15 ) # (!\LATCH_busA|out [8]))) # (!\LATCH_busB|out [8] & (!\LATCH_busA|out [8] & !\ALU|Add1~15 )))

	.dataa(\LATCH_busB|out [8]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~15 ),
	.combout(\ALU|Add1~16_combout ),
	.cout(\ALU|Add1~17 ));
// synopsys translate_off
defparam \ALU|Add1~16 .lut_mask = 16'h962B;
defparam \ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \ALU|Add1~18 (
// Equation(s):
// \ALU|Add1~18_combout  = (\LATCH_busA|out [9] & ((\LATCH_busB|out [9] & (!\ALU|Add1~17 )) # (!\LATCH_busB|out [9] & ((\ALU|Add1~17 ) # (GND))))) # (!\LATCH_busA|out [9] & ((\LATCH_busB|out [9] & (\ALU|Add1~17  & VCC)) # (!\LATCH_busB|out [9] & 
// (!\ALU|Add1~17 ))))
// \ALU|Add1~19  = CARRY((\LATCH_busA|out [9] & ((!\ALU|Add1~17 ) # (!\LATCH_busB|out [9]))) # (!\LATCH_busA|out [9] & (!\LATCH_busB|out [9] & !\ALU|Add1~17 )))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busB|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~17 ),
	.combout(\ALU|Add1~18_combout ),
	.cout(\ALU|Add1~19 ));
// synopsys translate_off
defparam \ALU|Add1~18 .lut_mask = 16'h692B;
defparam \ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \ALU|Add1~20 (
// Equation(s):
// \ALU|Add1~20_combout  = ((\LATCH_busA|out [10] $ (\LATCH_busB|out [10] $ (\ALU|Add1~19 )))) # (GND)
// \ALU|Add1~21  = CARRY((\LATCH_busA|out [10] & (\LATCH_busB|out [10] & !\ALU|Add1~19 )) # (!\LATCH_busA|out [10] & ((\LATCH_busB|out [10]) # (!\ALU|Add1~19 ))))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busB|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~19 ),
	.combout(\ALU|Add1~20_combout ),
	.cout(\ALU|Add1~21 ));
// synopsys translate_off
defparam \ALU|Add1~20 .lut_mask = 16'h964D;
defparam \ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \ALU|Add1~22 (
// Equation(s):
// \ALU|Add1~22_combout  = (\LATCH_busA|out [11] & ((\LATCH_busB|out [11] & (!\ALU|Add1~21 )) # (!\LATCH_busB|out [11] & ((\ALU|Add1~21 ) # (GND))))) # (!\LATCH_busA|out [11] & ((\LATCH_busB|out [11] & (\ALU|Add1~21  & VCC)) # (!\LATCH_busB|out [11] & 
// (!\ALU|Add1~21 ))))
// \ALU|Add1~23  = CARRY((\LATCH_busA|out [11] & ((!\ALU|Add1~21 ) # (!\LATCH_busB|out [11]))) # (!\LATCH_busA|out [11] & (!\LATCH_busB|out [11] & !\ALU|Add1~21 )))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~21 ),
	.combout(\ALU|Add1~22_combout ),
	.cout(\ALU|Add1~23 ));
// synopsys translate_off
defparam \ALU|Add1~22 .lut_mask = 16'h692B;
defparam \ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \ALU|Add1~24 (
// Equation(s):
// \ALU|Add1~24_combout  = ((\LATCH_busA|out [12] $ (\LATCH_busB|out [12] $ (\ALU|Add1~23 )))) # (GND)
// \ALU|Add1~25  = CARRY((\LATCH_busA|out [12] & (\LATCH_busB|out [12] & !\ALU|Add1~23 )) # (!\LATCH_busA|out [12] & ((\LATCH_busB|out [12]) # (!\ALU|Add1~23 ))))

	.dataa(\LATCH_busA|out [12]),
	.datab(\LATCH_busB|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~23 ),
	.combout(\ALU|Add1~24_combout ),
	.cout(\ALU|Add1~25 ));
// synopsys translate_off
defparam \ALU|Add1~24 .lut_mask = 16'h964D;
defparam \ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = (\LATCH_busA|out [11] & ((\LATCH_busB|out [11] & (\ALU|Add0~21  & VCC)) # (!\LATCH_busB|out [11] & (!\ALU|Add0~21 )))) # (!\LATCH_busA|out [11] & ((\LATCH_busB|out [11] & (!\ALU|Add0~21 )) # (!\LATCH_busB|out [11] & ((\ALU|Add0~21 
// ) # (GND)))))
// \ALU|Add0~23  = CARRY((\LATCH_busA|out [11] & (!\LATCH_busB|out [11] & !\ALU|Add0~21 )) # (!\LATCH_busA|out [11] & ((!\ALU|Add0~21 ) # (!\LATCH_busB|out [11]))))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~21 ),
	.combout(\ALU|Add0~22_combout ),
	.cout(\ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = ((\LATCH_busB|out [12] $ (\LATCH_busA|out [12] $ (!\ALU|Add0~23 )))) # (GND)
// \ALU|Add0~25  = CARRY((\LATCH_busB|out [12] & ((\LATCH_busA|out [12]) # (!\ALU|Add0~23 ))) # (!\LATCH_busB|out [12] & (\LATCH_busA|out [12] & !\ALU|Add0~23 )))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~23 ),
	.combout(\ALU|Add0~24_combout ),
	.cout(\ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \ALU|out[12]~424 (
// Equation(s):
// \ALU|out[12]~424_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~24_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~24_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~24_combout ),
	.datad(\ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~424 .lut_mask = 16'hA280;
defparam \ALU|out[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \ALU|out[12]~428 (
// Equation(s):
// \ALU|out[12]~428_combout  = (\ALU|out[12]~427_combout ) # ((\ALU|out[12]~425_combout ) # ((\ALU|out[12]~423_combout ) # (\ALU|out[12]~424_combout )))

	.dataa(\ALU|out[12]~427_combout ),
	.datab(\ALU|out[12]~425_combout ),
	.datac(\ALU|out[12]~423_combout ),
	.datad(\ALU|out[12]~424_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~428 .lut_mask = 16'hFFFE;
defparam \ALU|out[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \ALU|out[12]~429 (
// Equation(s):
// \ALU|out[12]~429_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[12]~418_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[12]~422_combout ) # ((\ALU|out[12]~428_combout ))))

	.dataa(\ALU|out[12]~422_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[12]~418_combout ),
	.datad(\ALU|out[12]~428_combout ),
	.cin(gnd),
	.combout(\ALU|out[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[12]~429 .lut_mask = 16'hF3E2;
defparam \ALU|out[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \LATCH_busC|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[12]~429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[12] .is_wysiwyg = "true";
defparam \LATCH_busC|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \REG_BANK|banco[23][12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][12] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux51~7 (
// Equation(s):
// \REG_BANK|Mux51~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[27][12]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][12]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[19][12]~q ),
	.datad(\REG_BANK|banco[27][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux51~8 (
// Equation(s):
// \REG_BANK|Mux51~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux51~7_combout  & ((\REG_BANK|banco[31][12]~q ))) # (!\REG_BANK|Mux51~7_combout  & (\REG_BANK|banco[23][12]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux51~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][12]~q ),
	.datac(\REG_BANK|banco[31][12]~q ),
	.datad(\REG_BANK|Mux51~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux51~0 (
// Equation(s):
// \REG_BANK|Mux51~0_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][12]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][12]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][12]~q ),
	.datad(\REG_BANK|banco[25][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux51~1 (
// Equation(s):
// \REG_BANK|Mux51~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux51~0_combout  & (\REG_BANK|banco[29][12]~q )) # (!\REG_BANK|Mux51~0_combout  & ((\REG_BANK|banco[21][12]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux51~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][12]~q ),
	.datac(\REG_BANK|banco[21][12]~q ),
	.datad(\REG_BANK|Mux51~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux51~4 (
// Equation(s):
// \REG_BANK|Mux51~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][12]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][12]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][12]~q ),
	.datad(\REG_BANK|banco[20][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux51~5 (
// Equation(s):
// \REG_BANK|Mux51~5_combout  = (\REG_BANK|Mux51~4_combout  & (((\REG_BANK|banco[28][12]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux51~4_combout  & (\REG_BANK|banco[24][12]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[24][12]~q ),
	.datab(\REG_BANK|Mux51~4_combout ),
	.datac(\REG_BANK|banco[28][12]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~5 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux51~2 (
// Equation(s):
// \REG_BANK|Mux51~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][12]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][12]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][12]~q ),
	.datad(\REG_BANK|banco[22][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux51~3 (
// Equation(s):
// \REG_BANK|Mux51~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux51~2_combout  & (\REG_BANK|banco[30][12]~q )) # (!\REG_BANK|Mux51~2_combout  & ((\REG_BANK|banco[26][12]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux51~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux51~2_combout ),
	.datac(\REG_BANK|banco[30][12]~q ),
	.datad(\REG_BANK|banco[26][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux51~6 (
// Equation(s):
// \REG_BANK|Mux51~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux51~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux51~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux51~5_combout ),
	.datad(\REG_BANK|Mux51~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux51~9 (
// Equation(s):
// \REG_BANK|Mux51~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux51~6_combout  & (\REG_BANK|Mux51~8_combout )) # (!\REG_BANK|Mux51~6_combout  & ((\REG_BANK|Mux51~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux51~6_combout ))))

	.dataa(\REG_BANK|Mux51~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux51~1_combout ),
	.datad(\REG_BANK|Mux51~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \REG_BANK|Mux51~10 (
// Equation(s):
// \REG_BANK|Mux51~10_combout  = (\LATCH_DEC|selB_ [0] & (((\REG_BANK|banco[5][12]~q ) # (\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][12]~q  & ((!\LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|banco[4][12]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[5][12]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~10 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux51~11 (
// Equation(s):
// \REG_BANK|Mux51~11_combout  = (\REG_BANK|Mux51~10_combout  & ((\REG_BANK|banco[7][12]~q ) # ((!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux51~10_combout  & (((\REG_BANK|banco[6][12]~q  & \LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|Mux51~10_combout ),
	.datab(\REG_BANK|banco[7][12]~q ),
	.datac(\REG_BANK|banco[6][12]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~11 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \REG_BANK|Mux51~17 (
// Equation(s):
// \REG_BANK|Mux51~17_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[13][12]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[12][12]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[12][12]~q ),
	.datad(\REG_BANK|banco[13][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \REG_BANK|Mux51~18 (
// Equation(s):
// \REG_BANK|Mux51~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux51~17_combout  & (\REG_BANK|banco[15][12]~q )) # (!\REG_BANK|Mux51~17_combout  & ((\REG_BANK|banco[14][12]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux51~17_combout ))))

	.dataa(\REG_BANK|banco[15][12]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux51~17_combout ),
	.datad(\REG_BANK|banco[14][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~18 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux51~12 (
// Equation(s):
// \REG_BANK|Mux51~12_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][12]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[8][12]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][12]~q ),
	.datad(\REG_BANK|banco[10][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux51~13 (
// Equation(s):
// \REG_BANK|Mux51~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux51~12_combout  & ((\REG_BANK|banco[11][12]~q ))) # (!\REG_BANK|Mux51~12_combout  & (\REG_BANK|banco[9][12]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux51~12_combout ))))

	.dataa(\REG_BANK|banco[9][12]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][12]~q ),
	.datad(\REG_BANK|Mux51~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux51~14 (
// Equation(s):
// \REG_BANK|Mux51~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][12]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][12]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][12]~q ),
	.datad(\REG_BANK|banco[3][12]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux51~15 (
// Equation(s):
// \REG_BANK|Mux51~15_combout  = (\REG_BANK|Mux51~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][12]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][12]~q ),
	.datad(\REG_BANK|Mux51~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux51~16 (
// Equation(s):
// \REG_BANK|Mux51~16_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux51~13_combout ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((!\LATCH_DEC|selB_ [2] & \REG_BANK|Mux51~15_combout ))))

	.dataa(\REG_BANK|Mux51~13_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux51~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~16 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux51~19 (
// Equation(s):
// \REG_BANK|Mux51~19_combout  = (\REG_BANK|Mux51~16_combout  & (((\REG_BANK|Mux51~18_combout ) # (!\LATCH_DEC|selB_ [2])))) # (!\REG_BANK|Mux51~16_combout  & (\REG_BANK|Mux51~11_combout  & ((\LATCH_DEC|selB_ [2]))))

	.dataa(\REG_BANK|Mux51~11_combout ),
	.datab(\REG_BANK|Mux51~18_combout ),
	.datac(\REG_BANK|Mux51~16_combout ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~19 .lut_mask = 16'hCAF0;
defparam \REG_BANK|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux51~20 (
// Equation(s):
// \REG_BANK|Mux51~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux51~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux51~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux51~9_combout ),
	.datad(\REG_BANK|Mux51~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux51~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \LATCH_busB|out[12]~feeder (
// Equation(s):
// \LATCH_busB|out[12]~feeder_combout  = \REG_BANK|Mux51~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux51~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[12]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \LATCH_busB|out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[12] .is_wysiwyg = "true";
defparam \LATCH_busB|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~3 (
// Equation(s):
// \ALU|ShiftLeft0~3_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [12]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [14]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [14]),
	.datac(\LATCH_busB|out [12]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~3 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~4 (
// Equation(s):
// \ALU|ShiftLeft0~4_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [13]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [15]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busB|out [13]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~4 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~5 (
// Equation(s):
// \ALU|ShiftLeft0~5_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~3_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~4_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~3_combout ),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~5 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~0 (
// Equation(s):
// \ALU|ShiftLeft0~0_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [8]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [10]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [10]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~0 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~2 (
// Equation(s):
// \ALU|ShiftLeft0~2_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~0_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~1_combout )))

	.dataa(\ALU|ShiftLeft0~0_combout ),
	.datab(\LATCH_busA|out [0]),
	.datac(gnd),
	.datad(\ALU|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~2 .lut_mask = 16'hBB88;
defparam \ALU|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~6 (
// Equation(s):
// \ALU|ShiftLeft0~6_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~2_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~5_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~5_combout ),
	.datad(\ALU|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~6 .lut_mask = 16'h5410;
defparam \ALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~7 (
// Equation(s):
// \ALU|ShiftLeft0~7_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [2])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [3])))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [2]),
	.datac(\LATCH_busB|out [3]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~7 .lut_mask = 16'h4450;
defparam \ALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~9 (
// Equation(s):
// \ALU|ShiftLeft0~9_combout  = (\ALU|ShiftLeft0~7_combout ) # ((\ALU|ShiftLeft0~8_combout  & \LATCH_busA|out [1]))

	.dataa(\ALU|ShiftLeft0~8_combout ),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|ShiftLeft0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~9 .lut_mask = 16'hF8F8;
defparam \ALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~10 (
// Equation(s):
// \ALU|ShiftLeft0~10_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [4]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [6]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [6]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~10 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \ALU|ShiftLeft0~11 (
// Equation(s):
// \ALU|ShiftLeft0~11_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [5]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [7]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [7]),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~11 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~12 (
// Equation(s):
// \ALU|ShiftLeft0~12_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~10_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~11_combout )))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~10_combout ),
	.datad(\ALU|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~12 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~13 (
// Equation(s):
// \ALU|ShiftLeft0~13_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftLeft0~9_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~12_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~9_combout ),
	.datad(\ALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~13 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~14 (
// Equation(s):
// \ALU|ShiftLeft0~14_combout  = (\ALU|ShiftLeft0~6_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftLeft0~13_combout ))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~14 .lut_mask = 16'hEECC;
defparam \ALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \REG_BANK|banco[31][13]~feeder (
// Equation(s):
// \REG_BANK|banco[31][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[31][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[31][13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[31][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \REG_BANK|banco[31][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[31][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[27][13]~feeder (
// Equation(s):
// \REG_BANK|banco[27][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[27][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \REG_BANK|banco[27][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \REG_BANK|banco[19][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \REG_BANK|banco[23][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux18~7 (
// Equation(s):
// \REG_BANK|Mux18~7_combout  = (\LATCH_DEC|selA_ [2] & (((\REG_BANK|banco[23][13]~q ) # (\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][13]~q  & ((!\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|banco[19][13]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][13]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~7 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux18~8 (
// Equation(s):
// \REG_BANK|Mux18~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux18~7_combout  & (\REG_BANK|banco[31][13]~q )) # (!\REG_BANK|Mux18~7_combout  & ((\REG_BANK|banco[27][13]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux18~7_combout ))))

	.dataa(\REG_BANK|banco[31][13]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][13]~q ),
	.datad(\REG_BANK|Mux18~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[25][13]~feeder (
// Equation(s):
// \REG_BANK|banco[25][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \REG_BANK|banco[25][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \REG_BANK|banco[21][13]~feeder (
// Equation(s):
// \REG_BANK|banco[21][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [13]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \REG_BANK|banco[21][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \REG_BANK|banco[17][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux18~0 (
// Equation(s):
// \REG_BANK|Mux18~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][13]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][13]~q ),
	.datad(\REG_BANK|banco[17][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux18~1 (
// Equation(s):
// \REG_BANK|Mux18~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux18~0_combout  & ((\REG_BANK|banco[29][13]~q ))) # (!\REG_BANK|Mux18~0_combout  & (\REG_BANK|banco[25][13]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux18~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][13]~q ),
	.datac(\REG_BANK|banco[29][13]~q ),
	.datad(\REG_BANK|Mux18~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \REG_BANK|banco[28][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \REG_BANK|banco[20][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \REG_BANK|banco[16][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \REG_BANK|banco[24][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux18~4 (
// Equation(s):
// \REG_BANK|Mux18~4_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[24][13]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][13]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[16][13]~q ),
	.datac(\REG_BANK|banco[24][13]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~4 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux18~5 (
// Equation(s):
// \REG_BANK|Mux18~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux18~4_combout  & (\REG_BANK|banco[28][13]~q )) # (!\REG_BANK|Mux18~4_combout  & ((\REG_BANK|banco[20][13]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux18~4_combout ))))

	.dataa(\REG_BANK|banco[28][13]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][13]~q ),
	.datad(\REG_BANK|Mux18~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \REG_BANK|banco[30][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \REG_BANK|banco[22][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \REG_BANK|banco[26][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \REG_BANK|banco[18][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux18~2 (
// Equation(s):
// \REG_BANK|Mux18~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][13]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][13]~q ),
	.datad(\REG_BANK|banco[18][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux18~3 (
// Equation(s):
// \REG_BANK|Mux18~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux18~2_combout  & (\REG_BANK|banco[30][13]~q )) # (!\REG_BANK|Mux18~2_combout  & ((\REG_BANK|banco[22][13]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux18~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[30][13]~q ),
	.datac(\REG_BANK|banco[22][13]~q ),
	.datad(\REG_BANK|Mux18~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \REG_BANK|Mux18~6 (
// Equation(s):
// \REG_BANK|Mux18~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux18~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux18~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux18~5_combout ),
	.datad(\REG_BANK|Mux18~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \REG_BANK|Mux18~9 (
// Equation(s):
// \REG_BANK|Mux18~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux18~6_combout  & (\REG_BANK|Mux18~8_combout )) # (!\REG_BANK|Mux18~6_combout  & ((\REG_BANK|Mux18~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux18~6_combout ))))

	.dataa(\REG_BANK|Mux18~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux18~1_combout ),
	.datad(\REG_BANK|Mux18~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \REG_BANK|banco[9][13]~feeder (
// Equation(s):
// \REG_BANK|banco[9][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [13]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \REG_BANK|banco[9][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \REG_BANK|banco[11][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \REG_BANK|banco[10][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \REG_BANK|banco[8][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux18~10 (
// Equation(s):
// \REG_BANK|Mux18~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][13]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][13]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][13]~q ),
	.datad(\REG_BANK|banco[8][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux18~11 (
// Equation(s):
// \REG_BANK|Mux18~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux18~10_combout  & ((\REG_BANK|banco[11][13]~q ))) # (!\REG_BANK|Mux18~10_combout  & (\REG_BANK|banco[9][13]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux18~10_combout ))))

	.dataa(\REG_BANK|banco[9][13]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][13]~q ),
	.datad(\REG_BANK|Mux18~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \REG_BANK|banco[14][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \REG_BANK|banco[15][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \REG_BANK|banco[13][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \REG_BANK|banco[12][13]~feeder (
// Equation(s):
// \REG_BANK|banco[12][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \REG_BANK|banco[12][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \REG_BANK|Mux18~17 (
// Equation(s):
// \REG_BANK|Mux18~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][13]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][13]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][13]~q ),
	.datad(\REG_BANK|banco[12][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \REG_BANK|Mux18~18 (
// Equation(s):
// \REG_BANK|Mux18~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux18~17_combout  & ((\REG_BANK|banco[15][13]~q ))) # (!\REG_BANK|Mux18~17_combout  & (\REG_BANK|banco[14][13]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux18~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][13]~q ),
	.datac(\REG_BANK|banco[15][13]~q ),
	.datad(\REG_BANK|Mux18~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \REG_BANK|banco[1][13]~feeder (
// Equation(s):
// \REG_BANK|banco[1][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \REG_BANK|banco[1][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux18~14 (
// Equation(s):
// \REG_BANK|Mux18~14_combout  = (\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0] & \REG_BANK|banco[1][13]~q ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(gnd),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[1][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~14 .lut_mask = 16'h5A0A;
defparam \REG_BANK|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \REG_BANK|banco[3][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \REG_BANK|banco[2][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux18~15 (
// Equation(s):
// \REG_BANK|Mux18~15_combout  = (\REG_BANK|Mux18~14_combout  & (((\REG_BANK|banco[2][13]~q ) # (!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux18~14_combout  & (\REG_BANK|banco[3][13]~q  & ((\LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|Mux18~14_combout ),
	.datab(\REG_BANK|banco[3][13]~q ),
	.datac(\REG_BANK|banco[2][13]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~15 .lut_mask = 16'hE4AA;
defparam \REG_BANK|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \REG_BANK|banco[6][13]~feeder (
// Equation(s):
// \REG_BANK|banco[6][13]~feeder_combout  = \LATCH_busC|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [13]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][13]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \REG_BANK|banco[6][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \REG_BANK|banco[7][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \REG_BANK|banco[5][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \REG_BANK|banco[4][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux18~12 (
// Equation(s):
// \REG_BANK|Mux18~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][13]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][13]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][13]~q ),
	.datad(\REG_BANK|banco[4][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \REG_BANK|Mux18~13 (
// Equation(s):
// \REG_BANK|Mux18~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux18~12_combout  & ((\REG_BANK|banco[7][13]~q ))) # (!\REG_BANK|Mux18~12_combout  & (\REG_BANK|banco[6][13]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux18~12_combout ))))

	.dataa(\REG_BANK|banco[6][13]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[7][13]~q ),
	.datad(\REG_BANK|Mux18~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \REG_BANK|Mux18~16 (
// Equation(s):
// \REG_BANK|Mux18~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux18~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux18~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux18~15_combout ),
	.datad(\REG_BANK|Mux18~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \REG_BANK|Mux18~19 (
// Equation(s):
// \REG_BANK|Mux18~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux18~16_combout  & ((\REG_BANK|Mux18~18_combout ))) # (!\REG_BANK|Mux18~16_combout  & (\REG_BANK|Mux18~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux18~16_combout ))))

	.dataa(\REG_BANK|Mux18~11_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux18~18_combout ),
	.datad(\REG_BANK|Mux18~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \REG_BANK|Mux18~20 (
// Equation(s):
// \REG_BANK|Mux18~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux18~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux18~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux18~9_combout ),
	.datad(\REG_BANK|Mux18~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux18~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \LATCH_busA|out[13]~feeder (
// Equation(s):
// \LATCH_busA|out[13]~feeder_combout  = \REG_BANK|Mux18~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux18~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[13]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \LATCH_busA|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[13] .is_wysiwyg = "true";
defparam \LATCH_busA|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \ALU|Add1~26 (
// Equation(s):
// \ALU|Add1~26_combout  = (\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & (!\ALU|Add1~25 )) # (!\LATCH_busA|out [13] & (\ALU|Add1~25  & VCC)))) # (!\LATCH_busB|out [13] & ((\LATCH_busA|out [13] & ((\ALU|Add1~25 ) # (GND))) # (!\LATCH_busA|out [13] & 
// (!\ALU|Add1~25 ))))
// \ALU|Add1~27  = CARRY((\LATCH_busB|out [13] & (\LATCH_busA|out [13] & !\ALU|Add1~25 )) # (!\LATCH_busB|out [13] & ((\LATCH_busA|out [13]) # (!\ALU|Add1~25 ))))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_busA|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~25 ),
	.combout(\ALU|Add1~26_combout ),
	.cout(\ALU|Add1~27 ));
// synopsys translate_off
defparam \ALU|Add1~26 .lut_mask = 16'h694D;
defparam \ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \ALU|Add1~28 (
// Equation(s):
// \ALU|Add1~28_combout  = ((\LATCH_busA|out [14] $ (\LATCH_busB|out [14] $ (\ALU|Add1~27 )))) # (GND)
// \ALU|Add1~29  = CARRY((\LATCH_busA|out [14] & (\LATCH_busB|out [14] & !\ALU|Add1~27 )) # (!\LATCH_busA|out [14] & ((\LATCH_busB|out [14]) # (!\ALU|Add1~27 ))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busB|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~27 ),
	.combout(\ALU|Add1~28_combout ),
	.cout(\ALU|Add1~29 ));
// synopsys translate_off
defparam \ALU|Add1~28 .lut_mask = 16'h964D;
defparam \ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \ALU|Add1~30 (
// Equation(s):
// \ALU|Add1~30_combout  = (\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & (!\ALU|Add1~29 )) # (!\LATCH_busA|out [15] & (\ALU|Add1~29  & VCC)))) # (!\LATCH_busB|out [15] & ((\LATCH_busA|out [15] & ((\ALU|Add1~29 ) # (GND))) # (!\LATCH_busA|out [15] & 
// (!\ALU|Add1~29 ))))
// \ALU|Add1~31  = CARRY((\LATCH_busB|out [15] & (\LATCH_busA|out [15] & !\ALU|Add1~29 )) # (!\LATCH_busB|out [15] & ((\LATCH_busA|out [15]) # (!\ALU|Add1~29 ))))

	.dataa(\LATCH_busB|out [15]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~29 ),
	.combout(\ALU|Add1~30_combout ),
	.cout(\ALU|Add1~31 ));
// synopsys translate_off
defparam \ALU|Add1~30 .lut_mask = 16'h694D;
defparam \ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = (\LATCH_busA|out [13] & ((\LATCH_busB|out [13] & (\ALU|Add0~25  & VCC)) # (!\LATCH_busB|out [13] & (!\ALU|Add0~25 )))) # (!\LATCH_busA|out [13] & ((\LATCH_busB|out [13] & (!\ALU|Add0~25 )) # (!\LATCH_busB|out [13] & ((\ALU|Add0~25 
// ) # (GND)))))
// \ALU|Add0~27  = CARRY((\LATCH_busA|out [13] & (!\LATCH_busB|out [13] & !\ALU|Add0~25 )) # (!\LATCH_busA|out [13] & ((!\ALU|Add0~25 ) # (!\LATCH_busB|out [13]))))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busB|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~25 ),
	.combout(\ALU|Add0~26_combout ),
	.cout(\ALU|Add0~27 ));
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = ((\LATCH_busB|out [14] $ (\LATCH_busA|out [14] $ (!\ALU|Add0~27 )))) # (GND)
// \ALU|Add0~29  = CARRY((\LATCH_busB|out [14] & ((\LATCH_busA|out [14]) # (!\ALU|Add0~27 ))) # (!\LATCH_busB|out [14] & (\LATCH_busA|out [14] & !\ALU|Add0~27 )))

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_busA|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~27 ),
	.combout(\ALU|Add0~28_combout ),
	.cout(\ALU|Add0~29 ));
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = (\LATCH_busA|out [15] & ((\LATCH_busB|out [15] & (\ALU|Add0~29  & VCC)) # (!\LATCH_busB|out [15] & (!\ALU|Add0~29 )))) # (!\LATCH_busA|out [15] & ((\LATCH_busB|out [15] & (!\ALU|Add0~29 )) # (!\LATCH_busB|out [15] & ((\ALU|Add0~29 
// ) # (GND)))))
// \ALU|Add0~31  = CARRY((\LATCH_busA|out [15] & (!\LATCH_busB|out [15] & !\ALU|Add0~29 )) # (!\LATCH_busA|out [15] & ((!\ALU|Add0~29 ) # (!\LATCH_busB|out [15]))))

	.dataa(\LATCH_busA|out [15]),
	.datab(\LATCH_busB|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~29 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h9617;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \ALU|Selector16~1 (
// Equation(s):
// \ALU|Selector16~1_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~30_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~30_combout )))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Add1~30_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~1 .lut_mask = 16'hD080;
defparam \ALU|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \ALU|Selector16~2 (
// Equation(s):
// \ALU|Selector16~2_combout  = (\ALU|Selector16~1_combout ) # ((\LATCH_busB|out [15] & \ALU|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\LATCH_busB|out [15]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Selector16~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~2 .lut_mask = 16'hFFC0;
defparam \ALU|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \ALU|Selector16~4 (
// Equation(s):
// \ALU|Selector16~4_combout  = (\ALU|Selector16~3_combout ) # ((\ALU|Selector16~2_combout ) # ((\ALU|out[8]~59_combout  & \ALU|ShiftLeft0~14_combout )))

	.dataa(\ALU|Selector16~3_combout ),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\ALU|ShiftLeft0~14_combout ),
	.datad(\ALU|Selector16~2_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~4 .lut_mask = 16'hFFEA;
defparam \ALU|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \ALU|ShiftRight1~35 (
// Equation(s):
// \ALU|ShiftRight1~35_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [17]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [15]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~35 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \ALU|ShiftRight1~34 (
// Equation(s):
// \ALU|ShiftRight1~34_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [18])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [16])))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [18]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~34 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \ALU|ShiftRight1~36 (
// Equation(s):
// \ALU|ShiftRight1~36_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~34_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight1~35_combout ))

	.dataa(\ALU|ShiftRight1~35_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~36 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneive_lcell_comb \ALU|ShiftRight1~13 (
// Equation(s):
// \ALU|ShiftRight1~13_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~10_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight1~12_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight0~10_combout ),
	.datad(\ALU|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~13 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \ALU|Selector16~8 (
// Equation(s):
// \ALU|Selector16~8_combout  = (!\LATCH_busA|out [2] & ((\LATCH_busA|out [3] & ((\ALU|ShiftRight1~13_combout ))) # (!\LATCH_busA|out [3] & (\ALU|ShiftRight1~36_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~36_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~8 .lut_mask = 16'h5404;
defparam \ALU|Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \ALU|ShiftRight1~27 (
// Equation(s):
// \ALU|ShiftRight1~27_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~23_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight1~26_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~26_combout ),
	.datad(\ALU|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~27 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \ALU|Selector16~7 (
// Equation(s):
// \ALU|Selector16~7_combout  = (\LATCH_busA|out [2] & ((\LATCH_busA|out [3] & ((\ALU|ShiftRight1~3_combout ))) # (!\LATCH_busA|out [3] & (\ALU|ShiftRight1~27_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~27_combout ),
	.datac(\ALU|ShiftRight1~3_combout ),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~7 .lut_mask = 16'hA088;
defparam \ALU|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \ALU|Selector16~5 (
// Equation(s):
// \ALU|Selector16~5_combout  = (\LATCH_busB|out [31] & \LATCH_busA|out [4])

	.dataa(gnd),
	.datab(\LATCH_busB|out [31]),
	.datac(gnd),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~5 .lut_mask = 16'hCC00;
defparam \ALU|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \ALU|Selector16~6 (
// Equation(s):
// \ALU|Selector16~6_combout  = (\ALU|Selector16~5_combout  & ((\ALU|Equal2~1_combout ) # ((\ALU|Selector16~0_combout  & \ALU|Equal1~1_combout ))))

	.dataa(\ALU|Selector16~5_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Selector16~0_combout ),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~6 .lut_mask = 16'hA888;
defparam \ALU|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \ALU|Selector16~9 (
// Equation(s):
// \ALU|Selector16~9_combout  = (\ALU|Selector16~6_combout ) # ((\ALU|out[14]~350_combout  & ((\ALU|Selector16~8_combout ) # (\ALU|Selector16~7_combout ))))

	.dataa(\ALU|Selector16~8_combout ),
	.datab(\ALU|out[14]~350_combout ),
	.datac(\ALU|Selector16~7_combout ),
	.datad(\ALU|Selector16~6_combout ),
	.cin(gnd),
	.combout(\ALU|Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector16~9 .lut_mask = 16'hFFC8;
defparam \ALU|Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \ALU|out[15]~365 (
// Equation(s):
// \ALU|out[15]~365_combout  = (\LATCH_busB|out [31] & \LATCH_aluIn|imm_ [4])

	.dataa(gnd),
	.datab(\LATCH_busB|out [31]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~365 .lut_mask = 16'hCC00;
defparam \ALU|out[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \ALU|out[15]~366 (
// Equation(s):
// \ALU|out[15]~366_combout  = (\ALU|out[15]~365_combout  & ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~1_combout  & \ALU|out[14]~45_combout ))))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[15]~365_combout ),
	.datad(\ALU|out[14]~45_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~366 .lut_mask = 16'hE0C0;
defparam \ALU|out[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~2 (
// Equation(s):
// \ALU|ShiftLeft1~2_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [8]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [10]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [10]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~2 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \ALU|ShiftLeft1~4 (
// Equation(s):
// \ALU|ShiftLeft1~4_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~2_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~3_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~4 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~5 (
// Equation(s):
// \ALU|ShiftLeft1~5_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [12]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [14]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [14]),
	.datac(\LATCH_busB|out [12]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~5 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~6 (
// Equation(s):
// \ALU|ShiftLeft1~6_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [13])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [15])))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_busB|out [15]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~6 .lut_mask = 16'hAACC;
defparam \ALU|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~7 (
// Equation(s):
// \ALU|ShiftLeft1~7_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~5_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~6_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~5_combout ),
	.datad(\ALU|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~7 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \ALU|ShiftLeft1~8 (
// Equation(s):
// \ALU|ShiftLeft1~8_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~4_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~7_combout )))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftLeft1~4_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~8 .lut_mask = 16'h4540;
defparam \ALU|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~15 (
// Equation(s):
// \ALU|ShiftLeft1~15_combout  = (\ALU|ShiftLeft1~8_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftLeft1~14_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~14_combout ),
	.datad(\ALU|ShiftLeft1~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~15 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftLeft1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \ALU|out[14]~360 (
// Equation(s):
// \ALU|out[14]~360_combout  = (!\LATCH_aluIn|imm_ [4] & ((\ALU|Equal2~1_combout ) # ((\ALU|Equal1~0_combout  & \ALU|Equal0~2_combout ))))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~360 .lut_mask = 16'h3320;
defparam \ALU|out[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \ALU|out[15]~359 (
// Equation(s):
// \ALU|out[15]~359_combout  = (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [15])))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(gnd),
	.datad(\LATCH_busB|out [15]),
	.cin(gnd),
	.combout(\ALU|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~359 .lut_mask = 16'h4488;
defparam \ALU|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \ALU|ShiftRight3~36 (
// Equation(s):
// \ALU|ShiftRight3~36_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~34_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~35_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight3~35_combout ),
	.datad(\ALU|ShiftRight3~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~36 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \ALU|out[15]~362 (
// Equation(s):
// \ALU|out[15]~362_combout  = (!\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight3~13_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~36_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~13_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~362 .lut_mask = 16'h4540;
defparam \ALU|out[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \ALU|out[15]~361 (
// Equation(s):
// \ALU|out[15]~361_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight3~3_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~28_combout )))))

	.dataa(\ALU|ShiftRight3~3_combout ),
	.datab(\ALU|ShiftRight3~28_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~361 .lut_mask = 16'hAC00;
defparam \ALU|out[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \ALU|out[15]~363 (
// Equation(s):
// \ALU|out[15]~363_combout  = (\ALU|out[15]~359_combout ) # ((\ALU|out[14]~360_combout  & ((\ALU|out[15]~362_combout ) # (\ALU|out[15]~361_combout ))))

	.dataa(\ALU|out[14]~360_combout ),
	.datab(\ALU|out[15]~359_combout ),
	.datac(\ALU|out[15]~362_combout ),
	.datad(\ALU|out[15]~361_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~363 .lut_mask = 16'hEEEC;
defparam \ALU|out[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \ALU|Add2~26 (
// Equation(s):
// \ALU|Add2~26_combout  = (\LATCH_busB|out [13] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~25  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~25 )))) # (!\LATCH_busB|out [13] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~25 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~25 ) # (GND)))))
// \ALU|Add2~27  = CARRY((\LATCH_busB|out [13] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~25 )) # (!\LATCH_busB|out [13] & ((!\ALU|Add2~25 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [13]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~25 ),
	.combout(\ALU|Add2~26_combout ),
	.cout(\ALU|Add2~27 ));
// synopsys translate_off
defparam \ALU|Add2~26 .lut_mask = 16'h9617;
defparam \ALU|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \ALU|Add2~28 (
// Equation(s):
// \ALU|Add2~28_combout  = ((\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [14] $ (!\ALU|Add2~27 )))) # (GND)
// \ALU|Add2~29  = CARRY((\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [14]) # (!\ALU|Add2~27 ))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [14] & !\ALU|Add2~27 )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~27 ),
	.combout(\ALU|Add2~28_combout ),
	.cout(\ALU|Add2~29 ));
// synopsys translate_off
defparam \ALU|Add2~28 .lut_mask = 16'h698E;
defparam \ALU|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \ALU|Add2~30 (
// Equation(s):
// \ALU|Add2~30_combout  = (\LATCH_busB|out [15] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~29  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~29 )))) # (!\LATCH_busB|out [15] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~29 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~29 ) # (GND)))))
// \ALU|Add2~31  = CARRY((\LATCH_busB|out [15] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~29 )) # (!\LATCH_busB|out [15] & ((!\ALU|Add2~29 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [15]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~29 ),
	.combout(\ALU|Add2~30_combout ),
	.cout(\ALU|Add2~31 ));
// synopsys translate_off
defparam \ALU|Add2~30 .lut_mask = 16'h9617;
defparam \ALU|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \ALU|out[15]~358 (
// Equation(s):
// \ALU|out[15]~358_combout  = (\LATCH_busB|out [15] & ((\ALU|Equal4~0_combout ) # ((\ALU|Selector32~0_combout  & \ALU|Add2~30_combout )))) # (!\LATCH_busB|out [15] & (\ALU|Selector32~0_combout  & (\ALU|Add2~30_combout )))

	.dataa(\LATCH_busB|out [15]),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add2~30_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~358 .lut_mask = 16'hEAC0;
defparam \ALU|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \ALU|out[15]~364 (
// Equation(s):
// \ALU|out[15]~364_combout  = (\ALU|out[15]~363_combout ) # ((\ALU|out[15]~358_combout ) # ((\ALU|ShiftLeft1~15_combout  & \ALU|out[14]~79_combout )))

	.dataa(\ALU|ShiftLeft1~15_combout ),
	.datab(\ALU|out[15]~363_combout ),
	.datac(\ALU|out[15]~358_combout ),
	.datad(\ALU|out[14]~79_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~364 .lut_mask = 16'hFEFC;
defparam \ALU|out[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \ALU|out[15]~368 (
// Equation(s):
// \ALU|out[15]~368_combout  = (\ALU|out[15]~366_combout ) # ((\ALU|out[15]~364_combout ) # ((\LATCH_aluIn|imm_ [11] & \ALU|out[15]~367_combout )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|out[15]~367_combout ),
	.datac(\ALU|out[15]~366_combout ),
	.datad(\ALU|out[15]~364_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~368 .lut_mask = 16'hFFF8;
defparam \ALU|out[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \ALU|out[15]~369 (
// Equation(s):
// \ALU|out[15]~369_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[15]~368_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector16~4_combout ) # ((\ALU|Selector16~9_combout ))))

	.dataa(\ALU|Selector16~4_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|Selector16~9_combout ),
	.datad(\ALU|out[15]~368_combout ),
	.cin(gnd),
	.combout(\ALU|out[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[15]~369 .lut_mask = 16'hFE32;
defparam \ALU|out[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \LATCH_busC|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[15]~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[15] .is_wysiwyg = "true";
defparam \LATCH_busC|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \REG_BANK|banco[20][15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][15] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux48~4 (
// Equation(s):
// \REG_BANK|Mux48~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][15]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][15]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][15]~q ),
	.datad(\REG_BANK|banco[24][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux48~5 (
// Equation(s):
// \REG_BANK|Mux48~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~4_combout  & ((\REG_BANK|banco[28][15]~q ))) # (!\REG_BANK|Mux48~4_combout  & (\REG_BANK|banco[20][15]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux48~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][15]~q ),
	.datac(\REG_BANK|banco[28][15]~q ),
	.datad(\REG_BANK|Mux48~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux48~2 (
// Equation(s):
// \REG_BANK|Mux48~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][15]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][15]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][15]~q ),
	.datad(\REG_BANK|banco[26][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux48~3 (
// Equation(s):
// \REG_BANK|Mux48~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~2_combout  & (\REG_BANK|banco[30][15]~q )) # (!\REG_BANK|Mux48~2_combout  & ((\REG_BANK|banco[22][15]~q ))))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux48~2_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux48~2_combout ),
	.datac(\REG_BANK|banco[30][15]~q ),
	.datad(\REG_BANK|banco[22][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux48~6 (
// Equation(s):
// \REG_BANK|Mux48~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux48~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux48~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux48~5_combout ),
	.datad(\REG_BANK|Mux48~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux48~7 (
// Equation(s):
// \REG_BANK|Mux48~7_combout  = (\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[23][15]~q ) # (\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][15]~q  & ((!\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[19][15]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[23][15]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~7 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux48~8 (
// Equation(s):
// \REG_BANK|Mux48~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~7_combout  & ((\REG_BANK|banco[31][15]~q ))) # (!\REG_BANK|Mux48~7_combout  & (\REG_BANK|banco[27][15]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux48~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][15]~q ),
	.datac(\REG_BANK|banco[31][15]~q ),
	.datad(\REG_BANK|Mux48~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux48~0 (
// Equation(s):
// \REG_BANK|Mux48~0_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[21][15]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][15]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[21][15]~q ),
	.datad(\REG_BANK|banco[17][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux48~1 (
// Equation(s):
// \REG_BANK|Mux48~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~0_combout  & (\REG_BANK|banco[29][15]~q )) # (!\REG_BANK|Mux48~0_combout  & ((\REG_BANK|banco[25][15]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux48~0_combout ))))

	.dataa(\REG_BANK|banco[29][15]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][15]~q ),
	.datad(\REG_BANK|Mux48~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux48~9 (
// Equation(s):
// \REG_BANK|Mux48~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux48~6_combout  & (\REG_BANK|Mux48~8_combout )) # (!\REG_BANK|Mux48~6_combout  & ((\REG_BANK|Mux48~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux48~6_combout ))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux48~6_combout ),
	.datac(\REG_BANK|Mux48~8_combout ),
	.datad(\REG_BANK|Mux48~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~9 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux48~14 (
// Equation(s):
// \REG_BANK|Mux48~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][15]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][15]~q ))))

	.dataa(\REG_BANK|banco[1][15]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][15]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~14 .lut_mask = 16'hC088;
defparam \REG_BANK|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux48~15 (
// Equation(s):
// \REG_BANK|Mux48~15_combout  = (\REG_BANK|Mux48~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[2][15]~q  & \LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|Mux48~14_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][15]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~15 .lut_mask = 16'hBAAA;
defparam \REG_BANK|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux48~12 (
// Equation(s):
// \REG_BANK|Mux48~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][15]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][15]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][15]~q ),
	.datad(\REG_BANK|banco[5][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \REG_BANK|Mux48~13 (
// Equation(s):
// \REG_BANK|Mux48~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux48~12_combout  & ((\REG_BANK|banco[7][15]~q ))) # (!\REG_BANK|Mux48~12_combout  & (\REG_BANK|banco[6][15]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux48~12_combout ))))

	.dataa(\REG_BANK|banco[6][15]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][15]~q ),
	.datad(\REG_BANK|Mux48~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux48~16 (
// Equation(s):
// \REG_BANK|Mux48~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux48~13_combout ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux48~15_combout ))))

	.dataa(\REG_BANK|Mux48~15_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux48~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~16 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux48~17 (
// Equation(s):
// \REG_BANK|Mux48~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][15]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][15]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][15]~q ),
	.datad(\REG_BANK|banco[13][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \REG_BANK|Mux48~18 (
// Equation(s):
// \REG_BANK|Mux48~18_combout  = (\REG_BANK|Mux48~17_combout  & (((\REG_BANK|banco[15][15]~q )) # (!\LATCH_DEC|selB_ [1]))) # (!\REG_BANK|Mux48~17_combout  & (\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[14][15]~q )))

	.dataa(\REG_BANK|Mux48~17_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][15]~q ),
	.datad(\REG_BANK|banco[15][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~18 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux48~10 (
// Equation(s):
// \REG_BANK|Mux48~10_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][15]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[8][15]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[10][15]~q ),
	.datad(\REG_BANK|banco[8][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux48~11 (
// Equation(s):
// \REG_BANK|Mux48~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux48~10_combout  & ((\REG_BANK|banco[11][15]~q ))) # (!\REG_BANK|Mux48~10_combout  & (\REG_BANK|banco[9][15]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux48~10_combout ))))

	.dataa(\REG_BANK|banco[9][15]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux48~10_combout ),
	.datad(\REG_BANK|banco[11][15]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \REG_BANK|Mux48~19 (
// Equation(s):
// \REG_BANK|Mux48~19_combout  = (\REG_BANK|Mux48~16_combout  & (((\REG_BANK|Mux48~18_combout )) # (!\LATCH_DEC|selB_ [3]))) # (!\REG_BANK|Mux48~16_combout  & (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux48~11_combout ))))

	.dataa(\REG_BANK|Mux48~16_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux48~18_combout ),
	.datad(\REG_BANK|Mux48~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~19 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux48~20 (
// Equation(s):
// \REG_BANK|Mux48~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux48~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux48~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux48~9_combout ),
	.datad(\REG_BANK|Mux48~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux48~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \LATCH_busB|out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux48~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[15] .is_wysiwyg = "true";
defparam \LATCH_busB|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \ALU|ShiftRight3~35 (
// Equation(s):
// \ALU|ShiftRight3~35_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [17]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [15]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~35 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \ALU|ShiftRight2~24 (
// Equation(s):
// \ALU|ShiftRight2~24_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [16])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [14])))

	.dataa(\LATCH_busB|out [16]),
	.datab(gnd),
	.datac(\LATCH_busB|out [14]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~24 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftRight2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \ALU|ShiftRight3~37 (
// Equation(s):
// \ALU|ShiftRight3~37_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~35_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~24_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight3~35_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight2~24_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~37 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \ALU|ShiftRight2~29 (
// Equation(s):
// \ALU|ShiftRight2~29_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [12]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [10]))

	.dataa(\LATCH_busB|out [10]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~29 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \ALU|ShiftRight3~39 (
// Equation(s):
// \ALU|ShiftRight3~39_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [13])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [11])))

	.dataa(\LATCH_busB|out [13]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~39 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \ALU|ShiftRight3~41 (
// Equation(s):
// \ALU|ShiftRight3~41_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~39_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~29_combout ))

	.dataa(\ALU|ShiftRight2~29_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~39_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~41 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \ALU|ShiftRight2~30 (
// Equation(s):
// \ALU|ShiftRight2~30_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~37_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~41_combout )))

	.dataa(\ALU|ShiftRight3~37_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~30 .lut_mask = 16'hB8B8;
defparam \ALU|ShiftRight2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \ALU|ShiftRight3~27 (
// Equation(s):
// \ALU|ShiftRight3~27_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [21]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [19]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [19]),
	.datac(gnd),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~27 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \ALU|ShiftRight2~18 (
// Equation(s):
// \ALU|ShiftRight2~18_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [20])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [18])))

	.dataa(\LATCH_busB|out [20]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [18]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~18 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \ALU|ShiftRight3~31 (
// Equation(s):
// \ALU|ShiftRight3~31_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~27_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~18_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight3~27_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight2~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~31 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \ALU|out[10]~451 (
// Equation(s):
// \ALU|out[10]~451_combout  = (\ALU|out[14]~390_combout  & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~16_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~31_combout ))))

	.dataa(\ALU|ShiftRight3~31_combout ),
	.datab(\ALU|ShiftRight3~16_combout ),
	.datac(\ALU|out[14]~390_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~451 .lut_mask = 16'hC0A0;
defparam \ALU|out[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \ALU|out[8]~453 (
// Equation(s):
// \ALU|out[8]~453_combout  = (\LATCH_busB|out [31] & (\LATCH_aluIn|imm_ [4] & (\ALU|Equal2~1_combout  & \LATCH_aluIn|imm_ [3])))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[8]~453_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~453 .lut_mask = 16'h8000;
defparam \ALU|out[8]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \ALU|out[10]~454 (
// Equation(s):
// \ALU|out[10]~454_combout  = (\ALU|out[8]~453_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [10] $ (\LATCH_busB|out [10]))))

	.dataa(\LATCH_aluIn|imm_ [10]),
	.datab(\LATCH_busB|out [10]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[8]~453_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~454 .lut_mask = 16'hFF60;
defparam \ALU|out[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~31 (
// Equation(s):
// \ALU|ShiftLeft1~31_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [7])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [9])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [7]),
	.datac(\LATCH_busB|out [9]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~31 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \ALU|ShiftLeft1~32 (
// Equation(s):
// \ALU|ShiftLeft1~32_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~31_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~2_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~2_combout ),
	.datad(\ALU|ShiftLeft1~31_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~32 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~79 (
// Equation(s):
// \ALU|ShiftLeft1~79_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~29_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~32_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~32_combout ),
	.datad(\ALU|ShiftLeft1~29_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~79 .lut_mask = 16'h3210;
defparam \ALU|ShiftLeft1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \ALU|ShiftLeft1~89 (
// Equation(s):
// \ALU|ShiftLeft1~89_combout  = (\ALU|ShiftLeft1~79_combout ) # ((!\LATCH_aluIn|imm_ [2] & (\LATCH_aluIn|imm_ [3] & \ALU|ShiftLeft1~26_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~26_combout ),
	.datad(\ALU|ShiftLeft1~79_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~89 .lut_mask = 16'hFF40;
defparam \ALU|ShiftLeft1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \ALU|out[10]~452 (
// Equation(s):
// \ALU|out[10]~452_combout  = (\LATCH_aluIn|imm_ [10] & ((\ALU|Equal4~0_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~20_combout )))) # (!\LATCH_aluIn|imm_ [10] & (!\ALU|out[29]~85_combout  & ((\ALU|Add2~20_combout ))))

	.dataa(\LATCH_aluIn|imm_ [10]),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Add2~20_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~452 .lut_mask = 16'hB3A0;
defparam \ALU|out[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \ALU|out[10]~455 (
// Equation(s):
// \ALU|out[10]~455_combout  = (\ALU|out[10]~454_combout ) # ((\ALU|out[10]~452_combout ) # ((\ALU|out[14]~79_combout  & \ALU|ShiftLeft1~89_combout )))

	.dataa(\ALU|out[10]~454_combout ),
	.datab(\ALU|out[14]~79_combout ),
	.datac(\ALU|ShiftLeft1~89_combout ),
	.datad(\ALU|out[10]~452_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~455 .lut_mask = 16'hFFEA;
defparam \ALU|out[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \ALU|out[10]~456 (
// Equation(s):
// \ALU|out[10]~456_combout  = (\ALU|out[10]~451_combout ) # ((\ALU|out[10]~455_combout ) # ((\ALU|ShiftRight2~30_combout  & !\ALU|out[14]~397_combout )))

	.dataa(\ALU|ShiftRight2~30_combout ),
	.datab(\ALU|out[14]~397_combout ),
	.datac(\ALU|out[10]~451_combout ),
	.datad(\ALU|out[10]~455_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~456 .lut_mask = 16'hFFF2;
defparam \ALU|out[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \ALU|out[10]~458 (
// Equation(s):
// \ALU|out[10]~458_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[10]~456_combout ) # ((!\LATCH_aluIn|imm_ [3] & \ALU|out[2]~457_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|out[2]~457_combout ),
	.datad(\ALU|out[10]~456_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~458 .lut_mask = 16'hAA20;
defparam \ALU|out[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneive_lcell_comb \ALU|ShiftRight1~7 (
// Equation(s):
// \ALU|ShiftRight1~7_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [28]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [26]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [26]),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~7 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneive_lcell_comb \ALU|ShiftRight1~6 (
// Equation(s):
// \ALU|ShiftRight1~6_combout  = (\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [29])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [27])))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~6 .lut_mask = 16'hB800;
defparam \ALU|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneive_lcell_comb \ALU|ShiftRight1~8 (
// Equation(s):
// \ALU|ShiftRight1~8_combout  = (\ALU|ShiftRight1~6_combout ) # ((!\LATCH_busA|out [0] & \ALU|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight1~7_combout ),
	.datad(\ALU|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~8 .lut_mask = 16'hFF30;
defparam \ALU|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \ALU|ShiftRight0~5 (
// Equation(s):
// \ALU|ShiftRight0~5_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight1~0_combout  & (!\LATCH_busA|out [1]))) # (!\LATCH_busA|out [2] & (((\ALU|ShiftRight1~8_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~0_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~5 .lut_mask = 16'h5D08;
defparam \ALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \ALU|ShiftRight1~5 (
// Equation(s):
// \ALU|ShiftRight1~5_combout  = (\LATCH_busA|out [0] & (((\LATCH_busB|out [31])))) # (!\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & ((\LATCH_busB|out [31]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [30]))))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~5 .lut_mask = 16'hFE02;
defparam \ALU|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \ALU|ShiftRight1~9 (
// Equation(s):
// \ALU|ShiftRight1~9_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight1~5_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~8_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~5_combout ),
	.datad(\ALU|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~9 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \ALU|out[2]~462 (
// Equation(s):
// \ALU|out[2]~462_combout  = (\ALU|ShiftRight0~5_combout  & ((\ALU|out[14]~370_combout ) # ((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~9_combout )))) # (!\ALU|ShiftRight0~5_combout  & (((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~9_combout ))))

	.dataa(\ALU|ShiftRight0~5_combout ),
	.datab(\ALU|out[14]~370_combout ),
	.datac(\ALU|out[14]~376_combout ),
	.datad(\ALU|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~462_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~462 .lut_mask = 16'hF888;
defparam \ALU|out[2]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \ALU|ShiftLeft0~34 (
// Equation(s):
// \ALU|ShiftLeft0~34_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~33_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~0_combout )))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~33_combout ),
	.datad(\ALU|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~34 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \ALU|ShiftLeft0~41 (
// Equation(s):
// \ALU|ShiftLeft0~41_combout  = (!\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [0])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [2])))))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~41 .lut_mask = 16'h2230;
defparam \ALU|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~40 (
// Equation(s):
// \ALU|ShiftLeft0~40_combout  = (!\LATCH_busA|out [1] & (\LATCH_busB|out [1] & \LATCH_busA|out [0]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~40 .lut_mask = 16'h3000;
defparam \ALU|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~76 (
// Equation(s):
// \ALU|ShiftLeft0~76_combout  = (\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~41_combout ) # (\ALU|ShiftLeft0~40_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~41_combout ),
	.datad(\ALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~76 .lut_mask = 16'h2220;
defparam \ALU|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~38 (
// Equation(s):
// \ALU|ShiftLeft0~38_combout  = (\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [3])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [5])))))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~38 .lut_mask = 16'hB800;
defparam \ALU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \ALU|out[27]~138 (
// Equation(s):
// \ALU|out[27]~138_combout  = (!\LATCH_busA|out [3] & \LATCH_busA|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|out[27]~138_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~138 .lut_mask = 16'h0F00;
defparam \ALU|out[27]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \ALU|ShiftLeft0~77 (
// Equation(s):
// \ALU|ShiftLeft0~77_combout  = (\ALU|out[27]~138_combout  & ((\ALU|ShiftLeft0~38_combout ) # ((!\LATCH_busA|out [0] & \ALU|ShiftLeft0~10_combout ))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|ShiftLeft0~10_combout ),
	.datac(\ALU|ShiftLeft0~38_combout ),
	.datad(\ALU|out[27]~138_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~77 .lut_mask = 16'hF400;
defparam \ALU|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \ALU|ShiftLeft0~78 (
// Equation(s):
// \ALU|ShiftLeft0~78_combout  = (\ALU|ShiftLeft0~76_combout ) # ((\ALU|ShiftLeft0~77_combout ) # ((\ALU|ShiftLeft0~34_combout  & \ALU|ShiftLeft0~32_combout )))

	.dataa(\ALU|ShiftLeft0~34_combout ),
	.datab(\ALU|ShiftLeft0~76_combout ),
	.datac(\ALU|ShiftLeft0~77_combout ),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~78 .lut_mask = 16'hFEFC;
defparam \ALU|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight1~39 (
// Equation(s):
// \ALU|ShiftRight1~39_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [13])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [11])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [13]),
	.datac(\LATCH_busB|out [11]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~39 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \ALU|ShiftRight0~28 (
// Equation(s):
// \ALU|ShiftRight0~28_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [12])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [10])))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [12]),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~28 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \ALU|ShiftRight1~41 (
// Equation(s):
// \ALU|ShiftRight1~41_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight1~39_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight0~28_combout )))

	.dataa(\ALU|ShiftRight1~39_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~41 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \ALU|ShiftRight1~37 (
// Equation(s):
// \ALU|ShiftRight1~37_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight1~35_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight0~23_combout )))

	.dataa(\ALU|ShiftRight1~35_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~37 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \ALU|ShiftRight0~29 (
// Equation(s):
// \ALU|ShiftRight0~29_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight1~37_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~41_combout ))

	.dataa(\ALU|ShiftRight1~41_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~29 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \ALU|out[14]~443 (
// Equation(s):
// \ALU|out[14]~443_combout  = (\LATCH_busA|out [4]) # ((\LATCH_busA|out [3]) # ((!\ALU|Equal1~1_combout  & !\ALU|Equal2~1_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|Equal1~1_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~443_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~443 .lut_mask = 16'hEEEF;
defparam \ALU|out[14]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \ALU|out[9]~648 (
// Equation(s):
// \ALU|out[9]~648_combout  = (\LATCH_busB|out [31] & (\LATCH_busA|out [4] & (\LATCH_busA|out [3] & \ALU|Equal2~1_combout )))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [4]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~648_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~648 .lut_mask = 16'h8000;
defparam \ALU|out[9]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (\ALU|Add0~1  & VCC)) # (!\LATCH_busA|out [1] & (!\ALU|Add0~1 )))) # (!\LATCH_busB|out [1] & ((\LATCH_busA|out [1] & (!\ALU|Add0~1 )) # (!\LATCH_busA|out [1] & ((\ALU|Add0~1 ) # 
// (GND)))))
// \ALU|Add0~3  = CARRY((\LATCH_busB|out [1] & (!\LATCH_busA|out [1] & !\ALU|Add0~1 )) # (!\LATCH_busB|out [1] & ((!\ALU|Add0~1 ) # (!\LATCH_busA|out [1]))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_busA|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1 ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\LATCH_busA|out [2] $ (\LATCH_busB|out [2] $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\LATCH_busA|out [2] & ((\LATCH_busB|out [2]) # (!\ALU|Add0~3 ))) # (!\LATCH_busA|out [2] & (\LATCH_busB|out [2] & !\ALU|Add0~3 )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\LATCH_busA|out [3] & ((\LATCH_busB|out [3] & (\ALU|Add0~5  & VCC)) # (!\LATCH_busB|out [3] & (!\ALU|Add0~5 )))) # (!\LATCH_busA|out [3] & ((\LATCH_busB|out [3] & (!\ALU|Add0~5 )) # (!\LATCH_busB|out [3] & ((\ALU|Add0~5 ) # 
// (GND)))))
// \ALU|Add0~7  = CARRY((\LATCH_busA|out [3] & (!\LATCH_busB|out [3] & !\ALU|Add0~5 )) # (!\LATCH_busA|out [3] & ((!\ALU|Add0~5 ) # (!\LATCH_busB|out [3]))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\LATCH_busB|out [4] $ (\LATCH_busA|out [4] $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\LATCH_busB|out [4] & ((\LATCH_busA|out [4]) # (!\ALU|Add0~7 ))) # (!\LATCH_busB|out [4] & (\LATCH_busA|out [4] & !\ALU|Add0~7 )))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (\ALU|Add0~9  & VCC)) # (!\LATCH_busA|out [5] & (!\ALU|Add0~9 )))) # (!\LATCH_busB|out [5] & ((\LATCH_busA|out [5] & (!\ALU|Add0~9 )) # (!\LATCH_busA|out [5] & ((\ALU|Add0~9 ) # 
// (GND)))))
// \ALU|Add0~11  = CARRY((\LATCH_busB|out [5] & (!\LATCH_busA|out [5] & !\ALU|Add0~9 )) # (!\LATCH_busB|out [5] & ((!\ALU|Add0~9 ) # (!\LATCH_busA|out [5]))))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_busA|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\LATCH_busA|out [6] $ (\LATCH_busB|out [6] $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\LATCH_busA|out [6] & ((\LATCH_busB|out [6]) # (!\ALU|Add0~11 ))) # (!\LATCH_busA|out [6] & (\LATCH_busB|out [6] & !\ALU|Add0~11 )))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\LATCH_busA|out [7] & ((\LATCH_busB|out [7] & (\ALU|Add0~13  & VCC)) # (!\LATCH_busB|out [7] & (!\ALU|Add0~13 )))) # (!\LATCH_busA|out [7] & ((\LATCH_busB|out [7] & (!\ALU|Add0~13 )) # (!\LATCH_busB|out [7] & ((\ALU|Add0~13 ) # 
// (GND)))))
// \ALU|Add0~15  = CARRY((\LATCH_busA|out [7] & (!\LATCH_busB|out [7] & !\ALU|Add0~13 )) # (!\LATCH_busA|out [7] & ((!\ALU|Add0~13 ) # (!\LATCH_busB|out [7]))))

	.dataa(\LATCH_busA|out [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout(\ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ((\LATCH_busA|out [8] $ (\LATCH_busB|out [8] $ (!\ALU|Add0~15 )))) # (GND)
// \ALU|Add0~17  = CARRY((\LATCH_busA|out [8] & ((\LATCH_busB|out [8]) # (!\ALU|Add0~15 ))) # (!\LATCH_busA|out [8] & (\LATCH_busB|out [8] & !\ALU|Add0~15 )))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busB|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~15 ),
	.combout(\ALU|Add0~16_combout ),
	.cout(\ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = (\LATCH_busA|out [9] & ((\LATCH_busB|out [9] & (\ALU|Add0~17  & VCC)) # (!\LATCH_busB|out [9] & (!\ALU|Add0~17 )))) # (!\LATCH_busA|out [9] & ((\LATCH_busB|out [9] & (!\ALU|Add0~17 )) # (!\LATCH_busB|out [9] & ((\ALU|Add0~17 ) # 
// (GND)))))
// \ALU|Add0~19  = CARRY((\LATCH_busA|out [9] & (!\LATCH_busB|out [9] & !\ALU|Add0~17 )) # (!\LATCH_busA|out [9] & ((!\ALU|Add0~17 ) # (!\LATCH_busB|out [9]))))

	.dataa(\LATCH_busA|out [9]),
	.datab(\LATCH_busB|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~17 ),
	.combout(\ALU|Add0~18_combout ),
	.cout(\ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = ((\LATCH_busA|out [10] $ (\LATCH_busB|out [10] $ (!\ALU|Add0~19 )))) # (GND)
// \ALU|Add0~21  = CARRY((\LATCH_busA|out [10] & ((\LATCH_busB|out [10]) # (!\ALU|Add0~19 ))) # (!\LATCH_busA|out [10] & (\LATCH_busB|out [10] & !\ALU|Add0~19 )))

	.dataa(\LATCH_busA|out [10]),
	.datab(\LATCH_busB|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~19 ),
	.combout(\ALU|Add0~20_combout ),
	.cout(\ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \ALU|out[10]~459 (
// Equation(s):
// \ALU|out[10]~459_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~20_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~20_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~20_combout ),
	.datad(\ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~459 .lut_mask = 16'hA820;
defparam \ALU|out[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \ALU|out[10]~460 (
// Equation(s):
// \ALU|out[10]~460_combout  = (\ALU|out[9]~648_combout ) # ((\ALU|out[10]~459_combout ) # ((\ALU|ShiftRight0~29_combout  & !\ALU|out[14]~443_combout )))

	.dataa(\ALU|ShiftRight0~29_combout ),
	.datab(\ALU|out[14]~443_combout ),
	.datac(\ALU|out[9]~648_combout ),
	.datad(\ALU|out[10]~459_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~460 .lut_mask = 16'hFFF2;
defparam \ALU|out[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \ALU|out[10]~461 (
// Equation(s):
// \ALU|out[10]~461_combout  = (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[10]~460_combout ) # ((\ALU|out[8]~59_combout  & \ALU|ShiftLeft0~78_combout ))))

	.dataa(\ALU|out[8]~59_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|ShiftLeft0~78_combout ),
	.datad(\ALU|out[10]~460_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~461 .lut_mask = 16'h3320;
defparam \ALU|out[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \ALU|out[10]~463 (
// Equation(s):
// \ALU|out[10]~463_combout  = (\ALU|out[10]~461_combout ) # ((\ALU|out[2]~462_combout  & (!\LATCH_aluIn|imm_en_~q  & !\LATCH_busA|out [3])))

	.dataa(\ALU|out[2]~462_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[10]~461_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~463 .lut_mask = 16'hFF02;
defparam \ALU|out[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \ALU|out[10]~470 (
// Equation(s):
// \ALU|out[10]~470_combout  = (\ALU|out[10]~469_combout ) # ((\ALU|out[10]~466_combout ) # ((\ALU|out[10]~458_combout ) # (\ALU|out[10]~463_combout )))

	.dataa(\ALU|out[10]~469_combout ),
	.datab(\ALU|out[10]~466_combout ),
	.datac(\ALU|out[10]~458_combout ),
	.datad(\ALU|out[10]~463_combout ),
	.cin(gnd),
	.combout(\ALU|out[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[10]~470 .lut_mask = 16'hFFFE;
defparam \ALU|out[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \LATCH_busC|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[10]~470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[10] .is_wysiwyg = "true";
defparam \LATCH_busC|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \REG_BANK|banco[7][10]~feeder (
// Equation(s):
// \REG_BANK|banco[7][10]~feeder_combout  = \LATCH_busC|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][10]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \REG_BANK|banco[7][10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][10] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux21~10 (
// Equation(s):
// \REG_BANK|Mux21~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][10]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][10]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[4][10]~q ),
	.datad(\REG_BANK|banco[5][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux21~11 (
// Equation(s):
// \REG_BANK|Mux21~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux21~10_combout  & (\REG_BANK|banco[7][10]~q )) # (!\REG_BANK|Mux21~10_combout  & ((\REG_BANK|banco[6][10]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux21~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][10]~q ),
	.datac(\REG_BANK|Mux21~10_combout ),
	.datad(\REG_BANK|banco[6][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~11 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \REG_BANK|Mux21~14 (
// Equation(s):
// \REG_BANK|Mux21~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][10]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][10]~q ),
	.datad(\REG_BANK|banco[1][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux21~15 (
// Equation(s):
// \REG_BANK|Mux21~15_combout  = (\REG_BANK|Mux21~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[2][10]~q  & \LATCH_DEC|selA_ [1])))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[2][10]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux21~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux21~12 (
// Equation(s):
// \REG_BANK|Mux21~12_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][10]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][10]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][10]~q ),
	.datad(\REG_BANK|banco[8][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux21~13 (
// Equation(s):
// \REG_BANK|Mux21~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux21~12_combout  & ((\REG_BANK|banco[11][10]~q ))) # (!\REG_BANK|Mux21~12_combout  & (\REG_BANK|banco[9][10]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux21~12_combout ))))

	.dataa(\REG_BANK|banco[9][10]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][10]~q ),
	.datad(\REG_BANK|Mux21~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux21~16 (
// Equation(s):
// \REG_BANK|Mux21~16_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|Mux21~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux21~15_combout )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux21~15_combout ),
	.datad(\REG_BANK|Mux21~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux21~17 (
// Equation(s):
// \REG_BANK|Mux21~17_combout  = (\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[13][10]~q ) # (\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][10]~q  & ((!\LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|banco[12][10]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][10]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~17 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux21~18 (
// Equation(s):
// \REG_BANK|Mux21~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux21~17_combout  & (\REG_BANK|banco[15][10]~q )) # (!\REG_BANK|Mux21~17_combout  & ((\REG_BANK|banco[14][10]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux21~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[15][10]~q ),
	.datac(\REG_BANK|banco[14][10]~q ),
	.datad(\REG_BANK|Mux21~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux21~19 (
// Equation(s):
// \REG_BANK|Mux21~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux21~16_combout  & ((\REG_BANK|Mux21~18_combout ))) # (!\REG_BANK|Mux21~16_combout  & (\REG_BANK|Mux21~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux21~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux21~11_combout ),
	.datac(\REG_BANK|Mux21~16_combout ),
	.datad(\REG_BANK|Mux21~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~19 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux21~0 (
// Equation(s):
// \REG_BANK|Mux21~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2]) # (\REG_BANK|banco[25][10]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][10]~q  & (!\LATCH_DEC|selA_ [2])))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[17][10]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[25][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~0 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux21~1 (
// Equation(s):
// \REG_BANK|Mux21~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux21~0_combout  & (\REG_BANK|banco[29][10]~q )) # (!\REG_BANK|Mux21~0_combout  & ((\REG_BANK|banco[21][10]~q ))))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux21~0_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux21~0_combout ),
	.datac(\REG_BANK|banco[29][10]~q ),
	.datad(\REG_BANK|banco[21][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~1 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux21~7 (
// Equation(s):
// \REG_BANK|Mux21~7_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][10]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[19][10]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[19][10]~q ),
	.datad(\REG_BANK|banco[27][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux21~8 (
// Equation(s):
// \REG_BANK|Mux21~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux21~7_combout  & ((\REG_BANK|banco[31][10]~q ))) # (!\REG_BANK|Mux21~7_combout  & (\REG_BANK|banco[23][10]~q )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux21~7_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux21~7_combout ),
	.datac(\REG_BANK|banco[23][10]~q ),
	.datad(\REG_BANK|banco[31][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~8 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux21~2 (
// Equation(s):
// \REG_BANK|Mux21~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][10]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][10]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][10]~q ),
	.datad(\REG_BANK|banco[18][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux21~3 (
// Equation(s):
// \REG_BANK|Mux21~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux21~2_combout  & (\REG_BANK|banco[30][10]~q )) # (!\REG_BANK|Mux21~2_combout  & ((\REG_BANK|banco[26][10]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux21~2_combout ))))

	.dataa(\REG_BANK|banco[30][10]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][10]~q ),
	.datad(\REG_BANK|Mux21~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~3 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux21~4 (
// Equation(s):
// \REG_BANK|Mux21~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][10]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][10]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][10]~q ),
	.datad(\REG_BANK|banco[16][10]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux21~5 (
// Equation(s):
// \REG_BANK|Mux21~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux21~4_combout  & (\REG_BANK|banco[28][10]~q )) # (!\REG_BANK|Mux21~4_combout  & ((\REG_BANK|banco[24][10]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux21~4_combout ))))

	.dataa(\REG_BANK|banco[28][10]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][10]~q ),
	.datad(\REG_BANK|Mux21~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux21~6 (
// Equation(s):
// \REG_BANK|Mux21~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux21~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux21~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux21~3_combout ),
	.datad(\REG_BANK|Mux21~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux21~9 (
// Equation(s):
// \REG_BANK|Mux21~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux21~6_combout  & ((\REG_BANK|Mux21~8_combout ))) # (!\REG_BANK|Mux21~6_combout  & (\REG_BANK|Mux21~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux21~6_combout ))))

	.dataa(\REG_BANK|Mux21~1_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux21~8_combout ),
	.datad(\REG_BANK|Mux21~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~9 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux21~20 (
// Equation(s):
// \REG_BANK|Mux21~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux21~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux21~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux21~19_combout ),
	.datad(\REG_BANK|Mux21~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux21~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \LATCH_busA|out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux21~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[10] .is_wysiwyg = "true";
defparam \LATCH_busA|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \ALU|out[11]~445 (
// Equation(s):
// \ALU|out[11]~445_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~22_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~22_combout ))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add0~22_combout ),
	.datad(\ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~445 .lut_mask = 16'hC840;
defparam \ALU|out[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \ALU|out[11]~449 (
// Equation(s):
// \ALU|out[11]~449_combout  = (\ALU|out[11]~448_combout ) # ((\ALU|out[11]~445_combout ) # ((\LATCH_busB|out [11] & \ALU|Equal4~0_combout )))

	.dataa(\LATCH_busB|out [11]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|out[11]~448_combout ),
	.datad(\ALU|out[11]~445_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~449 .lut_mask = 16'hFFF8;
defparam \ALU|out[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \ALU|out[11]~440 (
// Equation(s):
// \ALU|out[11]~440_combout  = (\ALU|out[14]~439_combout  & ((\LATCH_busA|out [2] & (\ALU|ShiftRight1~13_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~27_combout )))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~13_combout ),
	.datac(\ALU|ShiftRight1~27_combout ),
	.datad(\ALU|out[14]~439_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~440 .lut_mask = 16'hD800;
defparam \ALU|out[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \ALU|ShiftRight1~38 (
// Equation(s):
// \ALU|ShiftRight1~38_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [14])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [12])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [14]),
	.datac(\LATCH_busB|out [12]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~38 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \ALU|ShiftRight1~40 (
// Equation(s):
// \ALU|ShiftRight1~40_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~38_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight1~39_combout ))

	.dataa(\ALU|ShiftRight1~39_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~40 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \ALU|ShiftRight0~27 (
// Equation(s):
// \ALU|ShiftRight0~27_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight1~36_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~40_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight1~36_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~27 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \ALU|ShiftLeft0~73 (
// Equation(s):
// \ALU|ShiftLeft0~73_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\ALU|ShiftLeft0~12_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~2_combout )))))

	.dataa(\ALU|ShiftLeft0~12_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~73 .lut_mask = 16'h2320;
defparam \ALU|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~74 (
// Equation(s):
// \ALU|ShiftLeft0~74_combout  = (\ALU|ShiftLeft0~73_combout ) # ((\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & \ALU|ShiftLeft0~9_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~9_combout ),
	.datad(\ALU|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~74 .lut_mask = 16'hFF20;
defparam \ALU|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_lcell_comb \ALU|ShiftRight0~4 (
// Equation(s):
// \ALU|ShiftRight0~4_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~3_combout  & (\LATCH_busB|out [31]))) # (!\LATCH_busA|out [2] & (((\ALU|ShiftRight1~3_combout ))))

	.dataa(\ALU|ShiftRight0~3_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|ShiftRight1~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~4 .lut_mask = 16'hB380;
defparam \ALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \ALU|out[11]~441 (
// Equation(s):
// \ALU|out[11]~441_combout  = (\ALU|Equal1~1_combout  & (\ALU|ShiftRight0~4_combout  & \LATCH_busA|out [4]))

	.dataa(gnd),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|ShiftRight0~4_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~441 .lut_mask = 16'hC000;
defparam \ALU|out[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \ALU|out[11]~442 (
// Equation(s):
// \ALU|out[11]~442_combout  = (\ALU|ShiftLeft0~74_combout  & ((\ALU|out[8]~59_combout ) # ((!\LATCH_busA|out [3] & \ALU|out[11]~441_combout )))) # (!\ALU|ShiftLeft0~74_combout  & (((!\LATCH_busA|out [3] & \ALU|out[11]~441_combout ))))

	.dataa(\ALU|ShiftLeft0~74_combout ),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[11]~441_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~442 .lut_mask = 16'h8F88;
defparam \ALU|out[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \ALU|out[11]~444 (
// Equation(s):
// \ALU|out[11]~444_combout  = (\ALU|out[11]~440_combout ) # ((\ALU|out[11]~442_combout ) # ((\ALU|ShiftRight0~27_combout  & !\ALU|out[14]~443_combout )))

	.dataa(\ALU|out[11]~440_combout ),
	.datab(\ALU|ShiftRight0~27_combout ),
	.datac(\ALU|out[14]~443_combout ),
	.datad(\ALU|out[11]~442_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~444 .lut_mask = 16'hFFAE;
defparam \ALU|out[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \ALU|out[11]~435 (
// Equation(s):
// \ALU|out[11]~435_combout  = (\LATCH_aluIn|imm_ [11] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [11]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|out[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~435 .lut_mask = 16'hA8A0;
defparam \ALU|out[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \ALU|out[11]~431 (
// Equation(s):
// \ALU|out[11]~431_combout  = (\ALU|Equal1~0_combout  & (\ALU|Equal0~2_combout  & (!\LATCH_aluIn|imm_ [3] & \LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~431 .lut_mask = 16'h0800;
defparam \ALU|out[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \ALU|ShiftLeft1~76 (
// Equation(s):
// \ALU|ShiftLeft1~76_combout  = (\ALU|ShiftLeft1~44_combout  & ((\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~2_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~3_combout )))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\ALU|ShiftLeft1~2_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~76 .lut_mask = 16'hD080;
defparam \ALU|ShiftLeft1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~13 (
// Equation(s):
// \ALU|ShiftLeft1~13_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [5])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [7])))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~13 .lut_mask = 16'h5140;
defparam \ALU|ShiftLeft1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~75 (
// Equation(s):
// \ALU|ShiftLeft1~75_combout  = (\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~12_combout ) # (\ALU|ShiftLeft1~13_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~12_combout ),
	.datad(\ALU|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~75 .lut_mask = 16'h2220;
defparam \ALU|ShiftLeft1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~9 (
// Equation(s):
// \ALU|ShiftLeft1~9_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [2]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [3]))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [3]),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~9 .lut_mask = 16'h5044;
defparam \ALU|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~11 (
// Equation(s):
// \ALU|ShiftLeft1~11_combout  = (\ALU|ShiftLeft1~9_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftLeft1~10_combout ))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~10_combout ),
	.datad(\ALU|ShiftLeft1~9_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~11 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~77 (
// Equation(s):
// \ALU|ShiftLeft1~77_combout  = (\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~77 .lut_mask = 16'h00F0;
defparam \ALU|ShiftLeft1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~78 (
// Equation(s):
// \ALU|ShiftLeft1~78_combout  = (\ALU|ShiftLeft1~76_combout ) # ((\ALU|ShiftLeft1~75_combout ) # ((\ALU|ShiftLeft1~11_combout  & \ALU|ShiftLeft1~77_combout )))

	.dataa(\ALU|ShiftLeft1~76_combout ),
	.datab(\ALU|ShiftLeft1~75_combout ),
	.datac(\ALU|ShiftLeft1~11_combout ),
	.datad(\ALU|ShiftLeft1~77_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~78 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftLeft1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \ALU|out[11]~432 (
// Equation(s):
// \ALU|out[11]~432_combout  = (\ALU|out[14]~79_combout  & ((\ALU|ShiftLeft1~78_combout ) # ((\ALU|ShiftRight2~4_combout  & \ALU|out[11]~431_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|ShiftRight2~4_combout  & (\ALU|out[11]~431_combout )))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|ShiftRight2~4_combout ),
	.datac(\ALU|out[11]~431_combout ),
	.datad(\ALU|ShiftLeft1~78_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~432 .lut_mask = 16'hEAC0;
defparam \ALU|out[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \ALU|ShiftRight3~40 (
// Equation(s):
// \ALU|ShiftRight3~40_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~38_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~39_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight3~38_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~39_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~40 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \ALU|ShiftRight2~28 (
// Equation(s):
// \ALU|ShiftRight2~28_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~36_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~40_combout ))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight3~40_combout ),
	.datad(\ALU|ShiftRight3~36_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~28 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \ALU|out[11]~430 (
// Equation(s):
// \ALU|out[11]~430_combout  = (\ALU|out[14]~390_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~13_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~28_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~13_combout ),
	.datac(\ALU|ShiftRight3~28_combout ),
	.datad(\ALU|out[14]~390_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~430 .lut_mask = 16'hD800;
defparam \ALU|out[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \ALU|out[11]~433 (
// Equation(s):
// \ALU|out[11]~433_combout  = (\ALU|out[11]~432_combout ) # ((\ALU|out[11]~430_combout ) # ((!\ALU|out[14]~397_combout  & \ALU|ShiftRight2~28_combout )))

	.dataa(\ALU|out[14]~397_combout ),
	.datab(\ALU|out[11]~432_combout ),
	.datac(\ALU|ShiftRight2~28_combout ),
	.datad(\ALU|out[11]~430_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~433 .lut_mask = 16'hFFDC;
defparam \ALU|out[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \ALU|out[11]~436 (
// Equation(s):
// \ALU|out[11]~436_combout  = (\ALU|out[14]~384_combout  & ((\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftRight3~3_combout ))) # (!\ALU|ShiftLeft1~44_combout  & (\LATCH_busB|out [31]))))

	.dataa(\ALU|out[14]~384_combout ),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftRight3~3_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~436 .lut_mask = 16'hA088;
defparam \ALU|out[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \ALU|out[11]~437 (
// Equation(s):
// \ALU|out[11]~437_combout  = (\ALU|out[11]~436_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [11]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busB|out [11]),
	.datad(\ALU|out[11]~436_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~437 .lut_mask = 16'hFF48;
defparam \ALU|out[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \ALU|out[11]~434 (
// Equation(s):
// \ALU|out[11]~434_combout  = (\ALU|out[29]~85_combout  & (\LATCH_busB|out [11] & (\ALU|Equal4~0_combout ))) # (!\ALU|out[29]~85_combout  & ((\ALU|Add2~22_combout ) # ((\LATCH_busB|out [11] & \ALU|Equal4~0_combout ))))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\LATCH_busB|out [11]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Add2~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~434 .lut_mask = 16'hD5C0;
defparam \ALU|out[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \ALU|out[11]~438 (
// Equation(s):
// \ALU|out[11]~438_combout  = (\ALU|out[11]~435_combout ) # ((\ALU|out[11]~433_combout ) # ((\ALU|out[11]~437_combout ) # (\ALU|out[11]~434_combout )))

	.dataa(\ALU|out[11]~435_combout ),
	.datab(\ALU|out[11]~433_combout ),
	.datac(\ALU|out[11]~437_combout ),
	.datad(\ALU|out[11]~434_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~438 .lut_mask = 16'hFFFE;
defparam \ALU|out[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \ALU|out[11]~450 (
// Equation(s):
// \ALU|out[11]~450_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[11]~438_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[11]~449_combout ) # ((\ALU|out[11]~444_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[11]~449_combout ),
	.datac(\ALU|out[11]~444_combout ),
	.datad(\ALU|out[11]~438_combout ),
	.cin(gnd),
	.combout(\ALU|out[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~450 .lut_mask = 16'hFE54;
defparam \ALU|out[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \LATCH_busC|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[11]~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[11] .is_wysiwyg = "true";
defparam \LATCH_busC|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N15
dffeas \REG_BANK|banco[15][11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][11] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux52~17 (
// Equation(s):
// \REG_BANK|Mux52~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][11]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][11]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][11]~q ),
	.datad(\REG_BANK|banco[13][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \REG_BANK|Mux52~18 (
// Equation(s):
// \REG_BANK|Mux52~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~17_combout  & (\REG_BANK|banco[15][11]~q )) # (!\REG_BANK|Mux52~17_combout  & ((\REG_BANK|banco[14][11]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux52~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][11]~q ),
	.datac(\REG_BANK|banco[14][11]~q ),
	.datad(\REG_BANK|Mux52~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux52~10 (
// Equation(s):
// \REG_BANK|Mux52~10_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][11]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[8][11]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][11]~q ),
	.datad(\REG_BANK|banco[10][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux52~11 (
// Equation(s):
// \REG_BANK|Mux52~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux52~10_combout  & ((\REG_BANK|banco[11][11]~q ))) # (!\REG_BANK|Mux52~10_combout  & (\REG_BANK|banco[9][11]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux52~10_combout ))))

	.dataa(\REG_BANK|banco[9][11]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux52~10_combout ),
	.datad(\REG_BANK|banco[11][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~11 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux52~12 (
// Equation(s):
// \REG_BANK|Mux52~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][11]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][11]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][11]~q ),
	.datad(\REG_BANK|banco[5][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux52~13 (
// Equation(s):
// \REG_BANK|Mux52~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~12_combout  & ((\REG_BANK|banco[7][11]~q ))) # (!\REG_BANK|Mux52~12_combout  & (\REG_BANK|banco[6][11]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux52~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[6][11]~q ),
	.datac(\REG_BANK|banco[7][11]~q ),
	.datad(\REG_BANK|Mux52~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \REG_BANK|Mux52~14 (
// Equation(s):
// \REG_BANK|Mux52~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][11]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][11]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][11]~q ),
	.datad(\REG_BANK|banco[3][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux52~15 (
// Equation(s):
// \REG_BANK|Mux52~15_combout  = (\REG_BANK|Mux52~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][11]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][11]~q ),
	.datad(\REG_BANK|Mux52~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \REG_BANK|Mux52~16 (
// Equation(s):
// \REG_BANK|Mux52~16_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux52~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux52~13_combout ),
	.datad(\REG_BANK|Mux52~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux52~19 (
// Equation(s):
// \REG_BANK|Mux52~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~16_combout  & (\REG_BANK|Mux52~18_combout )) # (!\REG_BANK|Mux52~16_combout  & ((\REG_BANK|Mux52~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux52~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux52~18_combout ),
	.datac(\REG_BANK|Mux52~11_combout ),
	.datad(\REG_BANK|Mux52~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux52~7 (
// Equation(s):
// \REG_BANK|Mux52~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][11]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][11]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][11]~q ),
	.datac(\REG_BANK|banco[19][11]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~7 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux52~8 (
// Equation(s):
// \REG_BANK|Mux52~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~7_combout  & (\REG_BANK|banco[31][11]~q )) # (!\REG_BANK|Mux52~7_combout  & ((\REG_BANK|banco[27][11]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux52~7_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux52~7_combout ),
	.datac(\REG_BANK|banco[31][11]~q ),
	.datad(\REG_BANK|banco[27][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~8 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux52~0 (
// Equation(s):
// \REG_BANK|Mux52~0_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[21][11]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][11]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][11]~q ),
	.datad(\REG_BANK|banco[21][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux52~1 (
// Equation(s):
// \REG_BANK|Mux52~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux52~0_combout  & (\REG_BANK|banco[29][11]~q )) # (!\REG_BANK|Mux52~0_combout  & ((\REG_BANK|banco[25][11]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux52~0_combout ))))

	.dataa(\REG_BANK|banco[29][11]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][11]~q ),
	.datad(\REG_BANK|Mux52~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux52~2 (
// Equation(s):
// \REG_BANK|Mux52~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][11]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][11]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][11]~q ),
	.datad(\REG_BANK|banco[26][11]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux52~3 (
// Equation(s):
// \REG_BANK|Mux52~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~2_combout  & ((\REG_BANK|banco[30][11]~q ))) # (!\REG_BANK|Mux52~2_combout  & (\REG_BANK|banco[22][11]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux52~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][11]~q ),
	.datac(\REG_BANK|banco[30][11]~q ),
	.datad(\REG_BANK|Mux52~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux52~4 (
// Equation(s):
// \REG_BANK|Mux52~4_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][11]~q ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|banco[16][11]~q  & !\LATCH_DEC|selB_ [2]))))

	.dataa(\REG_BANK|banco[24][11]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][11]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~4 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux52~5 (
// Equation(s):
// \REG_BANK|Mux52~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux52~4_combout  & ((\REG_BANK|banco[28][11]~q ))) # (!\REG_BANK|Mux52~4_combout  & (\REG_BANK|banco[20][11]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux52~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][11]~q ),
	.datac(\REG_BANK|banco[28][11]~q ),
	.datad(\REG_BANK|Mux52~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \REG_BANK|Mux52~6 (
// Equation(s):
// \REG_BANK|Mux52~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux52~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux52~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux52~3_combout ),
	.datad(\REG_BANK|Mux52~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \REG_BANK|Mux52~9 (
// Equation(s):
// \REG_BANK|Mux52~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux52~6_combout  & (\REG_BANK|Mux52~8_combout )) # (!\REG_BANK|Mux52~6_combout  & ((\REG_BANK|Mux52~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux52~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux52~8_combout ),
	.datac(\REG_BANK|Mux52~1_combout ),
	.datad(\REG_BANK|Mux52~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \REG_BANK|Mux52~20 (
// Equation(s):
// \REG_BANK|Mux52~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux52~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux52~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux52~19_combout ),
	.datad(\REG_BANK|Mux52~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux52~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \LATCH_busB|out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux52~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[11] .is_wysiwyg = "true";
defparam \LATCH_busB|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~35 (
// Equation(s):
// \ALU|ShiftLeft0~35_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [11])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [13])))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [11]),
	.datad(\LATCH_busB|out [13]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~35 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~36 (
// Equation(s):
// \ALU|ShiftLeft0~36_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~35_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~3_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~35_combout ),
	.datad(\ALU|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~36 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~25 (
// Equation(s):
// \ALU|ShiftLeft0~25_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [15])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [17])))

	.dataa(\LATCH_busB|out [15]),
	.datab(gnd),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~25 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~26 (
// Equation(s):
// \ALU|ShiftLeft0~26_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~25_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~19_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~25_combout ),
	.datac(\ALU|ShiftLeft0~19_combout ),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~26 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \ALU|ShiftLeft0~75 (
// Equation(s):
// \ALU|ShiftLeft0~75_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftLeft0~36_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~26_combout )))

	.dataa(\ALU|ShiftLeft0~36_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(\ALU|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~75 .lut_mask = 16'hBB88;
defparam \ALU|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~86 (
// Equation(s):
// \ALU|ShiftLeft0~86_combout  = (\ALU|ShiftLeft0~41_combout ) # ((\LATCH_busA|out [0] & (\LATCH_busB|out [1] & !\LATCH_busA|out [1])))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [1]),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~86 .lut_mask = 16'hFF08;
defparam \ALU|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \ALU|out[19]~277 (
// Equation(s):
// \ALU|out[19]~277_combout  = (\LATCH_busA|out [4] & (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & \ALU|ShiftLeft0~32_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~277 .lut_mask = 16'h8000;
defparam \ALU|out[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \ALU|out[18]~296 (
// Equation(s):
// \ALU|out[18]~296_combout  = (\ALU|ShiftLeft0~75_combout  & (((\ALU|ShiftLeft0~86_combout  & \ALU|out[19]~277_combout )) # (!\ALU|out[23]~244_combout ))) # (!\ALU|ShiftLeft0~75_combout  & (((\ALU|ShiftLeft0~86_combout  & \ALU|out[19]~277_combout ))))

	.dataa(\ALU|ShiftLeft0~75_combout ),
	.datab(\ALU|out[23]~244_combout ),
	.datac(\ALU|ShiftLeft0~86_combout ),
	.datad(\ALU|out[19]~277_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~296 .lut_mask = 16'hF222;
defparam \ALU|out[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \ALU|out[23]~239 (
// Equation(s):
// \ALU|out[23]~239_combout  = (\LATCH_busA|out [3] & (!\LATCH_busA|out [4] & (\ALU|Equal0~5_combout  & \ALU|Equal0~2_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~239_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~239 .lut_mask = 16'h2000;
defparam \ALU|out[23]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \REG_BANK|banco[2][18]~feeder (
// Equation(s):
// \REG_BANK|banco[2][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[2][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \REG_BANK|banco[2][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \REG_BANK|banco[3][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \REG_BANK|banco[1][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux13~14 (
// Equation(s):
// \REG_BANK|Mux13~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][18]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][18]~q ),
	.datad(\REG_BANK|banco[1][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux13~15 (
// Equation(s):
// \REG_BANK|Mux13~15_combout  = (\REG_BANK|Mux13~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][18]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][18]~q ),
	.datad(\REG_BANK|Mux13~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \REG_BANK|banco[11][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \REG_BANK|banco[9][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \REG_BANK|banco[10][18]~feeder (
// Equation(s):
// \REG_BANK|banco[10][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[10][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[10][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[10][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \REG_BANK|banco[10][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[10][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \REG_BANK|banco[8][18]~feeder (
// Equation(s):
// \REG_BANK|banco[8][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][18]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[8][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \REG_BANK|banco[8][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux13~12 (
// Equation(s):
// \REG_BANK|Mux13~12_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][18]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][18]~q )))))

	.dataa(\REG_BANK|banco[10][18]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~12 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux13~13 (
// Equation(s):
// \REG_BANK|Mux13~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux13~12_combout  & (\REG_BANK|banco[11][18]~q )) # (!\REG_BANK|Mux13~12_combout  & ((\REG_BANK|banco[9][18]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux13~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][18]~q ),
	.datac(\REG_BANK|banco[9][18]~q ),
	.datad(\REG_BANK|Mux13~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux13~16 (
// Equation(s):
// \REG_BANK|Mux13~16_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2]) # (\REG_BANK|Mux13~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux13~15_combout  & (!\LATCH_DEC|selA_ [2])))

	.dataa(\REG_BANK|Mux13~15_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|Mux13~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~16 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \REG_BANK|banco[15][18]~feeder (
// Equation(s):
// \REG_BANK|banco[15][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \REG_BANK|banco[15][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \REG_BANK|banco[12][18]~feeder (
// Equation(s):
// \REG_BANK|banco[12][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \REG_BANK|banco[12][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneive_lcell_comb \REG_BANK|banco[13][18]~feeder (
// Equation(s):
// \REG_BANK|banco[13][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][18]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N29
dffeas \REG_BANK|banco[13][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneive_lcell_comb \REG_BANK|Mux13~17 (
// Equation(s):
// \REG_BANK|Mux13~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][18]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][18]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[12][18]~q ),
	.datad(\REG_BANK|banco[13][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \REG_BANK|banco[14][18]~feeder (
// Equation(s):
// \REG_BANK|banco[14][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \REG_BANK|banco[14][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \REG_BANK|Mux13~18 (
// Equation(s):
// \REG_BANK|Mux13~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux13~17_combout  & (\REG_BANK|banco[15][18]~q )) # (!\REG_BANK|Mux13~17_combout  & ((\REG_BANK|banco[14][18]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux13~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[15][18]~q ),
	.datac(\REG_BANK|Mux13~17_combout ),
	.datad(\REG_BANK|banco[14][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~18 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \REG_BANK|banco[6][18]~feeder (
// Equation(s):
// \REG_BANK|banco[6][18]~feeder_combout  = \LATCH_busC|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [18]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][18]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \REG_BANK|banco[6][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \REG_BANK|banco[7][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N27
dffeas \REG_BANK|banco[5][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N23
dffeas \REG_BANK|banco[4][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneive_lcell_comb \REG_BANK|Mux13~10 (
// Equation(s):
// \REG_BANK|Mux13~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][18]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][18]~q ),
	.datad(\REG_BANK|banco[4][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux13~11 (
// Equation(s):
// \REG_BANK|Mux13~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux13~10_combout  & ((\REG_BANK|banco[7][18]~q ))) # (!\REG_BANK|Mux13~10_combout  & (\REG_BANK|banco[6][18]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux13~10_combout ))))

	.dataa(\REG_BANK|banco[6][18]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[7][18]~q ),
	.datad(\REG_BANK|Mux13~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux13~19 (
// Equation(s):
// \REG_BANK|Mux13~19_combout  = (\REG_BANK|Mux13~16_combout  & (((\REG_BANK|Mux13~18_combout )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux13~16_combout  & (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux13~11_combout ))))

	.dataa(\REG_BANK|Mux13~16_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux13~18_combout ),
	.datad(\REG_BANK|Mux13~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~19 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \REG_BANK|banco[21][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \REG_BANK|banco[25][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \REG_BANK|banco[17][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux13~0 (
// Equation(s):
// \REG_BANK|Mux13~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][18]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][18]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[25][18]~q ),
	.datad(\REG_BANK|banco[17][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux13~1 (
// Equation(s):
// \REG_BANK|Mux13~1_combout  = (\REG_BANK|Mux13~0_combout  & (((\REG_BANK|banco[29][18]~q ) # (!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux13~0_combout  & (\REG_BANK|banco[21][18]~q  & ((\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[21][18]~q ),
	.datab(\REG_BANK|Mux13~0_combout ),
	.datac(\REG_BANK|banco[29][18]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~1 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \REG_BANK|banco[19][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \REG_BANK|banco[27][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux13~7 (
// Equation(s):
// \REG_BANK|Mux13~7_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[27][18]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][18]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[19][18]~q ),
	.datad(\REG_BANK|banco[27][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \REG_BANK|banco[23][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \REG_BANK|banco[31][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux13~8 (
// Equation(s):
// \REG_BANK|Mux13~8_combout  = (\REG_BANK|Mux13~7_combout  & (((\REG_BANK|banco[31][18]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux13~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][18]~q )))

	.dataa(\REG_BANK|Mux13~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][18]~q ),
	.datad(\REG_BANK|banco[31][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \REG_BANK|banco[22][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \REG_BANK|banco[18][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux13~2 (
// Equation(s):
// \REG_BANK|Mux13~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][18]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][18]~q ),
	.datad(\REG_BANK|banco[18][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \REG_BANK|banco[30][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \REG_BANK|banco[26][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux13~3 (
// Equation(s):
// \REG_BANK|Mux13~3_combout  = (\REG_BANK|Mux13~2_combout  & ((\REG_BANK|banco[30][18]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux13~2_combout  & (((\REG_BANK|banco[26][18]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux13~2_combout ),
	.datab(\REG_BANK|banco[30][18]~q ),
	.datac(\REG_BANK|banco[26][18]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~3 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \REG_BANK|banco[28][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \REG_BANK|banco[24][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \REG_BANK|banco[20][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \REG_BANK|banco[16][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux13~4 (
// Equation(s):
// \REG_BANK|Mux13~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][18]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][18]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][18]~q ),
	.datad(\REG_BANK|banco[16][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux13~5 (
// Equation(s):
// \REG_BANK|Mux13~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux13~4_combout  & (\REG_BANK|banco[28][18]~q )) # (!\REG_BANK|Mux13~4_combout  & ((\REG_BANK|banco[24][18]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux13~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[28][18]~q ),
	.datac(\REG_BANK|banco[24][18]~q ),
	.datad(\REG_BANK|Mux13~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux13~6 (
// Equation(s):
// \REG_BANK|Mux13~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux13~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux13~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux13~3_combout ),
	.datad(\REG_BANK|Mux13~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux13~9 (
// Equation(s):
// \REG_BANK|Mux13~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux13~6_combout  & ((\REG_BANK|Mux13~8_combout ))) # (!\REG_BANK|Mux13~6_combout  & (\REG_BANK|Mux13~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux13~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux13~1_combout ),
	.datac(\REG_BANK|Mux13~8_combout ),
	.datad(\REG_BANK|Mux13~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux13~20 (
// Equation(s):
// \REG_BANK|Mux13~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux13~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux13~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux13~19_combout ),
	.datad(\REG_BANK|Mux13~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux13~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \LATCH_busA|out[18]~feeder (
// Equation(s):
// \LATCH_busA|out[18]~feeder_combout  = \REG_BANK|Mux13~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux13~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[18]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \LATCH_busA|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[18] .is_wysiwyg = "true";
defparam \LATCH_busA|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \ALU|out[18]~299 (
// Equation(s):
// \ALU|out[18]~299_combout  = (\LATCH_busB|out [18] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [18] & \ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [18] & (((\LATCH_busA|out [18] & \ALU|Equal3~1_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [18]),
	.datac(\LATCH_busB|out [18]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~299 .lut_mask = 16'hBCA0;
defparam \ALU|out[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \ALU|out[18]~298 (
// Equation(s):
// \ALU|out[18]~298_combout  = (\LATCH_busA|out [18] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [18] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [18]),
	.datac(\LATCH_busB|out [18]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~298 .lut_mask = 16'hC888;
defparam \ALU|out[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~39 (
// Equation(s):
// \ALU|ShiftLeft0~39_combout  = (\ALU|ShiftLeft0~38_combout ) # ((\ALU|ShiftLeft0~10_combout  & !\LATCH_busA|out [0]))

	.dataa(\ALU|ShiftLeft0~10_combout ),
	.datab(\ALU|ShiftLeft0~38_combout ),
	.datac(gnd),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~39 .lut_mask = 16'hCCEE;
defparam \ALU|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \ALU|out[18]~297 (
// Equation(s):
// \ALU|out[18]~297_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftLeft0~39_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~34_combout )))

	.dataa(\ALU|ShiftLeft0~39_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(gnd),
	.datad(\ALU|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~297 .lut_mask = 16'hBB88;
defparam \ALU|out[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \ALU|out[18]~300 (
// Equation(s):
// \ALU|out[18]~300_combout  = (\ALU|out[18]~299_combout ) # ((\ALU|out[18]~298_combout ) # ((\ALU|out[23]~239_combout  & \ALU|out[18]~297_combout )))

	.dataa(\ALU|out[23]~239_combout ),
	.datab(\ALU|out[18]~299_combout ),
	.datac(\ALU|out[18]~298_combout ),
	.datad(\ALU|out[18]~297_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~300 .lut_mask = 16'hFEFC;
defparam \ALU|out[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \ALU|ShiftRight1~32 (
// Equation(s):
// \ALU|ShiftRight1~32_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~16_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~31_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|ShiftRight1~31_combout ),
	.datad(\ALU|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~32 .lut_mask = 16'h3210;
defparam \ALU|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \ALU|out[18]~302 (
// Equation(s):
// \ALU|out[18]~302_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~32_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftRight1~9_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight1~32_combout ),
	.datad(\ALU|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~302 .lut_mask = 16'hC8C0;
defparam \ALU|out[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \ALU|out[22]~60 (
// Equation(s):
// \ALU|out[22]~60_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_busA|out [4] & (\ALU|Equal0~3_combout  & \ALU|Equal1~0_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~60 .lut_mask = 16'h2000;
defparam \ALU|out[22]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \ALU|out[18]~301 (
// Equation(s):
// \ALU|out[18]~301_combout  = (\ALU|out[22]~60_combout  & ((\ALU|ShiftRight1~32_combout ) # ((\ALU|ShiftRight0~5_combout  & \LATCH_busA|out [3]))))

	.dataa(\ALU|ShiftRight0~5_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|ShiftRight1~32_combout ),
	.datad(\ALU|out[22]~60_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~301 .lut_mask = 16'hF800;
defparam \ALU|out[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \REG_BANK|banco[11][17]~feeder (
// Equation(s):
// \REG_BANK|banco[11][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[11][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \REG_BANK|banco[11][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \REG_BANK|banco[9][17]~feeder (
// Equation(s):
// \REG_BANK|banco[9][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \REG_BANK|banco[9][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \REG_BANK|banco[10][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \REG_BANK|banco[8][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux14~10 (
// Equation(s):
// \REG_BANK|Mux14~10_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[10][17]~q ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|banco[8][17]~q  & !\LATCH_DEC|selA_ [0]))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[10][17]~q ),
	.datac(\REG_BANK|banco[8][17]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~10 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux14~11 (
// Equation(s):
// \REG_BANK|Mux14~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux14~10_combout  & (\REG_BANK|banco[11][17]~q )) # (!\REG_BANK|Mux14~10_combout  & ((\REG_BANK|banco[9][17]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux14~10_combout ))))

	.dataa(\REG_BANK|banco[11][17]~q ),
	.datab(\REG_BANK|banco[9][17]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux14~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~11 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \REG_BANK|banco[2][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \REG_BANK|banco[1][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \REG_BANK|banco[3][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux14~14 (
// Equation(s):
// \REG_BANK|Mux14~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][17]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][17]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][17]~q ),
	.datad(\REG_BANK|banco[3][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux14~15 (
// Equation(s):
// \REG_BANK|Mux14~15_combout  = (\REG_BANK|Mux14~14_combout ) # ((\REG_BANK|banco[2][17]~q  & (\LATCH_DEC|selA_ [1] & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|banco[2][17]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux14~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \REG_BANK|banco[6][17]~feeder (
// Equation(s):
// \REG_BANK|banco[6][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \REG_BANK|banco[6][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \REG_BANK|banco[7][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N29
dffeas \REG_BANK|banco[4][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \REG_BANK|banco[5][17]~feeder (
// Equation(s):
// \REG_BANK|banco[5][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \REG_BANK|banco[5][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux14~12 (
// Equation(s):
// \REG_BANK|Mux14~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][17]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][17]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[4][17]~q ),
	.datad(\REG_BANK|banco[5][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux14~13 (
// Equation(s):
// \REG_BANK|Mux14~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux14~12_combout  & ((\REG_BANK|banco[7][17]~q ))) # (!\REG_BANK|Mux14~12_combout  & (\REG_BANK|banco[6][17]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux14~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][17]~q ),
	.datac(\REG_BANK|banco[7][17]~q ),
	.datad(\REG_BANK|Mux14~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux14~16 (
// Equation(s):
// \REG_BANK|Mux14~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux14~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux14~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux14~15_combout ),
	.datad(\REG_BANK|Mux14~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \REG_BANK|banco[14][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \REG_BANK|banco[15][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \REG_BANK|banco[13][17]~feeder (
// Equation(s):
// \REG_BANK|banco[13][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \REG_BANK|banco[13][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \REG_BANK|banco[12][17]~feeder (
// Equation(s):
// \REG_BANK|banco[12][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \REG_BANK|banco[12][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \REG_BANK|Mux14~17 (
// Equation(s):
// \REG_BANK|Mux14~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][17]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][17]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][17]~q ),
	.datad(\REG_BANK|banco[12][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \REG_BANK|Mux14~18 (
// Equation(s):
// \REG_BANK|Mux14~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux14~17_combout  & ((\REG_BANK|banco[15][17]~q ))) # (!\REG_BANK|Mux14~17_combout  & (\REG_BANK|banco[14][17]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux14~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][17]~q ),
	.datac(\REG_BANK|banco[15][17]~q ),
	.datad(\REG_BANK|Mux14~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux14~19 (
// Equation(s):
// \REG_BANK|Mux14~19_combout  = (\REG_BANK|Mux14~16_combout  & (((\REG_BANK|Mux14~18_combout ) # (!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux14~16_combout  & (\REG_BANK|Mux14~11_combout  & ((\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux14~11_combout ),
	.datab(\REG_BANK|Mux14~16_combout ),
	.datac(\REG_BANK|Mux14~18_combout ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~19 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \REG_BANK|banco[19][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \REG_BANK|banco[23][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux14~7 (
// Equation(s):
// \REG_BANK|Mux14~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[23][17]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][17]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[19][17]~q ),
	.datad(\REG_BANK|banco[23][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \REG_BANK|banco[31][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux14~8 (
// Equation(s):
// \REG_BANK|Mux14~8_combout  = (\REG_BANK|Mux14~7_combout  & ((\REG_BANK|banco[31][17]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux14~7_combout  & (((\REG_BANK|banco[27][17]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux14~7_combout ),
	.datab(\REG_BANK|banco[31][17]~q ),
	.datac(\REG_BANK|banco[27][17]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~8 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \REG_BANK|banco[25][17]~feeder (
// Equation(s):
// \REG_BANK|banco[25][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \REG_BANK|banco[25][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneive_lcell_comb \REG_BANK|banco[29][17]~feeder (
// Equation(s):
// \REG_BANK|banco[29][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[29][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \REG_BANK|banco[29][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \REG_BANK|banco[17][17]~feeder (
// Equation(s):
// \REG_BANK|banco[17][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \REG_BANK|banco[17][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneive_lcell_comb \REG_BANK|banco[21][17]~feeder (
// Equation(s):
// \REG_BANK|banco[21][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [17]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][17]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \REG_BANK|banco[21][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux14~0 (
// Equation(s):
// \REG_BANK|Mux14~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[21][17]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][17]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][17]~q ),
	.datad(\REG_BANK|banco[21][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux14~1 (
// Equation(s):
// \REG_BANK|Mux14~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux14~0_combout  & ((\REG_BANK|banco[29][17]~q ))) # (!\REG_BANK|Mux14~0_combout  & (\REG_BANK|banco[25][17]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux14~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][17]~q ),
	.datac(\REG_BANK|banco[29][17]~q ),
	.datad(\REG_BANK|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \REG_BANK|banco[28][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \REG_BANK|banco[20][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \REG_BANK|banco[16][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \REG_BANK|banco[24][17]~feeder (
// Equation(s):
// \REG_BANK|banco[24][17]~feeder_combout  = \LATCH_busC|out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[24][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[24][17]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[24][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \REG_BANK|banco[24][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux14~4 (
// Equation(s):
// \REG_BANK|Mux14~4_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[24][17]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][17]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[16][17]~q ),
	.datad(\REG_BANK|banco[24][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \REG_BANK|Mux14~5 (
// Equation(s):
// \REG_BANK|Mux14~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux14~4_combout  & (\REG_BANK|banco[28][17]~q )) # (!\REG_BANK|Mux14~4_combout  & ((\REG_BANK|banco[20][17]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux14~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[28][17]~q ),
	.datac(\REG_BANK|banco[20][17]~q ),
	.datad(\REG_BANK|Mux14~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \REG_BANK|banco[30][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \REG_BANK|banco[22][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \REG_BANK|banco[18][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \REG_BANK|banco[26][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux14~2 (
// Equation(s):
// \REG_BANK|Mux14~2_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[26][17]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[18][17]~q ))))

	.dataa(\REG_BANK|banco[18][17]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[26][17]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~2 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux14~3 (
// Equation(s):
// \REG_BANK|Mux14~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux14~2_combout  & (\REG_BANK|banco[30][17]~q )) # (!\REG_BANK|Mux14~2_combout  & ((\REG_BANK|banco[22][17]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux14~2_combout ))))

	.dataa(\REG_BANK|banco[30][17]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][17]~q ),
	.datad(\REG_BANK|Mux14~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~3 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux14~6 (
// Equation(s):
// \REG_BANK|Mux14~6_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|Mux14~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux14~5_combout )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux14~5_combout ),
	.datad(\REG_BANK|Mux14~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux14~9 (
// Equation(s):
// \REG_BANK|Mux14~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux14~6_combout  & (\REG_BANK|Mux14~8_combout )) # (!\REG_BANK|Mux14~6_combout  & ((\REG_BANK|Mux14~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux14~6_combout ))))

	.dataa(\REG_BANK|Mux14~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux14~1_combout ),
	.datad(\REG_BANK|Mux14~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux14~20 (
// Equation(s):
// \REG_BANK|Mux14~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux14~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux14~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux14~19_combout ),
	.datad(\REG_BANK|Mux14~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux14~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \LATCH_busA|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux14~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[17] .is_wysiwyg = "true";
defparam \LATCH_busA|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \REG_BANK|banco[29][16]~feeder (
// Equation(s):
// \REG_BANK|banco[29][16]~feeder_combout  = \LATCH_busC|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[29][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[29][16]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[29][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \REG_BANK|banco[29][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[29][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \REG_BANK|banco[21][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \REG_BANK|banco[25][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \REG_BANK|banco[17][16]~feeder (
// Equation(s):
// \REG_BANK|banco[17][16]~feeder_combout  = \LATCH_busC|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [16]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][16]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \REG_BANK|banco[17][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux15~0 (
// Equation(s):
// \REG_BANK|Mux15~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][16]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][16]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[25][16]~q ),
	.datad(\REG_BANK|banco[17][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux15~1 (
// Equation(s):
// \REG_BANK|Mux15~1_combout  = (\REG_BANK|Mux15~0_combout  & ((\REG_BANK|banco[29][16]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux15~0_combout  & (((\REG_BANK|banco[21][16]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[29][16]~q ),
	.datab(\REG_BANK|banco[21][16]~q ),
	.datac(\REG_BANK|Mux15~0_combout ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~1 .lut_mask = 16'hACF0;
defparam \REG_BANK|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \REG_BANK|banco[31][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \REG_BANK|banco[23][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \REG_BANK|banco[27][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \REG_BANK|banco[19][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux15~7 (
// Equation(s):
// \REG_BANK|Mux15~7_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][16]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[19][16]~q  & !\LATCH_DEC|selA_ [2]))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[27][16]~q ),
	.datac(\REG_BANK|banco[19][16]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~7 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux15~8 (
// Equation(s):
// \REG_BANK|Mux15~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux15~7_combout  & (\REG_BANK|banco[31][16]~q )) # (!\REG_BANK|Mux15~7_combout  & ((\REG_BANK|banco[23][16]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux15~7_combout ))))

	.dataa(\REG_BANK|banco[31][16]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][16]~q ),
	.datad(\REG_BANK|Mux15~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \REG_BANK|banco[18][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N27
dffeas \REG_BANK|banco[22][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux15~2 (
// Equation(s):
// \REG_BANK|Mux15~2_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[22][16]~q ))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[18][16]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[18][16]~q ),
	.datac(\REG_BANK|banco[22][16]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~2 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \REG_BANK|banco[26][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \REG_BANK|banco[30][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux15~3 (
// Equation(s):
// \REG_BANK|Mux15~3_combout  = (\REG_BANK|Mux15~2_combout  & (((\REG_BANK|banco[30][16]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux15~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][16]~q )))

	.dataa(\REG_BANK|Mux15~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][16]~q ),
	.datad(\REG_BANK|banco[30][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \REG_BANK|banco[20][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \REG_BANK|banco[16][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux15~4 (
// Equation(s):
// \REG_BANK|Mux15~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][16]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][16]~q ),
	.datad(\REG_BANK|banco[16][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \REG_BANK|banco[28][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \REG_BANK|banco[24][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux15~5 (
// Equation(s):
// \REG_BANK|Mux15~5_combout  = (\REG_BANK|Mux15~4_combout  & ((\REG_BANK|banco[28][16]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux15~4_combout  & (((\REG_BANK|banco[24][16]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux15~4_combout ),
	.datab(\REG_BANK|banco[28][16]~q ),
	.datac(\REG_BANK|banco[24][16]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~5 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux15~6 (
// Equation(s):
// \REG_BANK|Mux15~6_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|Mux15~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux15~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux15~3_combout ),
	.datad(\REG_BANK|Mux15~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux15~9 (
// Equation(s):
// \REG_BANK|Mux15~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux15~6_combout  & ((\REG_BANK|Mux15~8_combout ))) # (!\REG_BANK|Mux15~6_combout  & (\REG_BANK|Mux15~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux15~6_combout ))))

	.dataa(\REG_BANK|Mux15~1_combout ),
	.datab(\REG_BANK|Mux15~8_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux15~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~9 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \REG_BANK|banco[7][16]~feeder (
// Equation(s):
// \REG_BANK|banco[7][16]~feeder_combout  = \LATCH_busC|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [16]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][16]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \REG_BANK|banco[7][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \REG_BANK|banco[4][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \REG_BANK|banco[5][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux15~10 (
// Equation(s):
// \REG_BANK|Mux15~10_combout  = (\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[5][16]~q ) # (\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][16]~q  & ((!\LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|banco[4][16]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][16]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~10 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \REG_BANK|banco[6][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux15~11 (
// Equation(s):
// \REG_BANK|Mux15~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux15~10_combout  & (\REG_BANK|banco[7][16]~q )) # (!\REG_BANK|Mux15~10_combout  & ((\REG_BANK|banco[6][16]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux15~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][16]~q ),
	.datac(\REG_BANK|Mux15~10_combout ),
	.datad(\REG_BANK|banco[6][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~11 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N21
dffeas \REG_BANK|banco[13][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \REG_BANK|banco[12][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
cycloneive_lcell_comb \REG_BANK|Mux15~17 (
// Equation(s):
// \REG_BANK|Mux15~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][16]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][16]~q ),
	.datad(\REG_BANK|banco[12][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \REG_BANK|banco[14][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \REG_BANK|Mux15~18 (
// Equation(s):
// \REG_BANK|Mux15~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux15~17_combout  & (\REG_BANK|banco[15][16]~q )) # (!\REG_BANK|Mux15~17_combout  & ((\REG_BANK|banco[14][16]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux15~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[15][16]~q ),
	.datac(\REG_BANK|Mux15~17_combout ),
	.datad(\REG_BANK|banco[14][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~18 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \REG_BANK|banco[11][16]~feeder (
// Equation(s):
// \REG_BANK|banco[11][16]~feeder_combout  = \LATCH_busC|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[11][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[11][16]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[11][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \REG_BANK|banco[11][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \REG_BANK|banco[9][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \REG_BANK|banco[10][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \REG_BANK|banco[8][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux15~12 (
// Equation(s):
// \REG_BANK|Mux15~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][16]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][16]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][16]~q ),
	.datad(\REG_BANK|banco[8][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux15~13 (
// Equation(s):
// \REG_BANK|Mux15~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux15~12_combout  & (\REG_BANK|banco[11][16]~q )) # (!\REG_BANK|Mux15~12_combout  & ((\REG_BANK|banco[9][16]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux15~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][16]~q ),
	.datac(\REG_BANK|banco[9][16]~q ),
	.datad(\REG_BANK|Mux15~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \REG_BANK|banco[2][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \REG_BANK|banco[1][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \REG_BANK|banco[3][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux15~14 (
// Equation(s):
// \REG_BANK|Mux15~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][16]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][16]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[1][16]~q ),
	.datac(\REG_BANK|banco[3][16]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~14 .lut_mask = 16'hE400;
defparam \REG_BANK|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux15~15 (
// Equation(s):
// \REG_BANK|Mux15~15_combout  = (\REG_BANK|Mux15~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[2][16]~q  & \LATCH_DEC|selA_ [1])))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[2][16]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux15~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux15~16 (
// Equation(s):
// \REG_BANK|Mux15~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux15~13_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux15~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux15~13_combout ),
	.datad(\REG_BANK|Mux15~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux15~19 (
// Equation(s):
// \REG_BANK|Mux15~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux15~16_combout  & ((\REG_BANK|Mux15~18_combout ))) # (!\REG_BANK|Mux15~16_combout  & (\REG_BANK|Mux15~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux15~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux15~11_combout ),
	.datac(\REG_BANK|Mux15~18_combout ),
	.datad(\REG_BANK|Mux15~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux15~20 (
// Equation(s):
// \REG_BANK|Mux15~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux15~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux15~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux15~9_combout ),
	.datad(\REG_BANK|Mux15~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux15~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \LATCH_busA|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux15~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[16] .is_wysiwyg = "true";
defparam \LATCH_busA|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \ALU|Add1~32 (
// Equation(s):
// \ALU|Add1~32_combout  = ((\LATCH_busB|out [16] $ (\LATCH_busA|out [16] $ (\ALU|Add1~31 )))) # (GND)
// \ALU|Add1~33  = CARRY((\LATCH_busB|out [16] & ((!\ALU|Add1~31 ) # (!\LATCH_busA|out [16]))) # (!\LATCH_busB|out [16] & (!\LATCH_busA|out [16] & !\ALU|Add1~31 )))

	.dataa(\LATCH_busB|out [16]),
	.datab(\LATCH_busA|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~31 ),
	.combout(\ALU|Add1~32_combout ),
	.cout(\ALU|Add1~33 ));
// synopsys translate_off
defparam \ALU|Add1~32 .lut_mask = 16'h962B;
defparam \ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \ALU|Add1~34 (
// Equation(s):
// \ALU|Add1~34_combout  = (\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (!\ALU|Add1~33 )) # (!\LATCH_busA|out [17] & (\ALU|Add1~33  & VCC)))) # (!\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & ((\ALU|Add1~33 ) # (GND))) # (!\LATCH_busA|out [17] & 
// (!\ALU|Add1~33 ))))
// \ALU|Add1~35  = CARRY((\LATCH_busB|out [17] & (\LATCH_busA|out [17] & !\ALU|Add1~33 )) # (!\LATCH_busB|out [17] & ((\LATCH_busA|out [17]) # (!\ALU|Add1~33 ))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~33 ),
	.combout(\ALU|Add1~34_combout ),
	.cout(\ALU|Add1~35 ));
// synopsys translate_off
defparam \ALU|Add1~34 .lut_mask = 16'h694D;
defparam \ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \ALU|Add1~36 (
// Equation(s):
// \ALU|Add1~36_combout  = ((\LATCH_busA|out [18] $ (\LATCH_busB|out [18] $ (\ALU|Add1~35 )))) # (GND)
// \ALU|Add1~37  = CARRY((\LATCH_busA|out [18] & (\LATCH_busB|out [18] & !\ALU|Add1~35 )) # (!\LATCH_busA|out [18] & ((\LATCH_busB|out [18]) # (!\ALU|Add1~35 ))))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busB|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~35 ),
	.combout(\ALU|Add1~36_combout ),
	.cout(\ALU|Add1~37 ));
// synopsys translate_off
defparam \ALU|Add1~36 .lut_mask = 16'h964D;
defparam \ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = ((\LATCH_busA|out [16] $ (\LATCH_busB|out [16] $ (!\ALU|Add0~31 )))) # (GND)
// \ALU|Add0~33  = CARRY((\LATCH_busA|out [16] & ((\LATCH_busB|out [16]) # (!\ALU|Add0~31 ))) # (!\LATCH_busA|out [16] & (\LATCH_busB|out [16] & !\ALU|Add0~31 )))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busB|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~32_combout ),
	.cout(\ALU|Add0~33 ));
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h698E;
defparam \ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_combout  = (\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (\ALU|Add0~33  & VCC)) # (!\LATCH_busA|out [17] & (!\ALU|Add0~33 )))) # (!\LATCH_busB|out [17] & ((\LATCH_busA|out [17] & (!\ALU|Add0~33 )) # (!\LATCH_busA|out [17] & ((\ALU|Add0~33 
// ) # (GND)))))
// \ALU|Add0~35  = CARRY((\LATCH_busB|out [17] & (!\LATCH_busA|out [17] & !\ALU|Add0~33 )) # (!\LATCH_busB|out [17] & ((!\ALU|Add0~33 ) # (!\LATCH_busA|out [17]))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~33 ),
	.combout(\ALU|Add0~34_combout ),
	.cout(\ALU|Add0~35 ));
// synopsys translate_off
defparam \ALU|Add0~34 .lut_mask = 16'h9617;
defparam \ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \ALU|Add0~36 (
// Equation(s):
// \ALU|Add0~36_combout  = ((\LATCH_busB|out [18] $ (\LATCH_busA|out [18] $ (!\ALU|Add0~35 )))) # (GND)
// \ALU|Add0~37  = CARRY((\LATCH_busB|out [18] & ((\LATCH_busA|out [18]) # (!\ALU|Add0~35 ))) # (!\LATCH_busB|out [18] & (\LATCH_busA|out [18] & !\ALU|Add0~35 )))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_busA|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~35 ),
	.combout(\ALU|Add0~36_combout ),
	.cout(\ALU|Add0~37 ));
// synopsys translate_off
defparam \ALU|Add0~36 .lut_mask = 16'h698E;
defparam \ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \ALU|out[18]~303 (
// Equation(s):
// \ALU|out[18]~303_combout  = (\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~36_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~36_combout )))

	.dataa(\ALU|Add1~36_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~303 .lut_mask = 16'hAFA0;
defparam \ALU|out[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \ALU|out[18]~304 (
// Equation(s):
// \ALU|out[18]~304_combout  = (\ALU|out[18]~302_combout ) # ((\ALU|out[18]~301_combout ) # ((\ALU|Selector32~0_combout  & \ALU|out[18]~303_combout )))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|out[18]~302_combout ),
	.datac(\ALU|out[18]~301_combout ),
	.datad(\ALU|out[18]~303_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~304 .lut_mask = 16'hFEFC;
defparam \ALU|out[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \ALU|out[18]~305 (
// Equation(s):
// \ALU|out[18]~305_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[18]~296_combout ) # ((\ALU|out[18]~300_combout ) # (\ALU|out[18]~304_combout ))))

	.dataa(\ALU|out[18]~296_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[18]~300_combout ),
	.datad(\ALU|out[18]~304_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~305 .lut_mask = 16'hCCC8;
defparam \ALU|out[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~39 (
// Equation(s):
// \ALU|ShiftLeft1~39_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [15])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [17])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [15]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~39 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~20 (
// Equation(s):
// \ALU|ShiftLeft1~20_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [16]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [18]))

	.dataa(\LATCH_busB|out [18]),
	.datab(gnd),
	.datac(\LATCH_busB|out [16]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~20 .lut_mask = 16'hF0AA;
defparam \ALU|ShiftLeft1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \ALU|ShiftLeft1~40 (
// Equation(s):
// \ALU|ShiftLeft1~40_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~39_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~20_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~39_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~40 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~33 (
// Equation(s):
// \ALU|ShiftLeft1~33_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [11]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [13]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [13]),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~33 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~34 (
// Equation(s):
// \ALU|ShiftLeft1~34_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~33_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~5_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\ALU|ShiftLeft1~33_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~34 .lut_mask = 16'hDD88;
defparam \ALU|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \ALU|ShiftLeft1~80 (
// Equation(s):
// \ALU|ShiftLeft1~80_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~34_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~40_combout ))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~40_combout ),
	.datad(\ALU|ShiftLeft1~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~80 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \ALU|out[19]~287 (
// Equation(s):
// \ALU|out[19]~287_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~5_combout  & (\ALU|Equal0~2_combout  & \ALU|ShiftLeft1~44_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~287_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~287 .lut_mask = 16'h8000;
defparam \ALU|out[19]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \ALU|out[23]~198 (
// Equation(s):
// \ALU|out[23]~198_combout  = (\LATCH_aluIn|imm_ [4]) # (((\LATCH_aluIn|imm_ [3]) # (!\ALU|Equal0~5_combout )) # (!\ALU|Equal0~2_combout ))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~198 .lut_mask = 16'hFBFF;
defparam \ALU|out[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \ALU|out[18]~308 (
// Equation(s):
// \ALU|out[18]~308_combout  = (\ALU|ShiftLeft1~26_combout  & ((\ALU|out[19]~287_combout ) # ((\ALU|ShiftLeft1~80_combout  & !\ALU|out[23]~198_combout )))) # (!\ALU|ShiftLeft1~26_combout  & (\ALU|ShiftLeft1~80_combout  & ((!\ALU|out[23]~198_combout ))))

	.dataa(\ALU|ShiftLeft1~26_combout ),
	.datab(\ALU|ShiftLeft1~80_combout ),
	.datac(\ALU|out[19]~287_combout ),
	.datad(\ALU|out[23]~198_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~308_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~308 .lut_mask = 16'hA0EC;
defparam \ALU|out[18]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \ALU|out[23]~194 (
// Equation(s):
// \ALU|out[23]~194_combout  = (!\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~2_combout  & (\LATCH_aluIn|imm_ [3] & \ALU|Equal0~5_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~194 .lut_mask = 16'h4000;
defparam \ALU|out[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \ALU|out[18]~307 (
// Equation(s):
// \ALU|out[18]~307_combout  = (\ALU|out[23]~194_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~29_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~32_combout )))))

	.dataa(\ALU|out[23]~194_combout ),
	.datab(\ALU|ShiftLeft1~29_combout ),
	.datac(\ALU|ShiftLeft1~32_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[18]~307_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~307 .lut_mask = 16'h88A0;
defparam \ALU|out[18]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \ALU|ShiftRight3~32 (
// Equation(s):
// \ALU|ShiftRight3~32_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~31_combout )))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~16_combout ),
	.datad(\ALU|ShiftRight3~31_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~32 .lut_mask = 16'h5140;
defparam \ALU|ShiftRight3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \ALU|out[18]~309 (
// Equation(s):
// \ALU|out[18]~309_combout  = (\ALU|out[22]~47_combout  & ((\ALU|ShiftRight3~32_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight2~5_combout ))))

	.dataa(\ALU|out[22]~47_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight2~5_combout ),
	.datad(\ALU|ShiftRight3~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~309_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~309 .lut_mask = 16'hAA80;
defparam \ALU|out[18]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \ALU|out[18]~310 (
// Equation(s):
// \ALU|out[18]~310_combout  = (\ALU|Equal0~3_combout  & (\ALU|Equal3~0_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [18]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\LATCH_busB|out [18]),
	.datad(\ALU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~310_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~310 .lut_mask = 16'h4800;
defparam \ALU|out[18]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \ALU|out[18]~311 (
// Equation(s):
// \ALU|out[18]~311_combout  = (\ALU|out[18]~310_combout ) # ((\ALU|Equal2~1_combout  & (\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight3~9_combout )))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|out[18]~310_combout ),
	.datad(\ALU|ShiftRight3~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~311_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~311 .lut_mask = 16'hF8F0;
defparam \ALU|out[18]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \ALU|out[18]~312 (
// Equation(s):
// \ALU|out[18]~312_combout  = (\ALU|out[18]~311_combout ) # ((\ALU|Equal4~0_combout  & ((\LATCH_busB|out [18]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[18]~311_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~312_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~312 .lut_mask = 16'hFFE0;
defparam \ALU|out[18]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \ALU|out[18]~313 (
// Equation(s):
// \ALU|out[18]~313_combout  = (\ALU|out[18]~309_combout ) # ((\ALU|out[18]~312_combout ) # ((\LATCH_busB|out [18] & \ALU|out[22]~44_combout )))

	.dataa(\LATCH_busB|out [18]),
	.datab(\ALU|out[22]~44_combout ),
	.datac(\ALU|out[18]~309_combout ),
	.datad(\ALU|out[18]~312_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~313_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~313 .lut_mask = 16'hFFF8;
defparam \ALU|out[18]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \ALU|Add2~34 (
// Equation(s):
// \ALU|Add2~34_combout  = (\LATCH_busB|out [17] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~33  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~33 )))) # (!\LATCH_busB|out [17] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~33 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~33 ) # (GND)))))
// \ALU|Add2~35  = CARRY((\LATCH_busB|out [17] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~33 )) # (!\LATCH_busB|out [17] & ((!\ALU|Add2~33 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~33 ),
	.combout(\ALU|Add2~34_combout ),
	.cout(\ALU|Add2~35 ));
// synopsys translate_off
defparam \ALU|Add2~34 .lut_mask = 16'h9617;
defparam \ALU|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \ALU|Add2~36 (
// Equation(s):
// \ALU|Add2~36_combout  = ((\LATCH_busB|out [18] $ (\LATCH_aluIn|imm_ [11] $ (!\ALU|Add2~35 )))) # (GND)
// \ALU|Add2~37  = CARRY((\LATCH_busB|out [18] & ((\LATCH_aluIn|imm_ [11]) # (!\ALU|Add2~35 ))) # (!\LATCH_busB|out [18] & (\LATCH_aluIn|imm_ [11] & !\ALU|Add2~35 )))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~35 ),
	.combout(\ALU|Add2~36_combout ),
	.cout(\ALU|Add2~37 ));
// synopsys translate_off
defparam \ALU|Add2~36 .lut_mask = 16'h698E;
defparam \ALU|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \ALU|out[18]~306 (
// Equation(s):
// \ALU|out[18]~306_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~32_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~36_combout )))) # (!\ALU|Equal2~1_combout  & (!\ALU|out[29]~85_combout  & ((\ALU|Add2~36_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|ShiftRight3~32_combout ),
	.datad(\ALU|Add2~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~306_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~306 .lut_mask = 16'hB3A0;
defparam \ALU|out[18]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \ALU|out[18]~314 (
// Equation(s):
// \ALU|out[18]~314_combout  = (\ALU|out[18]~308_combout ) # ((\ALU|out[18]~307_combout ) # ((\ALU|out[18]~313_combout ) # (\ALU|out[18]~306_combout )))

	.dataa(\ALU|out[18]~308_combout ),
	.datab(\ALU|out[18]~307_combout ),
	.datac(\ALU|out[18]~313_combout ),
	.datad(\ALU|out[18]~306_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~314_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~314 .lut_mask = 16'hFFFE;
defparam \ALU|out[18]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \ALU|out[18]~315 (
// Equation(s):
// \ALU|out[18]~315_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[18]~305_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[18]~314_combout )))

	.dataa(\ALU|out[29]~70_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[18]~305_combout ),
	.datad(\ALU|out[18]~314_combout ),
	.cin(gnd),
	.combout(\ALU|out[18]~315_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[18]~315 .lut_mask = 16'hFEFA;
defparam \ALU|out[18]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \LATCH_busC|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[18]~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[18] .is_wysiwyg = "true";
defparam \LATCH_busC|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \REG_BANK|banco[29][18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][18] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux45~0 (
// Equation(s):
// \REG_BANK|Mux45~0_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][18]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][18]~q ),
	.datad(\REG_BANK|banco[25][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux45~1 (
// Equation(s):
// \REG_BANK|Mux45~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~0_combout  & (\REG_BANK|banco[29][18]~q )) # (!\REG_BANK|Mux45~0_combout  & ((\REG_BANK|banco[21][18]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux45~0_combout ))))

	.dataa(\REG_BANK|banco[29][18]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[21][18]~q ),
	.datad(\REG_BANK|Mux45~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux45~7 (
// Equation(s):
// \REG_BANK|Mux45~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][18]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[27][18]~q ),
	.datad(\REG_BANK|banco[19][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~7 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux45~8 (
// Equation(s):
// \REG_BANK|Mux45~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~7_combout  & ((\REG_BANK|banco[31][18]~q ))) # (!\REG_BANK|Mux45~7_combout  & (\REG_BANK|banco[23][18]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux45~7_combout ))))

	.dataa(\REG_BANK|banco[23][18]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[31][18]~q ),
	.datad(\REG_BANK|Mux45~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux45~2 (
// Equation(s):
// \REG_BANK|Mux45~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][18]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][18]~q ),
	.datad(\REG_BANK|banco[22][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux45~3 (
// Equation(s):
// \REG_BANK|Mux45~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux45~2_combout  & ((\REG_BANK|banco[30][18]~q ))) # (!\REG_BANK|Mux45~2_combout  & (\REG_BANK|banco[26][18]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux45~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][18]~q ),
	.datac(\REG_BANK|banco[30][18]~q ),
	.datad(\REG_BANK|Mux45~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux45~4 (
// Equation(s):
// \REG_BANK|Mux45~4_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][18]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[16][18]~q  & !\LATCH_DEC|selB_ [3]))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][18]~q ),
	.datac(\REG_BANK|banco[16][18]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~4 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux45~5 (
// Equation(s):
// \REG_BANK|Mux45~5_combout  = (\REG_BANK|Mux45~4_combout  & (((\REG_BANK|banco[28][18]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux45~4_combout  & (\REG_BANK|banco[24][18]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[24][18]~q ),
	.datab(\REG_BANK|Mux45~4_combout ),
	.datac(\REG_BANK|banco[28][18]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~5 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux45~6 (
// Equation(s):
// \REG_BANK|Mux45~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux45~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux45~3_combout ),
	.datad(\REG_BANK|Mux45~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux45~9 (
// Equation(s):
// \REG_BANK|Mux45~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux45~6_combout  & ((\REG_BANK|Mux45~8_combout ))) # (!\REG_BANK|Mux45~6_combout  & (\REG_BANK|Mux45~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux45~6_combout ))))

	.dataa(\REG_BANK|Mux45~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux45~8_combout ),
	.datad(\REG_BANK|Mux45~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~9 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux45~14 (
// Equation(s):
// \REG_BANK|Mux45~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][18]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][18]~q ),
	.datad(\REG_BANK|banco[3][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux45~15 (
// Equation(s):
// \REG_BANK|Mux45~15_combout  = (\REG_BANK|Mux45~14_combout ) # ((\REG_BANK|banco[2][18]~q  & (\LATCH_DEC|selB_ [1] & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|banco[2][18]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux45~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux45~12 (
// Equation(s):
// \REG_BANK|Mux45~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][18]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][18]~q )))))

	.dataa(\REG_BANK|banco[10][18]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[8][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~12 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux45~13 (
// Equation(s):
// \REG_BANK|Mux45~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux45~12_combout  & ((\REG_BANK|banco[11][18]~q ))) # (!\REG_BANK|Mux45~12_combout  & (\REG_BANK|banco[9][18]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux45~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][18]~q ),
	.datac(\REG_BANK|banco[11][18]~q ),
	.datad(\REG_BANK|Mux45~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux45~16 (
// Equation(s):
// \REG_BANK|Mux45~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux45~13_combout ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux45~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux45~15_combout ),
	.datad(\REG_BANK|Mux45~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux45~10 (
// Equation(s):
// \REG_BANK|Mux45~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][18]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][18]~q ),
	.datad(\REG_BANK|banco[5][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux45~11 (
// Equation(s):
// \REG_BANK|Mux45~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~10_combout  & (\REG_BANK|banco[7][18]~q )) # (!\REG_BANK|Mux45~10_combout  & ((\REG_BANK|banco[6][18]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux45~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[7][18]~q ),
	.datac(\REG_BANK|banco[6][18]~q ),
	.datad(\REG_BANK|Mux45~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~11 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \REG_BANK|Mux45~17 (
// Equation(s):
// \REG_BANK|Mux45~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][18]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][18]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][18]~q ),
	.datad(\REG_BANK|banco[13][18]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \REG_BANK|Mux45~18 (
// Equation(s):
// \REG_BANK|Mux45~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux45~17_combout  & (\REG_BANK|banco[15][18]~q )) # (!\REG_BANK|Mux45~17_combout  & ((\REG_BANK|banco[14][18]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux45~17_combout ))))

	.dataa(\REG_BANK|banco[15][18]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][18]~q ),
	.datad(\REG_BANK|Mux45~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux45~19 (
// Equation(s):
// \REG_BANK|Mux45~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux45~16_combout  & ((\REG_BANK|Mux45~18_combout ))) # (!\REG_BANK|Mux45~16_combout  & (\REG_BANK|Mux45~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux45~16_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux45~16_combout ),
	.datac(\REG_BANK|Mux45~11_combout ),
	.datad(\REG_BANK|Mux45~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~19 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux45~20 (
// Equation(s):
// \REG_BANK|Mux45~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux45~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux45~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux45~9_combout ),
	.datad(\REG_BANK|Mux45~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux45~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \LATCH_busB|out[18]~feeder (
// Equation(s):
// \LATCH_busB|out[18]~feeder_combout  = \REG_BANK|Mux45~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux45~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[18]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \LATCH_busB|out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[18] .is_wysiwyg = "true";
defparam \LATCH_busB|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~19 (
// Equation(s):
// \ALU|ShiftLeft0~19_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [16]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [18]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [18]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~19 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~20 (
// Equation(s):
// \ALU|ShiftLeft0~20_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [17])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [19])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [17]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~20 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~21 (
// Equation(s):
// \ALU|ShiftLeft0~21_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~19_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~20_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~19_combout ),
	.datac(\ALU|ShiftLeft0~20_combout ),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~21 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \ALU|ShiftLeft0~72 (
// Equation(s):
// \ALU|ShiftLeft0~72_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~5_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~21_combout ))

	.dataa(\ALU|ShiftLeft0~21_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~72 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \ALU|out[19]~276 (
// Equation(s):
// \ALU|out[19]~276_combout  = (\LATCH_busB|out [19] & ((\ALU|Equal4~0_combout ) # ((!\ALU|out[23]~244_combout  & \ALU|ShiftLeft0~72_combout )))) # (!\LATCH_busB|out [19] & (((!\ALU|out[23]~244_combout  & \ALU|ShiftLeft0~72_combout ))))

	.dataa(\LATCH_busB|out [19]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|out[23]~244_combout ),
	.datad(\ALU|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~276 .lut_mask = 16'h8F88;
defparam \ALU|out[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \ALU|out[19]~280 (
// Equation(s):
// \ALU|out[19]~280_combout  = (\ALU|out[23]~239_combout  & ((\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~12_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~2_combout ))))

	.dataa(\ALU|out[23]~239_combout ),
	.datab(\ALU|ShiftLeft0~2_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~280 .lut_mask = 16'hA808;
defparam \ALU|out[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \ALU|out[19]~281 (
// Equation(s):
// \ALU|out[19]~281_combout  = (\ALU|out[19]~280_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busA|out [19] $ (\LATCH_busB|out [19]))))

	.dataa(\ALU|out[19]~280_combout ),
	.datab(\LATCH_busA|out [19]),
	.datac(\LATCH_busB|out [19]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~281 .lut_mask = 16'hBEAA;
defparam \ALU|out[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = (\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (\ALU|Add0~37  & VCC)) # (!\LATCH_busA|out [19] & (!\ALU|Add0~37 )))) # (!\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (!\ALU|Add0~37 )) # (!\LATCH_busA|out [19] & ((\ALU|Add0~37 
// ) # (GND)))))
// \ALU|Add0~39  = CARRY((\LATCH_busB|out [19] & (!\LATCH_busA|out [19] & !\ALU|Add0~37 )) # (!\LATCH_busB|out [19] & ((!\ALU|Add0~37 ) # (!\LATCH_busA|out [19]))))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~37 ),
	.combout(\ALU|Add0~38_combout ),
	.cout(\ALU|Add0~39 ));
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h9617;
defparam \ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \ALU|Add1~38 (
// Equation(s):
// \ALU|Add1~38_combout  = (\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & (!\ALU|Add1~37 )) # (!\LATCH_busA|out [19] & (\ALU|Add1~37  & VCC)))) # (!\LATCH_busB|out [19] & ((\LATCH_busA|out [19] & ((\ALU|Add1~37 ) # (GND))) # (!\LATCH_busA|out [19] & 
// (!\ALU|Add1~37 ))))
// \ALU|Add1~39  = CARRY((\LATCH_busB|out [19] & (\LATCH_busA|out [19] & !\ALU|Add1~37 )) # (!\LATCH_busB|out [19] & ((\LATCH_busA|out [19]) # (!\ALU|Add1~37 ))))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~37 ),
	.combout(\ALU|Add1~38_combout ),
	.cout(\ALU|Add1~39 ));
// synopsys translate_off
defparam \ALU|Add1~38 .lut_mask = 16'h694D;
defparam \ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \ALU|out[19]~282 (
// Equation(s):
// \ALU|out[19]~282_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~38_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~38_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~38_combout ),
	.datad(\ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~282 .lut_mask = 16'hA820;
defparam \ALU|out[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \ALU|ShiftRight1~29 (
// Equation(s):
// \ALU|ShiftRight1~29_combout  = (\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~3_combout )))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [3]),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight1~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~29 .lut_mask = 16'h8C80;
defparam \ALU|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \ALU|ShiftRight1~28 (
// Equation(s):
// \ALU|ShiftRight1~28_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~13_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~27_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftRight1~27_combout ),
	.datad(\ALU|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~28 .lut_mask = 16'h5410;
defparam \ALU|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \ALU|ShiftRight1~30 (
// Equation(s):
// \ALU|ShiftRight1~30_combout  = (\ALU|ShiftRight1~29_combout ) # (\ALU|ShiftRight1~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~29_combout ),
	.datad(\ALU|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~30 .lut_mask = 16'hFFF0;
defparam \ALU|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \ALU|out[19]~278 (
// Equation(s):
// \ALU|out[19]~278_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~30_combout ) # ((\ALU|ShiftLeft0~9_combout  & \ALU|out[19]~277_combout )))) # (!\ALU|Equal2~1_combout  & (((\ALU|ShiftLeft0~9_combout  & \ALU|out[19]~277_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftRight1~30_combout ),
	.datac(\ALU|ShiftLeft0~9_combout ),
	.datad(\ALU|out[19]~277_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~278 .lut_mask = 16'hF888;
defparam \ALU|out[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \ALU|out[19]~279 (
// Equation(s):
// \ALU|out[19]~279_combout  = (\ALU|out[22]~60_combout  & ((\ALU|ShiftRight1~28_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftRight0~4_combout ))))

	.dataa(\ALU|out[22]~60_combout ),
	.datab(\ALU|ShiftRight1~28_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~279 .lut_mask = 16'hA888;
defparam \ALU|out[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \ALU|out[19]~283 (
// Equation(s):
// \ALU|out[19]~283_combout  = (\ALU|out[19]~281_combout ) # ((\ALU|out[19]~282_combout ) # ((\ALU|out[19]~278_combout ) # (\ALU|out[19]~279_combout )))

	.dataa(\ALU|out[19]~281_combout ),
	.datab(\ALU|out[19]~282_combout ),
	.datac(\ALU|out[19]~278_combout ),
	.datad(\ALU|out[19]~279_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~283 .lut_mask = 16'hFFFE;
defparam \ALU|out[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \ALU|out[19]~284 (
// Equation(s):
// \ALU|out[19]~284_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[19]~275_combout ) # ((\ALU|out[19]~276_combout ) # (\ALU|out[19]~283_combout ))))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[19]~275_combout ),
	.datac(\ALU|out[19]~276_combout ),
	.datad(\ALU|out[19]~283_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~284 .lut_mask = 16'hAAA8;
defparam \ALU|out[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \ALU|out[19]~285 (
// Equation(s):
// \ALU|out[19]~285_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [19] $ (\LATCH_aluIn|imm_ [11])))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~285_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~285 .lut_mask = 16'h6600;
defparam \ALU|out[19]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \ALU|Add2~38 (
// Equation(s):
// \ALU|Add2~38_combout  = (\LATCH_busB|out [19] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~37  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~37 )))) # (!\LATCH_busB|out [19] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~37 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~37 ) # (GND)))))
// \ALU|Add2~39  = CARRY((\LATCH_busB|out [19] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~37 )) # (!\LATCH_busB|out [19] & ((!\ALU|Add2~37 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~37 ),
	.combout(\ALU|Add2~38_combout ),
	.cout(\ALU|Add2~39 ));
// synopsys translate_off
defparam \ALU|Add2~38 .lut_mask = 16'h9617;
defparam \ALU|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~72 (
// Equation(s):
// \ALU|ShiftLeft1~72_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [16]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [18]))))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [16]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~72 .lut_mask = 16'hC088;
defparam \ALU|ShiftLeft1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \ALU|ShiftLeft1~73 (
// Equation(s):
// \ALU|ShiftLeft1~73_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [17])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [19])))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busB|out [19]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~73 .lut_mask = 16'h00AC;
defparam \ALU|ShiftLeft1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~74 (
// Equation(s):
// \ALU|ShiftLeft1~74_combout  = (\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~7_combout )))) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~72_combout ) # ((\ALU|ShiftLeft1~73_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~72_combout ),
	.datac(\ALU|ShiftLeft1~73_combout ),
	.datad(\ALU|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~74 .lut_mask = 16'hFE54;
defparam \ALU|ShiftLeft1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \ALU|out[19]~288 (
// Equation(s):
// \ALU|out[19]~288_combout  = (\ALU|ShiftLeft1~11_combout  & ((\ALU|out[19]~287_combout ) # ((!\ALU|out[23]~198_combout  & \ALU|ShiftLeft1~74_combout )))) # (!\ALU|ShiftLeft1~11_combout  & (!\ALU|out[23]~198_combout  & ((\ALU|ShiftLeft1~74_combout ))))

	.dataa(\ALU|ShiftLeft1~11_combout ),
	.datab(\ALU|out[23]~198_combout ),
	.datac(\ALU|out[19]~287_combout ),
	.datad(\ALU|ShiftLeft1~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~288_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~288 .lut_mask = 16'hB3A0;
defparam \ALU|out[19]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \ALU|ShiftLeft1~28 (
// Equation(s):
// \ALU|ShiftLeft1~28_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [4]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [6]))

	.dataa(\LATCH_busB|out [6]),
	.datab(\LATCH_busB|out [4]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~28 .lut_mask = 16'hCCAA;
defparam \ALU|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~88 (
// Equation(s):
// \ALU|ShiftLeft1~88_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~28_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~64_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\ALU|ShiftLeft1~64_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft1~28_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~88 .lut_mask = 16'hEE44;
defparam \ALU|ShiftLeft1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \ALU|out[19]~286 (
// Equation(s):
// \ALU|out[19]~286_combout  = (\ALU|out[23]~194_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~88_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~4_combout )))))

	.dataa(\ALU|ShiftLeft1~88_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|out[23]~194_combout ),
	.datad(\ALU|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~286_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~286 .lut_mask = 16'hB080;
defparam \ALU|out[19]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \ALU|out[19]~290 (
// Equation(s):
// \ALU|out[19]~290_combout  = (\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [19] & \ALU|Equal5~0_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [19]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~290_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~290 .lut_mask = 16'hC000;
defparam \ALU|out[19]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \ALU|out[19]~291 (
// Equation(s):
// \ALU|out[19]~291_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout  & ((\LATCH_busB|out [19]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_busB|out [19]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~291_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~291 .lut_mask = 16'hA800;
defparam \ALU|out[19]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \ALU|ShiftRight3~26 (
// Equation(s):
// \ALU|ShiftRight3~26_combout  = (\LATCH_aluIn|imm_ [3] & (\LATCH_aluIn|imm_ [2] & \LATCH_busB|out [31]))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_busB|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~26 .lut_mask = 16'h8080;
defparam \ALU|ShiftRight3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \ALU|ShiftRight3~29 (
// Equation(s):
// \ALU|ShiftRight3~29_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~13_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~28_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~28_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~29 .lut_mask = 16'h0E04;
defparam \ALU|ShiftRight3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \ALU|ShiftRight3~30 (
// Equation(s):
// \ALU|ShiftRight3~30_combout  = (\ALU|ShiftRight3~26_combout ) # ((\ALU|ShiftRight3~29_combout ) # ((\ALU|ShiftLeft1~77_combout  & \ALU|ShiftRight3~3_combout )))

	.dataa(\ALU|ShiftRight3~26_combout ),
	.datab(\ALU|ShiftLeft1~77_combout ),
	.datac(\ALU|ShiftRight3~29_combout ),
	.datad(\ALU|ShiftRight3~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~30 .lut_mask = 16'hFEFA;
defparam \ALU|ShiftRight3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \ALU|out[19]~292 (
// Equation(s):
// \ALU|out[19]~292_combout  = (\ALU|out[19]~290_combout ) # ((\ALU|out[19]~291_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight3~30_combout )))

	.dataa(\ALU|out[19]~290_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[19]~291_combout ),
	.datad(\ALU|ShiftRight3~30_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~292_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~292 .lut_mask = 16'hFEFA;
defparam \ALU|out[19]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \ALU|out[19]~289 (
// Equation(s):
// \ALU|out[19]~289_combout  = (\ALU|out[22]~47_combout  & ((\ALU|ShiftRight3~29_combout ) # ((\ALU|ShiftRight2~4_combout  & \LATCH_aluIn|imm_ [3]))))

	.dataa(\ALU|ShiftRight2~4_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|out[22]~47_combout ),
	.datad(\ALU|ShiftRight3~29_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~289_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~289 .lut_mask = 16'hF080;
defparam \ALU|out[19]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \ALU|out[19]~293 (
// Equation(s):
// \ALU|out[19]~293_combout  = (\ALU|out[19]~288_combout ) # ((\ALU|out[19]~286_combout ) # ((\ALU|out[19]~292_combout ) # (\ALU|out[19]~289_combout )))

	.dataa(\ALU|out[19]~288_combout ),
	.datab(\ALU|out[19]~286_combout ),
	.datac(\ALU|out[19]~292_combout ),
	.datad(\ALU|out[19]~289_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~293_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~293 .lut_mask = 16'hFFFE;
defparam \ALU|out[19]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \ALU|out[19]~294 (
// Equation(s):
// \ALU|out[19]~294_combout  = (\ALU|out[19]~285_combout ) # ((\ALU|out[19]~293_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~38_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[19]~285_combout ),
	.datac(\ALU|Add2~38_combout ),
	.datad(\ALU|out[19]~293_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~294_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~294 .lut_mask = 16'hFFDC;
defparam \ALU|out[19]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \ALU|out[19]~295 (
// Equation(s):
// \ALU|out[19]~295_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[19]~284_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[19]~294_combout )))

	.dataa(\ALU|out[29]~84_combout ),
	.datab(\ALU|out[29]~70_combout ),
	.datac(\ALU|out[19]~284_combout ),
	.datad(\ALU|out[19]~294_combout ),
	.cin(gnd),
	.combout(\ALU|out[19]~295_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[19]~295 .lut_mask = 16'hFEFC;
defparam \ALU|out[19]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \LATCH_busC|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[19]~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[19] .is_wysiwyg = "true";
defparam \LATCH_busC|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \REG_BANK|banco[15][19]~feeder (
// Equation(s):
// \REG_BANK|banco[15][19]~feeder_combout  = \LATCH_busC|out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][19]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \REG_BANK|banco[15][19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][19] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux44~17 (
// Equation(s):
// \REG_BANK|Mux44~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][19]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][19]~q ))))

	.dataa(\REG_BANK|banco[12][19]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[13][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~17 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux44~18 (
// Equation(s):
// \REG_BANK|Mux44~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux44~17_combout  & (\REG_BANK|banco[15][19]~q )) # (!\REG_BANK|Mux44~17_combout  & ((\REG_BANK|banco[14][19]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux44~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][19]~q ),
	.datac(\REG_BANK|banco[14][19]~q ),
	.datad(\REG_BANK|Mux44~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux44~10 (
// Equation(s):
// \REG_BANK|Mux44~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][19]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][19]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][19]~q ),
	.datad(\REG_BANK|banco[10][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux44~11 (
// Equation(s):
// \REG_BANK|Mux44~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux44~10_combout  & ((\REG_BANK|banco[11][19]~q ))) # (!\REG_BANK|Mux44~10_combout  & (\REG_BANK|banco[9][19]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux44~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][19]~q ),
	.datac(\REG_BANK|banco[11][19]~q ),
	.datad(\REG_BANK|Mux44~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux44~12 (
// Equation(s):
// \REG_BANK|Mux44~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1]) # (\REG_BANK|banco[5][19]~q )))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][19]~q  & (!\LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|banco[4][19]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[5][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~12 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux44~13 (
// Equation(s):
// \REG_BANK|Mux44~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux44~12_combout  & ((\REG_BANK|banco[7][19]~q ))) # (!\REG_BANK|Mux44~12_combout  & (\REG_BANK|banco[6][19]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux44~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[6][19]~q ),
	.datac(\REG_BANK|banco[7][19]~q ),
	.datad(\REG_BANK|Mux44~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux44~14 (
// Equation(s):
// \REG_BANK|Mux44~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][19]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][19]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][19]~q ),
	.datad(\REG_BANK|banco[1][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~14 .lut_mask = 16'hC480;
defparam \REG_BANK|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux44~15 (
// Equation(s):
// \REG_BANK|Mux44~15_combout  = (\REG_BANK|Mux44~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][19]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][19]~q ),
	.datad(\REG_BANK|Mux44~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux44~16 (
// Equation(s):
// \REG_BANK|Mux44~16_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|Mux44~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux44~13_combout ),
	.datad(\REG_BANK|Mux44~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux44~19 (
// Equation(s):
// \REG_BANK|Mux44~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~16_combout  & (\REG_BANK|Mux44~18_combout )) # (!\REG_BANK|Mux44~16_combout  & ((\REG_BANK|Mux44~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux44~16_combout ))))

	.dataa(\REG_BANK|Mux44~18_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux44~11_combout ),
	.datad(\REG_BANK|Mux44~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux44~0 (
// Equation(s):
// \REG_BANK|Mux44~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][19]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][19]~q ))))

	.dataa(\REG_BANK|banco[17][19]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[21][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~0 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux44~1 (
// Equation(s):
// \REG_BANK|Mux44~1_combout  = (\REG_BANK|Mux44~0_combout  & (((\REG_BANK|banco[29][19]~q )) # (!\LATCH_DEC|selB_ [3]))) # (!\REG_BANK|Mux44~0_combout  & (\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][19]~q )))

	.dataa(\REG_BANK|Mux44~0_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][19]~q ),
	.datad(\REG_BANK|banco[29][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~1 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux44~7 (
// Equation(s):
// \REG_BANK|Mux44~7_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][19]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[19][19]~q  & !\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[23][19]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][19]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~7 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux44~8 (
// Equation(s):
// \REG_BANK|Mux44~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux44~7_combout  & ((\REG_BANK|banco[31][19]~q ))) # (!\REG_BANK|Mux44~7_combout  & (\REG_BANK|banco[27][19]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux44~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][19]~q ),
	.datac(\REG_BANK|banco[31][19]~q ),
	.datad(\REG_BANK|Mux44~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux44~4 (
// Equation(s):
// \REG_BANK|Mux44~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][19]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][19]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][19]~q ),
	.datad(\REG_BANK|banco[24][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux44~5 (
// Equation(s):
// \REG_BANK|Mux44~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux44~4_combout  & ((\REG_BANK|banco[28][19]~q ))) # (!\REG_BANK|Mux44~4_combout  & (\REG_BANK|banco[20][19]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux44~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][19]~q ),
	.datac(\REG_BANK|banco[28][19]~q ),
	.datad(\REG_BANK|Mux44~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux44~2 (
// Equation(s):
// \REG_BANK|Mux44~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][19]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][19]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][19]~q ),
	.datad(\REG_BANK|banco[26][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux44~3 (
// Equation(s):
// \REG_BANK|Mux44~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux44~2_combout  & (\REG_BANK|banco[30][19]~q )) # (!\REG_BANK|Mux44~2_combout  & ((\REG_BANK|banco[22][19]~q ))))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux44~2_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux44~2_combout ),
	.datac(\REG_BANK|banco[30][19]~q ),
	.datad(\REG_BANK|banco[22][19]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux44~6 (
// Equation(s):
// \REG_BANK|Mux44~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux44~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux44~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux44~5_combout ),
	.datad(\REG_BANK|Mux44~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux44~9 (
// Equation(s):
// \REG_BANK|Mux44~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux44~6_combout  & ((\REG_BANK|Mux44~8_combout ))) # (!\REG_BANK|Mux44~6_combout  & (\REG_BANK|Mux44~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux44~6_combout ))))

	.dataa(\REG_BANK|Mux44~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux44~8_combout ),
	.datad(\REG_BANK|Mux44~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~9 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux44~20 (
// Equation(s):
// \REG_BANK|Mux44~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux44~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux44~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux44~19_combout ),
	.datad(\REG_BANK|Mux44~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux44~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \LATCH_busB|out[19]~feeder (
// Equation(s):
// \LATCH_busB|out[19]~feeder_combout  = \REG_BANK|Mux44~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux44~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[19]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \LATCH_busB|out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[19] .is_wysiwyg = "true";
defparam \LATCH_busB|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \ALU|Add1~40 (
// Equation(s):
// \ALU|Add1~40_combout  = ((\LATCH_busA|out [20] $ (\LATCH_busB|out [20] $ (\ALU|Add1~39 )))) # (GND)
// \ALU|Add1~41  = CARRY((\LATCH_busA|out [20] & (\LATCH_busB|out [20] & !\ALU|Add1~39 )) # (!\LATCH_busA|out [20] & ((\LATCH_busB|out [20]) # (!\ALU|Add1~39 ))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busB|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~39 ),
	.combout(\ALU|Add1~40_combout ),
	.cout(\ALU|Add1~41 ));
// synopsys translate_off
defparam \ALU|Add1~40 .lut_mask = 16'h964D;
defparam \ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \ALU|Add0~40 (
// Equation(s):
// \ALU|Add0~40_combout  = ((\LATCH_busA|out [20] $ (\LATCH_busB|out [20] $ (!\ALU|Add0~39 )))) # (GND)
// \ALU|Add0~41  = CARRY((\LATCH_busA|out [20] & ((\LATCH_busB|out [20]) # (!\ALU|Add0~39 ))) # (!\LATCH_busA|out [20] & (\LATCH_busB|out [20] & !\ALU|Add0~39 )))

	.dataa(\LATCH_busA|out [20]),
	.datab(\LATCH_busB|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~39 ),
	.combout(\ALU|Add0~40_combout ),
	.cout(\ALU|Add0~41 ));
// synopsys translate_off
defparam \ALU|Add0~40 .lut_mask = 16'h698E;
defparam \ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \ALU|out[20]~256 (
// Equation(s):
// \ALU|out[20]~256_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~40_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~40_combout )))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Add1~40_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~256 .lut_mask = 16'hD080;
defparam \ALU|out[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \ALU|out[20]~270 (
// Equation(s):
// \ALU|out[20]~270_combout  = (!\ALU|Equal4~0_combout  & (\LATCH_busA|out [20] $ (\LATCH_busB|out [20])))

	.dataa(\LATCH_busA|out [20]),
	.datab(gnd),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|out[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~270 .lut_mask = 16'h050A;
defparam \ALU|out[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \ALU|out[20]~271 (
// Equation(s):
// \ALU|out[20]~271_combout  = (\LATCH_busA|out [20] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [20])))) # (!\LATCH_busA|out [20] & (((\ALU|Equal4~0_combout  & \LATCH_busB|out [20]))))

	.dataa(\LATCH_busA|out [20]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|out[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~271 .lut_mask = 16'hF8A0;
defparam \ALU|out[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \ALU|out[23]~206 (
// Equation(s):
// \ALU|out[23]~206_combout  = (!\LATCH_busA|out [3] & (\LATCH_busA|out [4] & (\ALU|Equal0~5_combout  & \ALU|Equal0~2_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~206 .lut_mask = 16'h4000;
defparam \ALU|out[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \ALU|ShiftRight1~24 (
// Equation(s):
// \ALU|ShiftRight1~24_combout  = (\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~2_combout )))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~24 .lut_mask = 16'hB080;
defparam \ALU|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \ALU|ShiftRight1~25 (
// Equation(s):
// \ALU|ShiftRight1~25_combout  = (\ALU|ShiftRight1~24_combout ) # ((!\LATCH_busA|out [3] & \ALU|out[12]~265_combout ))

	.dataa(\ALU|ShiftRight1~24_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[12]~265_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~25 .lut_mask = 16'hAFAA;
defparam \ALU|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \ALU|out[20]~268 (
// Equation(s):
// \ALU|out[20]~268_combout  = (\ALU|ShiftLeft0~63_combout  & ((\ALU|out[23]~206_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~25_combout )))) # (!\ALU|ShiftLeft0~63_combout  & (((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~25_combout ))))

	.dataa(\ALU|ShiftLeft0~63_combout ),
	.datab(\ALU|out[23]~206_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~268 .lut_mask = 16'hF888;
defparam \ALU|out[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~49 (
// Equation(s):
// \ALU|ShiftLeft0~49_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [18]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [20]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [20]),
	.datac(\LATCH_busB|out [18]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~49 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~70 (
// Equation(s):
// \ALU|ShiftLeft0~70_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~20_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftLeft0~49_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~49_combout ),
	.datad(\ALU|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~70 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~47 (
// Equation(s):
// \ALU|ShiftLeft0~47_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [14])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [16])))

	.dataa(\LATCH_busB|out [14]),
	.datab(gnd),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~47 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~69 (
// Equation(s):
// \ALU|ShiftLeft0~69_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~4_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftLeft0~47_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~47_combout ),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~69 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~71 (
// Equation(s):
// \ALU|ShiftLeft0~71_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~69_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~70_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~70_combout ),
	.datad(\ALU|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~71 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \ALU|out[4]~266 (
// Equation(s):
// \ALU|out[4]~266_combout  = (\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~2_combout ))) # (!\LATCH_busA|out [3] & (((\ALU|out[12]~265_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight0~2_combout ),
	.datac(\ALU|out[12]~265_combout ),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|out[4]~266_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~266 .lut_mask = 16'h44F0;
defparam \ALU|out[4]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \ALU|out[20]~267 (
// Equation(s):
// \ALU|out[20]~267_combout  = (\ALU|out[23]~244_combout  & (((\ALU|out[22]~60_combout  & \ALU|out[4]~266_combout )))) # (!\ALU|out[23]~244_combout  & ((\ALU|ShiftLeft0~71_combout ) # ((\ALU|out[22]~60_combout  & \ALU|out[4]~266_combout ))))

	.dataa(\ALU|out[23]~244_combout ),
	.datab(\ALU|ShiftLeft0~71_combout ),
	.datac(\ALU|out[22]~60_combout ),
	.datad(\ALU|out[4]~266_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~267 .lut_mask = 16'hF444;
defparam \ALU|out[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \ALU|out[20]~269 (
// Equation(s):
// \ALU|out[20]~269_combout  = (\ALU|out[20]~268_combout ) # ((\ALU|out[20]~267_combout ) # ((\ALU|out[23]~239_combout  & \ALU|out[20]~90_combout )))

	.dataa(\ALU|out[23]~239_combout ),
	.datab(\ALU|out[20]~90_combout ),
	.datac(\ALU|out[20]~268_combout ),
	.datad(\ALU|out[20]~267_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~269 .lut_mask = 16'hFFF8;
defparam \ALU|out[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \ALU|out[20]~272 (
// Equation(s):
// \ALU|out[20]~272_combout  = (\ALU|out[20]~269_combout ) # ((\ALU|out[20]~270_combout  & (!\ALU|out[20]~271_combout  & \ALU|Equal3~1_combout )) # (!\ALU|out[20]~270_combout  & (\ALU|out[20]~271_combout )))

	.dataa(\ALU|out[20]~270_combout ),
	.datab(\ALU|out[20]~271_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[20]~269_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~272 .lut_mask = 16'hFF64;
defparam \ALU|out[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \ALU|out[20]~257 (
// Equation(s):
// \ALU|out[20]~257_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [20] $ (\LATCH_aluIn|imm_ [11])))

	.dataa(\LATCH_busB|out [20]),
	.datab(gnd),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(gnd),
	.combout(\ALU|out[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~257 .lut_mask = 16'h50A0;
defparam \ALU|out[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \ALU|Add2~40 (
// Equation(s):
// \ALU|Add2~40_combout  = ((\LATCH_busB|out [20] $ (\LATCH_aluIn|imm_ [11] $ (!\ALU|Add2~39 )))) # (GND)
// \ALU|Add2~41  = CARRY((\LATCH_busB|out [20] & ((\LATCH_aluIn|imm_ [11]) # (!\ALU|Add2~39 ))) # (!\LATCH_busB|out [20] & (\LATCH_aluIn|imm_ [11] & !\ALU|Add2~39 )))

	.dataa(\LATCH_busB|out [20]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~39 ),
	.combout(\ALU|Add2~40_combout ),
	.cout(\ALU|Add2~41 ));
// synopsys translate_off
defparam \ALU|Add2~40 .lut_mask = 16'h698E;
defparam \ALU|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \ALU|ShiftLeft1~56 (
// Equation(s):
// \ALU|ShiftLeft1~56_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [14]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [16]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [16]),
	.datad(\LATCH_busB|out [14]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~56 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \ALU|ShiftLeft1~69 (
// Equation(s):
// \ALU|ShiftLeft1~69_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~6_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~56_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~56_combout ),
	.datad(\ALU|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~69 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \ALU|ShiftLeft1~58 (
// Equation(s):
// \ALU|ShiftLeft1~58_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [18]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [20]))

	.dataa(\LATCH_busB|out [20]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [18]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~58 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \ALU|ShiftLeft1~21 (
// Equation(s):
// \ALU|ShiftLeft1~21_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [17])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [19])))

	.dataa(\LATCH_busB|out [17]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~21 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftLeft1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \ALU|ShiftLeft1~70 (
// Equation(s):
// \ALU|ShiftLeft1~70_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~21_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~58_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~58_combout ),
	.datad(\ALU|ShiftLeft1~21_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~70 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~71 (
// Equation(s):
// \ALU|ShiftLeft1~71_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~69_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~70_combout )))

	.dataa(\ALU|ShiftLeft1~69_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(\ALU|ShiftLeft1~70_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~71 .lut_mask = 16'hBB88;
defparam \ALU|ShiftLeft1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \ALU|out[20]~260 (
// Equation(s):
// \ALU|out[20]~260_combout  = (\ALU|out[23]~194_combout  & ((\ALU|out[20]~106_combout ) # ((!\ALU|out[23]~198_combout  & \ALU|ShiftLeft1~71_combout )))) # (!\ALU|out[23]~194_combout  & (!\ALU|out[23]~198_combout  & (\ALU|ShiftLeft1~71_combout )))

	.dataa(\ALU|out[23]~194_combout ),
	.datab(\ALU|out[23]~198_combout ),
	.datac(\ALU|ShiftLeft1~71_combout ),
	.datad(\ALU|out[20]~106_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~260 .lut_mask = 16'hBA30;
defparam \ALU|out[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \ALU|out[20]~258 (
// Equation(s):
// \ALU|out[20]~258_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout  & ((\LATCH_busB|out [20]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_busB|out [20]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~258 .lut_mask = 16'hA800;
defparam \ALU|out[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \ALU|out[20]~259 (
// Equation(s):
// \ALU|out[20]~259_combout  = (\LATCH_busB|out [20] & (\LATCH_aluIn|imm_ [11] & \ALU|Equal5~0_combout ))

	.dataa(\LATCH_busB|out [20]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~259 .lut_mask = 16'h8800;
defparam \ALU|out[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \ALU|ShiftRight2~8 (
// Equation(s):
// \ALU|ShiftRight2~8_combout  = (\ALU|ShiftRight2~2_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~0_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftRight2~2_combout ),
	.datad(\ALU|ShiftRight3~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~8 .lut_mask = 16'hFCF0;
defparam \ALU|ShiftRight2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \ALU|ShiftRight3~24 (
// Equation(s):
// \ALU|ShiftRight3~24_combout  = (\ALU|ShiftLeft1~44_combout  & (!\ALU|ShiftRight2~17_combout  & ((!\ALU|ShiftRight2~8_combout ) # (!\ALU|ShiftLeft1~77_combout )))) # (!\ALU|ShiftLeft1~44_combout  & (((!\ALU|ShiftRight2~8_combout )) # 
// (!\ALU|ShiftLeft1~77_combout )))

	.dataa(\ALU|ShiftLeft1~44_combout ),
	.datab(\ALU|ShiftLeft1~77_combout ),
	.datac(\ALU|ShiftRight2~17_combout ),
	.datad(\ALU|ShiftRight2~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~24 .lut_mask = 16'h135F;
defparam \ALU|ShiftRight3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \ALU|ShiftRight3~25 (
// Equation(s):
// \ALU|ShiftRight3~25_combout  = (\ALU|ShiftRight3~24_combout  & ((\LATCH_aluIn|imm_ [3]) # ((!\LATCH_aluIn|imm_ [2]) # (!\ALU|ShiftRight2~10_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight2~10_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight3~24_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~25 .lut_mask = 16'hBF00;
defparam \ALU|ShiftRight3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \ALU|out[20]~261 (
// Equation(s):
// \ALU|out[20]~261_combout  = (\ALU|out[22]~196_combout  & ((\ALU|ShiftLeft1~63_combout ) # ((\ALU|out[22]~47_combout  & !\ALU|ShiftRight3~25_combout )))) # (!\ALU|out[22]~196_combout  & (\ALU|out[22]~47_combout  & (!\ALU|ShiftRight3~25_combout )))

	.dataa(\ALU|out[22]~196_combout ),
	.datab(\ALU|out[22]~47_combout ),
	.datac(\ALU|ShiftRight3~25_combout ),
	.datad(\ALU|ShiftLeft1~63_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~261 .lut_mask = 16'hAE0C;
defparam \ALU|out[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \ALU|out[20]~262 (
// Equation(s):
// \ALU|out[20]~262_combout  = (\ALU|out[20]~261_combout ) # ((\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~26_combout ) # (!\ALU|ShiftRight3~25_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftRight3~26_combout ),
	.datac(\ALU|ShiftRight3~25_combout ),
	.datad(\ALU|out[20]~261_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~262 .lut_mask = 16'hFF8A;
defparam \ALU|out[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \ALU|out[20]~263 (
// Equation(s):
// \ALU|out[20]~263_combout  = (\ALU|out[20]~260_combout ) # ((\ALU|out[20]~258_combout ) # ((\ALU|out[20]~259_combout ) # (\ALU|out[20]~262_combout )))

	.dataa(\ALU|out[20]~260_combout ),
	.datab(\ALU|out[20]~258_combout ),
	.datac(\ALU|out[20]~259_combout ),
	.datad(\ALU|out[20]~262_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~263_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~263 .lut_mask = 16'hFFFE;
defparam \ALU|out[20]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \ALU|out[20]~264 (
// Equation(s):
// \ALU|out[20]~264_combout  = (\ALU|out[20]~257_combout ) # ((\ALU|out[20]~263_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~40_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[20]~257_combout ),
	.datac(\ALU|Add2~40_combout ),
	.datad(\ALU|out[20]~263_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~264_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~264 .lut_mask = 16'hFFDC;
defparam \ALU|out[20]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \ALU|out[20]~273 (
// Equation(s):
// \ALU|out[20]~273_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[20]~272_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[20]~264_combout )))) # (!\ALU|out[29]~54_combout  & (\ALU|out[29]~84_combout  & ((\ALU|out[20]~264_combout ))))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[20]~272_combout ),
	.datad(\ALU|out[20]~264_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~273 .lut_mask = 16'hECA0;
defparam \ALU|out[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \ALU|out[20]~274 (
// Equation(s):
// \ALU|out[20]~274_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[20]~273_combout ) # ((\ALU|out[29]~54_combout  & \ALU|out[20]~256_combout )))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[29]~70_combout ),
	.datac(\ALU|out[20]~256_combout ),
	.datad(\ALU|out[20]~273_combout ),
	.cin(gnd),
	.combout(\ALU|out[20]~274_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[20]~274 .lut_mask = 16'hFFEC;
defparam \ALU|out[20]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \LATCH_busC|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[20]~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[20] .is_wysiwyg = "true";
defparam \LATCH_busC|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \REG_BANK|banco[5][20]~feeder (
// Equation(s):
// \REG_BANK|banco[5][20]~feeder_combout  = \LATCH_busC|out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][20]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \REG_BANK|banco[5][20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][20] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux43~10 (
// Equation(s):
// \REG_BANK|Mux43~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[5][20]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[4][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[5][20]~q ),
	.datad(\REG_BANK|banco[4][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux43~11 (
// Equation(s):
// \REG_BANK|Mux43~11_combout  = (\REG_BANK|Mux43~10_combout  & (((\REG_BANK|banco[7][20]~q )) # (!\LATCH_DEC|selB_ [1]))) # (!\REG_BANK|Mux43~10_combout  & (\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[6][20]~q )))

	.dataa(\REG_BANK|Mux43~10_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][20]~q ),
	.datad(\REG_BANK|banco[7][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~11 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux43~14 (
// Equation(s):
// \REG_BANK|Mux43~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][20]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][20]~q ),
	.datad(\REG_BANK|banco[1][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \REG_BANK|Mux43~15 (
// Equation(s):
// \REG_BANK|Mux43~15_combout  = (\REG_BANK|Mux43~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][20]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][20]~q ),
	.datad(\REG_BANK|Mux43~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux43~12 (
// Equation(s):
// \REG_BANK|Mux43~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][20]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][20]~q )))))

	.dataa(\REG_BANK|banco[10][20]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][20]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~12 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \REG_BANK|Mux43~13 (
// Equation(s):
// \REG_BANK|Mux43~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux43~12_combout  & ((\REG_BANK|banco[11][20]~q ))) # (!\REG_BANK|Mux43~12_combout  & (\REG_BANK|banco[9][20]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux43~12_combout ))))

	.dataa(\REG_BANK|banco[9][20]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][20]~q ),
	.datad(\REG_BANK|Mux43~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \REG_BANK|Mux43~16 (
// Equation(s):
// \REG_BANK|Mux43~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~13_combout ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux43~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux43~15_combout ),
	.datad(\REG_BANK|Mux43~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \REG_BANK|Mux43~17 (
// Equation(s):
// \REG_BANK|Mux43~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][20]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][20]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][20]~q ),
	.datad(\REG_BANK|banco[13][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux43~18 (
// Equation(s):
// \REG_BANK|Mux43~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux43~17_combout  & (\REG_BANK|banco[15][20]~q )) # (!\REG_BANK|Mux43~17_combout  & ((\REG_BANK|banco[14][20]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux43~17_combout ))))

	.dataa(\REG_BANK|banco[15][20]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][20]~q ),
	.datad(\REG_BANK|Mux43~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \REG_BANK|Mux43~19 (
// Equation(s):
// \REG_BANK|Mux43~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~16_combout  & ((\REG_BANK|Mux43~18_combout ))) # (!\REG_BANK|Mux43~16_combout  & (\REG_BANK|Mux43~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux43~11_combout ),
	.datac(\REG_BANK|Mux43~16_combout ),
	.datad(\REG_BANK|Mux43~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~19 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux43~0 (
// Equation(s):
// \REG_BANK|Mux43~0_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[25][20]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][20]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][20]~q ),
	.datad(\REG_BANK|banco[17][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux43~1 (
// Equation(s):
// \REG_BANK|Mux43~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~0_combout  & (\REG_BANK|banco[29][20]~q )) # (!\REG_BANK|Mux43~0_combout  & ((\REG_BANK|banco[21][20]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][20]~q ),
	.datac(\REG_BANK|banco[21][20]~q ),
	.datad(\REG_BANK|Mux43~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux43~4 (
// Equation(s):
// \REG_BANK|Mux43~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][20]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][20]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][20]~q ),
	.datad(\REG_BANK|banco[20][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux43~5 (
// Equation(s):
// \REG_BANK|Mux43~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~4_combout  & ((\REG_BANK|banco[28][20]~q ))) # (!\REG_BANK|Mux43~4_combout  & (\REG_BANK|banco[24][20]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux43~4_combout ))))

	.dataa(\REG_BANK|banco[24][20]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[28][20]~q ),
	.datad(\REG_BANK|Mux43~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux43~2 (
// Equation(s):
// \REG_BANK|Mux43~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][20]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][20]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][20]~q ),
	.datad(\REG_BANK|banco[22][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux43~3 (
// Equation(s):
// \REG_BANK|Mux43~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux43~2_combout  & ((\REG_BANK|banco[30][20]~q ))) # (!\REG_BANK|Mux43~2_combout  & (\REG_BANK|banco[26][20]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux43~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][20]~q ),
	.datac(\REG_BANK|banco[30][20]~q ),
	.datad(\REG_BANK|Mux43~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux43~6 (
// Equation(s):
// \REG_BANK|Mux43~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux43~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux43~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux43~5_combout ),
	.datad(\REG_BANK|Mux43~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux43~7 (
// Equation(s):
// \REG_BANK|Mux43~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][20]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][20]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][20]~q ),
	.datad(\REG_BANK|banco[27][20]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux43~8 (
// Equation(s):
// \REG_BANK|Mux43~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux43~7_combout  & ((\REG_BANK|banco[31][20]~q ))) # (!\REG_BANK|Mux43~7_combout  & (\REG_BANK|banco[23][20]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux43~7_combout ))))

	.dataa(\REG_BANK|banco[23][20]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[31][20]~q ),
	.datad(\REG_BANK|Mux43~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux43~9 (
// Equation(s):
// \REG_BANK|Mux43~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux43~6_combout  & ((\REG_BANK|Mux43~8_combout ))) # (!\REG_BANK|Mux43~6_combout  & (\REG_BANK|Mux43~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux43~6_combout ))))

	.dataa(\REG_BANK|Mux43~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux43~6_combout ),
	.datad(\REG_BANK|Mux43~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \REG_BANK|Mux43~20 (
// Equation(s):
// \REG_BANK|Mux43~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux43~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux43~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux43~19_combout ),
	.datad(\REG_BANK|Mux43~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux43~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \LATCH_busB|out[20]~feeder (
// Equation(s):
// \LATCH_busB|out[20]~feeder_combout  = \REG_BANK|Mux43~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux43~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[20]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \LATCH_busB|out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[20] .is_wysiwyg = "true";
defparam \LATCH_busB|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \ALU|ShiftRight3~23 (
// Equation(s):
// \ALU|ShiftRight3~23_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [22])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [20])))

	.dataa(\LATCH_busB|out [22]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~23 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \ALU|ShiftRight3~28 (
// Equation(s):
// \ALU|ShiftRight3~28_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~23_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~27_combout )))

	.dataa(\ALU|ShiftRight3~23_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~27_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~28 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \ALU|out[7]~512 (
// Equation(s):
// \ALU|out[7]~512_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~28_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~36_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight3~28_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight3~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~512 .lut_mask = 16'hDD88;
defparam \ALU|out[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \ALU|out[27]~118 (
// Equation(s):
// \ALU|out[27]~118_combout  = (\LATCH_aluIn|imm_ [3]) # (\LATCH_aluIn|imm_ [4])

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~118 .lut_mask = 16'hFCFC;
defparam \ALU|out[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \ALU|out[6]~510 (
// Equation(s):
// \ALU|out[6]~510_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (!\ALU|out[27]~118_combout  & (\ALU|Equal0~3_combout  & \ALU|Equal0~5_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|out[27]~118_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~510_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~510 .lut_mask = 16'h2000;
defparam \ALU|out[6]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \ALU|ShiftRight3~4 (
// Equation(s):
// \ALU|ShiftRight3~4_combout  = (\LATCH_aluIn|imm_ [3] & \LATCH_busB|out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~4 .lut_mask = 16'hF000;
defparam \ALU|ShiftRight3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \ALU|out[7]~509 (
// Equation(s):
// \ALU|out[7]~509_combout  = (\ALU|ShiftRight3~14_combout ) # ((\ALU|ShiftRight3~4_combout  & (\ALU|ShiftRight2~3_combout  & !\LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|ShiftRight3~4_combout ),
	.datab(\ALU|ShiftRight3~14_combout ),
	.datac(\ALU|ShiftRight2~3_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~509 .lut_mask = 16'hCCEC;
defparam \ALU|out[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \ALU|out[7]~511 (
// Equation(s):
// \ALU|out[7]~511_combout  = (\ALU|out[14]~381_combout  & ((\ALU|out[7]~509_combout ) # ((\ALU|out[6]~510_combout  & \ALU|ShiftLeft1~14_combout )))) # (!\ALU|out[14]~381_combout  & (\ALU|out[6]~510_combout  & ((\ALU|ShiftLeft1~14_combout ))))

	.dataa(\ALU|out[14]~381_combout ),
	.datab(\ALU|out[6]~510_combout ),
	.datac(\ALU|out[7]~509_combout ),
	.datad(\ALU|ShiftLeft1~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~511 .lut_mask = 16'hECA0;
defparam \ALU|out[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \ALU|ShiftRight3~42 (
// Equation(s):
// \ALU|ShiftRight3~42_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [10])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [8])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [10]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~42 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \ALU|ShiftRight3~43 (
// Equation(s):
// \ALU|ShiftRight3~43_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [9])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [7])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [9]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~43 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \ALU|ShiftRight3~44 (
// Equation(s):
// \ALU|ShiftRight3~44_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~42_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~43_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight3~42_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~43_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~44 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \ALU|out[7]~508 (
// Equation(s):
// \ALU|out[7]~508_combout  = (!\ALU|out[14]~397_combout  & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~40_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~44_combout ))))

	.dataa(\ALU|out[14]~397_combout ),
	.datab(\ALU|ShiftRight3~44_combout ),
	.datac(\ALU|ShiftRight3~40_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~508 .lut_mask = 16'h5044;
defparam \ALU|out[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \ALU|out[7]~513 (
// Equation(s):
// \ALU|out[7]~513_combout  = (\ALU|out[7]~511_combout ) # ((\ALU|out[7]~508_combout ) # ((\ALU|out[14]~390_combout  & \ALU|out[7]~512_combout )))

	.dataa(\ALU|out[14]~390_combout ),
	.datab(\ALU|out[7]~512_combout ),
	.datac(\ALU|out[7]~511_combout ),
	.datad(\ALU|out[7]~508_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~513 .lut_mask = 16'hFFF8;
defparam \ALU|out[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \ALU|out[7]~515 (
// Equation(s):
// \ALU|out[7]~515_combout  = (\LATCH_busB|out [7] & ((\ALU|Equal4~0_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~14_combout )))) # (!\LATCH_busB|out [7] & (!\ALU|out[29]~85_combout  & (\ALU|Add2~14_combout )))

	.dataa(\LATCH_busB|out [7]),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Add2~14_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~515 .lut_mask = 16'hBA30;
defparam \ALU|out[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \ALU|out[7]~516 (
// Equation(s):
// \ALU|out[7]~516_combout  = (\ALU|out[7]~515_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [7] $ (\LATCH_aluIn|imm_ [7]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [7]),
	.datac(\ALU|out[7]~515_combout ),
	.datad(\LATCH_aluIn|imm_ [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~516 .lut_mask = 16'hF2F8;
defparam \ALU|out[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \ALU|out[7]~514 (
// Equation(s):
// \ALU|out[7]~514_combout  = (\LATCH_aluIn|imm_ [7] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [7] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [7]),
	.datac(\LATCH_aluIn|imm_ [7]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~514 .lut_mask = 16'hE0A0;
defparam \ALU|out[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \ALU|out[7]~517 (
// Equation(s):
// \ALU|out[7]~517_combout  = (\ALU|out[7]~649_combout ) # ((\ALU|out[7]~513_combout ) # ((\ALU|out[7]~516_combout ) # (\ALU|out[7]~514_combout )))

	.dataa(\ALU|out[7]~649_combout ),
	.datab(\ALU|out[7]~513_combout ),
	.datac(\ALU|out[7]~516_combout ),
	.datad(\ALU|out[7]~514_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~517 .lut_mask = 16'hFFFE;
defparam \ALU|out[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \ALU|out[7]~521 (
// Equation(s):
// \ALU|out[7]~521_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight1~27_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~36_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight1~36_combout ),
	.datac(\ALU|ShiftRight1~27_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|out[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~521 .lut_mask = 16'hF0CC;
defparam \ALU|out[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \ALU|ShiftRight1~43 (
// Equation(s):
// \ALU|ShiftRight1~43_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [9]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [7]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [7]),
	.datad(\LATCH_busB|out [9]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~43 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \ALU|ShiftRight1~42 (
// Equation(s):
// \ALU|ShiftRight1~42_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [10]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [8]))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [8]),
	.datac(gnd),
	.datad(\LATCH_busB|out [10]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~42 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \ALU|ShiftRight1~44 (
// Equation(s):
// \ALU|ShiftRight1~44_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~42_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight1~43_combout ))

	.dataa(\ALU|ShiftRight1~43_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~44 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \ALU|out[7]~518 (
// Equation(s):
// \ALU|out[7]~518_combout  = (!\ALU|out[14]~443_combout  & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~40_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~44_combout ))))

	.dataa(\ALU|ShiftRight1~44_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|out[14]~443_combout ),
	.datad(\ALU|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~518 .lut_mask = 16'h0E02;
defparam \ALU|out[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \ALU|out[6]~519 (
// Equation(s):
// \ALU|out[6]~519_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\ALU|Equal0~5_combout  & (\ALU|Equal0~3_combout  & \ALU|out[27]~128_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|out[27]~128_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~519_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~519 .lut_mask = 16'h8000;
defparam \ALU|out[6]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \ALU|ShiftRight1~4 (
// Equation(s):
// \ALU|ShiftRight1~4_combout  = (\LATCH_busA|out [3] & \LATCH_busB|out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~4 .lut_mask = 16'hF000;
defparam \ALU|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \ALU|ShiftRight1~14 (
// Equation(s):
// \ALU|ShiftRight1~14_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~3_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~13_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|ShiftRight1~13_combout ),
	.datad(\ALU|ShiftRight1~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~14 .lut_mask = 16'h3210;
defparam \ALU|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \ALU|out[7]~205 (
// Equation(s):
// \ALU|out[7]~205_combout  = (\ALU|ShiftRight1~14_combout ) # ((!\LATCH_busA|out [2] & (\ALU|ShiftRight1~4_combout  & \ALU|ShiftRight0~3_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~4_combout ),
	.datac(\ALU|ShiftRight0~3_combout ),
	.datad(\ALU|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~205_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~205 .lut_mask = 16'hFF40;
defparam \ALU|out[7]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \ALU|out[7]~520 (
// Equation(s):
// \ALU|out[7]~520_combout  = (\ALU|out[6]~519_combout  & ((\ALU|ShiftLeft0~13_combout ) # ((\ALU|out[14]~370_combout  & \ALU|out[7]~205_combout )))) # (!\ALU|out[6]~519_combout  & (\ALU|out[14]~370_combout  & ((\ALU|out[7]~205_combout ))))

	.dataa(\ALU|out[6]~519_combout ),
	.datab(\ALU|out[14]~370_combout ),
	.datac(\ALU|ShiftLeft0~13_combout ),
	.datad(\ALU|out[7]~205_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~520 .lut_mask = 16'hECA0;
defparam \ALU|out[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \ALU|out[7]~522 (
// Equation(s):
// \ALU|out[7]~522_combout  = (\ALU|out[7]~518_combout ) # ((\ALU|out[7]~520_combout ) # ((\ALU|out[7]~521_combout  & \ALU|out[14]~439_combout )))

	.dataa(\ALU|out[7]~521_combout ),
	.datab(\ALU|out[7]~518_combout ),
	.datac(\ALU|out[7]~520_combout ),
	.datad(\ALU|out[14]~439_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~522 .lut_mask = 16'hFEFC;
defparam \ALU|out[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \ALU|out[7]~524 (
// Equation(s):
// \ALU|out[7]~524_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busA|out [7] $ (\LATCH_busB|out [7])))

	.dataa(gnd),
	.datab(\LATCH_busA|out [7]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~524 .lut_mask = 16'h30C0;
defparam \ALU|out[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \ALU|out[7]~525 (
// Equation(s):
// \ALU|out[7]~525_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~14_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~14_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~14_combout ),
	.datad(\ALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~525 .lut_mask = 16'hA820;
defparam \ALU|out[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \ALU|out[7]~526 (
// Equation(s):
// \ALU|out[7]~526_combout  = (\ALU|out[7]~524_combout ) # ((\ALU|out[7]~525_combout ) # ((\LATCH_busB|out [7] & \ALU|Equal4~0_combout )))

	.dataa(\LATCH_busB|out [7]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|out[7]~524_combout ),
	.datad(\ALU|out[7]~525_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~526 .lut_mask = 16'hFFF8;
defparam \ALU|out[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \ALU|out[7]~523 (
// Equation(s):
// \ALU|out[7]~523_combout  = (\LATCH_busA|out [7] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [7]))))

	.dataa(\LATCH_busA|out [7]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|out[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~523 .lut_mask = 16'hA8A0;
defparam \ALU|out[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \ALU|out[7]~643 (
// Equation(s):
// \ALU|out[7]~643_combout  = (\ALU|ShiftRight1~14_combout ) # ((\LATCH_busB|out [31] & \LATCH_busA|out [3]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~643_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~643 .lut_mask = 16'hFFC0;
defparam \ALU|out[7]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \ALU|out[7]~527 (
// Equation(s):
// \ALU|out[7]~527_combout  = (\ALU|out[7]~526_combout ) # ((\ALU|out[7]~523_combout ) # ((\ALU|out[14]~376_combout  & \ALU|out[7]~643_combout )))

	.dataa(\ALU|out[7]~526_combout ),
	.datab(\ALU|out[14]~376_combout ),
	.datac(\ALU|out[7]~523_combout ),
	.datad(\ALU|out[7]~643_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~527 .lut_mask = 16'hFEFA;
defparam \ALU|out[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \ALU|out[7]~528 (
// Equation(s):
// \ALU|out[7]~528_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[7]~517_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[7]~522_combout ) # (\ALU|out[7]~527_combout ))))

	.dataa(\ALU|out[7]~517_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[7]~522_combout ),
	.datad(\ALU|out[7]~527_combout ),
	.cin(gnd),
	.combout(\ALU|out[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[7]~528 .lut_mask = 16'hBBB8;
defparam \ALU|out[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \LATCH_busC|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[7]~528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[7] .is_wysiwyg = "true";
defparam \LATCH_busC|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \REG_BANK|banco[27][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][7] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux56~7 (
// Equation(s):
// \REG_BANK|Mux56~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][7]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][7]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][7]~q ),
	.datad(\REG_BANK|banco[23][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux56~8 (
// Equation(s):
// \REG_BANK|Mux56~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~7_combout  & ((\REG_BANK|banco[31][7]~q ))) # (!\REG_BANK|Mux56~7_combout  & (\REG_BANK|banco[27][7]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~7_combout ))))

	.dataa(\REG_BANK|banco[27][7]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[31][7]~q ),
	.datad(\REG_BANK|Mux56~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux56~0 (
// Equation(s):
// \REG_BANK|Mux56~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][7]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][7]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[17][7]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[21][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~0 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux56~1 (
// Equation(s):
// \REG_BANK|Mux56~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~0_combout  & (\REG_BANK|banco[29][7]~q )) # (!\REG_BANK|Mux56~0_combout  & ((\REG_BANK|banco[25][7]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~0_combout ))))

	.dataa(\REG_BANK|banco[29][7]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[25][7]~q ),
	.datad(\REG_BANK|Mux56~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux56~2 (
// Equation(s):
// \REG_BANK|Mux56~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][7]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][7]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][7]~q ),
	.datad(\REG_BANK|banco[26][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux56~3 (
// Equation(s):
// \REG_BANK|Mux56~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~2_combout  & ((\REG_BANK|banco[30][7]~q ))) # (!\REG_BANK|Mux56~2_combout  & (\REG_BANK|banco[22][7]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux56~2_combout ))))

	.dataa(\REG_BANK|banco[22][7]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[30][7]~q ),
	.datad(\REG_BANK|Mux56~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux56~4 (
// Equation(s):
// \REG_BANK|Mux56~4_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][7]~q ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|banco[16][7]~q  & !\LATCH_DEC|selB_ [2]))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][7]~q ),
	.datac(\REG_BANK|banco[16][7]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~4 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux56~5 (
// Equation(s):
// \REG_BANK|Mux56~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~4_combout  & ((\REG_BANK|banco[28][7]~q ))) # (!\REG_BANK|Mux56~4_combout  & (\REG_BANK|banco[20][7]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux56~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][7]~q ),
	.datac(\REG_BANK|banco[28][7]~q ),
	.datad(\REG_BANK|Mux56~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux56~6 (
// Equation(s):
// \REG_BANK|Mux56~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux56~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux56~3_combout ),
	.datad(\REG_BANK|Mux56~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux56~9 (
// Equation(s):
// \REG_BANK|Mux56~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux56~6_combout  & (\REG_BANK|Mux56~8_combout )) # (!\REG_BANK|Mux56~6_combout  & ((\REG_BANK|Mux56~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux56~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux56~8_combout ),
	.datac(\REG_BANK|Mux56~1_combout ),
	.datad(\REG_BANK|Mux56~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux56~10 (
// Equation(s):
// \REG_BANK|Mux56~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][7]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][7]~q ),
	.datac(\REG_BANK|banco[8][7]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~10 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux56~11 (
// Equation(s):
// \REG_BANK|Mux56~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux56~10_combout  & ((\REG_BANK|banco[11][7]~q ))) # (!\REG_BANK|Mux56~10_combout  & (\REG_BANK|banco[9][7]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux56~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][7]~q ),
	.datac(\REG_BANK|Mux56~10_combout ),
	.datad(\REG_BANK|banco[11][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~11 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \REG_BANK|Mux56~12 (
// Equation(s):
// \REG_BANK|Mux56~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][7]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][7]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][7]~q ),
	.datad(\REG_BANK|banco[5][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux56~13 (
// Equation(s):
// \REG_BANK|Mux56~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~12_combout  & (\REG_BANK|banco[7][7]~q )) # (!\REG_BANK|Mux56~12_combout  & ((\REG_BANK|banco[6][7]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux56~12_combout ))))

	.dataa(\REG_BANK|banco[7][7]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux56~12_combout ),
	.datad(\REG_BANK|banco[6][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~13 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux56~14 (
// Equation(s):
// \REG_BANK|Mux56~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][7]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][7]~q ),
	.datad(\REG_BANK|banco[1][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux56~15 (
// Equation(s):
// \REG_BANK|Mux56~15_combout  = (\REG_BANK|Mux56~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][7]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][7]~q ),
	.datad(\REG_BANK|Mux56~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux56~16 (
// Equation(s):
// \REG_BANK|Mux56~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux56~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux56~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux56~13_combout ),
	.datac(\REG_BANK|Mux56~15_combout ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~16 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \REG_BANK|Mux56~17 (
// Equation(s):
// \REG_BANK|Mux56~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][7]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][7]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][7]~q ),
	.datad(\REG_BANK|banco[12][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \REG_BANK|Mux56~18 (
// Equation(s):
// \REG_BANK|Mux56~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux56~17_combout  & (\REG_BANK|banco[15][7]~q )) # (!\REG_BANK|Mux56~17_combout  & ((\REG_BANK|banco[14][7]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux56~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][7]~q ),
	.datac(\REG_BANK|Mux56~17_combout ),
	.datad(\REG_BANK|banco[14][7]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~18 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux56~19 (
// Equation(s):
// \REG_BANK|Mux56~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux56~16_combout  & ((\REG_BANK|Mux56~18_combout ))) # (!\REG_BANK|Mux56~16_combout  & (\REG_BANK|Mux56~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux56~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux56~11_combout ),
	.datac(\REG_BANK|Mux56~16_combout ),
	.datad(\REG_BANK|Mux56~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~19 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux56~20 (
// Equation(s):
// \REG_BANK|Mux56~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux56~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux56~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux56~9_combout ),
	.datad(\REG_BANK|Mux56~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux56~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \LATCH_busB|out[7]~feeder (
// Equation(s):
// \LATCH_busB|out[7]~feeder_combout  = \REG_BANK|Mux56~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux56~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[7]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \LATCH_busB|out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[7] .is_wysiwyg = "true";
defparam \LATCH_busB|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~33 (
// Equation(s):
// \ALU|ShiftLeft0~33_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [7]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [9]))

	.dataa(\LATCH_busB|out [9]),
	.datab(gnd),
	.datac(\LATCH_busB|out [7]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~33 .lut_mask = 16'hF0AA;
defparam \ALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~57 (
// Equation(s):
// \ALU|ShiftLeft0~57_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~56_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftLeft0~33_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~33_combout ),
	.datad(\ALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~57 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~80 (
// Equation(s):
// \ALU|ShiftLeft0~80_combout  = (\ALU|ShiftRight0~9_combout  & ((\ALU|ShiftLeft0~8_combout ) # ((\ALU|ShiftLeft0~32_combout  & \ALU|ShiftLeft0~57_combout )))) # (!\ALU|ShiftRight0~9_combout  & (((\ALU|ShiftLeft0~32_combout  & \ALU|ShiftLeft0~57_combout ))))

	.dataa(\ALU|ShiftRight0~9_combout ),
	.datab(\ALU|ShiftLeft0~8_combout ),
	.datac(\ALU|ShiftLeft0~32_combout ),
	.datad(\ALU|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~80 .lut_mask = 16'hF888;
defparam \ALU|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneive_lcell_comb \ALU|ShiftLeft0~81 (
// Equation(s):
// \ALU|ShiftLeft0~81_combout  = (\ALU|ShiftLeft0~80_combout ) # ((\ALU|ShiftLeft0~54_combout  & (\LATCH_busA|out [2] & !\LATCH_busA|out [3])))

	.dataa(\ALU|ShiftLeft0~54_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~81 .lut_mask = 16'hFF08;
defparam \ALU|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneive_lcell_comb \ALU|out[9]~484 (
// Equation(s):
// \ALU|out[9]~484_combout  = (\LATCH_busB|out [9] & ((\LATCH_busA|out [9] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_busA|out [9] & (\ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [9] & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [9])))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [9]),
	.datac(\LATCH_busA|out [9]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~484 .lut_mask = 16'hE828;
defparam \ALU|out[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \ALU|out[9]~485 (
// Equation(s):
// \ALU|out[9]~485_combout  = (\ALU|out[9]~648_combout ) # ((\ALU|out[9]~484_combout ) # ((\LATCH_busA|out [9] & \ALU|Equal4~0_combout )))

	.dataa(\ALU|out[9]~648_combout ),
	.datab(\LATCH_busA|out [9]),
	.datac(\ALU|out[9]~484_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~485 .lut_mask = 16'hFEFA;
defparam \ALU|out[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \ALU|out[9]~486 (
// Equation(s):
// \ALU|out[9]~486_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~18_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~18_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~18_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~486 .lut_mask = 16'h8A80;
defparam \ALU|out[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \ALU|out[9]~487 (
// Equation(s):
// \ALU|out[9]~487_combout  = (\ALU|out[9]~486_combout ) # ((\LATCH_busB|out [9] & (\ALU|Equal4~2_combout  & \LATCH_aluIn|aluCtrl_ [2])))

	.dataa(\LATCH_busB|out [9]),
	.datab(\ALU|Equal4~2_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|out[9]~486_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~487 .lut_mask = 16'hFF80;
defparam \ALU|out[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneive_lcell_comb \ALU|out[9]~488 (
// Equation(s):
// \ALU|out[9]~488_combout  = (\ALU|out[9]~485_combout ) # ((\ALU|out[9]~487_combout ) # ((\ALU|ShiftLeft0~81_combout  & \ALU|out[8]~59_combout )))

	.dataa(\ALU|ShiftLeft0~81_combout ),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\ALU|out[9]~485_combout ),
	.datad(\ALU|out[9]~487_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~488 .lut_mask = 16'hFFF8;
defparam \ALU|out[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \ALU|out~477 (
// Equation(s):
// \ALU|out~477_combout  = \LATCH_busB|out [9] $ (\LATCH_aluIn|imm_ [9])

	.dataa(gnd),
	.datab(\LATCH_busB|out [9]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [9]),
	.cin(gnd),
	.combout(\ALU|out~477_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~477 .lut_mask = 16'h33CC;
defparam \ALU|out~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \ALU|ShiftRight3~1 (
// Equation(s):
// \ALU|ShiftRight3~1_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [30]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [29]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [29]),
	.datad(\LATCH_busB|out [30]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~1 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \ALU|ShiftRight3~11 (
// Equation(s):
// \ALU|ShiftRight3~11_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~1_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|ShiftRight3~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~11 .lut_mask = 16'hA280;
defparam \ALU|ShiftRight3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \ALU|ShiftRight3~10 (
// Equation(s):
// \ALU|ShiftRight3~10_combout  = (!\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~7_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~6_combout )))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~7_combout ),
	.datad(\ALU|ShiftRight2~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~10 .lut_mask = 16'h3120;
defparam \ALU|ShiftRight3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \ALU|out[9]~638 (
// Equation(s):
// \ALU|out[9]~638_combout  = (\LATCH_aluIn|imm_ [3] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftRight3~11_combout ) # (\ALU|ShiftRight3~10_combout ))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|ShiftRight3~11_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~10_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~638_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~638 .lut_mask = 16'hAFAC;
defparam \ALU|out[9]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \ALU|out[9]~478 (
// Equation(s):
// \ALU|out[9]~478_combout  = (\ALU|out~477_combout  & ((\ALU|Equal3~1_combout ) # ((\ALU|out[14]~384_combout  & \ALU|out[9]~638_combout )))) # (!\ALU|out~477_combout  & (((\ALU|out[14]~384_combout  & \ALU|out[9]~638_combout ))))

	.dataa(\ALU|out~477_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\ALU|out[14]~384_combout ),
	.datad(\ALU|out[9]~638_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~478 .lut_mask = 16'hF888;
defparam \ALU|out[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \ALU|ShiftRight2~16 (
// Equation(s):
// \ALU|ShiftRight2~16_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~15_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~15_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight2~15_combout ),
	.datac(\ALU|ShiftRight3~15_combout ),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~16 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \ALU|out[9]~473 (
// Equation(s):
// \ALU|out[9]~473_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~20_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight2~16_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight2~20_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~473 .lut_mask = 16'hDD88;
defparam \ALU|out[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \ALU|ShiftLeft1~46 (
// Equation(s):
// \ALU|ShiftLeft1~46_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~45_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~27_combout )))

	.dataa(\ALU|ShiftLeft1~45_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~27_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~46 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~49 (
// Equation(s):
// \ALU|ShiftLeft1~49_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~48_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~31_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~31_combout ),
	.datad(\ALU|ShiftLeft1~48_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~49 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~81 (
// Equation(s):
// \ALU|ShiftLeft1~81_combout  = (\ALU|ShiftLeft1~10_combout  & ((\ALU|ShiftRight2~7_combout ) # ((\ALU|ShiftLeft1~49_combout  & \ALU|ShiftLeft1~44_combout )))) # (!\ALU|ShiftLeft1~10_combout  & (((\ALU|ShiftLeft1~49_combout  & \ALU|ShiftLeft1~44_combout 
// ))))

	.dataa(\ALU|ShiftLeft1~10_combout ),
	.datab(\ALU|ShiftRight2~7_combout ),
	.datac(\ALU|ShiftLeft1~49_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~81 .lut_mask = 16'hF888;
defparam \ALU|ShiftLeft1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \ALU|ShiftLeft1~82 (
// Equation(s):
// \ALU|ShiftLeft1~82_combout  = (\ALU|ShiftLeft1~81_combout ) # ((\ALU|ShiftLeft1~46_combout  & (!\LATCH_aluIn|imm_ [3] & \LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|ShiftLeft1~46_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftLeft1~81_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~82 .lut_mask = 16'hFF20;
defparam \ALU|ShiftLeft1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \ALU|ShiftRight2~1 (
// Equation(s):
// \ALU|ShiftRight2~1_combout  = (\LATCH_aluIn|imm_ [1] & (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [31]))) # (!\LATCH_aluIn|imm_ [1] & (((\ALU|ShiftRight3~1_combout ))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|ShiftRight3~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~1 .lut_mask = 16'h7340;
defparam \ALU|ShiftRight2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \ALU|ShiftRight2~21 (
// Equation(s):
// \ALU|ShiftRight2~21_combout  = (\ALU|ShiftRight3~10_combout ) # ((\ALU|ShiftRight2~1_combout  & \LATCH_aluIn|imm_ [2]))

	.dataa(\ALU|ShiftRight2~1_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(gnd),
	.datad(\ALU|ShiftRight3~10_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~21 .lut_mask = 16'hFF88;
defparam \ALU|ShiftRight2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \ALU|out[9]~472 (
// Equation(s):
// \ALU|out[9]~472_combout  = (\ALU|out[14]~79_combout  & ((\ALU|ShiftLeft1~82_combout ) # ((\ALU|out[11]~431_combout  & \ALU|ShiftRight2~21_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|out[11]~431_combout  & ((\ALU|ShiftRight2~21_combout ))))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|out[11]~431_combout ),
	.datac(\ALU|ShiftLeft1~82_combout ),
	.datad(\ALU|ShiftRight2~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~472 .lut_mask = 16'hECA0;
defparam \ALU|out[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \ALU|ShiftRight2~26 (
// Equation(s):
// \ALU|ShiftRight2~26_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~24_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~25_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~25_combout ),
	.datad(\ALU|ShiftRight2~24_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~26 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \ALU|ShiftRight2~31 (
// Equation(s):
// \ALU|ShiftRight2~31_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [11]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [9]))

	.dataa(\LATCH_busB|out [9]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~31 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \ALU|ShiftRight2~32 (
// Equation(s):
// \ALU|ShiftRight2~32_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~29_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~31_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~31_combout ),
	.datad(\ALU|ShiftRight2~29_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~32 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \ALU|out[9]~471 (
// Equation(s):
// \ALU|out[9]~471_combout  = (!\ALU|out[14]~397_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~26_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~32_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight2~26_combout ),
	.datac(\ALU|ShiftRight2~32_combout ),
	.datad(\ALU|out[14]~397_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~471 .lut_mask = 16'h00D8;
defparam \ALU|out[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \ALU|out[9]~474 (
// Equation(s):
// \ALU|out[9]~474_combout  = (\ALU|out[9]~472_combout ) # ((\ALU|out[9]~471_combout ) # ((\ALU|out[14]~390_combout  & \ALU|out[9]~473_combout )))

	.dataa(\ALU|out[14]~390_combout ),
	.datab(\ALU|out[9]~473_combout ),
	.datac(\ALU|out[9]~472_combout ),
	.datad(\ALU|out[9]~471_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~474 .lut_mask = 16'hFFF8;
defparam \ALU|out[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \ALU|out[9]~476 (
// Equation(s):
// \ALU|out[9]~476_combout  = (\ALU|out[29]~85_combout  & (\LATCH_aluIn|imm_ [9] & ((\ALU|Equal4~0_combout )))) # (!\ALU|out[29]~85_combout  & ((\ALU|Add2~18_combout ) # ((\LATCH_aluIn|imm_ [9] & \ALU|Equal4~0_combout ))))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(\ALU|Add2~18_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~476 .lut_mask = 16'hDC50;
defparam \ALU|out[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \ALU|out[9]~475 (
// Equation(s):
// \ALU|out[9]~475_combout  = (\LATCH_busB|out [9] & ((\ALU|Equal4~0_combout ) # ((\LATCH_aluIn|imm_ [9] & \ALU|Equal5~0_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [9]),
	.datac(\LATCH_aluIn|imm_ [9]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~475 .lut_mask = 16'hC888;
defparam \ALU|out[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \ALU|out[9]~479 (
// Equation(s):
// \ALU|out[9]~479_combout  = (\ALU|out[9]~478_combout ) # ((\ALU|out[9]~474_combout ) # ((\ALU|out[9]~476_combout ) # (\ALU|out[9]~475_combout )))

	.dataa(\ALU|out[9]~478_combout ),
	.datab(\ALU|out[9]~474_combout ),
	.datac(\ALU|out[9]~476_combout ),
	.datad(\ALU|out[9]~475_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~479 .lut_mask = 16'hFFFE;
defparam \ALU|out[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \ALU|ShiftRight0~31 (
// Equation(s):
// \ALU|ShiftRight0~31_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight0~28_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight0~30_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|ShiftRight0~30_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~31 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \ALU|Selector30~0 (
// Equation(s):
// \ALU|Selector30~0_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~25_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~31_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight0~31_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~0 .lut_mask = 16'hFC0C;
defparam \ALU|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \ALU|ShiftRight0~19 (
// Equation(s):
// \ALU|ShiftRight0~19_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [19]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [17]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [17]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~19 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \ALU|ShiftRight0~18 (
// Equation(s):
// \ALU|ShiftRight0~18_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [20])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [18])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [20]),
	.datac(\LATCH_busB|out [18]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~18 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \ALU|ShiftRight0~20 (
// Equation(s):
// \ALU|ShiftRight0~20_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight0~18_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight0~19_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~19_combout ),
	.datad(\ALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~20 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \ALU|out[9]~482 (
// Equation(s):
// \ALU|out[9]~482_combout  = (\ALU|out[14]~439_combout  & ((\LATCH_busA|out [2] & (\ALU|ShiftRight0~16_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~20_combout )))))

	.dataa(\ALU|ShiftRight0~16_combout ),
	.datab(\ALU|ShiftRight0~20_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|out[14]~439_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~482 .lut_mask = 16'hAC00;
defparam \ALU|out[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \ALU|out[9]~480 (
// Equation(s):
// \ALU|out[9]~480_combout  = (\ALU|Equal1~1_combout  & (\LATCH_busA|out [4] & \ALU|ShiftRight0~8_combout ))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~480 .lut_mask = 16'hA000;
defparam \ALU|out[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \ALU|ShiftRight1~10 (
// Equation(s):
// \ALU|ShiftRight1~10_combout  = (\LATCH_busA|out [2] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [1] & ((\ALU|ShiftRight1~1_combout )))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftRight1~1_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~10 .lut_mask = 16'hD800;
defparam \ALU|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \ALU|ShiftRight1~11 (
// Equation(s):
// \ALU|ShiftRight1~11_combout  = (\ALU|ShiftRight1~10_combout ) # ((\ALU|ShiftRight0~7_combout  & !\LATCH_busA|out [2]))

	.dataa(\ALU|ShiftRight1~10_combout ),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~7_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~11 .lut_mask = 16'hAAFA;
defparam \ALU|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \ALU|out[9]~481 (
// Equation(s):
// \ALU|out[9]~481_combout  = (!\LATCH_busA|out [3] & ((\ALU|out[9]~480_combout ) # ((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~11_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|out[14]~376_combout ),
	.datac(\ALU|out[9]~480_combout ),
	.datad(\ALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~481 .lut_mask = 16'h5450;
defparam \ALU|out[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \ALU|out[9]~483 (
// Equation(s):
// \ALU|out[9]~483_combout  = (\ALU|out[9]~482_combout ) # ((\ALU|out[9]~481_combout ) # ((\ALU|Selector30~0_combout  & !\ALU|out[14]~443_combout )))

	.dataa(\ALU|Selector30~0_combout ),
	.datab(\ALU|out[14]~443_combout ),
	.datac(\ALU|out[9]~482_combout ),
	.datad(\ALU|out[9]~481_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~483 .lut_mask = 16'hFFF2;
defparam \ALU|out[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \ALU|out[9]~489 (
// Equation(s):
// \ALU|out[9]~489_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[9]~479_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[9]~488_combout ) # ((\ALU|out[9]~483_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[9]~488_combout ),
	.datac(\ALU|out[9]~479_combout ),
	.datad(\ALU|out[9]~483_combout ),
	.cin(gnd),
	.combout(\ALU|out[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[9]~489 .lut_mask = 16'hF5E4;
defparam \ALU|out[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \LATCH_busC|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[9]~489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[9] .is_wysiwyg = "true";
defparam \LATCH_busC|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \REG_BANK|banco[27][9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][9] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux54~7 (
// Equation(s):
// \REG_BANK|Mux54~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][9]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][9]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][9]~q ),
	.datad(\REG_BANK|banco[23][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux54~8 (
// Equation(s):
// \REG_BANK|Mux54~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~7_combout  & ((\REG_BANK|banco[31][9]~q ))) # (!\REG_BANK|Mux54~7_combout  & (\REG_BANK|banco[27][9]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][9]~q ),
	.datac(\REG_BANK|banco[31][9]~q ),
	.datad(\REG_BANK|Mux54~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux54~0 (
// Equation(s):
// \REG_BANK|Mux54~0_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][9]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((!\LATCH_DEC|selB_ [3] & \REG_BANK|banco[17][9]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[21][9]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[17][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~0 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux54~1 (
// Equation(s):
// \REG_BANK|Mux54~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~0_combout  & (\REG_BANK|banco[29][9]~q )) # (!\REG_BANK|Mux54~0_combout  & ((\REG_BANK|banco[25][9]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[29][9]~q ),
	.datac(\REG_BANK|banco[25][9]~q ),
	.datad(\REG_BANK|Mux54~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux54~4 (
// Equation(s):
// \REG_BANK|Mux54~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][9]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][9]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][9]~q ),
	.datad(\REG_BANK|banco[24][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux54~5 (
// Equation(s):
// \REG_BANK|Mux54~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux54~4_combout  & ((\REG_BANK|banco[28][9]~q ))) # (!\REG_BANK|Mux54~4_combout  & (\REG_BANK|banco[20][9]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux54~4_combout ))))

	.dataa(\REG_BANK|banco[20][9]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][9]~q ),
	.datad(\REG_BANK|Mux54~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux54~2 (
// Equation(s):
// \REG_BANK|Mux54~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][9]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][9]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][9]~q ),
	.datad(\REG_BANK|banco[26][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux54~3 (
// Equation(s):
// \REG_BANK|Mux54~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux54~2_combout  & ((\REG_BANK|banco[30][9]~q ))) # (!\REG_BANK|Mux54~2_combout  & (\REG_BANK|banco[22][9]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux54~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][9]~q ),
	.datac(\REG_BANK|banco[30][9]~q ),
	.datad(\REG_BANK|Mux54~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux54~6 (
// Equation(s):
// \REG_BANK|Mux54~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux54~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux54~5_combout ),
	.datad(\REG_BANK|Mux54~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux54~9 (
// Equation(s):
// \REG_BANK|Mux54~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux54~6_combout  & (\REG_BANK|Mux54~8_combout )) # (!\REG_BANK|Mux54~6_combout  & ((\REG_BANK|Mux54~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux54~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux54~8_combout ),
	.datac(\REG_BANK|Mux54~1_combout ),
	.datad(\REG_BANK|Mux54~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux54~10 (
// Equation(s):
// \REG_BANK|Mux54~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][9]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][9]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][9]~q ),
	.datad(\REG_BANK|banco[10][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux54~11 (
// Equation(s):
// \REG_BANK|Mux54~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux54~10_combout  & ((\REG_BANK|banco[11][9]~q ))) # (!\REG_BANK|Mux54~10_combout  & (\REG_BANK|banco[9][9]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux54~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][9]~q ),
	.datac(\REG_BANK|banco[11][9]~q ),
	.datad(\REG_BANK|Mux54~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux54~14 (
// Equation(s):
// \REG_BANK|Mux54~14_combout  = (\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0] & \REG_BANK|banco[1][9]~q ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[1][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~14 .lut_mask = 16'h6262;
defparam \REG_BANK|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux54~15 (
// Equation(s):
// \REG_BANK|Mux54~15_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~14_combout  & (\REG_BANK|banco[2][9]~q )) # (!\REG_BANK|Mux54~14_combout  & ((\REG_BANK|banco[3][9]~q ))))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux54~14_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux54~14_combout ),
	.datac(\REG_BANK|banco[2][9]~q ),
	.datad(\REG_BANK|banco[3][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~15 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux54~12 (
// Equation(s):
// \REG_BANK|Mux54~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][9]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][9]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][9]~q ),
	.datad(\REG_BANK|banco[5][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux54~13 (
// Equation(s):
// \REG_BANK|Mux54~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~12_combout  & (\REG_BANK|banco[7][9]~q )) # (!\REG_BANK|Mux54~12_combout  & ((\REG_BANK|banco[6][9]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux54~12_combout ))))

	.dataa(\REG_BANK|banco[7][9]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux54~12_combout ),
	.datad(\REG_BANK|banco[6][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~13 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux54~16 (
// Equation(s):
// \REG_BANK|Mux54~16_combout  = (\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux54~13_combout ) # (\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux54~15_combout  & ((!\LATCH_DEC|selB_ [3]))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux54~15_combout ),
	.datac(\REG_BANK|Mux54~13_combout ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~16 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \REG_BANK|Mux54~17 (
// Equation(s):
// \REG_BANK|Mux54~17_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1]) # (\REG_BANK|banco[13][9]~q )))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][9]~q  & (!\LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|banco[12][9]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[13][9]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~17 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \REG_BANK|Mux54~18 (
// Equation(s):
// \REG_BANK|Mux54~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux54~17_combout  & (\REG_BANK|banco[15][9]~q )) # (!\REG_BANK|Mux54~17_combout  & ((\REG_BANK|banco[14][9]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux54~17_combout ))))

	.dataa(\REG_BANK|banco[15][9]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][9]~q ),
	.datad(\REG_BANK|Mux54~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux54~19 (
// Equation(s):
// \REG_BANK|Mux54~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux54~16_combout  & ((\REG_BANK|Mux54~18_combout ))) # (!\REG_BANK|Mux54~16_combout  & (\REG_BANK|Mux54~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux54~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux54~11_combout ),
	.datac(\REG_BANK|Mux54~16_combout ),
	.datad(\REG_BANK|Mux54~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~19 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux54~20 (
// Equation(s):
// \REG_BANK|Mux54~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux54~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux54~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux54~9_combout ),
	.datad(\REG_BANK|Mux54~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux54~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \LATCH_busB|out[9]~feeder (
// Equation(s):
// \LATCH_busB|out[9]~feeder_combout  = \REG_BANK|Mux54~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux54~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[9]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \LATCH_busB|out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[9] .is_wysiwyg = "true";
defparam \LATCH_busB|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \ALU|ShiftRight0~30 (
// Equation(s):
// \ALU|ShiftRight0~30_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [11]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [9]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [9]),
	.datad(\LATCH_busB|out [11]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~30 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \ALU|ShiftRight0~32 (
// Equation(s):
// \ALU|ShiftRight0~32_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~30_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight1~42_combout )))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~30_combout ),
	.datad(\ALU|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~32 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \ALU|out[8]~498 (
// Equation(s):
// \ALU|out[8]~498_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~26_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~32_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~26_combout ),
	.datad(\ALU|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~498 .lut_mask = 16'hF5A0;
defparam \ALU|out[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \ALU|ShiftRight0~21 (
// Equation(s):
// \ALU|ShiftRight0~21_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~19_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight1~34_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight0~19_combout ),
	.datad(\ALU|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~21 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \ALU|out[8]~349 (
// Equation(s):
// \ALU|out[8]~349_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~17_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~21_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~17_combout ),
	.datad(\ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~349_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~349 .lut_mask = 16'hF5A0;
defparam \ALU|out[8]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \ALU|out[8]~499 (
// Equation(s):
// \ALU|out[8]~499_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & ((\ALU|out[8]~349_combout ))) # (!\LATCH_busA|out [3] & (\ALU|out[8]~498_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|out[8]~498_combout ),
	.datac(\ALU|out[14]~350_combout ),
	.datad(\ALU|out[8]~349_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~499 .lut_mask = 16'hE040;
defparam \ALU|out[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \ALU|out[8]~500 (
// Equation(s):
// \ALU|out[8]~500_combout  = (!\LATCH_busA|out [3] & (\ALU|ShiftRight0~12_combout  & ((\ALU|out[14]~370_combout ) # (\ALU|out[14]~376_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|out[14]~370_combout ),
	.datac(\ALU|out[14]~376_combout ),
	.datad(\ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~500 .lut_mask = 16'h5400;
defparam \ALU|out[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~83 (
// Equation(s):
// \ALU|ShiftLeft0~83_combout  = (\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & (!\LATCH_busA|out [1] & !\LATCH_busA|out [0])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~83 .lut_mask = 16'h0002;
defparam \ALU|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \ALU|ShiftLeft0~84 (
// Equation(s):
// \ALU|ShiftLeft0~84_combout  = (\ALU|ShiftLeft0~83_combout  & ((\LATCH_busB|out [0]) # ((\ALU|ShiftLeft0~32_combout  & \ALU|ShiftLeft0~64_combout )))) # (!\ALU|ShiftLeft0~83_combout  & (((\ALU|ShiftLeft0~32_combout  & \ALU|ShiftLeft0~64_combout ))))

	.dataa(\ALU|ShiftLeft0~83_combout ),
	.datab(\LATCH_busB|out [0]),
	.datac(\ALU|ShiftLeft0~32_combout ),
	.datad(\ALU|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~84 .lut_mask = 16'hF888;
defparam \ALU|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_lcell_comb \ALU|ShiftLeft0~85 (
// Equation(s):
// \ALU|ShiftLeft0~85_combout  = (\ALU|ShiftLeft0~84_combout ) # ((!\LATCH_busA|out [3] & (\LATCH_busA|out [2] & \ALU|ShiftLeft0~62_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~62_combout ),
	.datad(\ALU|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~85 .lut_mask = 16'hFF40;
defparam \ALU|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \ALU|out[8]~501 (
// Equation(s):
// \ALU|out[8]~501_combout  = (\ALU|out[8]~499_combout ) # ((\ALU|out[8]~500_combout ) # ((\ALU|out[8]~59_combout  & \ALU|ShiftLeft0~85_combout )))

	.dataa(\ALU|out[8]~499_combout ),
	.datab(\ALU|out[8]~500_combout ),
	.datac(\ALU|out[8]~59_combout ),
	.datad(\ALU|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~501 .lut_mask = 16'hFEEE;
defparam \ALU|out[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \ALU|out[8]~502 (
// Equation(s):
// \ALU|out[8]~502_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~1_combout  & (\ALU|Equal0~3_combout  & \LATCH_busB|out [8])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal4~1_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~502 .lut_mask = 16'h8000;
defparam \ALU|out[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \ALU|out[8]~504 (
// Equation(s):
// \ALU|out[8]~504_combout  = (\LATCH_busA|out [8] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [8] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\LATCH_busB|out [8]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~504 .lut_mask = 16'hA8A0;
defparam \ALU|out[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \ALU|out[8]~503 (
// Equation(s):
// \ALU|out[8]~503_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~16_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~16_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~16_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~503 .lut_mask = 16'h8A80;
defparam \ALU|out[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \ALU|out[8]~505 (
// Equation(s):
// \ALU|out[8]~505_combout  = (\ALU|out[9]~648_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busA|out [8] $ (\LATCH_busB|out [8]))))

	.dataa(\LATCH_busA|out [8]),
	.datab(\ALU|out[9]~648_combout ),
	.datac(\LATCH_busB|out [8]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~505 .lut_mask = 16'hDECC;
defparam \ALU|out[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \ALU|out[8]~506 (
// Equation(s):
// \ALU|out[8]~506_combout  = (\ALU|out[8]~502_combout ) # ((\ALU|out[8]~504_combout ) # ((\ALU|out[8]~503_combout ) # (\ALU|out[8]~505_combout )))

	.dataa(\ALU|out[8]~502_combout ),
	.datab(\ALU|out[8]~504_combout ),
	.datac(\ALU|out[8]~503_combout ),
	.datad(\ALU|out[8]~505_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~506 .lut_mask = 16'hFFFE;
defparam \ALU|out[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \ALU|out[8]~496 (
// Equation(s):
// \ALU|out[8]~496_combout  = (\ALU|out[8]~453_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [8] $ (\LATCH_aluIn|imm_ [8]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\ALU|out[8]~453_combout ),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_aluIn|imm_ [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~496 .lut_mask = 16'hCEEC;
defparam \ALU|out[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \ALU|out[8]~494 (
// Equation(s):
// \ALU|out[8]~494_combout  = (\ALU|Add2~16_combout  & (((\LATCH_busB|out [8] & \ALU|Equal4~0_combout )) # (!\ALU|out[29]~85_combout ))) # (!\ALU|Add2~16_combout  & (((\LATCH_busB|out [8] & \ALU|Equal4~0_combout ))))

	.dataa(\ALU|Add2~16_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\LATCH_busB|out [8]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~494 .lut_mask = 16'hF222;
defparam \ALU|out[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \ALU|out[8]~495 (
// Equation(s):
// \ALU|out[8]~495_combout  = (\LATCH_aluIn|imm_ [8] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [8]))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_aluIn|imm_ [8]),
	.cin(gnd),
	.combout(\ALU|out[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~495 .lut_mask = 16'hEC00;
defparam \ALU|out[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~85 (
// Equation(s):
// \ALU|ShiftLeft1~85_combout  = (!\LATCH_aluIn|imm_ [0] & (!\LATCH_aluIn|imm_ [1] & (\LATCH_aluIn|imm_ [3] & !\LATCH_aluIn|imm_ [2])))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~85 .lut_mask = 16'h0010;
defparam \ALU|ShiftLeft1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \ALU|ShiftLeft1~86 (
// Equation(s):
// \ALU|ShiftLeft1~86_combout  = (\LATCH_busB|out [0] & ((\ALU|ShiftLeft1~85_combout ) # ((\ALU|ShiftLeft1~44_combout  & \ALU|ShiftLeft1~65_combout )))) # (!\LATCH_busB|out [0] & (((\ALU|ShiftLeft1~44_combout  & \ALU|ShiftLeft1~65_combout ))))

	.dataa(\LATCH_busB|out [0]),
	.datab(\ALU|ShiftLeft1~85_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftLeft1~65_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~86 .lut_mask = 16'hF888;
defparam \ALU|ShiftLeft1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~87 (
// Equation(s):
// \ALU|ShiftLeft1~87_combout  = (\ALU|ShiftLeft1~86_combout ) # ((\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [3] & \ALU|ShiftLeft1~62_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~86_combout ),
	.datad(\ALU|ShiftLeft1~62_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~87 .lut_mask = 16'hF2F0;
defparam \ALU|ShiftLeft1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \ALU|out[8]~346 (
// Equation(s):
// \ALU|out[8]~346_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~17_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~22_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~17_combout ),
	.datad(\ALU|ShiftRight2~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~346_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~346 .lut_mask = 16'hF3C0;
defparam \ALU|out[8]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \ALU|ShiftRight2~33 (
// Equation(s):
// \ALU|ShiftRight2~33_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~31_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight3~42_combout )))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~31_combout ),
	.datad(\ALU|ShiftRight3~42_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~33 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \ALU|out[8]~490 (
// Equation(s):
// \ALU|out[8]~490_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~27_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~33_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight2~33_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~27_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~490 .lut_mask = 16'hFC0C;
defparam \ALU|out[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \ALU|out[8]~491 (
// Equation(s):
// \ALU|out[8]~491_combout  = (\ALU|out[14]~360_combout  & ((\LATCH_aluIn|imm_ [3] & (\ALU|out[8]~346_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|out[8]~490_combout )))))

	.dataa(\ALU|out[8]~346_combout ),
	.datab(\ALU|out[14]~360_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[8]~490_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~491 .lut_mask = 16'h8C80;
defparam \ALU|out[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \ALU|ShiftRight2~11 (
// Equation(s):
// \ALU|ShiftRight2~11_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~8_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~10_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~10_combout ),
	.datad(\ALU|ShiftRight2~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~11 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \ALU|out[8]~492 (
// Equation(s):
// \ALU|out[8]~492_combout  = (!\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight2~11_combout  & ((\ALU|out[14]~381_combout ) # (\ALU|out[14]~384_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|out[14]~381_combout ),
	.datac(\ALU|out[14]~384_combout ),
	.datad(\ALU|ShiftRight2~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~492 .lut_mask = 16'h5400;
defparam \ALU|out[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \ALU|out[8]~493 (
// Equation(s):
// \ALU|out[8]~493_combout  = (\ALU|out[8]~491_combout ) # ((\ALU|out[8]~492_combout ) # ((\ALU|out[14]~79_combout  & \ALU|ShiftLeft1~87_combout )))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|ShiftLeft1~87_combout ),
	.datac(\ALU|out[8]~491_combout ),
	.datad(\ALU|out[8]~492_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~493 .lut_mask = 16'hFFF8;
defparam \ALU|out[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \ALU|out[8]~497 (
// Equation(s):
// \ALU|out[8]~497_combout  = (\ALU|out[8]~496_combout ) # ((\ALU|out[8]~494_combout ) # ((\ALU|out[8]~495_combout ) # (\ALU|out[8]~493_combout )))

	.dataa(\ALU|out[8]~496_combout ),
	.datab(\ALU|out[8]~494_combout ),
	.datac(\ALU|out[8]~495_combout ),
	.datad(\ALU|out[8]~493_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~497 .lut_mask = 16'hFFFE;
defparam \ALU|out[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \ALU|out[8]~507 (
// Equation(s):
// \ALU|out[8]~507_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[8]~497_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[8]~501_combout ) # ((\ALU|out[8]~506_combout ))))

	.dataa(\ALU|out[8]~501_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[8]~506_combout ),
	.datad(\ALU|out[8]~497_combout ),
	.cin(gnd),
	.combout(\ALU|out[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[8]~507 .lut_mask = 16'hFE32;
defparam \ALU|out[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \LATCH_busC|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[8]~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[8] .is_wysiwyg = "true";
defparam \LATCH_busC|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \REG_BANK|banco[14][8]~feeder (
// Equation(s):
// \REG_BANK|banco[14][8]~feeder_combout  = \LATCH_busC|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \REG_BANK|banco[14][8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][8] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux55~17 (
// Equation(s):
// \REG_BANK|Mux55~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][8]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][8]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][8]~q ),
	.datad(\REG_BANK|banco[13][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux55~18 (
// Equation(s):
// \REG_BANK|Mux55~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux55~17_combout  & ((\REG_BANK|banco[15][8]~q ))) # (!\REG_BANK|Mux55~17_combout  & (\REG_BANK|banco[14][8]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux55~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[14][8]~q ),
	.datac(\REG_BANK|Mux55~17_combout ),
	.datad(\REG_BANK|banco[15][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~18 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux55~10 (
// Equation(s):
// \REG_BANK|Mux55~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][8]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][8]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][8]~q ),
	.datad(\REG_BANK|banco[5][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux55~11 (
// Equation(s):
// \REG_BANK|Mux55~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux55~10_combout  & (\REG_BANK|banco[7][8]~q )) # (!\REG_BANK|Mux55~10_combout  & ((\REG_BANK|banco[6][8]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux55~10_combout ))))

	.dataa(\REG_BANK|banco[7][8]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][8]~q ),
	.datad(\REG_BANK|Mux55~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux55~12 (
// Equation(s):
// \REG_BANK|Mux55~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][8]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][8]~q )))))

	.dataa(\REG_BANK|banco[10][8]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][8]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~12 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux55~13 (
// Equation(s):
// \REG_BANK|Mux55~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux55~12_combout  & ((\REG_BANK|banco[11][8]~q ))) # (!\REG_BANK|Mux55~12_combout  & (\REG_BANK|banco[9][8]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux55~12_combout ))))

	.dataa(\REG_BANK|banco[9][8]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][8]~q ),
	.datad(\REG_BANK|Mux55~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux55~14 (
// Equation(s):
// \REG_BANK|Mux55~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][8]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][8]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][8]~q ),
	.datad(\REG_BANK|banco[3][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux55~15 (
// Equation(s):
// \REG_BANK|Mux55~15_combout  = (\REG_BANK|Mux55~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][8]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][8]~q ),
	.datad(\REG_BANK|Mux55~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux55~16 (
// Equation(s):
// \REG_BANK|Mux55~16_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux55~13_combout )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~15_combout )))))

	.dataa(\REG_BANK|Mux55~13_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux55~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~16 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux55~19 (
// Equation(s):
// \REG_BANK|Mux55~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~16_combout  & (\REG_BANK|Mux55~18_combout )) # (!\REG_BANK|Mux55~16_combout  & ((\REG_BANK|Mux55~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~16_combout ))))

	.dataa(\REG_BANK|Mux55~18_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux55~11_combout ),
	.datad(\REG_BANK|Mux55~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux55~7 (
// Equation(s):
// \REG_BANK|Mux55~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][8]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][8]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[27][8]~q ),
	.datad(\REG_BANK|banco[19][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux55~8 (
// Equation(s):
// \REG_BANK|Mux55~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~7_combout  & ((\REG_BANK|banco[31][8]~q ))) # (!\REG_BANK|Mux55~7_combout  & (\REG_BANK|banco[23][8]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][8]~q ),
	.datac(\REG_BANK|Mux55~7_combout ),
	.datad(\REG_BANK|banco[31][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~8 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux55~0 (
// Equation(s):
// \REG_BANK|Mux55~0_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][8]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][8]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][8]~q ),
	.datad(\REG_BANK|banco[25][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux55~1 (
// Equation(s):
// \REG_BANK|Mux55~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux55~0_combout  & ((\REG_BANK|banco[29][8]~q ))) # (!\REG_BANK|Mux55~0_combout  & (\REG_BANK|banco[21][8]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux55~0_combout ))))

	.dataa(\REG_BANK|banco[21][8]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[29][8]~q ),
	.datad(\REG_BANK|Mux55~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux55~2 (
// Equation(s):
// \REG_BANK|Mux55~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][8]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][8]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][8]~q ),
	.datad(\REG_BANK|banco[22][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux55~3 (
// Equation(s):
// \REG_BANK|Mux55~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~2_combout  & ((\REG_BANK|banco[30][8]~q ))) # (!\REG_BANK|Mux55~2_combout  & (\REG_BANK|banco[26][8]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux55~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][8]~q ),
	.datac(\REG_BANK|banco[30][8]~q ),
	.datad(\REG_BANK|Mux55~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux55~4 (
// Equation(s):
// \REG_BANK|Mux55~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][8]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][8]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][8]~q ),
	.datad(\REG_BANK|banco[20][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux55~5 (
// Equation(s):
// \REG_BANK|Mux55~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux55~4_combout  & (\REG_BANK|banco[28][8]~q )) # (!\REG_BANK|Mux55~4_combout  & ((\REG_BANK|banco[24][8]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux55~4_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux55~4_combout ),
	.datac(\REG_BANK|banco[28][8]~q ),
	.datad(\REG_BANK|banco[24][8]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~5 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux55~6 (
// Equation(s):
// \REG_BANK|Mux55~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux55~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux55~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux55~3_combout ),
	.datad(\REG_BANK|Mux55~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux55~9 (
// Equation(s):
// \REG_BANK|Mux55~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux55~6_combout  & (\REG_BANK|Mux55~8_combout )) # (!\REG_BANK|Mux55~6_combout  & ((\REG_BANK|Mux55~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux55~6_combout ))))

	.dataa(\REG_BANK|Mux55~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux55~1_combout ),
	.datad(\REG_BANK|Mux55~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux55~20 (
// Equation(s):
// \REG_BANK|Mux55~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux55~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux55~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux55~19_combout ),
	.datad(\REG_BANK|Mux55~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux55~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \LATCH_busB|out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux55~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[8] .is_wysiwyg = "true";
defparam \LATCH_busB|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \ALU|ShiftLeft0~56 (
// Equation(s):
// \ALU|ShiftLeft0~56_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [6])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [8])))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [6]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~56 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~64 (
// Equation(s):
// \ALU|ShiftLeft0~64_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~11_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftLeft0~56_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~56_combout ),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~64 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_lcell_comb \ALU|out[16]~353 (
// Equation(s):
// \ALU|out[16]~353_combout  = (\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\ALU|ShiftLeft0~62_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~64_combout )))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~62_combout ),
	.datad(\ALU|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~353 .lut_mask = 16'hA280;
defparam \ALU|out[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~82 (
// Equation(s):
// \ALU|ShiftLeft0~82_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftLeft0~65_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~69_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~65_combout ),
	.datad(\ALU|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~82 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \ALU|out[16]~354 (
// Equation(s):
// \ALU|out[16]~354_combout  = (\ALU|out[8]~59_combout  & ((\ALU|out[16]~353_combout ) # ((\ALU|ShiftLeft0~82_combout  & !\LATCH_busA|out [3]))))

	.dataa(\ALU|out[16]~353_combout ),
	.datab(\ALU|ShiftLeft0~82_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[8]~59_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~354 .lut_mask = 16'hAE00;
defparam \ALU|out[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \ALU|out[16]~351 (
// Equation(s):
// \ALU|out[16]~351_combout  = (!\ALU|Equal4~0_combout  & ((!\LATCH_busB|out [16]) # (!\ALU|Equal5~0_combout )))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~351 .lut_mask = 16'h1313;
defparam \ALU|out[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \ALU|out[16]~352 (
// Equation(s):
// \ALU|out[16]~352_combout  = (\LATCH_busA|out [16] & (((!\LATCH_busB|out [16] & \ALU|Equal3~1_combout )) # (!\ALU|out[16]~351_combout ))) # (!\LATCH_busA|out [16] & (\LATCH_busB|out [16] & ((\ALU|Equal3~1_combout ))))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busB|out [16]),
	.datac(\ALU|out[16]~351_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~352 .lut_mask = 16'h6E0A;
defparam \ALU|out[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \ALU|ShiftRight0~22 (
// Equation(s):
// \ALU|ShiftRight0~22_combout  = (\LATCH_busA|out [3] & ((\ALU|ShiftRight0~12_combout ))) # (!\LATCH_busA|out [3] & (\ALU|out[8]~349_combout ))

	.dataa(gnd),
	.datab(\ALU|out[8]~349_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~22 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \ALU|out[16]~652 (
// Equation(s):
// \ALU|out[16]~652_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~32_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~32_combout )))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add1~32_combout ),
	.datad(\ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~652_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~652 .lut_mask = 16'hC480;
defparam \ALU|out[16]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \ALU|out[16]~653 (
// Equation(s):
// \ALU|out[16]~653_combout  = (\ALU|out[16]~352_combout ) # ((\ALU|out[16]~652_combout ) # ((\ALU|out[14]~350_combout  & \ALU|ShiftRight0~22_combout )))

	.dataa(\ALU|out[16]~352_combout ),
	.datab(\ALU|out[14]~350_combout ),
	.datac(\ALU|ShiftRight0~22_combout ),
	.datad(\ALU|out[16]~652_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~653_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~653 .lut_mask = 16'hFFEA;
defparam \ALU|out[16]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \ALU|out[16]~356 (
// Equation(s):
// \ALU|out[16]~356_combout  = (\ALU|out[16]~354_combout ) # ((\ALU|out[16]~653_combout ) # ((\ALU|out[16]~355_combout  & \LATCH_busA|out [4])))

	.dataa(\ALU|out[16]~355_combout ),
	.datab(\ALU|out[16]~354_combout ),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|out[16]~653_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~356 .lut_mask = 16'hFFEC;
defparam \ALU|out[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \ALU|ShiftRight2~23 (
// Equation(s):
// \ALU|ShiftRight2~23_combout  = (\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~11_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|out[8]~346_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(gnd),
	.datac(\ALU|out[8]~346_combout ),
	.datad(\ALU|ShiftRight2~11_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~23 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \ALU|out[16]~343 (
// Equation(s):
// \ALU|out[16]~343_combout  = (\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~62_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~65_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~62_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftLeft1~65_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~343 .lut_mask = 16'hD080;
defparam \ALU|out[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~84 (
// Equation(s):
// \ALU|ShiftLeft1~84_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~66_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~69_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~66_combout ),
	.datad(\ALU|ShiftLeft1~69_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~84 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \ALU|out[16]~344 (
// Equation(s):
// \ALU|out[16]~344_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[16]~343_combout ) # ((!\LATCH_aluIn|imm_ [3] & \ALU|ShiftLeft1~84_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|out[16]~343_combout ),
	.datad(\ALU|ShiftLeft1~84_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~344 .lut_mask = 16'hA2A0;
defparam \ALU|out[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \ALU|out[16]~347 (
// Equation(s):
// \ALU|out[16]~347_combout  = (\ALU|out[16]~344_combout ) # ((\ALU|out[14]~345_combout  & \ALU|ShiftRight2~23_combout ))

	.dataa(gnd),
	.datab(\ALU|out[14]~345_combout ),
	.datac(\ALU|ShiftRight2~23_combout ),
	.datad(\ALU|out[16]~344_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~347 .lut_mask = 16'hFFC0;
defparam \ALU|out[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \ALU|out[16]~341 (
// Equation(s):
// \ALU|out[16]~341_combout  = (\ALU|Selector1~0_combout ) # ((\LATCH_busB|out [0] & (\ALU|Equal0~4_combout  & \ALU|out[14]~45_combout )))

	.dataa(\LATCH_busB|out [0]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|Selector1~0_combout ),
	.datad(\ALU|out[14]~45_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~341 .lut_mask = 16'hF8F0;
defparam \ALU|out[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \ALU|out[16]~339 (
// Equation(s):
// \ALU|out[16]~339_combout  = (!\LATCH_aluIn|aluCtrl_ [2] & (\LATCH_aluIn|imm_en_~q  & (!\LATCH_aluIn|aluCtrl_ [0] & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\LATCH_aluIn|aluCtrl_ [0]),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|out[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~339 .lut_mask = 16'h0004;
defparam \ALU|out[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \ALU|Add2~32 (
// Equation(s):
// \ALU|Add2~32_combout  = ((\LATCH_busB|out [16] $ (\LATCH_aluIn|imm_ [11] $ (!\ALU|Add2~31 )))) # (GND)
// \ALU|Add2~33  = CARRY((\LATCH_busB|out [16] & ((\LATCH_aluIn|imm_ [11]) # (!\ALU|Add2~31 ))) # (!\LATCH_busB|out [16] & (\LATCH_aluIn|imm_ [11] & !\ALU|Add2~31 )))

	.dataa(\LATCH_busB|out [16]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~31 ),
	.combout(\ALU|Add2~32_combout ),
	.cout(\ALU|Add2~33 ));
// synopsys translate_off
defparam \ALU|Add2~32 .lut_mask = 16'h698E;
defparam \ALU|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \ALU|out[16]~340 (
// Equation(s):
// \ALU|out[16]~340_combout  = (\ALU|out[16]~339_combout  & ((\ALU|Add2~32_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [16])))) # (!\ALU|out[16]~339_combout  & (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [16]))))

	.dataa(\ALU|out[16]~339_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Add2~32_combout ),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|out[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~340 .lut_mask = 16'hECA0;
defparam \ALU|out[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \ALU|out[16]~342 (
// Equation(s):
// \ALU|out[16]~342_combout  = (\ALU|out[16]~340_combout ) # ((\ALU|out[16]~341_combout  & (\LATCH_aluIn|imm_en_~q  & \LATCH_aluIn|imm_ [4])))

	.dataa(\ALU|out[16]~341_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[16]~340_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~342 .lut_mask = 16'hF8F0;
defparam \ALU|out[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \ALU|out[16]~348 (
// Equation(s):
// \ALU|out[16]~348_combout  = (\ALU|out[16]~342_combout ) # ((!\LATCH_aluIn|imm_ [4] & (\LATCH_aluIn|imm_en_~q  & \ALU|out[16]~347_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[16]~347_combout ),
	.datad(\ALU|out[16]~342_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~348 .lut_mask = 16'hFF40;
defparam \ALU|out[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \ALU|out[16]~357 (
// Equation(s):
// \ALU|out[16]~357_combout  = (\ALU|out[16]~338_combout ) # ((\ALU|out[16]~348_combout ) # ((!\LATCH_aluIn|imm_en_~q  & \ALU|out[16]~356_combout )))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[16]~338_combout ),
	.datac(\ALU|out[16]~356_combout ),
	.datad(\ALU|out[16]~348_combout ),
	.cin(gnd),
	.combout(\ALU|out[16]~357_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[16]~357 .lut_mask = 16'hFFDC;
defparam \ALU|out[16]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \LATCH_busC|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[16]~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[16] .is_wysiwyg = "true";
defparam \LATCH_busC|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \REG_BANK|banco[15][16]~feeder (
// Equation(s):
// \REG_BANK|banco[15][16]~feeder_combout  = \LATCH_busC|out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [16]),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][16]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \REG_BANK|banco[15][16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][16] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux47~17 (
// Equation(s):
// \REG_BANK|Mux47~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][16]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][16]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][16]~q ),
	.datad(\REG_BANK|banco[13][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux47~18 (
// Equation(s):
// \REG_BANK|Mux47~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux47~17_combout  & (\REG_BANK|banco[15][16]~q )) # (!\REG_BANK|Mux47~17_combout  & ((\REG_BANK|banco[14][16]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux47~17_combout ))))

	.dataa(\REG_BANK|banco[15][16]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][16]~q ),
	.datad(\REG_BANK|Mux47~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux47~12 (
// Equation(s):
// \REG_BANK|Mux47~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][16]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][16]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][16]~q ),
	.datac(\REG_BANK|banco[8][16]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~12 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux47~13 (
// Equation(s):
// \REG_BANK|Mux47~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux47~12_combout  & (\REG_BANK|banco[11][16]~q )) # (!\REG_BANK|Mux47~12_combout  & ((\REG_BANK|banco[9][16]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux47~12_combout ))))

	.dataa(\REG_BANK|banco[11][16]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][16]~q ),
	.datad(\REG_BANK|Mux47~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux47~14 (
// Equation(s):
// \REG_BANK|Mux47~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][16]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][16]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][16]~q ),
	.datad(\REG_BANK|banco[3][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux47~15 (
// Equation(s):
// \REG_BANK|Mux47~15_combout  = (\REG_BANK|Mux47~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][16]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][16]~q ),
	.datad(\REG_BANK|Mux47~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux47~16 (
// Equation(s):
// \REG_BANK|Mux47~16_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|Mux47~13_combout )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux47~13_combout ),
	.datad(\REG_BANK|Mux47~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux47~10 (
// Equation(s):
// \REG_BANK|Mux47~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][16]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][16]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][16]~q ),
	.datad(\REG_BANK|banco[5][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux47~11 (
// Equation(s):
// \REG_BANK|Mux47~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux47~10_combout  & (\REG_BANK|banco[7][16]~q )) # (!\REG_BANK|Mux47~10_combout  & ((\REG_BANK|banco[6][16]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux47~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[7][16]~q ),
	.datac(\REG_BANK|banco[6][16]~q ),
	.datad(\REG_BANK|Mux47~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~11 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux47~19 (
// Equation(s):
// \REG_BANK|Mux47~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~16_combout  & (\REG_BANK|Mux47~18_combout )) # (!\REG_BANK|Mux47~16_combout  & ((\REG_BANK|Mux47~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~16_combout ))))

	.dataa(\REG_BANK|Mux47~18_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux47~16_combout ),
	.datad(\REG_BANK|Mux47~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~19 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux47~7 (
// Equation(s):
// \REG_BANK|Mux47~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][16]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][16]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[27][16]~q ),
	.datad(\REG_BANK|banco[19][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~7 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux47~8 (
// Equation(s):
// \REG_BANK|Mux47~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~7_combout  & ((\REG_BANK|banco[31][16]~q ))) # (!\REG_BANK|Mux47~7_combout  & (\REG_BANK|banco[23][16]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][16]~q ),
	.datac(\REG_BANK|banco[31][16]~q ),
	.datad(\REG_BANK|Mux47~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux47~0 (
// Equation(s):
// \REG_BANK|Mux47~0_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][16]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][16]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][16]~q ),
	.datad(\REG_BANK|banco[25][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux47~1 (
// Equation(s):
// \REG_BANK|Mux47~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux47~0_combout  & (\REG_BANK|banco[29][16]~q )) # (!\REG_BANK|Mux47~0_combout  & ((\REG_BANK|banco[21][16]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux47~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][16]~q ),
	.datac(\REG_BANK|banco[21][16]~q ),
	.datad(\REG_BANK|Mux47~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux47~2 (
// Equation(s):
// \REG_BANK|Mux47~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][16]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][16]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][16]~q ),
	.datad(\REG_BANK|banco[22][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux47~3 (
// Equation(s):
// \REG_BANK|Mux47~3_combout  = (\REG_BANK|Mux47~2_combout  & (((\REG_BANK|banco[30][16]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux47~2_combout  & (\REG_BANK|banco[26][16]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[26][16]~q ),
	.datab(\REG_BANK|Mux47~2_combout ),
	.datac(\REG_BANK|banco[30][16]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~3 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux47~4 (
// Equation(s):
// \REG_BANK|Mux47~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][16]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][16]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][16]~q ),
	.datad(\REG_BANK|banco[20][16]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux47~5 (
// Equation(s):
// \REG_BANK|Mux47~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux47~4_combout  & ((\REG_BANK|banco[28][16]~q ))) # (!\REG_BANK|Mux47~4_combout  & (\REG_BANK|banco[24][16]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux47~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][16]~q ),
	.datac(\REG_BANK|banco[28][16]~q ),
	.datad(\REG_BANK|Mux47~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux47~6 (
// Equation(s):
// \REG_BANK|Mux47~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux47~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux47~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux47~3_combout ),
	.datad(\REG_BANK|Mux47~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux47~9 (
// Equation(s):
// \REG_BANK|Mux47~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux47~6_combout  & (\REG_BANK|Mux47~8_combout )) # (!\REG_BANK|Mux47~6_combout  & ((\REG_BANK|Mux47~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux47~6_combout ))))

	.dataa(\REG_BANK|Mux47~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux47~1_combout ),
	.datad(\REG_BANK|Mux47~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux47~20 (
// Equation(s):
// \REG_BANK|Mux47~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux47~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux47~19_combout ))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux47~19_combout ),
	.datad(\REG_BANK|Mux47~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux47~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \LATCH_busB|out[16]~feeder (
// Equation(s):
// \LATCH_busB|out[16]~feeder_combout  = \REG_BANK|Mux47~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux47~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[16]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \LATCH_busB|out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[16] .is_wysiwyg = "true";
defparam \LATCH_busB|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \ALU|out[17]~330 (
// Equation(s):
// \ALU|out[17]~330_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout  & ((\LATCH_busB|out [17]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_aluIn|aluCtrl_ [2]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~330_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~330 .lut_mask = 16'hE000;
defparam \ALU|out[17]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \ALU|ShiftRight3~33 (
// Equation(s):
// \ALU|ShiftRight3~33_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~16_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~20_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight2~16_combout ),
	.datad(\ALU|ShiftRight2~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~33 .lut_mask = 16'h3120;
defparam \ALU|ShiftRight3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \ALU|out[17]~331 (
// Equation(s):
// \ALU|out[17]~331_combout  = (\ALU|ShiftRight3~33_combout ) # ((\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~10_combout ) # (\ALU|ShiftRight3~11_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight3~10_combout ),
	.datac(\ALU|ShiftRight3~33_combout ),
	.datad(\ALU|ShiftRight3~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~331 .lut_mask = 16'hFAF8;
defparam \ALU|out[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \ALU|out[17]~332 (
// Equation(s):
// \ALU|out[17]~332_combout  = (\ALU|out[17]~330_combout ) # ((\ALU|out[17]~331_combout  & \ALU|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\ALU|out[17]~330_combout ),
	.datac(\ALU|out[17]~331_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~332_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~332 .lut_mask = 16'hFCCC;
defparam \ALU|out[17]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \ALU|out[17]~333 (
// Equation(s):
// \ALU|out[17]~333_combout  = (\ALU|out[17]~329_combout ) # ((\ALU|out[17]~332_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~34_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[17]~329_combout ),
	.datac(\ALU|Add2~34_combout ),
	.datad(\ALU|out[17]~332_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~333_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~333 .lut_mask = 16'hFFDC;
defparam \ALU|out[17]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \ALU|ShiftLeft1~51 (
// Equation(s):
// \ALU|ShiftLeft1~51_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~50_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~33_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~33_combout ),
	.datad(\ALU|ShiftLeft1~50_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~51 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~57 (
// Equation(s):
// \ALU|ShiftLeft1~57_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~56_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~39_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~39_combout ),
	.datac(\ALU|ShiftLeft1~56_combout ),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~57 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~83 (
// Equation(s):
// \ALU|ShiftLeft1~83_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~51_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~57_combout )))

	.dataa(\ALU|ShiftLeft1~51_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftLeft1~57_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~83 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftLeft1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \ALU|out[17]~327 (
// Equation(s):
// \ALU|out[17]~327_combout  = (\LATCH_busB|out [17] & ((\ALU|out[22]~44_combout ) # ((\ALU|ShiftLeft1~83_combout  & !\ALU|out[23]~198_combout )))) # (!\LATCH_busB|out [17] & (\ALU|ShiftLeft1~83_combout  & (!\ALU|out[23]~198_combout )))

	.dataa(\LATCH_busB|out [17]),
	.datab(\ALU|ShiftLeft1~83_combout ),
	.datac(\ALU|out[23]~198_combout ),
	.datad(\ALU|out[22]~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~327 .lut_mask = 16'hAE0C;
defparam \ALU|out[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \ALU|out[17]~326 (
// Equation(s):
// \ALU|out[17]~326_combout  = (\ALU|out[23]~194_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~46_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~49_combout )))))

	.dataa(\ALU|ShiftLeft1~46_combout ),
	.datab(\ALU|ShiftLeft1~49_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|out[23]~194_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~326 .lut_mask = 16'hAC00;
defparam \ALU|out[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \ALU|out[17]~328 (
// Equation(s):
// \ALU|out[17]~328_combout  = (\ALU|out[22]~47_combout  & ((\ALU|ShiftRight3~33_combout ) # ((\ALU|ShiftRight2~21_combout  & \LATCH_aluIn|imm_ [3]))))

	.dataa(\ALU|ShiftRight3~33_combout ),
	.datab(\ALU|ShiftRight2~21_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[22]~47_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~328_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~328 .lut_mask = 16'hEA00;
defparam \ALU|out[17]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \ALU|out[17]~334 (
// Equation(s):
// \ALU|out[17]~334_combout  = (\ALU|out[17]~333_combout ) # ((\ALU|out[17]~327_combout ) # ((\ALU|out[17]~326_combout ) # (\ALU|out[17]~328_combout )))

	.dataa(\ALU|out[17]~333_combout ),
	.datab(\ALU|out[17]~327_combout ),
	.datac(\ALU|out[17]~326_combout ),
	.datad(\ALU|out[17]~328_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~334 .lut_mask = 16'hFFFE;
defparam \ALU|out[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \ALU|out[17]~335 (
// Equation(s):
// \ALU|out[17]~335_combout  = (\ALU|out[17]~334_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [17]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busB|out [17]),
	.datad(\ALU|out[17]~334_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~335 .lut_mask = 16'hFF48;
defparam \ALU|out[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \ALU|ShiftRight1~33 (
// Equation(s):
// \ALU|ShiftRight1~33_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\ALU|ShiftRight0~16_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~20_combout )))))

	.dataa(\ALU|ShiftRight0~16_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~33 .lut_mask = 16'h2320;
defparam \ALU|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \ALU|out[17]~323 (
// Equation(s):
// \ALU|out[17]~323_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~33_combout ) # ((\ALU|ShiftRight1~11_combout  & \LATCH_busA|out [3]))))

	.dataa(\ALU|ShiftRight1~11_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~323 .lut_mask = 16'hCC80;
defparam \ALU|out[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \ALU|out[17]~324 (
// Equation(s):
// \ALU|out[17]~324_combout  = (\ALU|out[17]~323_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busA|out [17] $ (\LATCH_busB|out [17]))))

	.dataa(\LATCH_busA|out [17]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busB|out [17]),
	.datad(\ALU|out[17]~323_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~324 .lut_mask = 16'hFF48;
defparam \ALU|out[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \ALU|out[17]~321 (
// Equation(s):
// \ALU|out[17]~321_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~34_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~34_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~34_combout ),
	.datad(\ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~321 .lut_mask = 16'hA280;
defparam \ALU|out[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \ALU|out[17]~320 (
// Equation(s):
// \ALU|out[17]~320_combout  = (\LATCH_busA|out [17] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [17] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [17]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [17]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~320 .lut_mask = 16'hE0C0;
defparam \ALU|out[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \ALU|out[17]~322 (
// Equation(s):
// \ALU|out[17]~322_combout  = (\ALU|out[17]~321_combout ) # ((\ALU|out[17]~320_combout ) # ((\LATCH_busB|out [17] & \ALU|Equal4~0_combout )))

	.dataa(\LATCH_busB|out [17]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|out[17]~321_combout ),
	.datad(\ALU|out[17]~320_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~322 .lut_mask = 16'hFFF8;
defparam \ALU|out[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \ALU|out[17]~318 (
// Equation(s):
// \ALU|out[17]~318_combout  = (\ALU|out[23]~239_combout  & ((\LATCH_busA|out [2] & (\ALU|ShiftLeft0~54_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~57_combout )))))

	.dataa(\ALU|ShiftLeft0~54_combout ),
	.datab(\ALU|out[23]~239_combout ),
	.datac(\ALU|ShiftLeft0~57_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|out[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~318 .lut_mask = 16'h88C0;
defparam \ALU|out[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \ALU|ShiftLeft0~48 (
// Equation(s):
// \ALU|ShiftLeft0~48_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~47_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~25_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~47_combout ),
	.datad(\ALU|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~48 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~59 (
// Equation(s):
// \ALU|ShiftLeft0~59_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~58_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~35_combout )))

	.dataa(\ALU|ShiftLeft0~58_combout ),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~59 .lut_mask = 16'hB8B8;
defparam \ALU|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \ALU|ShiftLeft0~79 (
// Equation(s):
// \ALU|ShiftLeft0~79_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~59_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~48_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~48_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~79 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \ALU|out[17]~316 (
// Equation(s):
// \ALU|out[17]~316_combout  = (\ALU|out[22]~60_combout  & ((\ALU|ShiftRight1~33_combout ) # ((\ALU|ShiftRight0~8_combout  & \LATCH_busA|out [3]))))

	.dataa(\ALU|ShiftRight0~8_combout ),
	.datab(\ALU|ShiftRight1~33_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[22]~60_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~316 .lut_mask = 16'hEC00;
defparam \ALU|out[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \ALU|out[17]~317 (
// Equation(s):
// \ALU|out[17]~317_combout  = (\ALU|out[17]~316_combout ) # ((\ALU|Equal0~4_combout  & (\LATCH_busA|out [4] & \ALU|out[17]~646_combout )))

	.dataa(\ALU|out[17]~316_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|out[17]~646_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~317 .lut_mask = 16'hEAAA;
defparam \ALU|out[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \ALU|out[17]~319 (
// Equation(s):
// \ALU|out[17]~319_combout  = (\ALU|out[17]~318_combout ) # ((\ALU|out[17]~317_combout ) # ((\ALU|ShiftLeft0~79_combout  & !\ALU|out[23]~244_combout )))

	.dataa(\ALU|out[17]~318_combout ),
	.datab(\ALU|ShiftLeft0~79_combout ),
	.datac(\ALU|out[23]~244_combout ),
	.datad(\ALU|out[17]~317_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~319 .lut_mask = 16'hFFAE;
defparam \ALU|out[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \ALU|out[17]~325 (
// Equation(s):
// \ALU|out[17]~325_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[17]~324_combout ) # ((\ALU|out[17]~322_combout ) # (\ALU|out[17]~319_combout ))))

	.dataa(\ALU|out[17]~324_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[17]~322_combout ),
	.datad(\ALU|out[17]~319_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~325 .lut_mask = 16'hCCC8;
defparam \ALU|out[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \ALU|out[17]~336 (
// Equation(s):
// \ALU|out[17]~336_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[17]~325_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[17]~335_combout )))

	.dataa(\ALU|out[29]~70_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[17]~335_combout ),
	.datad(\ALU|out[17]~325_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~336_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~336 .lut_mask = 16'hFFEA;
defparam \ALU|out[17]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \LATCH_busC|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[17]~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[17] .is_wysiwyg = "true";
defparam \LATCH_busC|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \REG_BANK|banco[27][17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][17] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux46~7 (
// Equation(s):
// \REG_BANK|Mux46~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][17]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][17]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[23][17]~q ),
	.datad(\REG_BANK|banco[19][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux46~8 (
// Equation(s):
// \REG_BANK|Mux46~8_combout  = (\REG_BANK|Mux46~7_combout  & (((\REG_BANK|banco[31][17]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux46~7_combout  & (\REG_BANK|banco[27][17]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[27][17]~q ),
	.datab(\REG_BANK|Mux46~7_combout ),
	.datac(\REG_BANK|banco[31][17]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~8 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux46~2 (
// Equation(s):
// \REG_BANK|Mux46~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][17]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][17]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][17]~q ),
	.datad(\REG_BANK|banco[26][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux46~3 (
// Equation(s):
// \REG_BANK|Mux46~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux46~2_combout  & ((\REG_BANK|banco[30][17]~q ))) # (!\REG_BANK|Mux46~2_combout  & (\REG_BANK|banco[22][17]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux46~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][17]~q ),
	.datac(\REG_BANK|banco[30][17]~q ),
	.datad(\REG_BANK|Mux46~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux46~4 (
// Equation(s):
// \REG_BANK|Mux46~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][17]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][17]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][17]~q ),
	.datad(\REG_BANK|banco[24][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux46~5 (
// Equation(s):
// \REG_BANK|Mux46~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux46~4_combout  & ((\REG_BANK|banco[28][17]~q ))) # (!\REG_BANK|Mux46~4_combout  & (\REG_BANK|banco[20][17]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux46~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][17]~q ),
	.datac(\REG_BANK|banco[28][17]~q ),
	.datad(\REG_BANK|Mux46~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \REG_BANK|Mux46~6 (
// Equation(s):
// \REG_BANK|Mux46~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux46~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux46~3_combout ),
	.datad(\REG_BANK|Mux46~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux46~0 (
// Equation(s):
// \REG_BANK|Mux46~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][17]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][17]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][17]~q ),
	.datad(\REG_BANK|banco[21][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux46~1 (
// Equation(s):
// \REG_BANK|Mux46~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux46~0_combout  & ((\REG_BANK|banco[29][17]~q ))) # (!\REG_BANK|Mux46~0_combout  & (\REG_BANK|banco[25][17]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux46~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[25][17]~q ),
	.datac(\REG_BANK|banco[29][17]~q ),
	.datad(\REG_BANK|Mux46~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \REG_BANK|Mux46~9 (
// Equation(s):
// \REG_BANK|Mux46~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux46~6_combout  & (\REG_BANK|Mux46~8_combout )) # (!\REG_BANK|Mux46~6_combout  & ((\REG_BANK|Mux46~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux46~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux46~8_combout ),
	.datac(\REG_BANK|Mux46~6_combout ),
	.datad(\REG_BANK|Mux46~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~9 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux46~10 (
// Equation(s):
// \REG_BANK|Mux46~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][17]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][17]~q ))))

	.dataa(\REG_BANK|banco[8][17]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[10][17]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~10 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux46~11 (
// Equation(s):
// \REG_BANK|Mux46~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux46~10_combout  & (\REG_BANK|banco[11][17]~q )) # (!\REG_BANK|Mux46~10_combout  & ((\REG_BANK|banco[9][17]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux46~10_combout ))))

	.dataa(\REG_BANK|banco[11][17]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][17]~q ),
	.datad(\REG_BANK|Mux46~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \REG_BANK|Mux46~17 (
// Equation(s):
// \REG_BANK|Mux46~17_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][17]~q ) # ((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & (((!\LATCH_DEC|selB_ [1] & \REG_BANK|banco[12][17]~q ))))

	.dataa(\REG_BANK|banco[13][17]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[12][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~17 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \REG_BANK|Mux46~18 (
// Equation(s):
// \REG_BANK|Mux46~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~17_combout  & ((\REG_BANK|banco[15][17]~q ))) # (!\REG_BANK|Mux46~17_combout  & (\REG_BANK|banco[14][17]~q )))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux46~17_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux46~17_combout ),
	.datac(\REG_BANK|banco[14][17]~q ),
	.datad(\REG_BANK|banco[15][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~18 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \REG_BANK|Mux46~14 (
// Equation(s):
// \REG_BANK|Mux46~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][17]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][17]~q ))))

	.dataa(\REG_BANK|banco[1][17]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][17]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~14 .lut_mask = 16'hC088;
defparam \REG_BANK|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux46~15 (
// Equation(s):
// \REG_BANK|Mux46~15_combout  = (\REG_BANK|Mux46~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][17]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][17]~q ),
	.datad(\REG_BANK|Mux46~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneive_lcell_comb \REG_BANK|Mux46~12 (
// Equation(s):
// \REG_BANK|Mux46~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][17]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][17]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][17]~q ),
	.datad(\REG_BANK|banco[5][17]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux46~13 (
// Equation(s):
// \REG_BANK|Mux46~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux46~12_combout  & ((\REG_BANK|banco[7][17]~q ))) # (!\REG_BANK|Mux46~12_combout  & (\REG_BANK|banco[6][17]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux46~12_combout ))))

	.dataa(\REG_BANK|banco[6][17]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][17]~q ),
	.datad(\REG_BANK|Mux46~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux46~16 (
// Equation(s):
// \REG_BANK|Mux46~16_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|Mux46~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux46~15_combout )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux46~15_combout ),
	.datad(\REG_BANK|Mux46~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \REG_BANK|Mux46~19 (
// Equation(s):
// \REG_BANK|Mux46~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux46~16_combout  & ((\REG_BANK|Mux46~18_combout ))) # (!\REG_BANK|Mux46~16_combout  & (\REG_BANK|Mux46~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux46~16_combout ))))

	.dataa(\REG_BANK|Mux46~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux46~18_combout ),
	.datad(\REG_BANK|Mux46~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \REG_BANK|Mux46~20 (
// Equation(s):
// \REG_BANK|Mux46~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux46~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux46~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(\REG_BANK|Mux46~9_combout ),
	.datac(gnd),
	.datad(\REG_BANK|Mux46~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux46~20 .lut_mask = 16'hDD88;
defparam \REG_BANK|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \LATCH_busB|out[17]~feeder (
// Equation(s):
// \LATCH_busB|out[17]~feeder_combout  = \REG_BANK|Mux46~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux46~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[17]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \LATCH_busB|out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[17] .is_wysiwyg = "true";
defparam \LATCH_busB|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \ALU|ShiftRight2~19 (
// Equation(s):
// \ALU|ShiftRight2~19_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [19]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [17]))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busB|out [19]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~19 .lut_mask = 16'hCCAA;
defparam \ALU|ShiftRight2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \ALU|ShiftRight2~20 (
// Equation(s):
// \ALU|ShiftRight2~20_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~18_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight2~19_combout ))

	.dataa(\ALU|ShiftRight2~19_combout ),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(gnd),
	.datad(\ALU|ShiftRight2~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~20 .lut_mask = 16'hEE22;
defparam \ALU|ShiftRight2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \ALU|out[5]~548 (
// Equation(s):
// \ALU|out[5]~548_combout  = (\ALU|out[14]~390_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~20_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~26_combout )))))

	.dataa(\ALU|ShiftRight2~20_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|out[14]~390_combout ),
	.datad(\ALU|ShiftRight2~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~548 .lut_mask = 16'hB080;
defparam \ALU|out[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \ALU|ShiftLeft1~47 (
// Equation(s):
// \ALU|ShiftLeft1~47_combout  = (\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~10_combout )))) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~46_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftLeft1~46_combout ),
	.datad(\ALU|ShiftLeft1~10_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~47 .lut_mask = 16'h7250;
defparam \ALU|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \ALU|ShiftRight2~14 (
// Equation(s):
// \ALU|ShiftRight2~14_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftRight3~7_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftRight2~6_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftRight3~7_combout ),
	.datad(\ALU|ShiftRight2~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~14 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight3~20 (
// Equation(s):
// \ALU|ShiftRight3~20_combout  = (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~14_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~16_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~16_combout ),
	.datad(\ALU|ShiftRight2~14_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~20 .lut_mask = 16'h5410;
defparam \ALU|ShiftRight3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \ALU|out[5]~644 (
// Equation(s):
// \ALU|out[5]~644_combout  = (\ALU|ShiftRight3~20_combout ) # ((\ALU|ShiftRight2~1_combout  & (!\LATCH_aluIn|imm_ [2] & \LATCH_aluIn|imm_ [3])))

	.dataa(\ALU|ShiftRight2~1_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~20_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~644_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~644 .lut_mask = 16'hFF20;
defparam \ALU|out[5]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \ALU|out[5]~549 (
// Equation(s):
// \ALU|out[5]~549_combout  = (\ALU|out[14]~381_combout  & ((\ALU|out[5]~644_combout ) # ((\ALU|out[6]~510_combout  & \ALU|ShiftLeft1~47_combout )))) # (!\ALU|out[14]~381_combout  & (\ALU|out[6]~510_combout  & (\ALU|ShiftLeft1~47_combout )))

	.dataa(\ALU|out[14]~381_combout ),
	.datab(\ALU|out[6]~510_combout ),
	.datac(\ALU|ShiftLeft1~47_combout ),
	.datad(\ALU|out[5]~644_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~549 .lut_mask = 16'hEAC0;
defparam \ALU|out[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \ALU|out[5]~551 (
// Equation(s):
// \ALU|out[5]~551_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_aluIn|imm_ [5]) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~10_combout )))) # (!\ALU|Equal4~0_combout  & (!\ALU|out[29]~85_combout  & (\ALU|Add2~10_combout )))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Add2~10_combout ),
	.datad(\LATCH_aluIn|imm_ [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~551 .lut_mask = 16'hBA30;
defparam \ALU|out[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \ALU|out[5]~552 (
// Equation(s):
// \ALU|out[5]~552_combout  = (\ALU|out[5]~551_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [5] $ (\LATCH_busB|out [5]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\ALU|out[5]~551_combout ),
	.datac(\LATCH_aluIn|imm_ [5]),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|out[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~552 .lut_mask = 16'hCEEC;
defparam \ALU|out[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \ALU|ShiftRight3~21 (
// Equation(s):
// \ALU|ShiftRight3~21_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftRight3~1_combout )))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\ALU|ShiftRight3~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~21 .lut_mask = 16'hABA8;
defparam \ALU|ShiftRight3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \ALU|ShiftRight3~22 (
// Equation(s):
// \ALU|ShiftRight3~22_combout  = (\ALU|ShiftRight3~20_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight3~21_combout ))

	.dataa(\ALU|ShiftRight3~20_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~21_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~22 .lut_mask = 16'hFAAA;
defparam \ALU|ShiftRight3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \ALU|out[5]~550 (
// Equation(s):
// \ALU|out[5]~550_combout  = (\LATCH_busB|out [5] & ((\ALU|Equal4~0_combout ) # ((\LATCH_aluIn|imm_ [5] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_aluIn|imm_ [5]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [5]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~550 .lut_mask = 16'hE0C0;
defparam \ALU|out[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \ALU|out[5]~553 (
// Equation(s):
// \ALU|out[5]~553_combout  = (\ALU|out[5]~552_combout ) # ((\ALU|out[5]~550_combout ) # ((\ALU|out[14]~384_combout  & \ALU|ShiftRight3~22_combout )))

	.dataa(\ALU|out[14]~384_combout ),
	.datab(\ALU|out[5]~552_combout ),
	.datac(\ALU|ShiftRight3~22_combout ),
	.datad(\ALU|out[5]~550_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~553 .lut_mask = 16'hFFEC;
defparam \ALU|out[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \ALU|ShiftRight3~47 (
// Equation(s):
// \ALU|ShiftRight3~47_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [6]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [5]))

	.dataa(\LATCH_busB|out [5]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~47 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \ALU|ShiftRight2~34 (
// Equation(s):
// \ALU|ShiftRight2~34_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [8]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [7]))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [7]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_busB|out [8]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~34 .lut_mask = 16'hA808;
defparam \ALU|ShiftRight2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \ALU|ShiftRight2~35 (
// Equation(s):
// \ALU|ShiftRight2~35_combout  = (\ALU|ShiftRight2~34_combout ) # ((!\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~47_combout ))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\ALU|ShiftRight3~47_combout ),
	.datac(\ALU|ShiftRight2~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~35 .lut_mask = 16'hF4F4;
defparam \ALU|ShiftRight2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \ALU|out[5]~547 (
// Equation(s):
// \ALU|out[5]~547_combout  = (!\ALU|out[14]~397_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~32_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~35_combout )))))

	.dataa(\ALU|ShiftRight2~32_combout ),
	.datab(\ALU|out[14]~397_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~35_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~547 .lut_mask = 16'h2320;
defparam \ALU|out[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \ALU|out[5]~554 (
// Equation(s):
// \ALU|out[5]~554_combout  = (\ALU|out[5]~548_combout ) # ((\ALU|out[5]~549_combout ) # ((\ALU|out[5]~553_combout ) # (\ALU|out[5]~547_combout )))

	.dataa(\ALU|out[5]~548_combout ),
	.datab(\ALU|out[5]~549_combout ),
	.datac(\ALU|out[5]~553_combout ),
	.datad(\ALU|out[5]~547_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~554 .lut_mask = 16'hFFFE;
defparam \ALU|out[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \ALU|ShiftRight0~0 (
// Equation(s):
// \ALU|ShiftRight0~0_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [31] & ((!\LATCH_busA|out [0])))) # (!\LATCH_busA|out [1] & (((\ALU|ShiftRight1~1_combout ))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftRight1~1_combout ),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~0 .lut_mask = 16'h50D8;
defparam \ALU|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \ALU|out[5]~238 (
// Equation(s):
// \ALU|out[5]~238_combout  = (\ALU|ShiftRight1~20_combout ) # ((!\LATCH_busA|out [2] & (\LATCH_busA|out [3] & \ALU|ShiftRight0~0_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~20_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~238_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~238 .lut_mask = 16'hDCCC;
defparam \ALU|out[5]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \ALU|out[5]~561 (
// Equation(s):
// \ALU|out[5]~561_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~10_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~10_combout ))))

	.dataa(\ALU|Add0~10_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~10_combout ),
	.datad(\ALU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~561 .lut_mask = 16'hE200;
defparam \ALU|out[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \ALU|out[5]~559 (
// Equation(s):
// \ALU|out[5]~559_combout  = (\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [5] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_busB|out [5] & (\ALU|Equal3~1_combout )))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [5]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~559 .lut_mask = 16'hFEF2;
defparam \ALU|out[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \ALU|out[5]~560 (
// Equation(s):
// \ALU|out[5]~560_combout  = (\LATCH_busA|out [5] & ((\ALU|out[5]~559_combout ) # ((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~22_combout )))) # (!\LATCH_busA|out [5] & (\ALU|out[14]~376_combout  & ((\ALU|ShiftRight1~22_combout ))))

	.dataa(\LATCH_busA|out [5]),
	.datab(\ALU|out[14]~376_combout ),
	.datac(\ALU|out[5]~559_combout ),
	.datad(\ALU|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~560 .lut_mask = 16'hECA0;
defparam \ALU|out[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \ALU|out[5]~562 (
// Equation(s):
// \ALU|out[5]~562_combout  = (\ALU|out[5]~561_combout ) # ((\ALU|out[5]~560_combout ) # ((\ALU|out[5]~238_combout  & \ALU|out[14]~370_combout )))

	.dataa(\ALU|out[5]~238_combout ),
	.datab(\ALU|out[14]~370_combout ),
	.datac(\ALU|out[5]~561_combout ),
	.datad(\ALU|out[5]~560_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~562 .lut_mask = 16'hFFF8;
defparam \ALU|out[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~55 (
// Equation(s):
// \ALU|ShiftLeft0~55_combout  = (\LATCH_busA|out [2] & (((!\LATCH_busA|out [1] & \ALU|ShiftLeft0~8_combout )))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~54_combout ))

	.dataa(\ALU|ShiftLeft0~54_combout ),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~55 .lut_mask = 16'h3A0A;
defparam \ALU|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \ALU|out[5]~557 (
// Equation(s):
// \ALU|out[5]~557_combout  = (\LATCH_busB|out [5] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [5] & \ALU|Equal3~1_combout ))))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busB|out [5]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~557 .lut_mask = 16'hC4C0;
defparam \ALU|out[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \ALU|ShiftRight1~47 (
// Equation(s):
// \ALU|ShiftRight1~47_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [6]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [5]))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~47 .lut_mask = 16'hCCAA;
defparam \ALU|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \ALU|ShiftRight0~33 (
// Equation(s):
// \ALU|ShiftRight0~33_combout  = (\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [8]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [7]))))

	.dataa(\LATCH_busB|out [7]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~33 .lut_mask = 16'hC088;
defparam \ALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \ALU|ShiftRight0~34 (
// Equation(s):
// \ALU|ShiftRight0~34_combout  = (\ALU|ShiftRight0~33_combout ) # ((!\LATCH_busA|out [1] & \ALU|ShiftRight1~47_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|ShiftRight1~47_combout ),
	.datad(\ALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~34 .lut_mask = 16'hFF30;
defparam \ALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \ALU|out[5]~555 (
// Equation(s):
// \ALU|out[5]~555_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~31_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~34_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight0~31_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~555 .lut_mask = 16'hCFC0;
defparam \ALU|out[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \ALU|out[5]~556 (
// Equation(s):
// \ALU|out[5]~556_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & (\ALU|out[13]~400_combout )) # (!\LATCH_busA|out [3] & ((\ALU|out[5]~555_combout )))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|out[13]~400_combout ),
	.datac(\ALU|out[5]~555_combout ),
	.datad(\ALU|out[14]~350_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~556 .lut_mask = 16'hD800;
defparam \ALU|out[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \ALU|out[5]~558 (
// Equation(s):
// \ALU|out[5]~558_combout  = (\ALU|out[5]~557_combout ) # ((\ALU|out[5]~556_combout ) # ((\ALU|ShiftLeft0~55_combout  & \ALU|out[6]~519_combout )))

	.dataa(\ALU|ShiftLeft0~55_combout ),
	.datab(\ALU|out[5]~557_combout ),
	.datac(\ALU|out[6]~519_combout ),
	.datad(\ALU|out[5]~556_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~558 .lut_mask = 16'hFFEC;
defparam \ALU|out[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \ALU|out[5]~563 (
// Equation(s):
// \ALU|out[5]~563_combout  = (\LATCH_aluIn|imm_en_~q  & (\ALU|out[5]~554_combout )) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[5]~562_combout ) # (\ALU|out[5]~558_combout ))))

	.dataa(\ALU|out[5]~554_combout ),
	.datab(\ALU|out[5]~562_combout ),
	.datac(\LATCH_aluIn|imm_en_~q ),
	.datad(\ALU|out[5]~558_combout ),
	.cin(gnd),
	.combout(\ALU|out[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[5]~563 .lut_mask = 16'hAFAC;
defparam \ALU|out[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \LATCH_busC|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[5]~563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[5] .is_wysiwyg = "true";
defparam \LATCH_busC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \REG_BANK|banco[9][5]~feeder (
// Equation(s):
// \REG_BANK|banco[9][5]~feeder_combout  = \LATCH_busC|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [5]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][5]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \REG_BANK|banco[9][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][5] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux58~10 (
// Equation(s):
// \REG_BANK|Mux58~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][5]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][5]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][5]~q ),
	.datad(\REG_BANK|banco[10][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux58~11 (
// Equation(s):
// \REG_BANK|Mux58~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux58~10_combout  & ((\REG_BANK|banco[11][5]~q ))) # (!\REG_BANK|Mux58~10_combout  & (\REG_BANK|banco[9][5]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux58~10_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[9][5]~q ),
	.datac(\REG_BANK|banco[11][5]~q ),
	.datad(\REG_BANK|Mux58~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux58~17 (
// Equation(s):
// \REG_BANK|Mux58~17_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1]) # (\REG_BANK|banco[13][5]~q )))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][5]~q  & (!\LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|banco[12][5]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[13][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~17 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux58~18 (
// Equation(s):
// \REG_BANK|Mux58~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~17_combout  & (\REG_BANK|banco[15][5]~q )) # (!\REG_BANK|Mux58~17_combout  & ((\REG_BANK|banco[14][5]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux58~17_combout ))))

	.dataa(\REG_BANK|banco[15][5]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][5]~q ),
	.datad(\REG_BANK|Mux58~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux58~14 (
// Equation(s):
// \REG_BANK|Mux58~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][5]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][5]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][5]~q ),
	.datad(\REG_BANK|banco[3][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux58~15 (
// Equation(s):
// \REG_BANK|Mux58~15_combout  = (\REG_BANK|Mux58~14_combout ) # ((\REG_BANK|banco[2][5]~q  & (\LATCH_DEC|selB_ [1] & !\LATCH_DEC|selB_ [0])))

	.dataa(\REG_BANK|banco[2][5]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux58~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux58~12 (
// Equation(s):
// \REG_BANK|Mux58~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][5]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][5]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][5]~q ),
	.datad(\REG_BANK|banco[5][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \REG_BANK|Mux58~13 (
// Equation(s):
// \REG_BANK|Mux58~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~12_combout  & ((\REG_BANK|banco[7][5]~q ))) # (!\REG_BANK|Mux58~12_combout  & (\REG_BANK|banco[6][5]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux58~12_combout ))))

	.dataa(\REG_BANK|banco[6][5]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][5]~q ),
	.datad(\REG_BANK|Mux58~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \REG_BANK|Mux58~16 (
// Equation(s):
// \REG_BANK|Mux58~16_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux58~13_combout ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux58~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux58~15_combout ),
	.datad(\REG_BANK|Mux58~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \REG_BANK|Mux58~19 (
// Equation(s):
// \REG_BANK|Mux58~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~16_combout  & ((\REG_BANK|Mux58~18_combout ))) # (!\REG_BANK|Mux58~16_combout  & (\REG_BANK|Mux58~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux58~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux58~11_combout ),
	.datac(\REG_BANK|Mux58~18_combout ),
	.datad(\REG_BANK|Mux58~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux58~7 (
// Equation(s):
// \REG_BANK|Mux58~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][5]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][5]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[23][5]~q ),
	.datad(\REG_BANK|banco[19][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux58~8 (
// Equation(s):
// \REG_BANK|Mux58~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~7_combout  & ((\REG_BANK|banco[31][5]~q ))) # (!\REG_BANK|Mux58~7_combout  & (\REG_BANK|banco[27][5]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux58~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][5]~q ),
	.datac(\REG_BANK|banco[31][5]~q ),
	.datad(\REG_BANK|Mux58~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux58~0 (
// Equation(s):
// \REG_BANK|Mux58~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][5]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][5]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][5]~q ),
	.datad(\REG_BANK|banco[21][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux58~1 (
// Equation(s):
// \REG_BANK|Mux58~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux58~0_combout  & ((\REG_BANK|banco[29][5]~q ))) # (!\REG_BANK|Mux58~0_combout  & (\REG_BANK|banco[25][5]~q )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux58~0_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux58~0_combout ),
	.datac(\REG_BANK|banco[25][5]~q ),
	.datad(\REG_BANK|banco[29][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~1 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux58~4 (
// Equation(s):
// \REG_BANK|Mux58~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][5]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][5]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][5]~q ),
	.datad(\REG_BANK|banco[24][5]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux58~5 (
// Equation(s):
// \REG_BANK|Mux58~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux58~4_combout  & ((\REG_BANK|banco[28][5]~q ))) # (!\REG_BANK|Mux58~4_combout  & (\REG_BANK|banco[20][5]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux58~4_combout ))))

	.dataa(\REG_BANK|banco[20][5]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][5]~q ),
	.datad(\REG_BANK|Mux58~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux58~2 (
// Equation(s):
// \REG_BANK|Mux58~2_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[26][5]~q ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|banco[18][5]~q  & !\LATCH_DEC|selB_ [2]))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][5]~q ),
	.datac(\REG_BANK|banco[18][5]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~2 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux58~3 (
// Equation(s):
// \REG_BANK|Mux58~3_combout  = (\REG_BANK|Mux58~2_combout  & (((\REG_BANK|banco[30][5]~q ) # (!\LATCH_DEC|selB_ [2])))) # (!\REG_BANK|Mux58~2_combout  & (\REG_BANK|banco[22][5]~q  & ((\LATCH_DEC|selB_ [2]))))

	.dataa(\REG_BANK|banco[22][5]~q ),
	.datab(\REG_BANK|Mux58~2_combout ),
	.datac(\REG_BANK|banco[30][5]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~3 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \REG_BANK|Mux58~6 (
// Equation(s):
// \REG_BANK|Mux58~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux58~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux58~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux58~5_combout ),
	.datad(\REG_BANK|Mux58~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \REG_BANK|Mux58~9 (
// Equation(s):
// \REG_BANK|Mux58~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux58~6_combout  & (\REG_BANK|Mux58~8_combout )) # (!\REG_BANK|Mux58~6_combout  & ((\REG_BANK|Mux58~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux58~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux58~8_combout ),
	.datac(\REG_BANK|Mux58~1_combout ),
	.datad(\REG_BANK|Mux58~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \REG_BANK|Mux58~20 (
// Equation(s):
// \REG_BANK|Mux58~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux58~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux58~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux58~19_combout ),
	.datad(\REG_BANK|Mux58~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux58~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \LATCH_busB|out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux58~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[5] .is_wysiwyg = "true";
defparam \LATCH_busB|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~27 (
// Equation(s):
// \ALU|ShiftLeft1~27_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [3])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [5])))

	.dataa(\LATCH_busB|out [3]),
	.datab(gnd),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~27 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~29 (
// Equation(s):
// \ALU|ShiftLeft1~29_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~27_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~28_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~27_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~28_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~29 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~30 (
// Equation(s):
// \ALU|ShiftLeft1~30_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~26_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~29_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~26_combout ),
	.datad(\ALU|ShiftLeft1~29_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~30 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \ALU|out[22]~232 (
// Equation(s):
// \ALU|out[22]~232_combout  = (\ALU|out[22]~196_combout  & ((\ALU|ShiftLeft1~30_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight3~19_combout )))) # (!\ALU|out[22]~196_combout  & (\ALU|Equal2~1_combout  & (\ALU|ShiftRight3~19_combout )))

	.dataa(\ALU|out[22]~196_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~19_combout ),
	.datad(\ALU|ShiftLeft1~30_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~232_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~232 .lut_mask = 16'hEAC0;
defparam \ALU|out[22]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \ALU|out[22]~235 (
// Equation(s):
// \ALU|out[22]~235_combout  = (\ALU|out[22]~234_combout ) # ((\ALU|out[22]~232_combout ) # ((\ALU|ShiftRight2~13_combout  & \ALU|out[22]~47_combout )))

	.dataa(\ALU|out[22]~234_combout ),
	.datab(\ALU|ShiftRight2~13_combout ),
	.datac(\ALU|out[22]~232_combout ),
	.datad(\ALU|out[22]~47_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~235_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~235 .lut_mask = 16'hFEFA;
defparam \ALU|out[22]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \ALU|Add2~42 (
// Equation(s):
// \ALU|Add2~42_combout  = (\LATCH_busB|out [21] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~41  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~41 )))) # (!\LATCH_busB|out [21] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~41 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~41 ) # (GND)))))
// \ALU|Add2~43  = CARRY((\LATCH_busB|out [21] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~41 )) # (!\LATCH_busB|out [21] & ((!\ALU|Add2~41 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~41 ),
	.combout(\ALU|Add2~42_combout ),
	.cout(\ALU|Add2~43 ));
// synopsys translate_off
defparam \ALU|Add2~42 .lut_mask = 16'h9617;
defparam \ALU|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \ALU|Add2~44 (
// Equation(s):
// \ALU|Add2~44_combout  = ((\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [22] $ (!\ALU|Add2~43 )))) # (GND)
// \ALU|Add2~45  = CARRY((\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [22]) # (!\ALU|Add2~43 ))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [22] & !\ALU|Add2~43 )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~43 ),
	.combout(\ALU|Add2~44_combout ),
	.cout(\ALU|Add2~45 ));
// synopsys translate_off
defparam \ALU|Add2~44 .lut_mask = 16'h698E;
defparam \ALU|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~22 (
// Equation(s):
// \ALU|ShiftLeft1~22_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [20]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [22]))

	.dataa(\LATCH_busB|out [22]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~22 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~37 (
// Equation(s):
// \ALU|ShiftLeft1~37_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [19])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [21])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [19]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~37 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \ALU|ShiftLeft1~38 (
// Equation(s):
// \ALU|ShiftLeft1~38_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~37_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~22_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~22_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~38 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \ALU|out[22]~230 (
// Equation(s):
// \ALU|out[22]~230_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~40_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~38_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~40_combout ),
	.datad(\ALU|ShiftLeft1~38_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~230_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~230 .lut_mask = 16'hF5A0;
defparam \ALU|out[22]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \ALU|out[22]~46 (
// Equation(s):
// \ALU|out[22]~46_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~32_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~34_combout )))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft1~32_combout ),
	.datad(\ALU|ShiftLeft1~34_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~46 .lut_mask = 16'hF5A0;
defparam \ALU|out[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \ALU|out[22]~231 (
// Equation(s):
// \ALU|out[22]~231_combout  = (\ALU|out[14]~79_combout  & ((\LATCH_aluIn|imm_ [3] & ((\ALU|out[22]~46_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|out[22]~230_combout ))))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|out[22]~230_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[22]~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~231_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~231 .lut_mask = 16'hA808;
defparam \ALU|out[22]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \ALU|out[22]~236 (
// Equation(s):
// \ALU|out[22]~236_combout  = (\ALU|out[22]~235_combout ) # ((\ALU|out[22]~231_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~44_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[22]~235_combout ),
	.datac(\ALU|Add2~44_combout ),
	.datad(\ALU|out[22]~231_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~236_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~236 .lut_mask = 16'hFFDC;
defparam \ALU|out[22]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \REG_BANK|banco[2][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \REG_BANK|banco[3][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \REG_BANK|banco[1][22]~feeder (
// Equation(s):
// \REG_BANK|banco[1][22]~feeder_combout  = \LATCH_busC|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][22]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \REG_BANK|banco[1][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux9~14 (
// Equation(s):
// \REG_BANK|Mux9~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][22]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[3][22]~q ),
	.datad(\REG_BANK|banco[1][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux9~15 (
// Equation(s):
// \REG_BANK|Mux9~15_combout  = (\REG_BANK|Mux9~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[2][22]~q  & \LATCH_DEC|selA_ [1])))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[2][22]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux9~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \REG_BANK|banco[8][22]~feeder (
// Equation(s):
// \REG_BANK|banco[8][22]~feeder_combout  = \LATCH_busC|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [22]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][22]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \REG_BANK|banco[8][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \REG_BANK|banco[10][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux9~12 (
// Equation(s):
// \REG_BANK|Mux9~12_combout  = (\LATCH_DEC|selA_ [1] & (((\REG_BANK|banco[10][22]~q ) # (\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][22]~q  & ((!\LATCH_DEC|selA_ [0]))))

	.dataa(\REG_BANK|banco[8][22]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][22]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~12 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \REG_BANK|banco[9][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \REG_BANK|banco[11][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux9~13 (
// Equation(s):
// \REG_BANK|Mux9~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux9~12_combout  & ((\REG_BANK|banco[11][22]~q ))) # (!\REG_BANK|Mux9~12_combout  & (\REG_BANK|banco[9][22]~q )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux9~12_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux9~12_combout ),
	.datac(\REG_BANK|banco[9][22]~q ),
	.datad(\REG_BANK|banco[11][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~13 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux9~16 (
// Equation(s):
// \REG_BANK|Mux9~16_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|Mux9~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux9~15_combout )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux9~15_combout ),
	.datad(\REG_BANK|Mux9~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \REG_BANK|banco[13][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \REG_BANK|banco[12][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux9~17 (
// Equation(s):
// \REG_BANK|Mux9~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][22]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][22]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][22]~q ),
	.datad(\REG_BANK|banco[12][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \REG_BANK|banco[15][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \REG_BANK|banco[14][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux9~18 (
// Equation(s):
// \REG_BANK|Mux9~18_combout  = (\REG_BANK|Mux9~17_combout  & (((\REG_BANK|banco[15][22]~q )) # (!\LATCH_DEC|selA_ [1]))) # (!\REG_BANK|Mux9~17_combout  & (\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[14][22]~q ))))

	.dataa(\REG_BANK|Mux9~17_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[15][22]~q ),
	.datad(\REG_BANK|banco[14][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~18 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \REG_BANK|banco[4][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux9~10 (
// Equation(s):
// \REG_BANK|Mux9~10_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][22]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][22]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[4][22]~q ),
	.datac(\REG_BANK|banco[5][22]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~10 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \REG_BANK|banco[7][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \REG_BANK|banco[6][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux9~11 (
// Equation(s):
// \REG_BANK|Mux9~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux9~10_combout  & (\REG_BANK|banco[7][22]~q )) # (!\REG_BANK|Mux9~10_combout  & ((\REG_BANK|banco[6][22]~q ))))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux9~10_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux9~10_combout ),
	.datac(\REG_BANK|banco[7][22]~q ),
	.datad(\REG_BANK|banco[6][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~11 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux9~19 (
// Equation(s):
// \REG_BANK|Mux9~19_combout  = (\REG_BANK|Mux9~16_combout  & ((\REG_BANK|Mux9~18_combout ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux9~16_combout  & (((\REG_BANK|Mux9~11_combout  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|Mux9~16_combout ),
	.datab(\REG_BANK|Mux9~18_combout ),
	.datac(\REG_BANK|Mux9~11_combout ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~19 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \REG_BANK|banco[25][22]~feeder (
// Equation(s):
// \REG_BANK|banco[25][22]~feeder_combout  = \LATCH_busC|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[25][22]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \REG_BANK|banco[25][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \REG_BANK|banco[17][22]~feeder (
// Equation(s):
// \REG_BANK|banco[17][22]~feeder_combout  = \LATCH_busC|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][22]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[17][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \REG_BANK|banco[17][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux9~0 (
// Equation(s):
// \REG_BANK|Mux9~0_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[25][22]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((!\LATCH_DEC|selA_ [2] & \REG_BANK|banco[17][22]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][22]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~0 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \REG_BANK|banco[29][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \REG_BANK|banco[21][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux9~1 (
// Equation(s):
// \REG_BANK|Mux9~1_combout  = (\REG_BANK|Mux9~0_combout  & (((\REG_BANK|banco[29][22]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux9~0_combout  & (\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[21][22]~q ))))

	.dataa(\REG_BANK|Mux9~0_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][22]~q ),
	.datad(\REG_BANK|banco[21][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~1 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \REG_BANK|banco[19][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \REG_BANK|banco[27][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux9~7 (
// Equation(s):
// \REG_BANK|Mux9~7_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[27][22]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[19][22]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[19][22]~q ),
	.datad(\REG_BANK|banco[27][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \REG_BANK|banco[23][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \REG_BANK|banco[31][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux9~8 (
// Equation(s):
// \REG_BANK|Mux9~8_combout  = (\REG_BANK|Mux9~7_combout  & (((\REG_BANK|banco[31][22]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux9~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][22]~q )))

	.dataa(\REG_BANK|Mux9~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][22]~q ),
	.datad(\REG_BANK|banco[31][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \REG_BANK|banco[30][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \REG_BANK|banco[26][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \REG_BANK|banco[22][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \REG_BANK|banco[18][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux9~2 (
// Equation(s):
// \REG_BANK|Mux9~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][22]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][22]~q ),
	.datad(\REG_BANK|banco[18][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux9~3 (
// Equation(s):
// \REG_BANK|Mux9~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux9~2_combout  & (\REG_BANK|banco[30][22]~q )) # (!\REG_BANK|Mux9~2_combout  & ((\REG_BANK|banco[26][22]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux9~2_combout ))))

	.dataa(\REG_BANK|banco[30][22]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][22]~q ),
	.datad(\REG_BANK|Mux9~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~3 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \REG_BANK|banco[20][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \REG_BANK|banco[16][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux9~4 (
// Equation(s):
// \REG_BANK|Mux9~4_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][22]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][22]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][22]~q ),
	.datad(\REG_BANK|banco[16][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \REG_BANK|banco[24][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \REG_BANK|banco[28][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux9~5 (
// Equation(s):
// \REG_BANK|Mux9~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux9~4_combout  & ((\REG_BANK|banco[28][22]~q ))) # (!\REG_BANK|Mux9~4_combout  & (\REG_BANK|banco[24][22]~q )))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux9~4_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux9~4_combout ),
	.datac(\REG_BANK|banco[24][22]~q ),
	.datad(\REG_BANK|banco[28][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~5 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux9~6 (
// Equation(s):
// \REG_BANK|Mux9~6_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux9~3_combout ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((!\LATCH_DEC|selA_ [0] & \REG_BANK|Mux9~5_combout ))))

	.dataa(\REG_BANK|Mux9~3_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux9~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~6 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux9~9 (
// Equation(s):
// \REG_BANK|Mux9~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux9~6_combout  & ((\REG_BANK|Mux9~8_combout ))) # (!\REG_BANK|Mux9~6_combout  & (\REG_BANK|Mux9~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux9~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux9~1_combout ),
	.datac(\REG_BANK|Mux9~8_combout ),
	.datad(\REG_BANK|Mux9~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux9~20 (
// Equation(s):
// \REG_BANK|Mux9~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux9~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux9~19_combout ))

	.dataa(gnd),
	.datab(\REG_BANK|Mux9~19_combout ),
	.datac(\REG_BANK|Mux9~9_combout ),
	.datad(\LATCH_DEC|selA_ [4]),
	.cin(gnd),
	.combout(\REG_BANK|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux9~20 .lut_mask = 16'hF0CC;
defparam \REG_BANK|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \LATCH_busA|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[22] .is_wysiwyg = "true";
defparam \LATCH_busA|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \ALU|out[22]~219 (
// Equation(s):
// \ALU|out[22]~219_combout  = (\LATCH_busA|out [22] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [22] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busB|out [22]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~219 .lut_mask = 16'hA8A0;
defparam \ALU|out[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \ALU|out[22]~221 (
// Equation(s):
// \ALU|out[22]~221_combout  = (\ALU|out[8]~59_combout  & ((\LATCH_busA|out [3] & (\ALU|ShiftLeft0~34_combout )) # (!\LATCH_busA|out [3] & ((\ALU|ShiftLeft0~26_combout )))))

	.dataa(\ALU|ShiftLeft0~34_combout ),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\ALU|ShiftLeft0~26_combout ),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|out[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~221 .lut_mask = 16'h88C0;
defparam \ALU|out[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \ALU|out~217 (
// Equation(s):
// \ALU|out~217_combout  = \LATCH_busA|out [22] $ (\LATCH_busB|out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busA|out [22]),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|out~217_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~217 .lut_mask = 16'h0FF0;
defparam \ALU|out~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \ALU|ShiftLeft0~42 (
// Equation(s):
// \ALU|ShiftLeft0~42_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~41_combout ) # ((\ALU|ShiftLeft0~40_combout )))) # (!\LATCH_busA|out [2] & (((\ALU|ShiftLeft0~39_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftLeft0~41_combout ),
	.datac(\ALU|ShiftLeft0~39_combout ),
	.datad(\ALU|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~42 .lut_mask = 16'hFAD8;
defparam \ALU|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \ALU|out[22]~218 (
// Equation(s):
// \ALU|out[22]~218_combout  = (\ALU|out~217_combout  & ((\ALU|Equal3~1_combout ) # ((\ALU|out[23]~206_combout  & \ALU|ShiftLeft0~42_combout )))) # (!\ALU|out~217_combout  & (((\ALU|out[23]~206_combout  & \ALU|ShiftLeft0~42_combout ))))

	.dataa(\ALU|out~217_combout ),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\ALU|out[23]~206_combout ),
	.datad(\ALU|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~218 .lut_mask = 16'hF888;
defparam \ALU|out[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \REG_BANK|banco[10][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \REG_BANK|banco[8][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux10~10 (
// Equation(s):
// \REG_BANK|Mux10~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][21]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][21]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][21]~q ),
	.datad(\REG_BANK|banco[8][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \REG_BANK|banco[11][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \REG_BANK|banco[9][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux10~11 (
// Equation(s):
// \REG_BANK|Mux10~11_combout  = (\REG_BANK|Mux10~10_combout  & (((\REG_BANK|banco[11][21]~q )) # (!\LATCH_DEC|selA_ [0]))) # (!\REG_BANK|Mux10~10_combout  & (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[9][21]~q ))))

	.dataa(\REG_BANK|Mux10~10_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[11][21]~q ),
	.datad(\REG_BANK|banco[9][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~11 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \REG_BANK|banco[14][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \REG_BANK|banco[12][21]~feeder (
// Equation(s):
// \REG_BANK|banco[12][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][21]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[12][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \REG_BANK|banco[12][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \REG_BANK|banco[13][21]~feeder (
// Equation(s):
// \REG_BANK|banco[13][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[13][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[13][21]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[13][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \REG_BANK|banco[13][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux10~17 (
// Equation(s):
// \REG_BANK|Mux10~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][21]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][21]~q ))))

	.dataa(\REG_BANK|banco[12][21]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[13][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~17 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux10~18 (
// Equation(s):
// \REG_BANK|Mux10~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux10~17_combout  & ((\REG_BANK|banco[15][21]~q ))) # (!\REG_BANK|Mux10~17_combout  & (\REG_BANK|banco[14][21]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux10~17_combout ))))

	.dataa(\REG_BANK|banco[14][21]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[15][21]~q ),
	.datad(\REG_BANK|Mux10~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~18 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N21
dffeas \REG_BANK|banco[2][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \REG_BANK|banco[1][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux10~14 (
// Equation(s):
// \REG_BANK|Mux10~14_combout  = (\LATCH_DEC|selA_ [1] & ((!\LATCH_DEC|selA_ [0]))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][21]~q  & \LATCH_DEC|selA_ [0]))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(gnd),
	.datac(\REG_BANK|banco[1][21]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~14 .lut_mask = 16'h50AA;
defparam \REG_BANK|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \REG_BANK|banco[3][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux10~15 (
// Equation(s):
// \REG_BANK|Mux10~15_combout  = (\REG_BANK|Mux10~14_combout  & ((\REG_BANK|banco[2][21]~q ) # ((!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux10~14_combout  & (((\REG_BANK|banco[3][21]~q  & \LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|banco[2][21]~q ),
	.datab(\REG_BANK|Mux10~14_combout ),
	.datac(\REG_BANK|banco[3][21]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~15 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \REG_BANK|banco[4][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneive_lcell_comb \REG_BANK|banco[5][21]~feeder (
// Equation(s):
// \REG_BANK|banco[5][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [21]),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][21]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[5][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N9
dffeas \REG_BANK|banco[5][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \REG_BANK|Mux10~12 (
// Equation(s):
// \REG_BANK|Mux10~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][21]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][21]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[4][21]~q ),
	.datad(\REG_BANK|banco[5][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \REG_BANK|banco[7][21]~feeder (
// Equation(s):
// \REG_BANK|banco[7][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [21]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][21]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \REG_BANK|banco[7][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \REG_BANK|banco[6][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux10~13 (
// Equation(s):
// \REG_BANK|Mux10~13_combout  = (\REG_BANK|Mux10~12_combout  & ((\REG_BANK|banco[7][21]~q ) # ((!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux10~12_combout  & (((\REG_BANK|banco[6][21]~q  & \LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|Mux10~12_combout ),
	.datab(\REG_BANK|banco[7][21]~q ),
	.datac(\REG_BANK|banco[6][21]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~13 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux10~16 (
// Equation(s):
// \REG_BANK|Mux10~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux10~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux10~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux10~15_combout ),
	.datad(\REG_BANK|Mux10~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux10~19 (
// Equation(s):
// \REG_BANK|Mux10~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux10~16_combout  & ((\REG_BANK|Mux10~18_combout ))) # (!\REG_BANK|Mux10~16_combout  & (\REG_BANK|Mux10~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux10~16_combout ))))

	.dataa(\REG_BANK|Mux10~11_combout ),
	.datab(\REG_BANK|Mux10~18_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux10~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~19 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \REG_BANK|banco[25][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \REG_BANK|banco[29][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \REG_BANK|banco[21][21]~feeder (
// Equation(s):
// \REG_BANK|banco[21][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [21]),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][21]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[21][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \REG_BANK|banco[21][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \REG_BANK|banco[17][21]~feeder (
// Equation(s):
// \REG_BANK|banco[17][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [21]),
	.cin(gnd),
	.combout(\REG_BANK|banco[17][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[17][21]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[17][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \REG_BANK|banco[17][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux10~0 (
// Equation(s):
// \REG_BANK|Mux10~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][21]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][21]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux10~1 (
// Equation(s):
// \REG_BANK|Mux10~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux10~0_combout  & ((\REG_BANK|banco[29][21]~q ))) # (!\REG_BANK|Mux10~0_combout  & (\REG_BANK|banco[25][21]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux10~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][21]~q ),
	.datac(\REG_BANK|banco[29][21]~q ),
	.datad(\REG_BANK|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \REG_BANK|banco[24][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \REG_BANK|banco[16][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux10~4 (
// Equation(s):
// \REG_BANK|Mux10~4_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[24][21]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][21]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][21]~q ),
	.datad(\REG_BANK|banco[16][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \REG_BANK|banco[20][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \REG_BANK|banco[28][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux10~5 (
// Equation(s):
// \REG_BANK|Mux10~5_combout  = (\REG_BANK|Mux10~4_combout  & (((\REG_BANK|banco[28][21]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux10~4_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[20][21]~q )))

	.dataa(\REG_BANK|Mux10~4_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[20][21]~q ),
	.datad(\REG_BANK|banco[28][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~5 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \REG_BANK|banco[18][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \REG_BANK|banco[26][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux10~2 (
// Equation(s):
// \REG_BANK|Mux10~2_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[26][21]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[18][21]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[18][21]~q ),
	.datac(\REG_BANK|banco[26][21]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~2 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \REG_BANK|banco[22][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \REG_BANK|banco[30][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux10~3 (
// Equation(s):
// \REG_BANK|Mux10~3_combout  = (\REG_BANK|Mux10~2_combout  & (((\REG_BANK|banco[30][21]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux10~2_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][21]~q )))

	.dataa(\REG_BANK|Mux10~2_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][21]~q ),
	.datad(\REG_BANK|banco[30][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux10~6 (
// Equation(s):
// \REG_BANK|Mux10~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux10~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux10~5_combout ))))

	.dataa(\REG_BANK|Mux10~5_combout ),
	.datab(\REG_BANK|Mux10~3_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~6 .lut_mask = 16'hFC0A;
defparam \REG_BANK|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \REG_BANK|banco[31][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \REG_BANK|banco[27][21]~feeder (
// Equation(s):
// \REG_BANK|banco[27][21]~feeder_combout  = \LATCH_busC|out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][21]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[27][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \REG_BANK|banco[27][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \REG_BANK|banco[23][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \REG_BANK|banco[19][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux10~7 (
// Equation(s):
// \REG_BANK|Mux10~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][21]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][21]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][21]~q ),
	.datad(\REG_BANK|banco[19][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux10~8 (
// Equation(s):
// \REG_BANK|Mux10~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux10~7_combout  & (\REG_BANK|banco[31][21]~q )) # (!\REG_BANK|Mux10~7_combout  & ((\REG_BANK|banco[27][21]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux10~7_combout ))))

	.dataa(\REG_BANK|banco[31][21]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][21]~q ),
	.datad(\REG_BANK|Mux10~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux10~9 (
// Equation(s):
// \REG_BANK|Mux10~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux10~6_combout  & ((\REG_BANK|Mux10~8_combout ))) # (!\REG_BANK|Mux10~6_combout  & (\REG_BANK|Mux10~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux10~6_combout ))))

	.dataa(\REG_BANK|Mux10~1_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux10~6_combout ),
	.datad(\REG_BANK|Mux10~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux10~20 (
// Equation(s):
// \REG_BANK|Mux10~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux10~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux10~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux10~19_combout ),
	.datad(\REG_BANK|Mux10~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux10~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \LATCH_busA|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[21] .is_wysiwyg = "true";
defparam \LATCH_busA|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = (\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (\ALU|Add0~41  & VCC)) # (!\LATCH_busA|out [21] & (!\ALU|Add0~41 )))) # (!\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (!\ALU|Add0~41 )) # (!\LATCH_busA|out [21] & ((\ALU|Add0~41 
// ) # (GND)))))
// \ALU|Add0~43  = CARRY((\LATCH_busB|out [21] & (!\LATCH_busA|out [21] & !\ALU|Add0~41 )) # (!\LATCH_busB|out [21] & ((!\ALU|Add0~41 ) # (!\LATCH_busA|out [21]))))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~41 ),
	.combout(\ALU|Add0~42_combout ),
	.cout(\ALU|Add0~43 ));
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h9617;
defparam \ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \ALU|Add0~44 (
// Equation(s):
// \ALU|Add0~44_combout  = ((\LATCH_busB|out [22] $ (\LATCH_busA|out [22] $ (!\ALU|Add0~43 )))) # (GND)
// \ALU|Add0~45  = CARRY((\LATCH_busB|out [22] & ((\LATCH_busA|out [22]) # (!\ALU|Add0~43 ))) # (!\LATCH_busB|out [22] & (\LATCH_busA|out [22] & !\ALU|Add0~43 )))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~43 ),
	.combout(\ALU|Add0~44_combout ),
	.cout(\ALU|Add0~45 ));
// synopsys translate_off
defparam \ALU|Add0~44 .lut_mask = 16'h698E;
defparam \ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \ALU|ShiftLeft0~27 (
// Equation(s):
// \ALU|ShiftLeft0~27_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [19]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [21]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [21]),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~27 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \ALU|ShiftLeft0~22 (
// Equation(s):
// \ALU|ShiftLeft0~22_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [20]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [22]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [22]),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~22 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~28 (
// Equation(s):
// \ALU|ShiftLeft0~28_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~27_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~22_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~27_combout ),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~28 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \ALU|out[22]~222 (
// Equation(s):
// \ALU|out[22]~222_combout  = (\ALU|out[8]~59_combout  & ((\LATCH_busA|out [3] & (\ALU|ShiftLeft0~36_combout )) # (!\LATCH_busA|out [3] & ((\ALU|ShiftLeft0~28_combout )))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|ShiftLeft0~36_combout ),
	.datac(\ALU|ShiftLeft0~28_combout ),
	.datad(\ALU|out[8]~59_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~222 .lut_mask = 16'hD800;
defparam \ALU|out[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \ALU|out[22]~223 (
// Equation(s):
// \ALU|out[22]~223_combout  = (\LATCH_busB|out [22] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [2] & \ALU|out[22]~222_combout )))) # (!\LATCH_busB|out [22] & (!\LATCH_busA|out [2] & ((\ALU|out[22]~222_combout ))))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[22]~222_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~223 .lut_mask = 16'hB3A0;
defparam \ALU|out[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \ALU|out[22]~226 (
// Equation(s):
// \ALU|out[22]~226_combout  = (\ALU|out[22]~223_combout ) # ((\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8]) # (\ALU|Add0~44_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~44_combout ),
	.datad(\ALU|out[22]~223_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~226 .lut_mask = 16'hFFA8;
defparam \ALU|out[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \ALU|out[22]~227 (
// Equation(s):
// \ALU|out[22]~227_combout  = (\ALU|out[22]~218_combout ) # ((\ALU|out[22]~226_combout ) # ((\ALU|out[22]~221_combout  & \LATCH_busA|out [2])))

	.dataa(\ALU|out[22]~221_combout ),
	.datab(\ALU|out[22]~218_combout ),
	.datac(\ALU|out[22]~226_combout ),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|out[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~227 .lut_mask = 16'hFEFC;
defparam \ALU|out[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \ALU|ShiftRight1~18 (
// Equation(s):
// \ALU|ShiftRight1~18_combout  = (\LATCH_busA|out [2] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~3_combout  & ((\LATCH_busB|out [30]))) # (!\ALU|ShiftRight0~3_combout  & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busB|out [30]),
	.datad(\ALU|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~18 .lut_mask = 16'hD8CC;
defparam \ALU|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \ALU|ShiftRight1~17 (
// Equation(s):
// \ALU|ShiftRight1~17_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~8_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~16_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~16_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~17 .lut_mask = 16'h0E04;
defparam \ALU|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \ALU|ShiftRight1~19 (
// Equation(s):
// \ALU|ShiftRight1~19_combout  = (\ALU|ShiftRight1~17_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftRight1~18_combout ))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~18_combout ),
	.datad(\ALU|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~19 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \ALU|ShiftRight0~13 (
// Equation(s):
// \ALU|ShiftRight0~13_combout  = (\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftRight1~16_combout ) # ((\ALU|ShiftRight1~0_combout  & \ALU|ShiftRight0~9_combout )))) # (!\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftRight1~0_combout  & (\ALU|ShiftRight0~9_combout 
// )))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|ShiftRight1~0_combout ),
	.datac(\ALU|ShiftRight0~9_combout ),
	.datad(\ALU|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~13 .lut_mask = 16'hEAC0;
defparam \ALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \ALU|ShiftRight0~14 (
// Equation(s):
// \ALU|ShiftRight0~14_combout  = (\ALU|ShiftRight0~13_combout ) # ((\LATCH_busA|out [2] & (\ALU|ShiftRight1~8_combout  & !\LATCH_busA|out [3])))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~8_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~14 .lut_mask = 16'hFF08;
defparam \ALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \ALU|out[22]~220 (
// Equation(s):
// \ALU|out[22]~220_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~19_combout ) # ((\ALU|out[22]~60_combout  & \ALU|ShiftRight0~14_combout )))) # (!\ALU|Equal2~1_combout  & (\ALU|out[22]~60_combout  & ((\ALU|ShiftRight0~14_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|out[22]~60_combout ),
	.datac(\ALU|ShiftRight1~19_combout ),
	.datad(\ALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~220 .lut_mask = 16'hECA0;
defparam \ALU|out[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \ALU|out[22]~228 (
// Equation(s):
// \ALU|out[22]~228_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[22]~219_combout ) # ((\ALU|out[22]~227_combout ) # (\ALU|out[22]~220_combout ))))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[22]~219_combout ),
	.datac(\ALU|out[22]~227_combout ),
	.datad(\ALU|out[22]~220_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~228_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~228 .lut_mask = 16'hAAA8;
defparam \ALU|out[22]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \ALU|Add1~42 (
// Equation(s):
// \ALU|Add1~42_combout  = (\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & (!\ALU|Add1~41 )) # (!\LATCH_busA|out [21] & (\ALU|Add1~41  & VCC)))) # (!\LATCH_busB|out [21] & ((\LATCH_busA|out [21] & ((\ALU|Add1~41 ) # (GND))) # (!\LATCH_busA|out [21] & 
// (!\ALU|Add1~41 ))))
// \ALU|Add1~43  = CARRY((\LATCH_busB|out [21] & (\LATCH_busA|out [21] & !\ALU|Add1~41 )) # (!\LATCH_busB|out [21] & ((\LATCH_busA|out [21]) # (!\ALU|Add1~41 ))))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~41 ),
	.combout(\ALU|Add1~42_combout ),
	.cout(\ALU|Add1~43 ));
// synopsys translate_off
defparam \ALU|Add1~42 .lut_mask = 16'h694D;
defparam \ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \ALU|Add1~44 (
// Equation(s):
// \ALU|Add1~44_combout  = ((\LATCH_busB|out [22] $ (\LATCH_busA|out [22] $ (\ALU|Add1~43 )))) # (GND)
// \ALU|Add1~45  = CARRY((\LATCH_busB|out [22] & ((!\ALU|Add1~43 ) # (!\LATCH_busA|out [22]))) # (!\LATCH_busB|out [22] & (!\LATCH_busA|out [22] & !\ALU|Add1~43 )))

	.dataa(\LATCH_busB|out [22]),
	.datab(\LATCH_busA|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~43 ),
	.combout(\ALU|Add1~44_combout ),
	.cout(\ALU|Add1~45 ));
// synopsys translate_off
defparam \ALU|Add1~44 .lut_mask = 16'h962B;
defparam \ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \ALU|out[22]~224 (
// Equation(s):
// \ALU|out[22]~224_combout  = (\ALU|out[22]~223_combout ) # ((\ALU|out[22]~220_combout ) # ((\ALU|out[22]~221_combout  & \LATCH_busA|out [2])))

	.dataa(\ALU|out[22]~221_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|out[22]~223_combout ),
	.datad(\ALU|out[22]~220_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~224 .lut_mask = 16'hFFF8;
defparam \ALU|out[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \ALU|out[22]~225 (
// Equation(s):
// \ALU|out[22]~225_combout  = (\ALU|out[22]~218_combout ) # ((\ALU|out[22]~224_combout ) # (\ALU|out[22]~219_combout ))

	.dataa(\ALU|out[22]~218_combout ),
	.datab(gnd),
	.datac(\ALU|out[22]~224_combout ),
	.datad(\ALU|out[22]~219_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~225 .lut_mask = 16'hFFFA;
defparam \ALU|out[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \ALU|out[22]~229 (
// Equation(s):
// \ALU|out[22]~229_combout  = (\ALU|out[22]~228_combout  & (((\ALU|Add1~44_combout ) # (\ALU|out[22]~225_combout )) # (!\LATCH_aluIn|aluCtrl_ [8])))

	.dataa(\ALU|out[22]~228_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~44_combout ),
	.datad(\ALU|out[22]~225_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~229_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~229 .lut_mask = 16'hAAA2;
defparam \ALU|out[22]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \ALU|out[22]~237 (
// Equation(s):
// \ALU|out[22]~237_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[22]~229_combout ) # ((\ALU|out[22]~236_combout  & \ALU|out[29]~84_combout )))

	.dataa(\ALU|out[22]~236_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[29]~70_combout ),
	.datad(\ALU|out[22]~229_combout ),
	.cin(gnd),
	.combout(\ALU|out[22]~237_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[22]~237 .lut_mask = 16'hFFF8;
defparam \ALU|out[22]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \LATCH_busC|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[22]~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[22] .is_wysiwyg = "true";
defparam \LATCH_busC|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \REG_BANK|banco[5][22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][22] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux41~10 (
// Equation(s):
// \REG_BANK|Mux41~10_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][22]~q ) # ((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|banco[4][22]~q  & !\LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|banco[5][22]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~10 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux41~11 (
// Equation(s):
// \REG_BANK|Mux41~11_combout  = (\REG_BANK|Mux41~10_combout  & ((\REG_BANK|banco[7][22]~q ) # ((!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux41~10_combout  & (((\REG_BANK|banco[6][22]~q  & \LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|Mux41~10_combout ),
	.datab(\REG_BANK|banco[7][22]~q ),
	.datac(\REG_BANK|banco[6][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~11 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \REG_BANK|Mux41~17 (
// Equation(s):
// \REG_BANK|Mux41~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][22]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][22]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][22]~q ),
	.datac(\REG_BANK|banco[12][22]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~17 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \REG_BANK|Mux41~18 (
// Equation(s):
// \REG_BANK|Mux41~18_combout  = (\REG_BANK|Mux41~17_combout  & ((\REG_BANK|banco[15][22]~q ) # ((!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux41~17_combout  & (((\REG_BANK|banco[14][22]~q  & \LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|Mux41~17_combout ),
	.datab(\REG_BANK|banco[15][22]~q ),
	.datac(\REG_BANK|banco[14][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~18 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux41~14 (
// Equation(s):
// \REG_BANK|Mux41~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][22]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][22]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[1][22]~q ),
	.datac(\REG_BANK|banco[3][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~14 .lut_mask = 16'hA088;
defparam \REG_BANK|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux41~15 (
// Equation(s):
// \REG_BANK|Mux41~15_combout  = (\REG_BANK|Mux41~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][22]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][22]~q ),
	.datad(\REG_BANK|Mux41~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux41~12 (
// Equation(s):
// \REG_BANK|Mux41~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][22]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][22]~q )))))

	.dataa(\REG_BANK|banco[10][22]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][22]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~12 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux41~13 (
// Equation(s):
// \REG_BANK|Mux41~13_combout  = (\REG_BANK|Mux41~12_combout  & (((\REG_BANK|banco[11][22]~q )) # (!\LATCH_DEC|selB_ [0]))) # (!\REG_BANK|Mux41~12_combout  & (\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[9][22]~q ))))

	.dataa(\REG_BANK|Mux41~12_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][22]~q ),
	.datad(\REG_BANK|banco[9][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~13 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux41~16 (
// Equation(s):
// \REG_BANK|Mux41~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux41~13_combout ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux41~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux41~15_combout ),
	.datad(\REG_BANK|Mux41~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux41~19 (
// Equation(s):
// \REG_BANK|Mux41~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~16_combout  & ((\REG_BANK|Mux41~18_combout ))) # (!\REG_BANK|Mux41~16_combout  & (\REG_BANK|Mux41~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux41~16_combout ))))

	.dataa(\REG_BANK|Mux41~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux41~18_combout ),
	.datad(\REG_BANK|Mux41~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux41~7 (
// Equation(s):
// \REG_BANK|Mux41~7_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[27][22]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][22]~q ))))

	.dataa(\REG_BANK|banco[19][22]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[27][22]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~7 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux41~8 (
// Equation(s):
// \REG_BANK|Mux41~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~7_combout  & ((\REG_BANK|banco[31][22]~q ))) # (!\REG_BANK|Mux41~7_combout  & (\REG_BANK|banco[23][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux41~7_combout ))))

	.dataa(\REG_BANK|banco[23][22]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[31][22]~q ),
	.datad(\REG_BANK|Mux41~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux41~0 (
// Equation(s):
// \REG_BANK|Mux41~0_combout  = (\LATCH_DEC|selB_ [2] & (((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][22]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][22]~q ))))

	.dataa(\REG_BANK|banco[17][22]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|banco[25][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~0 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux41~1 (
// Equation(s):
// \REG_BANK|Mux41~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux41~0_combout  & ((\REG_BANK|banco[29][22]~q ))) # (!\REG_BANK|Mux41~0_combout  & (\REG_BANK|banco[21][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux41~0_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux41~0_combout ),
	.datac(\REG_BANK|banco[21][22]~q ),
	.datad(\REG_BANK|banco[29][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~1 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux41~2 (
// Equation(s):
// \REG_BANK|Mux41~2_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[22][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][22]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[18][22]~q ),
	.datad(\REG_BANK|banco[22][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux41~3 (
// Equation(s):
// \REG_BANK|Mux41~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux41~2_combout  & (\REG_BANK|banco[30][22]~q )) # (!\REG_BANK|Mux41~2_combout  & ((\REG_BANK|banco[26][22]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux41~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux41~2_combout ),
	.datac(\REG_BANK|banco[30][22]~q ),
	.datad(\REG_BANK|banco[26][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux41~4 (
// Equation(s):
// \REG_BANK|Mux41~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][22]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][22]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][22]~q ),
	.datad(\REG_BANK|banco[20][22]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux41~5 (
// Equation(s):
// \REG_BANK|Mux41~5_combout  = (\REG_BANK|Mux41~4_combout  & (((\REG_BANK|banco[28][22]~q ) # (!\LATCH_DEC|selB_ [3])))) # (!\REG_BANK|Mux41~4_combout  & (\REG_BANK|banco[24][22]~q  & ((\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|banco[24][22]~q ),
	.datab(\REG_BANK|Mux41~4_combout ),
	.datac(\REG_BANK|banco[28][22]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~5 .lut_mask = 16'hE2CC;
defparam \REG_BANK|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux41~6 (
// Equation(s):
// \REG_BANK|Mux41~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux41~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux41~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux41~3_combout ),
	.datad(\REG_BANK|Mux41~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux41~9 (
// Equation(s):
// \REG_BANK|Mux41~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux41~6_combout  & (\REG_BANK|Mux41~8_combout )) # (!\REG_BANK|Mux41~6_combout  & ((\REG_BANK|Mux41~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux41~6_combout ))))

	.dataa(\REG_BANK|Mux41~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux41~1_combout ),
	.datad(\REG_BANK|Mux41~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \REG_BANK|Mux41~20 (
// Equation(s):
// \REG_BANK|Mux41~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux41~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux41~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux41~19_combout ),
	.datad(\REG_BANK|Mux41~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux41~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \LATCH_busB|out[22]~feeder (
// Equation(s):
// \LATCH_busB|out[22]~feeder_combout  = \REG_BANK|Mux41~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux41~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[22]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \LATCH_busB|out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[22] .is_wysiwyg = "true";
defparam \LATCH_busB|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneive_lcell_comb \ALU|ShiftRight1~15 (
// Equation(s):
// \ALU|ShiftRight1~15_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [24])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [22])))

	.dataa(\LATCH_busB|out [24]),
	.datab(gnd),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [22]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~15 .lut_mask = 16'hAFA0;
defparam \ALU|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \ALU|ShiftRight0~16 (
// Equation(s):
// \ALU|ShiftRight0~16_combout  = (\LATCH_busA|out [0] & ((\ALU|ShiftRight1~15_combout ))) # (!\LATCH_busA|out [0] & (\ALU|ShiftRight0~15_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~15_combout ),
	.datad(\ALU|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~16 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \ALU|ShiftRight1~20 (
// Equation(s):
// \ALU|ShiftRight1~20_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & (\ALU|ShiftRight0~7_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~16_combout )))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftRight0~7_combout ),
	.datad(\ALU|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~20 .lut_mask = 16'h5140;
defparam \ALU|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \ALU|ShiftRight1~22 (
// Equation(s):
// \ALU|ShiftRight1~22_combout  = (\ALU|ShiftRight1~20_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftRight1~21_combout ))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~21_combout ),
	.datad(\ALU|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~22 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \ALU|out[21]~241 (
// Equation(s):
// \ALU|out[21]~241_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight1~22_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [21])))) # (!\ALU|Equal2~1_combout  & (\ALU|Equal4~0_combout  & (\LATCH_busB|out [21])))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busB|out [21]),
	.datad(\ALU|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~241 .lut_mask = 16'hEAC0;
defparam \ALU|out[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \ALU|out[21]~62 (
// Equation(s):
// \ALU|out[21]~62_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~57_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~59_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftLeft0~59_combout ),
	.datac(\ALU|ShiftLeft0~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~62 .lut_mask = 16'hE4E4;
defparam \ALU|out[21]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \ALU|out[21]~240 (
// Equation(s):
// \ALU|out[21]~240_combout  = (\ALU|out[5]~238_combout  & ((\ALU|out[22]~60_combout ) # ((\ALU|out[23]~239_combout  & \ALU|out[21]~62_combout )))) # (!\ALU|out[5]~238_combout  & (\ALU|out[23]~239_combout  & ((\ALU|out[21]~62_combout ))))

	.dataa(\ALU|out[5]~238_combout ),
	.datab(\ALU|out[23]~239_combout ),
	.datac(\ALU|out[22]~60_combout ),
	.datad(\ALU|out[21]~62_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~240 .lut_mask = 16'hECA0;
defparam \ALU|out[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \ALU|out[21]~242 (
// Equation(s):
// \ALU|out[21]~242_combout  = (\LATCH_busA|out [21] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [21] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [21]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busA|out [21]),
	.cin(gnd),
	.combout(\ALU|out[21]~242_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~242 .lut_mask = 16'hEC00;
defparam \ALU|out[21]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \ALU|out[21]~243 (
// Equation(s):
// \ALU|out[21]~243_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [21] $ (\LATCH_busA|out [21])))

	.dataa(\LATCH_busB|out [21]),
	.datab(gnd),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busA|out [21]),
	.cin(gnd),
	.combout(\ALU|out[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~243 .lut_mask = 16'h50A0;
defparam \ALU|out[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \ALU|out[21]~246 (
// Equation(s):
// \ALU|out[21]~246_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~42_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~42_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~42_combout ),
	.datad(\ALU|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~246 .lut_mask = 16'hA280;
defparam \ALU|out[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~50 (
// Equation(s):
// \ALU|ShiftLeft0~50_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~49_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~27_combout )))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~49_combout ),
	.datad(\ALU|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~50 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \ALU|ShiftLeft0~51 (
// Equation(s):
// \ALU|ShiftLeft0~51_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~48_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~50_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftLeft0~50_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~51 .lut_mask = 16'hEE44;
defparam \ALU|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \ALU|out[21]~245 (
// Equation(s):
// \ALU|out[21]~245_combout  = (\ALU|out[23]~244_combout  & (\ALU|out[23]~206_combout  & ((\ALU|ShiftLeft0~55_combout )))) # (!\ALU|out[23]~244_combout  & ((\ALU|ShiftLeft0~51_combout ) # ((\ALU|out[23]~206_combout  & \ALU|ShiftLeft0~55_combout ))))

	.dataa(\ALU|out[23]~244_combout ),
	.datab(\ALU|out[23]~206_combout ),
	.datac(\ALU|ShiftLeft0~51_combout ),
	.datad(\ALU|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~245 .lut_mask = 16'hDC50;
defparam \ALU|out[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \ALU|out[21]~247 (
// Equation(s):
// \ALU|out[21]~247_combout  = (\ALU|out[21]~242_combout ) # ((\ALU|out[21]~243_combout ) # ((\ALU|out[21]~246_combout ) # (\ALU|out[21]~245_combout )))

	.dataa(\ALU|out[21]~242_combout ),
	.datab(\ALU|out[21]~243_combout ),
	.datac(\ALU|out[21]~246_combout ),
	.datad(\ALU|out[21]~245_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~247 .lut_mask = 16'hFFFE;
defparam \ALU|out[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \ALU|out[21]~248 (
// Equation(s):
// \ALU|out[21]~248_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[21]~241_combout ) # ((\ALU|out[21]~240_combout ) # (\ALU|out[21]~247_combout ))))

	.dataa(\ALU|out[21]~241_combout ),
	.datab(\ALU|out[21]~240_combout ),
	.datac(\ALU|out[29]~54_combout ),
	.datad(\ALU|out[21]~247_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~248 .lut_mask = 16'hF0E0;
defparam \ALU|out[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \ALU|out[21]~74 (
// Equation(s):
// \ALU|out[21]~74_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~49_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~51_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~49_combout ),
	.datad(\ALU|ShiftLeft1~51_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~74 .lut_mask = 16'hF3C0;
defparam \ALU|out[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \ALU|out[21]~251 (
// Equation(s):
// \ALU|out[21]~251_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|Equal0~4_combout  & (\ALU|out[21]~74_combout  & !\LATCH_aluIn|imm_ [4])))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|out[21]~74_combout ),
	.datad(\LATCH_aluIn|imm_ [4]),
	.cin(gnd),
	.combout(\ALU|out[21]~251_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~251 .lut_mask = 16'h0080;
defparam \ALU|out[21]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \ALU|ShiftLeft1~59 (
// Equation(s):
// \ALU|ShiftLeft1~59_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~58_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~37_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~58_combout ),
	.datad(\ALU|ShiftLeft1~37_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~59 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~60 (
// Equation(s):
// \ALU|ShiftLeft1~60_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~57_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~59_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~59_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftLeft1~57_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~60 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \ALU|out[21]~250 (
// Equation(s):
// \ALU|out[21]~250_combout  = (\ALU|ShiftLeft1~60_combout  & (((\ALU|out[22]~47_combout  & \ALU|out[5]~644_combout )) # (!\ALU|out[23]~198_combout ))) # (!\ALU|ShiftLeft1~60_combout  & (((\ALU|out[22]~47_combout  & \ALU|out[5]~644_combout ))))

	.dataa(\ALU|ShiftLeft1~60_combout ),
	.datab(\ALU|out[23]~198_combout ),
	.datac(\ALU|out[22]~47_combout ),
	.datad(\ALU|out[5]~644_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~250_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~250 .lut_mask = 16'hF222;
defparam \ALU|out[21]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \ALU|out[21]~252 (
// Equation(s):
// \ALU|out[21]~252_combout  = (\ALU|out[21]~251_combout ) # ((\ALU|out[21]~250_combout ) # ((\ALU|ShiftRight3~22_combout  & \ALU|Equal2~1_combout )))

	.dataa(\ALU|ShiftRight3~22_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[21]~251_combout ),
	.datad(\ALU|out[21]~250_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~252_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~252 .lut_mask = 16'hFFF8;
defparam \ALU|out[21]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \ALU|out[21]~645 (
// Equation(s):
// \ALU|out[21]~645_combout  = (\ALU|out[21]~252_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [21]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [21]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[21]~252_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~645_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~645 .lut_mask = 16'hFF60;
defparam \ALU|out[21]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \ALU|out[21]~253 (
// Equation(s):
// \ALU|out[21]~253_combout  = (\ALU|out[21]~645_combout ) # ((\ALU|Equal4~0_combout  & ((\LATCH_busB|out [21]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [21]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|out[21]~645_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~253_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~253 .lut_mask = 16'hFFA8;
defparam \ALU|out[21]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \ALU|out[21]~249 (
// Equation(s):
// \ALU|out[21]~249_combout  = (\LATCH_busB|out [21] & ((\ALU|out[22]~44_combout ) # ((\ALU|out[22]~196_combout  & \ALU|ShiftLeft1~47_combout )))) # (!\LATCH_busB|out [21] & (\ALU|out[22]~196_combout  & (\ALU|ShiftLeft1~47_combout )))

	.dataa(\LATCH_busB|out [21]),
	.datab(\ALU|out[22]~196_combout ),
	.datac(\ALU|ShiftLeft1~47_combout ),
	.datad(\ALU|out[22]~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~249 .lut_mask = 16'hEAC0;
defparam \ALU|out[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \ALU|out[21]~254 (
// Equation(s):
// \ALU|out[21]~254_combout  = (\ALU|out[21]~253_combout ) # ((\ALU|out[21]~249_combout ) # ((\ALU|Add2~42_combout  & !\ALU|out[29]~85_combout )))

	.dataa(\ALU|Add2~42_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|out[21]~253_combout ),
	.datad(\ALU|out[21]~249_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~254_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~254 .lut_mask = 16'hFFF2;
defparam \ALU|out[21]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \ALU|out[21]~255 (
// Equation(s):
// \ALU|out[21]~255_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[21]~248_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[21]~254_combout )))

	.dataa(\ALU|out[29]~70_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[21]~248_combout ),
	.datad(\ALU|out[21]~254_combout ),
	.cin(gnd),
	.combout(\ALU|out[21]~255_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[21]~255 .lut_mask = 16'hFEFA;
defparam \ALU|out[21]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \LATCH_busC|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[21]~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[21] .is_wysiwyg = "true";
defparam \LATCH_busC|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \REG_BANK|banco[15][21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][21] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux42~17 (
// Equation(s):
// \REG_BANK|Mux42~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][21]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][21]~q ))))

	.dataa(\REG_BANK|banco[12][21]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[13][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~17 .lut_mask = 16'hF2C2;
defparam \REG_BANK|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux42~18 (
// Equation(s):
// \REG_BANK|Mux42~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~17_combout  & (\REG_BANK|banco[15][21]~q )) # (!\REG_BANK|Mux42~17_combout  & ((\REG_BANK|banco[14][21]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux42~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][21]~q ),
	.datac(\REG_BANK|banco[14][21]~q ),
	.datad(\REG_BANK|Mux42~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux42~14 (
// Equation(s):
// \REG_BANK|Mux42~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][21]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][21]~q ))))

	.dataa(\REG_BANK|banco[1][21]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][21]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~14 .lut_mask = 16'hE200;
defparam \REG_BANK|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux42~15 (
// Equation(s):
// \REG_BANK|Mux42~15_combout  = (\REG_BANK|Mux42~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][21]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][21]~q ),
	.datad(\REG_BANK|Mux42~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \REG_BANK|Mux42~12 (
// Equation(s):
// \REG_BANK|Mux42~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][21]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][21]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][21]~q ),
	.datad(\REG_BANK|banco[5][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux42~13 (
// Equation(s):
// \REG_BANK|Mux42~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~12_combout  & ((\REG_BANK|banco[7][21]~q ))) # (!\REG_BANK|Mux42~12_combout  & (\REG_BANK|banco[6][21]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux42~12_combout ))))

	.dataa(\REG_BANK|banco[6][21]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][21]~q ),
	.datad(\REG_BANK|Mux42~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux42~16 (
// Equation(s):
// \REG_BANK|Mux42~16_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~13_combout ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux42~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux42~15_combout ),
	.datad(\REG_BANK|Mux42~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux42~10 (
// Equation(s):
// \REG_BANK|Mux42~10_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][21]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][21]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][21]~q ),
	.datac(\REG_BANK|banco[8][21]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~10 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux42~11 (
// Equation(s):
// \REG_BANK|Mux42~11_combout  = (\REG_BANK|Mux42~10_combout  & ((\REG_BANK|banco[11][21]~q ) # ((!\LATCH_DEC|selB_ [0])))) # (!\REG_BANK|Mux42~10_combout  & (((\REG_BANK|banco[9][21]~q  & \LATCH_DEC|selB_ [0]))))

	.dataa(\REG_BANK|Mux42~10_combout ),
	.datab(\REG_BANK|banco[11][21]~q ),
	.datac(\REG_BANK|banco[9][21]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~11 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux42~19 (
// Equation(s):
// \REG_BANK|Mux42~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~16_combout  & (\REG_BANK|Mux42~18_combout )) # (!\REG_BANK|Mux42~16_combout  & ((\REG_BANK|Mux42~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux42~18_combout ),
	.datac(\REG_BANK|Mux42~16_combout ),
	.datad(\REG_BANK|Mux42~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~19 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux42~4 (
// Equation(s):
// \REG_BANK|Mux42~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][21]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][21]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][21]~q ),
	.datad(\REG_BANK|banco[24][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux42~5 (
// Equation(s):
// \REG_BANK|Mux42~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~4_combout  & ((\REG_BANK|banco[28][21]~q ))) # (!\REG_BANK|Mux42~4_combout  & (\REG_BANK|banco[20][21]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux42~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][21]~q ),
	.datac(\REG_BANK|banco[28][21]~q ),
	.datad(\REG_BANK|Mux42~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux42~2 (
// Equation(s):
// \REG_BANK|Mux42~2_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[26][21]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][21]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[18][21]~q ),
	.datad(\REG_BANK|banco[26][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux42~3 (
// Equation(s):
// \REG_BANK|Mux42~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux42~2_combout  & ((\REG_BANK|banco[30][21]~q ))) # (!\REG_BANK|Mux42~2_combout  & (\REG_BANK|banco[22][21]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux42~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][21]~q ),
	.datac(\REG_BANK|banco[30][21]~q ),
	.datad(\REG_BANK|Mux42~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux42~6 (
// Equation(s):
// \REG_BANK|Mux42~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux42~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux42~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux42~5_combout ),
	.datad(\REG_BANK|Mux42~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux42~7 (
// Equation(s):
// \REG_BANK|Mux42~7_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][21]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[19][21]~q  & !\LATCH_DEC|selB_ [3]))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][21]~q ),
	.datac(\REG_BANK|banco[19][21]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~7 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux42~8 (
// Equation(s):
// \REG_BANK|Mux42~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~7_combout  & ((\REG_BANK|banco[31][21]~q ))) # (!\REG_BANK|Mux42~7_combout  & (\REG_BANK|banco[27][21]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~7_combout ))))

	.dataa(\REG_BANK|banco[27][21]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[31][21]~q ),
	.datad(\REG_BANK|Mux42~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux42~0 (
// Equation(s):
// \REG_BANK|Mux42~0_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[21][21]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[17][21]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[21][21]~q ),
	.datad(\REG_BANK|banco[17][21]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux42~1 (
// Equation(s):
// \REG_BANK|Mux42~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux42~0_combout  & (\REG_BANK|banco[29][21]~q )) # (!\REG_BANK|Mux42~0_combout  & ((\REG_BANK|banco[25][21]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux42~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[29][21]~q ),
	.datac(\REG_BANK|banco[25][21]~q ),
	.datad(\REG_BANK|Mux42~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \REG_BANK|Mux42~9 (
// Equation(s):
// \REG_BANK|Mux42~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux42~6_combout  & (\REG_BANK|Mux42~8_combout )) # (!\REG_BANK|Mux42~6_combout  & ((\REG_BANK|Mux42~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux42~6_combout ))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux42~6_combout ),
	.datac(\REG_BANK|Mux42~8_combout ),
	.datad(\REG_BANK|Mux42~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~9 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux42~20 (
// Equation(s):
// \REG_BANK|Mux42~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux42~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux42~19_combout ))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux42~19_combout ),
	.datad(\REG_BANK|Mux42~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux42~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \LATCH_busB|out[21]~feeder (
// Equation(s):
// \LATCH_busB|out[21]~feeder_combout  = \REG_BANK|Mux42~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux42~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[21]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \LATCH_busB|out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[21] .is_wysiwyg = "true";
defparam \LATCH_busB|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \ALU|ShiftRight1~26 (
// Equation(s):
// \ALU|ShiftRight1~26_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [21])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [19])))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [21]),
	.datad(\LATCH_busB|out [19]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~26 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \ALU|ShiftRight1~31 (
// Equation(s):
// \ALU|ShiftRight1~31_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight1~26_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight0~18_combout )))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftRight1~26_combout ),
	.datad(\ALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~31 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \ALU|out[6]~530 (
// Equation(s):
// \ALU|out[6]~530_combout  = (\ALU|out[14]~439_combout  & ((\LATCH_busA|out [2] & (\ALU|ShiftRight1~31_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight1~37_combout )))))

	.dataa(\ALU|out[14]~439_combout ),
	.datab(\ALU|ShiftRight1~31_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~530 .lut_mask = 16'h8A80;
defparam \ALU|out[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \ALU|out[6]~531 (
// Equation(s):
// \ALU|out[6]~531_combout  = (\ALU|out[14]~370_combout  & ((\ALU|ShiftRight0~14_combout ) # ((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~19_combout )))) # (!\ALU|out[14]~370_combout  & (\ALU|out[14]~376_combout  & ((\ALU|ShiftRight1~19_combout ))))

	.dataa(\ALU|out[14]~370_combout ),
	.datab(\ALU|out[14]~376_combout ),
	.datac(\ALU|ShiftRight0~14_combout ),
	.datad(\ALU|ShiftRight1~19_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~531 .lut_mask = 16'hECA0;
defparam \ALU|out[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \ALU|ShiftRight1~45 (
// Equation(s):
// \ALU|ShiftRight1~45_combout  = (!\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [8])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [6])))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [8]),
	.datac(\LATCH_busB|out [6]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~45 .lut_mask = 16'h00D8;
defparam \ALU|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \ALU|ShiftRight1~46 (
// Equation(s):
// \ALU|ShiftRight1~46_combout  = (\ALU|ShiftRight1~45_combout ) # ((\LATCH_busA|out [0] & \ALU|ShiftRight1~43_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(\ALU|ShiftRight1~45_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~46 .lut_mask = 16'hEECC;
defparam \ALU|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \ALU|out[6]~529 (
// Equation(s):
// \ALU|out[6]~529_combout  = (!\ALU|out[14]~443_combout  & ((\LATCH_busA|out [2] & ((\ALU|ShiftRight1~41_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight1~46_combout ))))

	.dataa(\ALU|ShiftRight1~46_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|out[14]~443_combout ),
	.datad(\ALU|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~529 .lut_mask = 16'h0E02;
defparam \ALU|out[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \ALU|out[6]~535 (
// Equation(s):
// \ALU|out[6]~535_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busB|out [6] $ (\LATCH_busA|out [6])))

	.dataa(\LATCH_busB|out [6]),
	.datab(\LATCH_busA|out [6]),
	.datac(gnd),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~535 .lut_mask = 16'h6600;
defparam \ALU|out[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \ALU|out[6]~532 (
// Equation(s):
// \ALU|out[6]~532_combout  = (\LATCH_busA|out [6] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [6] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [6]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [6]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~532 .lut_mask = 16'hE0C0;
defparam \ALU|out[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \ALU|out[6]~533 (
// Equation(s):
// \ALU|out[6]~533_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~12_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~12_combout ))))

	.dataa(\ALU|Add0~12_combout ),
	.datab(\ALU|Add1~12_combout ),
	.datac(\ALU|Selector32~0_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~533 .lut_mask = 16'hC0A0;
defparam \ALU|out[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \ALU|out[6]~534 (
// Equation(s):
// \ALU|out[6]~534_combout  = (\ALU|out[6]~532_combout ) # ((\ALU|out[6]~533_combout ) # ((\LATCH_busB|out [6] & \ALU|Equal4~0_combout )))

	.dataa(\LATCH_busB|out [6]),
	.datab(\ALU|out[6]~532_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[6]~533_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~534 .lut_mask = 16'hFFEC;
defparam \ALU|out[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \ALU|out[6]~536 (
// Equation(s):
// \ALU|out[6]~536_combout  = (\ALU|out[6]~535_combout ) # ((\ALU|out[6]~534_combout ) # ((\ALU|ShiftLeft0~42_combout  & \ALU|out[6]~519_combout )))

	.dataa(\ALU|ShiftLeft0~42_combout ),
	.datab(\ALU|out[6]~519_combout ),
	.datac(\ALU|out[6]~535_combout ),
	.datad(\ALU|out[6]~534_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~536 .lut_mask = 16'hFFF8;
defparam \ALU|out[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \ALU|out[6]~537 (
// Equation(s):
// \ALU|out[6]~537_combout  = (\ALU|out[6]~530_combout ) # ((\ALU|out[6]~531_combout ) # ((\ALU|out[6]~529_combout ) # (\ALU|out[6]~536_combout )))

	.dataa(\ALU|out[6]~530_combout ),
	.datab(\ALU|out[6]~531_combout ),
	.datac(\ALU|out[6]~529_combout ),
	.datad(\ALU|out[6]~536_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~537 .lut_mask = 16'hFFFE;
defparam \ALU|out[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \ALU|ShiftRight3~45 (
// Equation(s):
// \ALU|ShiftRight3~45_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [8]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [6]))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [6]),
	.datac(\LATCH_busB|out [8]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~45 .lut_mask = 16'h5044;
defparam \ALU|ShiftRight3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \ALU|ShiftRight3~46 (
// Equation(s):
// \ALU|ShiftRight3~46_combout  = (\ALU|ShiftRight3~45_combout ) # ((\ALU|ShiftRight3~43_combout  & \LATCH_aluIn|imm_ [0]))

	.dataa(\ALU|ShiftRight3~43_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftRight3~45_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~46 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftRight3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \ALU|out[6]~538 (
// Equation(s):
// \ALU|out[6]~538_combout  = (!\ALU|out[14]~397_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~41_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~46_combout )))))

	.dataa(\ALU|ShiftRight3~41_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~46_combout ),
	.datad(\ALU|out[14]~397_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~538 .lut_mask = 16'h00B8;
defparam \ALU|out[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \ALU|out[6]~539 (
// Equation(s):
// \ALU|out[6]~539_combout  = (\ALU|out[14]~381_combout  & ((\ALU|ShiftRight2~13_combout ) # ((\ALU|ShiftRight3~19_combout  & \ALU|out[14]~384_combout )))) # (!\ALU|out[14]~381_combout  & (\ALU|ShiftRight3~19_combout  & ((\ALU|out[14]~384_combout ))))

	.dataa(\ALU|out[14]~381_combout ),
	.datab(\ALU|ShiftRight3~19_combout ),
	.datac(\ALU|ShiftRight2~13_combout ),
	.datad(\ALU|out[14]~384_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~539 .lut_mask = 16'hECA0;
defparam \ALU|out[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \ALU|out[14]~379 (
// Equation(s):
// \ALU|out[14]~379_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight3~31_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight3~37_combout ))

	.dataa(\ALU|ShiftRight3~37_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight3~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~379 .lut_mask = 16'hE2E2;
defparam \ALU|out[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \ALU|out[6]~540 (
// Equation(s):
// \ALU|out[6]~540_combout  = (\ALU|out[6]~538_combout ) # ((\ALU|out[6]~539_combout ) # ((\ALU|out[14]~390_combout  & \ALU|out[14]~379_combout )))

	.dataa(\ALU|out[6]~538_combout ),
	.datab(\ALU|out[14]~390_combout ),
	.datac(\ALU|out[6]~539_combout ),
	.datad(\ALU|out[14]~379_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~540 .lut_mask = 16'hFEFA;
defparam \ALU|out[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \ALU|out[6]~543 (
// Equation(s):
// \ALU|out[6]~543_combout  = (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [6] $ (\LATCH_busB|out [6])))

	.dataa(\LATCH_aluIn|imm_ [6]),
	.datab(gnd),
	.datac(\LATCH_busB|out [6]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~543 .lut_mask = 16'h5A00;
defparam \ALU|out[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \ALU|out[6]~542 (
// Equation(s):
// \ALU|out[6]~542_combout  = (\ALU|Add2~12_combout  & (((\ALU|Equal4~0_combout  & \LATCH_busB|out [6])) # (!\ALU|out[29]~85_combout ))) # (!\ALU|Add2~12_combout  & (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [6]))))

	.dataa(\ALU|Add2~12_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|out[29]~85_combout ),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~542 .lut_mask = 16'hCE0A;
defparam \ALU|out[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \ALU|out[6]~541 (
// Equation(s):
// \ALU|out[6]~541_combout  = (\LATCH_aluIn|imm_ [6] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [6]))))

	.dataa(\LATCH_aluIn|imm_ [6]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|out[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~541 .lut_mask = 16'hA8A0;
defparam \ALU|out[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \ALU|out[6]~544 (
// Equation(s):
// \ALU|out[6]~544_combout  = (\ALU|ShiftLeft1~30_combout  & (!\ALU|out[27]~118_combout  & (\ALU|Equal0~2_combout  & \ALU|Equal0~5_combout )))

	.dataa(\ALU|ShiftLeft1~30_combout ),
	.datab(\ALU|out[27]~118_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~544 .lut_mask = 16'h2000;
defparam \ALU|out[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \ALU|out[6]~545 (
// Equation(s):
// \ALU|out[6]~545_combout  = (\ALU|out[6]~543_combout ) # ((\ALU|out[6]~542_combout ) # ((\ALU|out[6]~541_combout ) # (\ALU|out[6]~544_combout )))

	.dataa(\ALU|out[6]~543_combout ),
	.datab(\ALU|out[6]~542_combout ),
	.datac(\ALU|out[6]~541_combout ),
	.datad(\ALU|out[6]~544_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~545 .lut_mask = 16'hFFFE;
defparam \ALU|out[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \ALU|out[6]~546 (
// Equation(s):
// \ALU|out[6]~546_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[6]~540_combout ) # (\ALU|out[6]~545_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[6]~537_combout ))

	.dataa(\ALU|out[6]~537_combout ),
	.datab(\ALU|out[6]~540_combout ),
	.datac(\LATCH_aluIn|imm_en_~q ),
	.datad(\ALU|out[6]~545_combout ),
	.cin(gnd),
	.combout(\ALU|out[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[6]~546 .lut_mask = 16'hFACA;
defparam \ALU|out[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \LATCH_busC|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[6]~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[6] .is_wysiwyg = "true";
defparam \LATCH_busC|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \REG_BANK|banco[29][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][6] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux57~0 (
// Equation(s):
// \REG_BANK|Mux57~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][6]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[25][6]~q ),
	.datad(\REG_BANK|banco[17][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux57~1 (
// Equation(s):
// \REG_BANK|Mux57~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux57~0_combout  & (\REG_BANK|banco[29][6]~q )) # (!\REG_BANK|Mux57~0_combout  & ((\REG_BANK|banco[21][6]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux57~0_combout ))))

	.dataa(\REG_BANK|banco[29][6]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[21][6]~q ),
	.datad(\REG_BANK|Mux57~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~1 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux57~7 (
// Equation(s):
// \REG_BANK|Mux57~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[27][6]~q )) # (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[19][6]~q )))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[27][6]~q ),
	.datad(\REG_BANK|banco[19][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux57~8 (
// Equation(s):
// \REG_BANK|Mux57~8_combout  = (\REG_BANK|Mux57~7_combout  & (((\REG_BANK|banco[31][6]~q )) # (!\LATCH_DEC|selB_ [2]))) # (!\REG_BANK|Mux57~7_combout  & (\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][6]~q )))

	.dataa(\REG_BANK|Mux57~7_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[23][6]~q ),
	.datad(\REG_BANK|banco[31][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux57~2 (
// Equation(s):
// \REG_BANK|Mux57~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][6]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][6]~q ),
	.datad(\REG_BANK|banco[22][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux57~3 (
// Equation(s):
// \REG_BANK|Mux57~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~2_combout  & ((\REG_BANK|banco[30][6]~q ))) # (!\REG_BANK|Mux57~2_combout  & (\REG_BANK|banco[26][6]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux57~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][6]~q ),
	.datac(\REG_BANK|banco[30][6]~q ),
	.datad(\REG_BANK|Mux57~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux57~4 (
// Equation(s):
// \REG_BANK|Mux57~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][6]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][6]~q ),
	.datad(\REG_BANK|banco[20][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux57~5 (
// Equation(s):
// \REG_BANK|Mux57~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~4_combout  & ((\REG_BANK|banco[28][6]~q ))) # (!\REG_BANK|Mux57~4_combout  & (\REG_BANK|banco[24][6]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux57~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][6]~q ),
	.datac(\REG_BANK|banco[28][6]~q ),
	.datad(\REG_BANK|Mux57~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \REG_BANK|Mux57~6 (
// Equation(s):
// \REG_BANK|Mux57~6_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux57~3_combout ) # ((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & (((!\LATCH_DEC|selB_ [0] & \REG_BANK|Mux57~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux57~3_combout ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux57~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~6 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux57~9 (
// Equation(s):
// \REG_BANK|Mux57~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux57~6_combout  & ((\REG_BANK|Mux57~8_combout ))) # (!\REG_BANK|Mux57~6_combout  & (\REG_BANK|Mux57~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux57~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux57~1_combout ),
	.datac(\REG_BANK|Mux57~8_combout ),
	.datad(\REG_BANK|Mux57~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux57~17 (
// Equation(s):
// \REG_BANK|Mux57~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][6]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[12][6]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|banco[13][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~17 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux57~18 (
// Equation(s):
// \REG_BANK|Mux57~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux57~17_combout  & ((\REG_BANK|banco[15][6]~q ))) # (!\REG_BANK|Mux57~17_combout  & (\REG_BANK|banco[14][6]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux57~17_combout ))))

	.dataa(\REG_BANK|banco[14][6]~q ),
	.datab(\REG_BANK|banco[15][6]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux57~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~18 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \REG_BANK|Mux57~10 (
// Equation(s):
// \REG_BANK|Mux57~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][6]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][6]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][6]~q ),
	.datad(\REG_BANK|banco[5][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux57~11 (
// Equation(s):
// \REG_BANK|Mux57~11_combout  = (\REG_BANK|Mux57~10_combout  & ((\REG_BANK|banco[7][6]~q ) # ((!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux57~10_combout  & (((\REG_BANK|banco[6][6]~q  & \LATCH_DEC|selB_ [1]))))

	.dataa(\REG_BANK|banco[7][6]~q ),
	.datab(\REG_BANK|Mux57~10_combout ),
	.datac(\REG_BANK|banco[6][6]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~11 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux57~12 (
// Equation(s):
// \REG_BANK|Mux57~12_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][6]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[8][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[10][6]~q ),
	.datad(\REG_BANK|banco[8][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux57~13 (
// Equation(s):
// \REG_BANK|Mux57~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux57~12_combout  & ((\REG_BANK|banco[11][6]~q ))) # (!\REG_BANK|Mux57~12_combout  & (\REG_BANK|banco[9][6]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux57~12_combout ))))

	.dataa(\REG_BANK|banco[9][6]~q ),
	.datab(\REG_BANK|banco[11][6]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux57~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~13 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \REG_BANK|Mux57~14 (
// Equation(s):
// \REG_BANK|Mux57~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][6]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][6]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][6]~q ),
	.datad(\REG_BANK|banco[3][6]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux57~15 (
// Equation(s):
// \REG_BANK|Mux57~15_combout  = (\REG_BANK|Mux57~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][6]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][6]~q ),
	.datad(\REG_BANK|Mux57~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \REG_BANK|Mux57~16 (
// Equation(s):
// \REG_BANK|Mux57~16_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux57~13_combout ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((!\LATCH_DEC|selB_ [2] & \REG_BANK|Mux57~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux57~13_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux57~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~16 .lut_mask = 16'hADA8;
defparam \REG_BANK|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \REG_BANK|Mux57~19 (
// Equation(s):
// \REG_BANK|Mux57~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux57~16_combout  & (\REG_BANK|Mux57~18_combout )) # (!\REG_BANK|Mux57~16_combout  & ((\REG_BANK|Mux57~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux57~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux57~18_combout ),
	.datac(\REG_BANK|Mux57~11_combout ),
	.datad(\REG_BANK|Mux57~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \REG_BANK|Mux57~20 (
// Equation(s):
// \REG_BANK|Mux57~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux57~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux57~19_combout )))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux57~9_combout ),
	.datad(\REG_BANK|Mux57~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux57~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \LATCH_busB|out[6]~feeder (
// Equation(s):
// \LATCH_busB|out[6]~feeder_combout  = \REG_BANK|Mux57~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux57~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[6]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \LATCH_busB|out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[6] .is_wysiwyg = "true";
defparam \LATCH_busB|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \ALU|ShiftLeft1~12 (
// Equation(s):
// \ALU|ShiftLeft1~12_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [4])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [6])))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~12 .lut_mask = 16'hA280;
defparam \ALU|ShiftLeft1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \ALU|ShiftLeft1~14 (
// Equation(s):
// \ALU|ShiftLeft1~14_combout  = (\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftLeft1~11_combout )))) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~12_combout ) # ((\ALU|ShiftLeft1~13_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~12_combout ),
	.datac(\ALU|ShiftLeft1~11_combout ),
	.datad(\ALU|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~14 .lut_mask = 16'hF5E4;
defparam \ALU|ShiftLeft1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \ALU|out[23]~197 (
// Equation(s):
// \ALU|out[23]~197_combout  = (\ALU|out[22]~47_combout  & ((\ALU|ShiftRight3~14_combout ) # ((\ALU|ShiftLeft1~14_combout  & \ALU|out[22]~196_combout )))) # (!\ALU|out[22]~47_combout  & (\ALU|ShiftLeft1~14_combout  & (\ALU|out[22]~196_combout )))

	.dataa(\ALU|out[22]~47_combout ),
	.datab(\ALU|ShiftLeft1~14_combout ),
	.datac(\ALU|out[22]~196_combout ),
	.datad(\ALU|ShiftRight3~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~197 .lut_mask = 16'hEAC0;
defparam \ALU|out[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \ALU|Selector32~6 (
// Equation(s):
// \ALU|Selector32~6_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~20_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~21_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~20_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|ShiftLeft1~21_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~6 .lut_mask = 16'h8A80;
defparam \ALU|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \ALU|out[23]~199 (
// Equation(s):
// \ALU|out[23]~199_combout  = (\ALU|Selector32~6_combout  & (((\ALU|out[22]~44_combout  & \LATCH_busB|out [23])) # (!\ALU|out[23]~198_combout ))) # (!\ALU|Selector32~6_combout  & (\ALU|out[22]~44_combout  & (\LATCH_busB|out [23])))

	.dataa(\ALU|Selector32~6_combout ),
	.datab(\ALU|out[22]~44_combout ),
	.datac(\LATCH_busB|out [23]),
	.datad(\ALU|out[23]~198_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~199 .lut_mask = 16'hC0EA;
defparam \ALU|out[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \ALU|out[23]~200 (
// Equation(s):
// \ALU|out[23]~200_combout  = (!\LATCH_aluIn|imm_ [1] & (!\LATCH_aluIn|imm_ [0] & (!\LATCH_aluIn|imm_ [2] & \LATCH_busB|out [31])))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|out[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~200 .lut_mask = 16'h0100;
defparam \ALU|out[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \ALU|out[23]~201 (
// Equation(s):
// \ALU|out[23]~201_combout  = (!\LATCH_aluIn|imm_ [4] & (\ALU|out[23]~200_combout  & (\LATCH_aluIn|imm_ [3] & \ALU|Equal1~1_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|out[23]~200_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~201 .lut_mask = 16'h4000;
defparam \ALU|out[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \ALU|ShiftLeft1~23 (
// Equation(s):
// \ALU|ShiftLeft1~23_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [21]))) # (!\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [23]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_busB|out [23]),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~23 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~24 (
// Equation(s):
// \ALU|ShiftLeft1~24_combout  = (\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~22_combout ))) # (!\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~23_combout ))

	.dataa(\ALU|ShiftLeft1~23_combout ),
	.datab(\ALU|ShiftLeft1~22_combout ),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~24 .lut_mask = 16'hCACA;
defparam \ALU|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \ALU|out[23]~202 (
// Equation(s):
// \ALU|out[23]~202_combout  = (\ALU|out[23]~201_combout ) # ((\ALU|ShiftLeft1~24_combout  & (!\LATCH_aluIn|imm_ [2] & !\ALU|out[23]~198_combout )))

	.dataa(\ALU|out[23]~201_combout ),
	.datab(\ALU|ShiftLeft1~24_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|out[23]~198_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~202 .lut_mask = 16'hAAAE;
defparam \ALU|out[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \ALU|out[23]~195 (
// Equation(s):
// \ALU|out[23]~195_combout  = (\ALU|out[23]~194_combout  & ((\LATCH_aluIn|imm_ [2] & (\ALU|ShiftLeft1~4_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftLeft1~7_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~4_combout ),
	.datac(\ALU|out[23]~194_combout ),
	.datad(\ALU|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~195 .lut_mask = 16'hD080;
defparam \ALU|out[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \ALU|out[23]~203 (
// Equation(s):
// \ALU|out[23]~203_combout  = (\ALU|out[23]~197_combout ) # ((\ALU|out[23]~199_combout ) # ((\ALU|out[23]~202_combout ) # (\ALU|out[23]~195_combout )))

	.dataa(\ALU|out[23]~197_combout ),
	.datab(\ALU|out[23]~199_combout ),
	.datac(\ALU|out[23]~202_combout ),
	.datad(\ALU|out[23]~195_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~203 .lut_mask = 16'hFFFE;
defparam \ALU|out[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \ALU|out[23]~192 (
// Equation(s):
// \ALU|out[23]~192_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_aluIn|imm_ [11]) # ((\LATCH_busB|out [23])))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [23]))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [23]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~192 .lut_mask = 16'hBCA8;
defparam \ALU|out[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \ALU|out[23]~642 (
// Equation(s):
// \ALU|out[23]~642_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~14_combout ) # ((\LATCH_busB|out [31] & \LATCH_aluIn|imm_ [3]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight3~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~642_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~642 .lut_mask = 16'hCC80;
defparam \ALU|out[23]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \ALU|Add2~46 (
// Equation(s):
// \ALU|Add2~46_combout  = (\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [23] & (\ALU|Add2~45  & VCC)) # (!\LATCH_busB|out [23] & (!\ALU|Add2~45 )))) # (!\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [23] & (!\ALU|Add2~45 )) # (!\LATCH_busB|out [23] & 
// ((\ALU|Add2~45 ) # (GND)))))
// \ALU|Add2~47  = CARRY((\LATCH_aluIn|imm_ [11] & (!\LATCH_busB|out [23] & !\ALU|Add2~45 )) # (!\LATCH_aluIn|imm_ [11] & ((!\ALU|Add2~45 ) # (!\LATCH_busB|out [23]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~45 ),
	.combout(\ALU|Add2~46_combout ),
	.cout(\ALU|Add2~47 ));
// synopsys translate_off
defparam \ALU|Add2~46 .lut_mask = 16'h9617;
defparam \ALU|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \ALU|out[23]~193 (
// Equation(s):
// \ALU|out[23]~193_combout  = (\ALU|out[23]~192_combout ) # ((\ALU|out[23]~642_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~46_combout )))

	.dataa(\ALU|out[23]~192_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|out[23]~642_combout ),
	.datad(\ALU|Add2~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~193 .lut_mask = 16'hFBFA;
defparam \ALU|out[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \REG_BANK|banco[27][23]~feeder (
// Equation(s):
// \REG_BANK|banco[27][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][23]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[27][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \REG_BANK|banco[27][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \REG_BANK|banco[23][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneive_lcell_comb \REG_BANK|banco[19][23]~feeder (
// Equation(s):
// \REG_BANK|banco[19][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [23]),
	.cin(gnd),
	.combout(\REG_BANK|banco[19][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[19][23]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[19][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \REG_BANK|banco[19][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux8~7 (
// Equation(s):
// \REG_BANK|Mux8~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][23]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][23]~q ),
	.datad(\REG_BANK|banco[19][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \REG_BANK|banco[31][23]~feeder (
// Equation(s):
// \REG_BANK|banco[31][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[31][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[31][23]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[31][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \REG_BANK|banco[31][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux8~8 (
// Equation(s):
// \REG_BANK|Mux8~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux8~7_combout  & ((\REG_BANK|banco[31][23]~q ))) # (!\REG_BANK|Mux8~7_combout  & (\REG_BANK|banco[27][23]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux8~7_combout ))))

	.dataa(\REG_BANK|banco[27][23]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux8~7_combout ),
	.datad(\REG_BANK|banco[31][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~8 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \REG_BANK|banco[25][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \REG_BANK|banco[21][23]~feeder (
// Equation(s):
// \REG_BANK|banco[21][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[21][23]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \REG_BANK|banco[21][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \REG_BANK|banco[17][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux8~0 (
// Equation(s):
// \REG_BANK|Mux8~0_combout  = (\LATCH_DEC|selA_ [3] & (((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][23]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[21][23]~q ),
	.datac(\LATCH_DEC|selA_ [2]),
	.datad(\REG_BANK|banco[17][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~0 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux8~1 (
// Equation(s):
// \REG_BANK|Mux8~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux8~0_combout  & ((\REG_BANK|banco[29][23]~q ))) # (!\REG_BANK|Mux8~0_combout  & (\REG_BANK|banco[25][23]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux8~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][23]~q ),
	.datac(\REG_BANK|banco[29][23]~q ),
	.datad(\REG_BANK|Mux8~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \REG_BANK|banco[26][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \REG_BANK|banco[18][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux8~2 (
// Equation(s):
// \REG_BANK|Mux8~2_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[26][23]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][23]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[26][23]~q ),
	.datad(\REG_BANK|banco[18][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \REG_BANK|banco[22][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \REG_BANK|banco[30][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux8~3 (
// Equation(s):
// \REG_BANK|Mux8~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux8~2_combout  & ((\REG_BANK|banco[30][23]~q ))) # (!\REG_BANK|Mux8~2_combout  & (\REG_BANK|banco[22][23]~q )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux8~2_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux8~2_combout ),
	.datac(\REG_BANK|banco[22][23]~q ),
	.datad(\REG_BANK|banco[30][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~3 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \REG_BANK|banco[28][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \REG_BANK|banco[20][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \REG_BANK|banco[24][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \REG_BANK|banco[16][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux8~4 (
// Equation(s):
// \REG_BANK|Mux8~4_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[24][23]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[16][23]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[24][23]~q ),
	.datad(\REG_BANK|banco[16][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux8~5 (
// Equation(s):
// \REG_BANK|Mux8~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux8~4_combout  & (\REG_BANK|banco[28][23]~q )) # (!\REG_BANK|Mux8~4_combout  & ((\REG_BANK|banco[20][23]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux8~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[28][23]~q ),
	.datac(\REG_BANK|banco[20][23]~q ),
	.datad(\REG_BANK|Mux8~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux8~6 (
// Equation(s):
// \REG_BANK|Mux8~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux8~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux8~5_combout )))))

	.dataa(\REG_BANK|Mux8~3_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux8~5_combout ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~6 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux8~9 (
// Equation(s):
// \REG_BANK|Mux8~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux8~6_combout  & (\REG_BANK|Mux8~8_combout )) # (!\REG_BANK|Mux8~6_combout  & ((\REG_BANK|Mux8~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux8~6_combout ))))

	.dataa(\REG_BANK|Mux8~8_combout ),
	.datab(\REG_BANK|Mux8~1_combout ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux8~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~9 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \REG_BANK|banco[10][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \REG_BANK|banco[8][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux8~10 (
// Equation(s):
// \REG_BANK|Mux8~10_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][23]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][23]~q ),
	.datad(\REG_BANK|banco[8][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \REG_BANK|banco[11][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \REG_BANK|banco[9][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux8~11 (
// Equation(s):
// \REG_BANK|Mux8~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux8~10_combout  & (\REG_BANK|banco[11][23]~q )) # (!\REG_BANK|Mux8~10_combout  & ((\REG_BANK|banco[9][23]~q ))))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux8~10_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux8~10_combout ),
	.datac(\REG_BANK|banco[11][23]~q ),
	.datad(\REG_BANK|banco[9][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~11 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \REG_BANK|banco[14][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \REG_BANK|banco[15][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \REG_BANK|banco[13][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \REG_BANK|banco[12][23]~feeder (
// Equation(s):
// \REG_BANK|banco[12][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [23]),
	.cin(gnd),
	.combout(\REG_BANK|banco[12][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[12][23]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[12][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \REG_BANK|banco[12][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux8~17 (
// Equation(s):
// \REG_BANK|Mux8~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][23]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][23]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][23]~q ),
	.datad(\REG_BANK|banco[12][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux8~18 (
// Equation(s):
// \REG_BANK|Mux8~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux8~17_combout  & ((\REG_BANK|banco[15][23]~q ))) # (!\REG_BANK|Mux8~17_combout  & (\REG_BANK|banco[14][23]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux8~17_combout ))))

	.dataa(\REG_BANK|banco[14][23]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[15][23]~q ),
	.datad(\REG_BANK|Mux8~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~18 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \REG_BANK|banco[3][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \REG_BANK|banco[1][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux8~14 (
// Equation(s):
// \REG_BANK|Mux8~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][23]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][23]~q )))))

	.dataa(\REG_BANK|banco[3][23]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][23]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~14 .lut_mask = 16'hB800;
defparam \REG_BANK|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \REG_BANK|banco[2][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux8~15 (
// Equation(s):
// \REG_BANK|Mux8~15_combout  = (\REG_BANK|Mux8~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][23]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux8~14_combout ),
	.datad(\REG_BANK|banco[2][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \REG_BANK|banco[6][23]~feeder (
// Equation(s):
// \REG_BANK|banco[6][23]~feeder_combout  = \LATCH_busC|out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [23]),
	.cin(gnd),
	.combout(\REG_BANK|banco[6][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[6][23]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[6][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \REG_BANK|banco[6][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \REG_BANK|banco[7][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \REG_BANK|banco[5][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \REG_BANK|banco[4][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux8~12 (
// Equation(s):
// \REG_BANK|Mux8~12_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][23]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][23]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[5][23]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[4][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~12 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux8~13 (
// Equation(s):
// \REG_BANK|Mux8~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux8~12_combout  & ((\REG_BANK|banco[7][23]~q ))) # (!\REG_BANK|Mux8~12_combout  & (\REG_BANK|banco[6][23]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux8~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][23]~q ),
	.datac(\REG_BANK|banco[7][23]~q ),
	.datad(\REG_BANK|Mux8~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~13 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux8~16 (
// Equation(s):
// \REG_BANK|Mux8~16_combout  = (\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux8~13_combout ) # (\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux8~15_combout  & ((!\LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux8~15_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux8~13_combout ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~16 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux8~19 (
// Equation(s):
// \REG_BANK|Mux8~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux8~16_combout  & ((\REG_BANK|Mux8~18_combout ))) # (!\REG_BANK|Mux8~16_combout  & (\REG_BANK|Mux8~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux8~16_combout ))))

	.dataa(\REG_BANK|Mux8~11_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux8~18_combout ),
	.datad(\REG_BANK|Mux8~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux8~20 (
// Equation(s):
// \REG_BANK|Mux8~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux8~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux8~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux8~9_combout ),
	.datad(\REG_BANK|Mux8~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux8~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \LATCH_busA|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[23] .is_wysiwyg = "true";
defparam \LATCH_busA|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \ALU|Add0~46 (
// Equation(s):
// \ALU|Add0~46_combout  = (\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (\ALU|Add0~45  & VCC)) # (!\LATCH_busA|out [23] & (!\ALU|Add0~45 )))) # (!\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (!\ALU|Add0~45 )) # (!\LATCH_busA|out [23] & ((\ALU|Add0~45 
// ) # (GND)))))
// \ALU|Add0~47  = CARRY((\LATCH_busB|out [23] & (!\LATCH_busA|out [23] & !\ALU|Add0~45 )) # (!\LATCH_busB|out [23] & ((!\ALU|Add0~45 ) # (!\LATCH_busA|out [23]))))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~45 ),
	.combout(\ALU|Add0~46_combout ),
	.cout(\ALU|Add0~47 ));
// synopsys translate_off
defparam \ALU|Add0~46 .lut_mask = 16'h9617;
defparam \ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \ALU|Add1~46 (
// Equation(s):
// \ALU|Add1~46_combout  = (\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & (!\ALU|Add1~45 )) # (!\LATCH_busA|out [23] & (\ALU|Add1~45  & VCC)))) # (!\LATCH_busB|out [23] & ((\LATCH_busA|out [23] & ((\ALU|Add1~45 ) # (GND))) # (!\LATCH_busA|out [23] & 
// (!\ALU|Add1~45 ))))
// \ALU|Add1~47  = CARRY((\LATCH_busB|out [23] & (\LATCH_busA|out [23] & !\ALU|Add1~45 )) # (!\LATCH_busB|out [23] & ((\LATCH_busA|out [23]) # (!\ALU|Add1~45 ))))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~45 ),
	.combout(\ALU|Add1~46_combout ),
	.cout(\ALU|Add1~47 ));
// synopsys translate_off
defparam \ALU|Add1~46 .lut_mask = 16'h694D;
defparam \ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \ALU|out[23]~204 (
// Equation(s):
// \ALU|out[23]~204_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~46_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~46_combout ))))

	.dataa(\ALU|Add0~46_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add1~46_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~204 .lut_mask = 16'hC088;
defparam \ALU|out[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \ALU|out[23]~212 (
// Equation(s):
// \ALU|out[23]~212_combout  = (\ALU|Equal3~1_combout  & (\LATCH_busA|out [23] $ (\LATCH_busB|out [23])))

	.dataa(\LATCH_busA|out [23]),
	.datab(gnd),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~212_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~212 .lut_mask = 16'h50A0;
defparam \ALU|out[23]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \ALU|out[23]~211 (
// Equation(s):
// \ALU|out[23]~211_combout  = (\LATCH_busA|out [23] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [23]))))

	.dataa(\LATCH_busA|out [23]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|out[23]~211_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~211 .lut_mask = 16'hA8A0;
defparam \ALU|out[23]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \ALU|out[23]~213 (
// Equation(s):
// \ALU|out[23]~213_combout  = (\LATCH_busB|out [23] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal2~1_combout  & \ALU|out[7]~643_combout )))) # (!\LATCH_busB|out [23] & (((\ALU|Equal2~1_combout  & \ALU|out[7]~643_combout ))))

	.dataa(\LATCH_busB|out [23]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[7]~643_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~213_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~213 .lut_mask = 16'hF888;
defparam \ALU|out[23]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \ALU|ShiftLeft0~23 (
// Equation(s):
// \ALU|ShiftLeft0~23_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [21])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [23])))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~23 .lut_mask = 16'hB8B8;
defparam \ALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \ALU|ShiftLeft0~24 (
// Equation(s):
// \ALU|ShiftLeft0~24_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~22_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~23_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft0~22_combout ),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~24 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \ALU|out[23]~209 (
// Equation(s):
// \ALU|out[23]~209_combout  = (\ALU|out[8]~59_combout  & ((\LATCH_busA|out [3] & ((\ALU|ShiftLeft0~5_combout ))) # (!\LATCH_busA|out [3] & (\ALU|ShiftLeft0~24_combout ))))

	.dataa(\ALU|ShiftLeft0~24_combout ),
	.datab(\ALU|ShiftLeft0~5_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[8]~59_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~209 .lut_mask = 16'hCA00;
defparam \ALU|out[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \ALU|out[23]~208 (
// Equation(s):
// \ALU|out[23]~208_combout  = (\ALU|out[8]~59_combout  & ((\LATCH_busA|out [3] & (\ALU|ShiftLeft0~2_combout )) # (!\LATCH_busA|out [3] & ((\ALU|ShiftLeft0~21_combout )))))

	.dataa(\ALU|ShiftLeft0~2_combout ),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~208 .lut_mask = 16'h8C80;
defparam \ALU|out[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \ALU|out[23]~207 (
// Equation(s):
// \ALU|out[23]~207_combout  = (\ALU|out[22]~60_combout  & ((\ALU|out[7]~205_combout ) # ((\ALU|ShiftLeft0~13_combout  & \ALU|out[23]~206_combout )))) # (!\ALU|out[22]~60_combout  & (\ALU|ShiftLeft0~13_combout  & (\ALU|out[23]~206_combout )))

	.dataa(\ALU|out[22]~60_combout ),
	.datab(\ALU|ShiftLeft0~13_combout ),
	.datac(\ALU|out[23]~206_combout ),
	.datad(\ALU|out[7]~205_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~207 .lut_mask = 16'hEAC0;
defparam \ALU|out[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \ALU|out[23]~210 (
// Equation(s):
// \ALU|out[23]~210_combout  = (\ALU|out[23]~207_combout ) # ((\LATCH_busA|out [2] & ((\ALU|out[23]~208_combout ))) # (!\LATCH_busA|out [2] & (\ALU|out[23]~209_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|out[23]~209_combout ),
	.datac(\ALU|out[23]~208_combout ),
	.datad(\ALU|out[23]~207_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~210_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~210 .lut_mask = 16'hFFE4;
defparam \ALU|out[23]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \ALU|out[23]~214 (
// Equation(s):
// \ALU|out[23]~214_combout  = (\ALU|out[23]~212_combout ) # ((\ALU|out[23]~211_combout ) # ((\ALU|out[23]~213_combout ) # (\ALU|out[23]~210_combout )))

	.dataa(\ALU|out[23]~212_combout ),
	.datab(\ALU|out[23]~211_combout ),
	.datac(\ALU|out[23]~213_combout ),
	.datad(\ALU|out[23]~210_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~214_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~214 .lut_mask = 16'hFFFE;
defparam \ALU|out[23]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \ALU|out[23]~215 (
// Equation(s):
// \ALU|out[23]~215_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~54_combout  & ((\ALU|out[23]~204_combout ) # (\ALU|out[23]~214_combout ))))

	.dataa(\ALU|out[23]~204_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[29]~70_combout ),
	.datad(\ALU|out[23]~214_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~215_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~215 .lut_mask = 16'hFCF8;
defparam \ALU|out[23]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \ALU|out[23]~216 (
// Equation(s):
// \ALU|out[23]~216_combout  = (\ALU|out[23]~215_combout ) # ((\ALU|out[29]~84_combout  & ((\ALU|out[23]~203_combout ) # (\ALU|out[23]~193_combout ))))

	.dataa(\ALU|out[23]~203_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[23]~193_combout ),
	.datad(\ALU|out[23]~215_combout ),
	.cin(gnd),
	.combout(\ALU|out[23]~216_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[23]~216 .lut_mask = 16'hFFC8;
defparam \ALU|out[23]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \LATCH_busC|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[23]~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[23] .is_wysiwyg = "true";
defparam \LATCH_busC|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \REG_BANK|banco[29][23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][23] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux40~0 (
// Equation(s):
// \REG_BANK|Mux40~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][23]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][23]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][23]~q ),
	.datad(\REG_BANK|banco[21][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux40~1 (
// Equation(s):
// \REG_BANK|Mux40~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~0_combout  & (\REG_BANK|banco[29][23]~q )) # (!\REG_BANK|Mux40~0_combout  & ((\REG_BANK|banco[25][23]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[29][23]~q ),
	.datac(\REG_BANK|banco[25][23]~q ),
	.datad(\REG_BANK|Mux40~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux40~2 (
// Equation(s):
// \REG_BANK|Mux40~2_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[26][23]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][23]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[18][23]~q ),
	.datad(\REG_BANK|banco[26][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux40~3 (
// Equation(s):
// \REG_BANK|Mux40~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux40~2_combout  & ((\REG_BANK|banco[30][23]~q ))) # (!\REG_BANK|Mux40~2_combout  & (\REG_BANK|banco[22][23]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux40~2_combout ))))

	.dataa(\REG_BANK|banco[22][23]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[30][23]~q ),
	.datad(\REG_BANK|Mux40~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux40~4 (
// Equation(s):
// \REG_BANK|Mux40~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][23]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][23]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][23]~q ),
	.datad(\REG_BANK|banco[24][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux40~5 (
// Equation(s):
// \REG_BANK|Mux40~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux40~4_combout  & ((\REG_BANK|banco[28][23]~q ))) # (!\REG_BANK|Mux40~4_combout  & (\REG_BANK|banco[20][23]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux40~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[20][23]~q ),
	.datac(\REG_BANK|banco[28][23]~q ),
	.datad(\REG_BANK|Mux40~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \REG_BANK|Mux40~6 (
// Equation(s):
// \REG_BANK|Mux40~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux40~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux40~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux40~3_combout ),
	.datad(\REG_BANK|Mux40~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux40~7 (
// Equation(s):
// \REG_BANK|Mux40~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][23]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][23]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux40~8 (
// Equation(s):
// \REG_BANK|Mux40~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~7_combout  & ((\REG_BANK|banco[31][23]~q ))) # (!\REG_BANK|Mux40~7_combout  & (\REG_BANK|banco[27][23]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][23]~q ),
	.datac(\REG_BANK|Mux40~7_combout ),
	.datad(\REG_BANK|banco[31][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~8 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux40~9 (
// Equation(s):
// \REG_BANK|Mux40~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux40~6_combout  & ((\REG_BANK|Mux40~8_combout ))) # (!\REG_BANK|Mux40~6_combout  & (\REG_BANK|Mux40~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux40~6_combout ))))

	.dataa(\REG_BANK|Mux40~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux40~6_combout ),
	.datad(\REG_BANK|Mux40~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \REG_BANK|Mux40~17 (
// Equation(s):
// \REG_BANK|Mux40~17_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[13][23]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[12][23]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[12][23]~q ),
	.datad(\REG_BANK|banco[13][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \REG_BANK|Mux40~18 (
// Equation(s):
// \REG_BANK|Mux40~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux40~17_combout  & (\REG_BANK|banco[15][23]~q )) # (!\REG_BANK|Mux40~17_combout  & ((\REG_BANK|banco[14][23]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux40~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][23]~q ),
	.datac(\REG_BANK|banco[14][23]~q ),
	.datad(\REG_BANK|Mux40~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~18 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux40~10 (
// Equation(s):
// \REG_BANK|Mux40~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][23]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][23]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][23]~q ),
	.datad(\REG_BANK|banco[10][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux40~11 (
// Equation(s):
// \REG_BANK|Mux40~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux40~10_combout  & (\REG_BANK|banco[11][23]~q )) # (!\REG_BANK|Mux40~10_combout  & ((\REG_BANK|banco[9][23]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux40~10_combout ))))

	.dataa(\REG_BANK|banco[11][23]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][23]~q ),
	.datad(\REG_BANK|Mux40~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux40~14 (
// Equation(s):
// \REG_BANK|Mux40~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][23]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][23]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][23]~q ),
	.datad(\REG_BANK|banco[1][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux40~15 (
// Equation(s):
// \REG_BANK|Mux40~15_combout  = (\REG_BANK|Mux40~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][23]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][23]~q ),
	.datad(\REG_BANK|Mux40~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux40~12 (
// Equation(s):
// \REG_BANK|Mux40~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][23]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][23]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][23]~q ),
	.datad(\REG_BANK|banco[5][23]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux40~13 (
// Equation(s):
// \REG_BANK|Mux40~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux40~12_combout  & ((\REG_BANK|banco[7][23]~q ))) # (!\REG_BANK|Mux40~12_combout  & (\REG_BANK|banco[6][23]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux40~12_combout ))))

	.dataa(\REG_BANK|banco[6][23]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][23]~q ),
	.datad(\REG_BANK|Mux40~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux40~16 (
// Equation(s):
// \REG_BANK|Mux40~16_combout  = (\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux40~13_combout ) # (\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux40~15_combout  & ((!\LATCH_DEC|selB_ [3]))))

	.dataa(\REG_BANK|Mux40~15_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux40~13_combout ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~16 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux40~19 (
// Equation(s):
// \REG_BANK|Mux40~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux40~16_combout  & (\REG_BANK|Mux40~18_combout )) # (!\REG_BANK|Mux40~16_combout  & ((\REG_BANK|Mux40~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux40~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux40~18_combout ),
	.datac(\REG_BANK|Mux40~11_combout ),
	.datad(\REG_BANK|Mux40~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \REG_BANK|Mux40~20 (
// Equation(s):
// \REG_BANK|Mux40~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux40~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux40~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux40~9_combout ),
	.datad(\REG_BANK|Mux40~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux40~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \LATCH_busB|out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux40~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[23] .is_wysiwyg = "true";
defparam \LATCH_busB|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \ALU|Add0~48 (
// Equation(s):
// \ALU|Add0~48_combout  = ((\LATCH_busB|out [24] $ (\LATCH_busA|out [24] $ (!\ALU|Add0~47 )))) # (GND)
// \ALU|Add0~49  = CARRY((\LATCH_busB|out [24] & ((\LATCH_busA|out [24]) # (!\ALU|Add0~47 ))) # (!\LATCH_busB|out [24] & (\LATCH_busA|out [24] & !\ALU|Add0~47 )))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~47 ),
	.combout(\ALU|Add0~48_combout ),
	.cout(\ALU|Add0~49 ));
// synopsys translate_off
defparam \ALU|Add0~48 .lut_mask = 16'h698E;
defparam \ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \ALU|out[24]~185 (
// Equation(s):
// \ALU|out[24]~185_combout  = (\ALU|out[24]~184_combout ) # ((\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8]) # (\ALU|Add0~48_combout ))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|out[24]~184_combout ),
	.datad(\ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~185 .lut_mask = 16'hFCF8;
defparam \ALU|out[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \ALU|out[24]~186 (
// Equation(s):
// \ALU|out[24]~186_combout  = (\ALU|out[24]~183_combout ) # ((\ALU|out[24]~185_combout ) # ((\LATCH_busB|out [24] & \ALU|Equal4~0_combout )))

	.dataa(\ALU|out[24]~183_combout ),
	.datab(\LATCH_busB|out [24]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[24]~185_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~186 .lut_mask = 16'hFFEA;
defparam \ALU|out[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \ALU|out[27]~131 (
// Equation(s):
// \ALU|out[27]~131_combout  = (\LATCH_busA|out [4]) # ((!\LATCH_busA|out [3] & \LATCH_busA|out [2]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [3]),
	.datac(\LATCH_busA|out [2]),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[27]~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~131 .lut_mask = 16'hFF30;
defparam \ALU|out[27]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~45 (
// Equation(s):
// \ALU|ShiftLeft0~45_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [22]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [24]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [24]),
	.datac(\LATCH_busB|out [22]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~45 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \ALU|ShiftLeft0~67 (
// Equation(s):
// \ALU|ShiftLeft0~67_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftLeft0~23_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftLeft0~45_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftLeft0~23_combout ),
	.datad(\ALU|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~67 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \ALU|out[24]~180 (
// Equation(s):
// \ALU|out[24]~180_combout  = (\ALU|out[27]~131_combout  & (((!\ALU|out[27]~128_combout )))) # (!\ALU|out[27]~131_combout  & ((\ALU|out[27]~128_combout  & ((\ALU|ShiftLeft0~67_combout ))) # (!\ALU|out[27]~128_combout  & (\ALU|ShiftLeft0~82_combout ))))

	.dataa(\ALU|ShiftLeft0~82_combout ),
	.datab(\ALU|out[27]~131_combout ),
	.datac(\ALU|out[27]~128_combout ),
	.datad(\ALU|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~180 .lut_mask = 16'h3E0E;
defparam \ALU|out[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_lcell_comb \ALU|out[24]~181 (
// Equation(s):
// \ALU|out[24]~181_combout  = (\ALU|out[27]~131_combout  & ((\ALU|out[24]~180_combout  & ((\ALU|ShiftLeft0~85_combout ))) # (!\ALU|out[24]~180_combout  & (\ALU|ShiftLeft0~70_combout )))) # (!\ALU|out[27]~131_combout  & (((\ALU|out[24]~180_combout ))))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|ShiftLeft0~70_combout ),
	.datac(\ALU|out[24]~180_combout ),
	.datad(\ALU|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~181 .lut_mask = 16'hF858;
defparam \ALU|out[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \ALU|out[24]~182 (
// Equation(s):
// \ALU|out[24]~182_combout  = (\ALU|ShiftRight1~4_combout  & ((\ALU|Equal2~1_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[24]~181_combout )))) # (!\ALU|ShiftRight1~4_combout  & (\ALU|Equal0~4_combout  & ((\ALU|out[24]~181_combout ))))

	.dataa(\ALU|ShiftRight1~4_combout ),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[24]~181_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~182 .lut_mask = 16'hECA0;
defparam \ALU|out[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \ALU|out[24]~187 (
// Equation(s):
// \ALU|out[24]~187_combout  = (\ALU|out[29]~54_combout  & ((\ALU|out[24]~179_combout ) # ((\ALU|out[24]~186_combout ) # (\ALU|out[24]~182_combout ))))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[24]~179_combout ),
	.datac(\ALU|out[24]~186_combout ),
	.datad(\ALU|out[24]~182_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~187 .lut_mask = 16'hAAA8;
defparam \ALU|out[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \ALU|Add1~48 (
// Equation(s):
// \ALU|Add1~48_combout  = ((\LATCH_busB|out [24] $ (\LATCH_busA|out [24] $ (\ALU|Add1~47 )))) # (GND)
// \ALU|Add1~49  = CARRY((\LATCH_busB|out [24] & ((!\ALU|Add1~47 ) # (!\LATCH_busA|out [24]))) # (!\LATCH_busB|out [24] & (!\LATCH_busA|out [24] & !\ALU|Add1~47 )))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~47 ),
	.combout(\ALU|Add1~48_combout ),
	.cout(\ALU|Add1~49 ));
// synopsys translate_off
defparam \ALU|Add1~48 .lut_mask = 16'h962B;
defparam \ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \ALU|out[24]~188 (
// Equation(s):
// \ALU|out[24]~188_combout  = (\ALU|out[24]~184_combout ) # ((\ALU|out[24]~179_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [24])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [24]),
	.datac(\ALU|out[24]~184_combout ),
	.datad(\ALU|out[24]~179_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~188 .lut_mask = 16'hFFF8;
defparam \ALU|out[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \ALU|out[24]~189 (
// Equation(s):
// \ALU|out[24]~189_combout  = (\ALU|out[24]~183_combout ) # ((\ALU|out[24]~188_combout ) # (\ALU|out[24]~182_combout ))

	.dataa(\ALU|out[24]~183_combout ),
	.datab(\ALU|out[24]~188_combout ),
	.datac(gnd),
	.datad(\ALU|out[24]~182_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~189 .lut_mask = 16'hFFEE;
defparam \ALU|out[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \ALU|out[24]~190 (
// Equation(s):
// \ALU|out[24]~190_combout  = ((\ALU|Add1~48_combout ) # (\ALU|out[24]~189_combout )) # (!\LATCH_aluIn|aluCtrl_ [8])

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(gnd),
	.datac(\ALU|Add1~48_combout ),
	.datad(\ALU|out[24]~189_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~190_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~190 .lut_mask = 16'hFFF5;
defparam \ALU|out[24]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \ALU|Add2~48 (
// Equation(s):
// \ALU|Add2~48_combout  = ((\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [24] $ (!\ALU|Add2~47 )))) # (GND)
// \ALU|Add2~49  = CARRY((\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [24]) # (!\ALU|Add2~47 ))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [24] & !\ALU|Add2~47 )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~47 ),
	.combout(\ALU|Add2~48_combout ),
	.cout(\ALU|Add2~49 ));
// synopsys translate_off
defparam \ALU|Add2~48 .lut_mask = 16'h698E;
defparam \ALU|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \ALU|out[24]~172 (
// Equation(s):
// \ALU|out[24]~172_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_aluIn|imm_ [11]) # ((\LATCH_busB|out [24])))) # (!\ALU|Equal4~0_combout  & (((\LATCH_busB|out [24] & \ALU|out[22]~44_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [24]),
	.datad(\ALU|out[22]~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~172 .lut_mask = 16'hF8A8;
defparam \ALU|out[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \ALU|out[24]~173 (
// Equation(s):
// \ALU|out[24]~173_combout  = (\ALU|out[24]~172_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~48_combout ))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(gnd),
	.datac(\ALU|Add2~48_combout ),
	.datad(\ALU|out[24]~172_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~173 .lut_mask = 16'hFF50;
defparam \ALU|out[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \ALU|out[26]~121 (
// Equation(s):
// \ALU|out[26]~121_combout  = (\ALU|Equal1~0_combout  & (!\ALU|out[27]~118_combout  & (\ALU|Equal0~3_combout  & \LATCH_aluIn|aluCtrl_ [0])))

	.dataa(\ALU|Equal1~0_combout ),
	.datab(\ALU|out[27]~118_combout ),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [0]),
	.cin(gnd),
	.combout(\ALU|out[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~121 .lut_mask = 16'h2000;
defparam \ALU|out[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \ALU|out[24]~641 (
// Equation(s):
// \ALU|out[24]~641_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_aluIn|imm_ [3] & (\LATCH_busB|out [31])) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~11_combout )))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftRight2~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~641_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~641 .lut_mask = 16'h8A80;
defparam \ALU|out[24]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \ALU|out[24]~171 (
// Equation(s):
// \ALU|out[24]~171_combout  = (\ALU|out[24]~641_combout ) # ((\ALU|ShiftRight2~11_combout  & \ALU|out[26]~121_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight2~11_combout ),
	.datac(\ALU|out[26]~121_combout ),
	.datad(\ALU|out[24]~641_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~171 .lut_mask = 16'hFFC0;
defparam \ALU|out[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \ALU|out~176 (
// Equation(s):
// \ALU|out~176_combout  = \LATCH_busB|out [24] $ (\LATCH_aluIn|imm_ [11])

	.dataa(\LATCH_busB|out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(gnd),
	.combout(\ALU|out~176_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out~176 .lut_mask = 16'h55AA;
defparam \ALU|out~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \ALU|out[27]~117 (
// Equation(s):
// \ALU|out[27]~117_combout  = (\LATCH_aluIn|imm_ [4]) # ((\LATCH_aluIn|imm_ [2] & !\LATCH_aluIn|imm_ [3]))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~117 .lut_mask = 16'hCCEE;
defparam \ALU|out[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~54 (
// Equation(s):
// \ALU|ShiftLeft1~54_combout  = (\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [22])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [24])))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_busB|out [22]),
	.datac(gnd),
	.datad(\LATCH_busB|out [24]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~54 .lut_mask = 16'hDD88;
defparam \ALU|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \ALU|ShiftLeft1~68 (
// Equation(s):
// \ALU|ShiftLeft1~68_combout  = (\LATCH_aluIn|imm_ [0] & (\ALU|ShiftLeft1~23_combout )) # (!\LATCH_aluIn|imm_ [0] & ((\ALU|ShiftLeft1~54_combout )))

	.dataa(\ALU|ShiftLeft1~23_combout ),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|ShiftLeft1~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~68 .lut_mask = 16'hB8B8;
defparam \ALU|ShiftLeft1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \ALU|out[24]~174 (
// Equation(s):
// \ALU|out[24]~174_combout  = (\ALU|out[27]~118_combout  & ((\ALU|out[27]~117_combout ) # ((\ALU|ShiftLeft1~84_combout )))) # (!\ALU|out[27]~118_combout  & (!\ALU|out[27]~117_combout  & (\ALU|ShiftLeft1~68_combout )))

	.dataa(\ALU|out[27]~118_combout ),
	.datab(\ALU|out[27]~117_combout ),
	.datac(\ALU|ShiftLeft1~68_combout ),
	.datad(\ALU|ShiftLeft1~84_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~174 .lut_mask = 16'hBA98;
defparam \ALU|out[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \ALU|out[24]~175 (
// Equation(s):
// \ALU|out[24]~175_combout  = (\ALU|out[27]~117_combout  & ((\ALU|out[24]~174_combout  & ((\ALU|ShiftLeft1~87_combout ))) # (!\ALU|out[24]~174_combout  & (\ALU|ShiftLeft1~70_combout )))) # (!\ALU|out[27]~117_combout  & (((\ALU|out[24]~174_combout ))))

	.dataa(\ALU|ShiftLeft1~70_combout ),
	.datab(\ALU|out[27]~117_combout ),
	.datac(\ALU|out[24]~174_combout ),
	.datad(\ALU|ShiftLeft1~87_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~175 .lut_mask = 16'hF838;
defparam \ALU|out[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \ALU|out[24]~177 (
// Equation(s):
// \ALU|out[24]~177_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[24]~175_combout ) # ((\ALU|out~176_combout  & \ALU|Equal3~1_combout )))) # (!\ALU|Equal0~4_combout  & (\ALU|out~176_combout  & (\ALU|Equal3~1_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out~176_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[24]~175_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~177 .lut_mask = 16'hEAC0;
defparam \ALU|out[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \ALU|out[24]~178 (
// Equation(s):
// \ALU|out[24]~178_combout  = (\ALU|out[29]~84_combout  & ((\ALU|out[24]~173_combout ) # ((\ALU|out[24]~171_combout ) # (\ALU|out[24]~177_combout ))))

	.dataa(\ALU|out[29]~84_combout ),
	.datab(\ALU|out[24]~173_combout ),
	.datac(\ALU|out[24]~171_combout ),
	.datad(\ALU|out[24]~177_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~178 .lut_mask = 16'hAAA8;
defparam \ALU|out[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \ALU|out[24]~191 (
// Equation(s):
// \ALU|out[24]~191_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[24]~178_combout ) # ((\ALU|out[24]~187_combout  & \ALU|out[24]~190_combout )))

	.dataa(\ALU|out[24]~187_combout ),
	.datab(\ALU|out[29]~70_combout ),
	.datac(\ALU|out[24]~190_combout ),
	.datad(\ALU|out[24]~178_combout ),
	.cin(gnd),
	.combout(\ALU|out[24]~191_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[24]~191 .lut_mask = 16'hFFEC;
defparam \ALU|out[24]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \LATCH_busC|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[24]~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[24] .is_wysiwyg = "true";
defparam \LATCH_busC|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \REG_BANK|banco[4][24]~feeder (
// Equation(s):
// \REG_BANK|banco[4][24]~feeder_combout  = \LATCH_busC|out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [24]),
	.cin(gnd),
	.combout(\REG_BANK|banco[4][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[4][24]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[4][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \REG_BANK|banco[4][24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][24] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux39~10 (
// Equation(s):
// \REG_BANK|Mux39~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][24]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][24]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][24]~q ),
	.datad(\REG_BANK|banco[5][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux39~11 (
// Equation(s):
// \REG_BANK|Mux39~11_combout  = (\REG_BANK|Mux39~10_combout  & (((\REG_BANK|banco[7][24]~q )) # (!\LATCH_DEC|selB_ [1]))) # (!\REG_BANK|Mux39~10_combout  & (\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[6][24]~q )))

	.dataa(\REG_BANK|Mux39~10_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][24]~q ),
	.datad(\REG_BANK|banco[7][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~11 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \REG_BANK|Mux39~17 (
// Equation(s):
// \REG_BANK|Mux39~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][24]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][24]~q ),
	.datad(\REG_BANK|banco[12][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \REG_BANK|Mux39~18 (
// Equation(s):
// \REG_BANK|Mux39~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux39~17_combout  & (\REG_BANK|banco[15][24]~q )) # (!\REG_BANK|Mux39~17_combout  & ((\REG_BANK|banco[14][24]~q ))))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux39~17_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux39~17_combout ),
	.datac(\REG_BANK|banco[15][24]~q ),
	.datad(\REG_BANK|banco[14][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~18 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux39~14 (
// Equation(s):
// \REG_BANK|Mux39~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][24]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][24]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][24]~q ),
	.datad(\REG_BANK|banco[1][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~14 .lut_mask = 16'hC480;
defparam \REG_BANK|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux39~15 (
// Equation(s):
// \REG_BANK|Mux39~15_combout  = (\REG_BANK|Mux39~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][24]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][24]~q ),
	.datad(\REG_BANK|Mux39~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux39~12 (
// Equation(s):
// \REG_BANK|Mux39~12_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][24]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][24]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][24]~q ),
	.datad(\REG_BANK|banco[10][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \REG_BANK|Mux39~13 (
// Equation(s):
// \REG_BANK|Mux39~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux39~12_combout  & ((\REG_BANK|banco[11][24]~q ))) # (!\REG_BANK|Mux39~12_combout  & (\REG_BANK|banco[9][24]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux39~12_combout ))))

	.dataa(\REG_BANK|banco[9][24]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[11][24]~q ),
	.datad(\REG_BANK|Mux39~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \REG_BANK|Mux39~16 (
// Equation(s):
// \REG_BANK|Mux39~16_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|Mux39~13_combout )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux39~15_combout )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux39~15_combout ),
	.datad(\REG_BANK|Mux39~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \REG_BANK|Mux39~19 (
// Equation(s):
// \REG_BANK|Mux39~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~16_combout  & ((\REG_BANK|Mux39~18_combout ))) # (!\REG_BANK|Mux39~16_combout  & (\REG_BANK|Mux39~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux39~16_combout ))))

	.dataa(\REG_BANK|Mux39~11_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux39~18_combout ),
	.datad(\REG_BANK|Mux39~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux39~7 (
// Equation(s):
// \REG_BANK|Mux39~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][24]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[27][24]~q ),
	.datad(\REG_BANK|banco[19][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~7 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux39~8 (
// Equation(s):
// \REG_BANK|Mux39~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~7_combout  & (\REG_BANK|banco[31][24]~q )) # (!\REG_BANK|Mux39~7_combout  & ((\REG_BANK|banco[23][24]~q ))))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux39~7_combout ))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux39~7_combout ),
	.datac(\REG_BANK|banco[31][24]~q ),
	.datad(\REG_BANK|banco[23][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~8 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux39~2 (
// Equation(s):
// \REG_BANK|Mux39~2_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[22][24]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[18][24]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[22][24]~q ),
	.datad(\REG_BANK|banco[18][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux39~3 (
// Equation(s):
// \REG_BANK|Mux39~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux39~2_combout  & ((\REG_BANK|banco[30][24]~q ))) # (!\REG_BANK|Mux39~2_combout  & (\REG_BANK|banco[26][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux39~2_combout ))))

	.dataa(\REG_BANK|banco[26][24]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[30][24]~q ),
	.datad(\REG_BANK|Mux39~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux39~4 (
// Equation(s):
// \REG_BANK|Mux39~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][24]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][24]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][24]~q ),
	.datad(\REG_BANK|banco[20][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \REG_BANK|Mux39~5 (
// Equation(s):
// \REG_BANK|Mux39~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux39~4_combout  & ((\REG_BANK|banco[28][24]~q ))) # (!\REG_BANK|Mux39~4_combout  & (\REG_BANK|banco[24][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux39~4_combout ))))

	.dataa(\REG_BANK|banco[24][24]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[28][24]~q ),
	.datad(\REG_BANK|Mux39~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \REG_BANK|Mux39~6 (
// Equation(s):
// \REG_BANK|Mux39~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux39~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux39~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux39~3_combout ),
	.datad(\REG_BANK|Mux39~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux39~0 (
// Equation(s):
// \REG_BANK|Mux39~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2]) # (\REG_BANK|banco[25][24]~q )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][24]~q  & (!\LATCH_DEC|selB_ [2])))

	.dataa(\REG_BANK|banco[17][24]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[25][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~0 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux39~1 (
// Equation(s):
// \REG_BANK|Mux39~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux39~0_combout  & (\REG_BANK|banco[29][24]~q )) # (!\REG_BANK|Mux39~0_combout  & ((\REG_BANK|banco[21][24]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux39~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][24]~q ),
	.datac(\REG_BANK|Mux39~0_combout ),
	.datad(\REG_BANK|banco[21][24]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~1 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \REG_BANK|Mux39~9 (
// Equation(s):
// \REG_BANK|Mux39~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux39~6_combout  & (\REG_BANK|Mux39~8_combout )) # (!\REG_BANK|Mux39~6_combout  & ((\REG_BANK|Mux39~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux39~6_combout ))))

	.dataa(\REG_BANK|Mux39~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux39~6_combout ),
	.datad(\REG_BANK|Mux39~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~9 .lut_mask = 16'hBCB0;
defparam \REG_BANK|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \REG_BANK|Mux39~20 (
// Equation(s):
// \REG_BANK|Mux39~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux39~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux39~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux39~19_combout ),
	.datad(\REG_BANK|Mux39~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux39~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \LATCH_busB|out[24]~feeder (
// Equation(s):
// \LATCH_busB|out[24]~feeder_combout  = \REG_BANK|Mux39~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux39~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[24]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \LATCH_busB|out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[24] .is_wysiwyg = "true";
defparam \LATCH_busB|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \ALU|Add0~50 (
// Equation(s):
// \ALU|Add0~50_combout  = (\LATCH_busA|out [25] & ((\LATCH_busB|out [25] & (\ALU|Add0~49  & VCC)) # (!\LATCH_busB|out [25] & (!\ALU|Add0~49 )))) # (!\LATCH_busA|out [25] & ((\LATCH_busB|out [25] & (!\ALU|Add0~49 )) # (!\LATCH_busB|out [25] & ((\ALU|Add0~49 
// ) # (GND)))))
// \ALU|Add0~51  = CARRY((\LATCH_busA|out [25] & (!\LATCH_busB|out [25] & !\ALU|Add0~49 )) # (!\LATCH_busA|out [25] & ((!\ALU|Add0~49 ) # (!\LATCH_busB|out [25]))))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~49 ),
	.combout(\ALU|Add0~50_combout ),
	.cout(\ALU|Add0~51 ));
// synopsys translate_off
defparam \ALU|Add0~50 .lut_mask = 16'h9617;
defparam \ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \ALU|Add0~52 (
// Equation(s):
// \ALU|Add0~52_combout  = ((\LATCH_busB|out [26] $ (\LATCH_busA|out [26] $ (!\ALU|Add0~51 )))) # (GND)
// \ALU|Add0~53  = CARRY((\LATCH_busB|out [26] & ((\LATCH_busA|out [26]) # (!\ALU|Add0~51 ))) # (!\LATCH_busB|out [26] & (\LATCH_busA|out [26] & !\ALU|Add0~51 )))

	.dataa(\LATCH_busB|out [26]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~51 ),
	.combout(\ALU|Add0~52_combout ),
	.cout(\ALU|Add0~53 ));
// synopsys translate_off
defparam \ALU|Add0~52 .lut_mask = 16'h698E;
defparam \ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \ALU|Add0~54 (
// Equation(s):
// \ALU|Add0~54_combout  = (\LATCH_busA|out [27] & ((\LATCH_busB|out [27] & (\ALU|Add0~53  & VCC)) # (!\LATCH_busB|out [27] & (!\ALU|Add0~53 )))) # (!\LATCH_busA|out [27] & ((\LATCH_busB|out [27] & (!\ALU|Add0~53 )) # (!\LATCH_busB|out [27] & ((\ALU|Add0~53 
// ) # (GND)))))
// \ALU|Add0~55  = CARRY((\LATCH_busA|out [27] & (!\LATCH_busB|out [27] & !\ALU|Add0~53 )) # (!\LATCH_busA|out [27] & ((!\ALU|Add0~53 ) # (!\LATCH_busB|out [27]))))

	.dataa(\LATCH_busA|out [27]),
	.datab(\LATCH_busB|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~53 ),
	.combout(\ALU|Add0~54_combout ),
	.cout(\ALU|Add0~55 ));
// synopsys translate_off
defparam \ALU|Add0~54 .lut_mask = 16'h9617;
defparam \ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \ALU|Add0~56 (
// Equation(s):
// \ALU|Add0~56_combout  = ((\LATCH_busA|out [28] $ (\LATCH_busB|out [28] $ (!\ALU|Add0~55 )))) # (GND)
// \ALU|Add0~57  = CARRY((\LATCH_busA|out [28] & ((\LATCH_busB|out [28]) # (!\ALU|Add0~55 ))) # (!\LATCH_busA|out [28] & (\LATCH_busB|out [28] & !\ALU|Add0~55 )))

	.dataa(\LATCH_busA|out [28]),
	.datab(\LATCH_busB|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~55 ),
	.combout(\ALU|Add0~56_combout ),
	.cout(\ALU|Add0~57 ));
// synopsys translate_off
defparam \ALU|Add0~56 .lut_mask = 16'h698E;
defparam \ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \ALU|Add0~58 (
// Equation(s):
// \ALU|Add0~58_combout  = (\LATCH_busA|out [29] & ((\LATCH_busB|out [29] & (\ALU|Add0~57  & VCC)) # (!\LATCH_busB|out [29] & (!\ALU|Add0~57 )))) # (!\LATCH_busA|out [29] & ((\LATCH_busB|out [29] & (!\ALU|Add0~57 )) # (!\LATCH_busB|out [29] & ((\ALU|Add0~57 
// ) # (GND)))))
// \ALU|Add0~59  = CARRY((\LATCH_busA|out [29] & (!\LATCH_busB|out [29] & !\ALU|Add0~57 )) # (!\LATCH_busA|out [29] & ((!\ALU|Add0~57 ) # (!\LATCH_busB|out [29]))))

	.dataa(\LATCH_busA|out [29]),
	.datab(\LATCH_busB|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~57 ),
	.combout(\ALU|Add0~58_combout ),
	.cout(\ALU|Add0~59 ));
// synopsys translate_off
defparam \ALU|Add0~58 .lut_mask = 16'h9617;
defparam \ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \ALU|out[29]~71 (
// Equation(s):
// \ALU|out[29]~71_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~58_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~58_combout )))))

	.dataa(\ALU|Add1~58_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~58_combout ),
	.datad(\ALU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~71 .lut_mask = 16'hB800;
defparam \ALU|out[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \ALU|out[29]~72 (
// Equation(s):
// \ALU|out[29]~72_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~54_combout  & \ALU|out[29]~71_combout ))

	.dataa(gnd),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[29]~71_combout ),
	.datad(\ALU|out[29]~70_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~72 .lut_mask = 16'hFFC0;
defparam \ALU|out[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \ALU|out[13]~630 (
// Equation(s):
// \ALU|out[13]~630_combout  = (!\LATCH_aluIn|imm_ [3] & (!\LATCH_aluIn|imm_ [2] & \ALU|ShiftRight2~1_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~630_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~630 .lut_mask = 16'h0300;
defparam \ALU|out[13]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~52 (
// Equation(s):
// \ALU|ShiftLeft1~52_combout  = (\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~47_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|out[21]~74_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|out[21]~74_combout ),
	.datad(\ALU|ShiftLeft1~47_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~52 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \ALU|out[29]~75 (
// Equation(s):
// \ALU|out[29]~75_combout  = (\ALU|out[13]~630_combout  & ((\ALU|out[22]~47_combout ) # ((\ALU|ShiftLeft1~52_combout  & \ALU|out[29]~73_combout )))) # (!\ALU|out[13]~630_combout  & (\ALU|ShiftLeft1~52_combout  & (\ALU|out[29]~73_combout )))

	.dataa(\ALU|out[13]~630_combout ),
	.datab(\ALU|ShiftLeft1~52_combout ),
	.datac(\ALU|out[29]~73_combout ),
	.datad(\ALU|out[22]~47_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~75 .lut_mask = 16'hEAC0;
defparam \ALU|out[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \ALU|out[29]~82 (
// Equation(s):
// \ALU|out[29]~82_combout  = (\LATCH_busB|out [29] & ((\LATCH_aluIn|imm_ [11] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_aluIn|imm_ [11] & (\ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [29] & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11])))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [29]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~82 .lut_mask = 16'hE828;
defparam \ALU|out[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \ALU|out[29]~76 (
// Equation(s):
// \ALU|out[29]~76_combout  = (\LATCH_aluIn|imm_ [3]) # ((\LATCH_aluIn|imm_ [1] & !\LATCH_aluIn|imm_ [2]))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|out[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~76 .lut_mask = 16'hF0FA;
defparam \ALU|out[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~18 (
// Equation(s):
// \ALU|ShiftLeft1~18_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [26]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [27]))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~18 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \ALU|ShiftLeft1~53 (
// Equation(s):
// \ALU|ShiftLeft1~53_combout  = (!\LATCH_aluIn|imm_ [0] & ((\LATCH_aluIn|imm_ [1] & (\LATCH_busB|out [23])) # (!\LATCH_aluIn|imm_ [1] & ((\LATCH_busB|out [25])))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [23]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~53 .lut_mask = 16'h4540;
defparam \ALU|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \ALU|ShiftLeft1~55 (
// Equation(s):
// \ALU|ShiftLeft1~55_combout  = (\ALU|ShiftLeft1~53_combout ) # ((\LATCH_aluIn|imm_ [0] & \ALU|ShiftLeft1~54_combout ))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\ALU|ShiftLeft1~54_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftLeft1~53_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~55 .lut_mask = 16'hFF88;
defparam \ALU|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \ALU|ShiftLeft1~16 (
// Equation(s):
// \ALU|ShiftLeft1~16_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [28])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [29])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [28]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~16 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \ALU|out[29]~77 (
// Equation(s):
// \ALU|out[29]~77_combout  = (\ALU|out[29]~76_combout  & (((!\ALU|ShiftLeft1~44_combout )))) # (!\ALU|out[29]~76_combout  & ((\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftLeft1~16_combout ))) # (!\ALU|ShiftLeft1~44_combout  & (\ALU|ShiftLeft1~55_combout ))))

	.dataa(\ALU|out[29]~76_combout ),
	.datab(\ALU|ShiftLeft1~55_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftLeft1~16_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~77 .lut_mask = 16'h5E0E;
defparam \ALU|out[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \ALU|out[29]~78 (
// Equation(s):
// \ALU|out[29]~78_combout  = (\ALU|out[29]~76_combout  & ((\ALU|out[29]~77_combout  & ((\ALU|ShiftLeft1~60_combout ))) # (!\ALU|out[29]~77_combout  & (\ALU|ShiftLeft1~18_combout )))) # (!\ALU|out[29]~76_combout  & (((\ALU|out[29]~77_combout ))))

	.dataa(\ALU|out[29]~76_combout ),
	.datab(\ALU|ShiftLeft1~18_combout ),
	.datac(\ALU|ShiftLeft1~60_combout ),
	.datad(\ALU|out[29]~77_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~78 .lut_mask = 16'hF588;
defparam \ALU|out[29]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \ALU|out[29]~80 (
// Equation(s):
// \ALU|out[29]~80_combout  = (\LATCH_aluIn|imm_ [1] & (((\LATCH_busB|out [31])))) # (!\LATCH_aluIn|imm_ [1] & ((\ALU|ShiftLeft1~44_combout  & (\ALU|ShiftRight3~1_combout )) # (!\ALU|ShiftLeft1~44_combout  & ((\LATCH_busB|out [31])))))

	.dataa(\ALU|ShiftRight3~1_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~80 .lut_mask = 16'hE2F0;
defparam \ALU|out[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \ALU|out[29]~81 (
// Equation(s):
// \ALU|out[29]~81_combout  = (\ALU|out[14]~79_combout  & ((\ALU|out[29]~78_combout ) # ((\ALU|Equal2~1_combout  & \ALU|out[29]~80_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|Equal2~1_combout  & ((\ALU|out[29]~80_combout ))))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[29]~78_combout ),
	.datad(\ALU|out[29]~80_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~81 .lut_mask = 16'hECA0;
defparam \ALU|out[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \ALU|out[29]~83 (
// Equation(s):
// \ALU|out[29]~83_combout  = (\ALU|out[29]~82_combout ) # ((\ALU|out[29]~81_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [11])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\ALU|out[29]~82_combout ),
	.datad(\ALU|out[29]~81_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~83 .lut_mask = 16'hFFF8;
defparam \ALU|out[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \ALU|Add2~52 (
// Equation(s):
// \ALU|Add2~52_combout  = ((\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [26] $ (!\ALU|Add2~51 )))) # (GND)
// \ALU|Add2~53  = CARRY((\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [26]) # (!\ALU|Add2~51 ))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [26] & !\ALU|Add2~51 )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~51 ),
	.combout(\ALU|Add2~52_combout ),
	.cout(\ALU|Add2~53 ));
// synopsys translate_off
defparam \ALU|Add2~52 .lut_mask = 16'h698E;
defparam \ALU|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \ALU|Add2~54 (
// Equation(s):
// \ALU|Add2~54_combout  = (\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [27] & (\ALU|Add2~53  & VCC)) # (!\LATCH_busB|out [27] & (!\ALU|Add2~53 )))) # (!\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [27] & (!\ALU|Add2~53 )) # (!\LATCH_busB|out [27] & 
// ((\ALU|Add2~53 ) # (GND)))))
// \ALU|Add2~55  = CARRY((\LATCH_aluIn|imm_ [11] & (!\LATCH_busB|out [27] & !\ALU|Add2~53 )) # (!\LATCH_aluIn|imm_ [11] & ((!\ALU|Add2~53 ) # (!\LATCH_busB|out [27]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~53 ),
	.combout(\ALU|Add2~54_combout ),
	.cout(\ALU|Add2~55 ));
// synopsys translate_off
defparam \ALU|Add2~54 .lut_mask = 16'h9617;
defparam \ALU|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \ALU|Add2~56 (
// Equation(s):
// \ALU|Add2~56_combout  = ((\LATCH_busB|out [28] $ (\LATCH_aluIn|imm_ [11] $ (!\ALU|Add2~55 )))) # (GND)
// \ALU|Add2~57  = CARRY((\LATCH_busB|out [28] & ((\LATCH_aluIn|imm_ [11]) # (!\ALU|Add2~55 ))) # (!\LATCH_busB|out [28] & (\LATCH_aluIn|imm_ [11] & !\ALU|Add2~55 )))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~55 ),
	.combout(\ALU|Add2~56_combout ),
	.cout(\ALU|Add2~57 ));
// synopsys translate_off
defparam \ALU|Add2~56 .lut_mask = 16'h698E;
defparam \ALU|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \ALU|Add2~58 (
// Equation(s):
// \ALU|Add2~58_combout  = (\LATCH_busB|out [29] & ((\LATCH_aluIn|imm_ [11] & (\ALU|Add2~57  & VCC)) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~57 )))) # (!\LATCH_busB|out [29] & ((\LATCH_aluIn|imm_ [11] & (!\ALU|Add2~57 )) # (!\LATCH_aluIn|imm_ [11] & 
// ((\ALU|Add2~57 ) # (GND)))))
// \ALU|Add2~59  = CARRY((\LATCH_busB|out [29] & (!\LATCH_aluIn|imm_ [11] & !\ALU|Add2~57 )) # (!\LATCH_busB|out [29] & ((!\ALU|Add2~57 ) # (!\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~57 ),
	.combout(\ALU|Add2~58_combout ),
	.cout(\ALU|Add2~59 ));
// synopsys translate_off
defparam \ALU|Add2~58 .lut_mask = 16'h9617;
defparam \ALU|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \ALU|out[29]~86 (
// Equation(s):
// \ALU|out[29]~86_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [29]) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~58_combout )))) # (!\ALU|Equal4~0_combout  & (((!\ALU|out[29]~85_combout  & \ALU|Add2~58_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [29]),
	.datac(\ALU|out[29]~85_combout ),
	.datad(\ALU|Add2~58_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~86 .lut_mask = 16'h8F88;
defparam \ALU|out[29]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \ALU|out[29]~87 (
// Equation(s):
// \ALU|out[29]~87_combout  = (\ALU|out[29]~84_combout  & ((\ALU|out[29]~75_combout ) # ((\ALU|out[29]~83_combout ) # (\ALU|out[29]~86_combout ))))

	.dataa(\ALU|out[29]~84_combout ),
	.datab(\ALU|out[29]~75_combout ),
	.datac(\ALU|out[29]~83_combout ),
	.datad(\ALU|out[29]~86_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~87 .lut_mask = 16'hAAA8;
defparam \ALU|out[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \ALU|out[29]~66 (
// Equation(s):
// \ALU|out[29]~66_combout  = (\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (!\ALU|Equal5~0_combout )) # (!\LATCH_busA|out [29] & ((!\ALU|Equal3~1_combout ))))) # (!\LATCH_busB|out [29] & (((!\ALU|Equal3~1_combout  & \LATCH_busA|out [29]))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busA|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~66 .lut_mask = 16'h270A;
defparam \ALU|out[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \ALU|out[29]~67 (
// Equation(s):
// \ALU|out[29]~67_combout  = (\LATCH_busB|out [29] & ((\LATCH_busA|out [29] & (\ALU|Equal5~0_combout )) # (!\LATCH_busA|out [29] & ((\ALU|Equal3~1_combout ))))) # (!\LATCH_busB|out [29] & (((\ALU|Equal3~1_combout  & \LATCH_busA|out [29]))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busA|out [29]),
	.cin(gnd),
	.combout(\ALU|out[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~67 .lut_mask = 16'hD8A0;
defparam \ALU|out[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \ALU|out[29]~55 (
// Equation(s):
// \ALU|out[29]~55_combout  = (\LATCH_busA|out [1] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [1] & ((\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftRight1~1_combout ))) # (!\ALU|ShiftLeft0~32_combout  & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftLeft0~32_combout ),
	.datad(\ALU|ShiftRight1~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~55 .lut_mask = 16'hDC8C;
defparam \ALU|out[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \ALU|out[29]~49 (
// Equation(s):
// \ALU|out[29]~49_combout  = (\LATCH_aluIn|aluCtrl_ [0] & (\LATCH_busA|out [4] & (\ALU|Equal0~3_combout  & \ALU|Equal0~5_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~49 .lut_mask = 16'h8000;
defparam \ALU|out[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \ALU|out[13]~61 (
// Equation(s):
// \ALU|out[13]~61_combout  = (!\LATCH_busA|out [2] & (!\LATCH_busA|out [3] & \ALU|ShiftRight0~0_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~61 .lut_mask = 16'h0500;
defparam \ALU|out[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \ALU|ShiftLeft0~60 (
// Equation(s):
// \ALU|ShiftLeft0~60_combout  = (\LATCH_busA|out [3] & (\ALU|ShiftLeft0~55_combout )) # (!\LATCH_busA|out [3] & ((\ALU|out[21]~62_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~55_combout ),
	.datad(\ALU|out[21]~62_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~60 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \ALU|out[29]~63 (
// Equation(s):
// \ALU|out[29]~63_combout  = (\ALU|out[22]~60_combout  & ((\ALU|out[13]~61_combout ) # ((\ALU|out[29]~49_combout  & \ALU|ShiftLeft0~60_combout )))) # (!\ALU|out[22]~60_combout  & (\ALU|out[29]~49_combout  & ((\ALU|ShiftLeft0~60_combout ))))

	.dataa(\ALU|out[22]~60_combout ),
	.datab(\ALU|out[29]~49_combout ),
	.datac(\ALU|out[13]~61_combout ),
	.datad(\ALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~63 .lut_mask = 16'hECA0;
defparam \ALU|out[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~17 (
// Equation(s):
// \ALU|ShiftLeft0~17_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [26]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [27]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [27]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~17 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \ALU|ShiftLeft0~15 (
// Equation(s):
// \ALU|ShiftLeft0~15_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [28]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [29]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [29]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~15 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \ALU|ShiftLeft0~44 (
// Equation(s):
// \ALU|ShiftLeft0~44_combout  = (!\LATCH_busA|out [0] & ((\LATCH_busA|out [1] & (\LATCH_busB|out [23])) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [25])))))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busB|out [25]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~44 .lut_mask = 16'h0A0C;
defparam \ALU|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~46 (
// Equation(s):
// \ALU|ShiftLeft0~46_combout  = (\ALU|ShiftLeft0~44_combout ) # ((\LATCH_busA|out [0] & \ALU|ShiftLeft0~45_combout ))

	.dataa(\LATCH_busA|out [0]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~45_combout ),
	.datad(\ALU|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~46 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \ALU|out[29]~57 (
// Equation(s):
// \ALU|out[29]~57_combout  = (\ALU|out[29]~56_combout  & (!\ALU|ShiftLeft0~32_combout )) # (!\ALU|out[29]~56_combout  & ((\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftLeft0~15_combout )) # (!\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftLeft0~46_combout )))))

	.dataa(\ALU|out[29]~56_combout ),
	.datab(\ALU|ShiftLeft0~32_combout ),
	.datac(\ALU|ShiftLeft0~15_combout ),
	.datad(\ALU|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~57 .lut_mask = 16'h7362;
defparam \ALU|out[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \ALU|out[29]~58 (
// Equation(s):
// \ALU|out[29]~58_combout  = (\ALU|out[29]~57_combout  & (((\ALU|ShiftLeft0~51_combout ) # (!\ALU|out[29]~56_combout )))) # (!\ALU|out[29]~57_combout  & (\ALU|ShiftLeft0~17_combout  & ((\ALU|out[29]~56_combout ))))

	.dataa(\ALU|ShiftLeft0~17_combout ),
	.datab(\ALU|ShiftLeft0~51_combout ),
	.datac(\ALU|out[29]~57_combout ),
	.datad(\ALU|out[29]~56_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~58 .lut_mask = 16'hCAF0;
defparam \ALU|out[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \ALU|out[29]~64 (
// Equation(s):
// \ALU|out[29]~64_combout  = (\ALU|out[29]~63_combout ) # ((\ALU|out[8]~59_combout  & \ALU|out[29]~58_combout ))

	.dataa(gnd),
	.datab(\ALU|out[8]~59_combout ),
	.datac(\ALU|out[29]~63_combout ),
	.datad(\ALU|out[29]~58_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~64 .lut_mask = 16'hFCF0;
defparam \ALU|out[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \ALU|out[29]~65 (
// Equation(s):
// \ALU|out[29]~65_combout  = (\ALU|out[29]~64_combout ) # ((\ALU|out[29]~55_combout  & \ALU|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\ALU|out[29]~55_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[29]~64_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~65 .lut_mask = 16'hFFC0;
defparam \ALU|out[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \ALU|out[29]~68 (
// Equation(s):
// \ALU|out[29]~68_combout  = (\ALU|out[29]~65_combout ) # ((\ALU|out[29]~66_combout  & (!\ALU|out[29]~67_combout  & \ALU|Equal4~0_combout )) # (!\ALU|out[29]~66_combout  & (\ALU|out[29]~67_combout )))

	.dataa(\ALU|out[29]~66_combout ),
	.datab(\ALU|out[29]~67_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[29]~65_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~68 .lut_mask = 16'hFF64;
defparam \ALU|out[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \ALU|out[29]~88 (
// Equation(s):
// \ALU|out[29]~88_combout  = (\ALU|out[29]~72_combout ) # ((\ALU|out[29]~87_combout ) # ((\ALU|out[29]~54_combout  & \ALU|out[29]~68_combout )))

	.dataa(\ALU|out[29]~72_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[29]~87_combout ),
	.datad(\ALU|out[29]~68_combout ),
	.cin(gnd),
	.combout(\ALU|out[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~88 .lut_mask = 16'hFEFA;
defparam \ALU|out[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \LATCH_busC|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[29] .is_wysiwyg = "true";
defparam \LATCH_busC|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \REG_BANK|banco[11][29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][29] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux34~10 (
// Equation(s):
// \REG_BANK|Mux34~10_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][29]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[8][29]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[10][29]~q ),
	.datad(\REG_BANK|banco[8][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~10 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux34~11 (
// Equation(s):
// \REG_BANK|Mux34~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux34~10_combout  & (\REG_BANK|banco[11][29]~q )) # (!\REG_BANK|Mux34~10_combout  & ((\REG_BANK|banco[9][29]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux34~10_combout ))))

	.dataa(\REG_BANK|banco[11][29]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][29]~q ),
	.datad(\REG_BANK|Mux34~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \REG_BANK|Mux34~17 (
// Equation(s):
// \REG_BANK|Mux34~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][29]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][29]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][29]~q ),
	.datad(\REG_BANK|banco[12][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux34~18 (
// Equation(s):
// \REG_BANK|Mux34~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux34~17_combout  & ((\REG_BANK|banco[15][29]~q ))) # (!\REG_BANK|Mux34~17_combout  & (\REG_BANK|banco[14][29]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux34~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[14][29]~q ),
	.datac(\REG_BANK|banco[15][29]~q ),
	.datad(\REG_BANK|Mux34~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux34~14 (
// Equation(s):
// \REG_BANK|Mux34~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][29]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][29]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[1][29]~q ),
	.datad(\REG_BANK|banco[3][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~14 .lut_mask = 16'hC840;
defparam \REG_BANK|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux34~15 (
// Equation(s):
// \REG_BANK|Mux34~15_combout  = (\REG_BANK|Mux34~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][29]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux34~14_combout ),
	.datad(\REG_BANK|banco[2][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux34~12 (
// Equation(s):
// \REG_BANK|Mux34~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][29]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][29]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][29]~q ),
	.datad(\REG_BANK|banco[5][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \REG_BANK|Mux34~13 (
// Equation(s):
// \REG_BANK|Mux34~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux34~12_combout  & (\REG_BANK|banco[7][29]~q )) # (!\REG_BANK|Mux34~12_combout  & ((\REG_BANK|banco[6][29]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux34~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[7][29]~q ),
	.datac(\REG_BANK|banco[6][29]~q ),
	.datad(\REG_BANK|Mux34~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \REG_BANK|Mux34~16 (
// Equation(s):
// \REG_BANK|Mux34~16_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|Mux34~13_combout )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux34~15_combout )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux34~15_combout ),
	.datad(\REG_BANK|Mux34~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \REG_BANK|Mux34~19 (
// Equation(s):
// \REG_BANK|Mux34~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~16_combout  & ((\REG_BANK|Mux34~18_combout ))) # (!\REG_BANK|Mux34~16_combout  & (\REG_BANK|Mux34~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~16_combout ))))

	.dataa(\REG_BANK|Mux34~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux34~18_combout ),
	.datad(\REG_BANK|Mux34~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux34~2 (
// Equation(s):
// \REG_BANK|Mux34~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][29]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][29]~q ),
	.datad(\REG_BANK|banco[26][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux34~3 (
// Equation(s):
// \REG_BANK|Mux34~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux34~2_combout  & ((\REG_BANK|banco[30][29]~q ))) # (!\REG_BANK|Mux34~2_combout  & (\REG_BANK|banco[22][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux34~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][29]~q ),
	.datac(\REG_BANK|banco[30][29]~q ),
	.datad(\REG_BANK|Mux34~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \REG_BANK|Mux34~4 (
// Equation(s):
// \REG_BANK|Mux34~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][29]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][29]~q ),
	.datad(\REG_BANK|banco[24][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \REG_BANK|Mux34~5 (
// Equation(s):
// \REG_BANK|Mux34~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux34~4_combout  & ((\REG_BANK|banco[28][29]~q ))) # (!\REG_BANK|Mux34~4_combout  & (\REG_BANK|banco[20][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux34~4_combout ))))

	.dataa(\REG_BANK|banco[20][29]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][29]~q ),
	.datad(\REG_BANK|Mux34~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux34~6 (
// Equation(s):
// \REG_BANK|Mux34~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux34~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux34~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux34~3_combout ),
	.datad(\REG_BANK|Mux34~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~6 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux34~7 (
// Equation(s):
// \REG_BANK|Mux34~7_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[23][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][29]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[19][29]~q ),
	.datad(\REG_BANK|banco[23][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux34~8 (
// Equation(s):
// \REG_BANK|Mux34~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~7_combout  & ((\REG_BANK|banco[31][29]~q ))) # (!\REG_BANK|Mux34~7_combout  & (\REG_BANK|banco[27][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][29]~q ),
	.datac(\REG_BANK|banco[31][29]~q ),
	.datad(\REG_BANK|Mux34~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux34~0 (
// Equation(s):
// \REG_BANK|Mux34~0_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[21][29]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][29]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][29]~q ),
	.datad(\REG_BANK|banco[21][29]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux34~1 (
// Equation(s):
// \REG_BANK|Mux34~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux34~0_combout  & ((\REG_BANK|banco[29][29]~q ))) # (!\REG_BANK|Mux34~0_combout  & (\REG_BANK|banco[25][29]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux34~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[25][29]~q ),
	.datac(\REG_BANK|banco[29][29]~q ),
	.datad(\REG_BANK|Mux34~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux34~9 (
// Equation(s):
// \REG_BANK|Mux34~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux34~6_combout  & (\REG_BANK|Mux34~8_combout )) # (!\REG_BANK|Mux34~6_combout  & ((\REG_BANK|Mux34~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux34~6_combout ))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux34~6_combout ),
	.datac(\REG_BANK|Mux34~8_combout ),
	.datad(\REG_BANK|Mux34~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~9 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \REG_BANK|Mux34~20 (
// Equation(s):
// \REG_BANK|Mux34~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux34~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux34~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux34~19_combout ),
	.datad(\REG_BANK|Mux34~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux34~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \LATCH_busB|out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux34~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[29] .is_wysiwyg = "true";
defparam \LATCH_busB|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \ALU|Add2~60 (
// Equation(s):
// \ALU|Add2~60_combout  = ((\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [30] $ (!\ALU|Add2~59 )))) # (GND)
// \ALU|Add2~61  = CARRY((\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [30]) # (!\ALU|Add2~59 ))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [30] & !\ALU|Add2~59 )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~59 ),
	.combout(\ALU|Add2~60_combout ),
	.cout(\ALU|Add2~61 ));
// synopsys translate_off
defparam \ALU|Add2~60 .lut_mask = 16'h698E;
defparam \ALU|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \ALU|Selector33~0 (
// Equation(s):
// \ALU|Selector33~0_combout  = (\ALU|Add2~60_combout  & ((\ALU|Selector32~0_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [11])))) # (!\ALU|Add2~60_combout  & (\ALU|Equal4~0_combout  & (\LATCH_aluIn|imm_ [11])))

	.dataa(\ALU|Add2~60_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~0 .lut_mask = 16'hEAC0;
defparam \ALU|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \ALU|Selector33~2 (
// Equation(s):
// \ALU|Selector33~2_combout  = (\ALU|Selector33~1_combout ) # ((\ALU|Selector33~0_combout ) # ((\ALU|Selector1~0_combout  & \ALU|ShiftRight2~0_combout )))

	.dataa(\ALU|Selector33~1_combout ),
	.datab(\ALU|Selector1~0_combout ),
	.datac(\ALU|ShiftRight2~0_combout ),
	.datad(\ALU|Selector33~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~2 .lut_mask = 16'hFFEA;
defparam \ALU|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \REG_BANK|banco[22][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[22][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \REG_BANK|banco[18][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[18][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux1~2 (
// Equation(s):
// \REG_BANK|Mux1~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][30]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][30]~q ),
	.datad(\REG_BANK|banco[18][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \REG_BANK|banco[26][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[26][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \REG_BANK|banco[30][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux1~3 (
// Equation(s):
// \REG_BANK|Mux1~3_combout  = (\REG_BANK|Mux1~2_combout  & (((\REG_BANK|banco[30][30]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux1~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][30]~q )))

	.dataa(\REG_BANK|Mux1~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][30]~q ),
	.datad(\REG_BANK|banco[30][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \REG_BANK|banco[20][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[20][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \REG_BANK|banco[16][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[16][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \REG_BANK|Mux1~4 (
// Equation(s):
// \REG_BANK|Mux1~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][30]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][30]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][30]~q ),
	.datad(\REG_BANK|banco[16][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \REG_BANK|banco[28][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[28][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \REG_BANK|banco[24][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[24][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \REG_BANK|Mux1~5 (
// Equation(s):
// \REG_BANK|Mux1~5_combout  = (\REG_BANK|Mux1~4_combout  & ((\REG_BANK|banco[28][30]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux1~4_combout  & (((\REG_BANK|banco[24][30]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux1~4_combout ),
	.datab(\REG_BANK|banco[28][30]~q ),
	.datac(\REG_BANK|banco[24][30]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~5 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux1~6 (
// Equation(s):
// \REG_BANK|Mux1~6_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux1~3_combout ) # ((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux1~5_combout  & !\LATCH_DEC|selA_ [0]))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux1~3_combout ),
	.datac(\REG_BANK|Mux1~5_combout ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~6 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \REG_BANK|banco[27][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \REG_BANK|banco[19][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[19][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux1~7 (
// Equation(s):
// \REG_BANK|Mux1~7_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][30]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[19][30]~q  & !\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[27][30]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[19][30]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~7 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \REG_BANK|banco[31][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[31][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux1~8 (
// Equation(s):
// \REG_BANK|Mux1~8_combout  = (\REG_BANK|Mux1~7_combout  & (((\REG_BANK|banco[31][30]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux1~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][30]~q )))

	.dataa(\REG_BANK|Mux1~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][30]~q ),
	.datad(\REG_BANK|banco[31][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \REG_BANK|banco[21][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[21][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \REG_BANK|banco[29][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \REG_BANK|banco[17][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \REG_BANK|banco[25][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \REG_BANK|Mux1~0 (
// Equation(s):
// \REG_BANK|Mux1~0_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[25][30]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][30]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[17][30]~q ),
	.datad(\REG_BANK|banco[25][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux1~1 (
// Equation(s):
// \REG_BANK|Mux1~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux1~0_combout  & ((\REG_BANK|banco[29][30]~q ))) # (!\REG_BANK|Mux1~0_combout  & (\REG_BANK|banco[21][30]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux1~0_combout ))))

	.dataa(\REG_BANK|banco[21][30]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][30]~q ),
	.datad(\REG_BANK|Mux1~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~1 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux1~9 (
// Equation(s):
// \REG_BANK|Mux1~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux1~6_combout  & (\REG_BANK|Mux1~8_combout )) # (!\REG_BANK|Mux1~6_combout  & ((\REG_BANK|Mux1~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux1~6_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux1~6_combout ),
	.datac(\REG_BANK|Mux1~8_combout ),
	.datad(\REG_BANK|Mux1~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~9 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \REG_BANK|banco[15][30]~feeder (
// Equation(s):
// \REG_BANK|banco[15][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[15][30]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \REG_BANK|banco[15][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[15][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \REG_BANK|banco[14][30]~feeder (
// Equation(s):
// \REG_BANK|banco[14][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][30]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[14][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \REG_BANK|banco[14][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \REG_BANK|banco[13][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[13][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \REG_BANK|banco[12][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[12][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \REG_BANK|Mux1~17 (
// Equation(s):
// \REG_BANK|Mux1~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][30]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[12][30]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[13][30]~q ),
	.datad(\REG_BANK|banco[12][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~17 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \REG_BANK|Mux1~18 (
// Equation(s):
// \REG_BANK|Mux1~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux1~17_combout  & (\REG_BANK|banco[15][30]~q )) # (!\REG_BANK|Mux1~17_combout  & ((\REG_BANK|banco[14][30]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux1~17_combout ))))

	.dataa(\REG_BANK|banco[15][30]~q ),
	.datab(\REG_BANK|banco[14][30]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux1~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~18 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \REG_BANK|banco[7][30]~feeder (
// Equation(s):
// \REG_BANK|banco[7][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][30]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \REG_BANK|banco[7][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \REG_BANK|banco[6][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \REG_BANK|banco[5][30]~feeder (
// Equation(s):
// \REG_BANK|banco[5][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[5][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[5][30]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[5][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \REG_BANK|banco[5][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[5][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \REG_BANK|banco[4][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[4][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux1~10 (
// Equation(s):
// \REG_BANK|Mux1~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][30]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][30]~q ),
	.datad(\REG_BANK|banco[4][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux1~11 (
// Equation(s):
// \REG_BANK|Mux1~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux1~10_combout  & (\REG_BANK|banco[7][30]~q )) # (!\REG_BANK|Mux1~10_combout  & ((\REG_BANK|banco[6][30]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux1~10_combout ))))

	.dataa(\REG_BANK|banco[7][30]~q ),
	.datab(\REG_BANK|banco[6][30]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|Mux1~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~11 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \REG_BANK|banco[11][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[11][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \REG_BANK|banco[10][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[10][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux1~12 (
// Equation(s):
// \REG_BANK|Mux1~12_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[11][30]~q ) # ((!\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[10][30]~q  & \LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|banco[11][30]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][30]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~12 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \REG_BANK|banco[8][30]~feeder (
// Equation(s):
// \REG_BANK|banco[8][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [30]),
	.cin(gnd),
	.combout(\REG_BANK|banco[8][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[8][30]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[8][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \REG_BANK|banco[8][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \REG_BANK|banco[9][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux1~13 (
// Equation(s):
// \REG_BANK|Mux1~13_combout  = (\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux1~12_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux1~12_combout  & ((\REG_BANK|banco[9][30]~q ))) # (!\REG_BANK|Mux1~12_combout  & (\REG_BANK|banco[8][30]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux1~12_combout ),
	.datac(\REG_BANK|banco[8][30]~q ),
	.datad(\REG_BANK|banco[9][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~13 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \REG_BANK|banco[2][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[2][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \REG_BANK|banco[3][30]~feeder (
// Equation(s):
// \REG_BANK|banco[3][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [30]),
	.cin(gnd),
	.combout(\REG_BANK|banco[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[3][30]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \REG_BANK|banco[3][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[3][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \REG_BANK|banco[1][30]~feeder (
// Equation(s):
// \REG_BANK|banco[1][30]~feeder_combout  = \LATCH_busC|out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[1][30]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \REG_BANK|banco[1][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[1][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux1~14 (
// Equation(s):
// \REG_BANK|Mux1~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][30]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][30]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[3][30]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[1][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~14 .lut_mask = 16'hD080;
defparam \REG_BANK|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux1~15 (
// Equation(s):
// \REG_BANK|Mux1~15_combout  = (\REG_BANK|Mux1~14_combout ) # ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[2][30]~q  & !\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[2][30]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux1~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~15 .lut_mask = 16'hFF08;
defparam \REG_BANK|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux1~16 (
// Equation(s):
// \REG_BANK|Mux1~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux1~13_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux1~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux1~13_combout ),
	.datad(\REG_BANK|Mux1~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux1~19 (
// Equation(s):
// \REG_BANK|Mux1~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux1~16_combout  & (\REG_BANK|Mux1~18_combout )) # (!\REG_BANK|Mux1~16_combout  & ((\REG_BANK|Mux1~11_combout ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux1~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux1~18_combout ),
	.datac(\REG_BANK|Mux1~11_combout ),
	.datad(\REG_BANK|Mux1~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~19 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux1~20 (
// Equation(s):
// \REG_BANK|Mux1~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux1~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux1~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux1~9_combout ),
	.datad(\REG_BANK|Mux1~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux1~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \LATCH_busA|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[30] .is_wysiwyg = "true";
defparam \LATCH_busA|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \ALU|Add1~60 (
// Equation(s):
// \ALU|Add1~60_combout  = ((\LATCH_busA|out [30] $ (\LATCH_busB|out [30] $ (\ALU|Add1~59 )))) # (GND)
// \ALU|Add1~61  = CARRY((\LATCH_busA|out [30] & (\LATCH_busB|out [30] & !\ALU|Add1~59 )) # (!\LATCH_busA|out [30] & ((\LATCH_busB|out [30]) # (!\ALU|Add1~59 ))))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busB|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~59 ),
	.combout(\ALU|Add1~60_combout ),
	.cout(\ALU|Add1~61 ));
// synopsys translate_off
defparam \ALU|Add1~60 .lut_mask = 16'h964D;
defparam \ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \ALU|Add0~60 (
// Equation(s):
// \ALU|Add0~60_combout  = ((\LATCH_busA|out [30] $ (\LATCH_busB|out [30] $ (!\ALU|Add0~59 )))) # (GND)
// \ALU|Add0~61  = CARRY((\LATCH_busA|out [30] & ((\LATCH_busB|out [30]) # (!\ALU|Add0~59 ))) # (!\LATCH_busA|out [30] & (\LATCH_busB|out [30] & !\ALU|Add0~59 )))

	.dataa(\LATCH_busA|out [30]),
	.datab(\LATCH_busB|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~59 ),
	.combout(\ALU|Add0~60_combout ),
	.cout(\ALU|Add0~61 ));
// synopsys translate_off
defparam \ALU|Add0~60 .lut_mask = 16'h698E;
defparam \ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \ALU|out[30]~50 (
// Equation(s):
// \ALU|out[30]~50_combout  = (\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~60_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~60_combout )))

	.dataa(gnd),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~60_combout ),
	.datad(\ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\ALU|out[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~50 .lut_mask = 16'hF3C0;
defparam \ALU|out[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \ALU|Selector1~10 (
// Equation(s):
// \ALU|Selector1~10_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Selector16~0_combout  & (\ALU|Equal2~1_combout  & !\LATCH_busA|out [4])))

	.dataa(\ALU|Selector16~0_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~10 .lut_mask = 16'hF0F8;
defparam \ALU|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \ALU|Selector1~11 (
// Equation(s):
// \ALU|Selector1~11_combout  = (\LATCH_busB|out [30] & ((\ALU|Selector1~10_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busA|out [30]))))

	.dataa(\ALU|Selector1~10_combout ),
	.datab(\ALU|Equal5~0_combout ),
	.datac(\LATCH_busA|out [30]),
	.datad(\LATCH_busB|out [30]),
	.cin(gnd),
	.combout(\ALU|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~11 .lut_mask = 16'hEA00;
defparam \ALU|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \ALU|out[30]~51 (
// Equation(s):
// \ALU|out[30]~51_combout  = (\ALU|Selector1~11_combout ) # ((\LATCH_busA|out [30] & \ALU|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [30]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Selector1~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~51 .lut_mask = 16'hFFC0;
defparam \ALU|out[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \ALU|Selector1~7 (
// Equation(s):
// \ALU|Selector1~7_combout  = (\LATCH_busB|out [31] & (\ALU|Equal2~1_combout  & ((\LATCH_busA|out [4]) # (!\ALU|Selector16~0_combout ))))

	.dataa(\ALU|Selector16~0_combout ),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~7 .lut_mask = 16'hC400;
defparam \ALU|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \ALU|Selector1~8 (
// Equation(s):
// \ALU|Selector1~8_combout  = (\ALU|Selector1~7_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busA|out [30] $ (\LATCH_busB|out [30]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busA|out [30]),
	.datac(\ALU|Selector1~7_combout ),
	.datad(\LATCH_busB|out [30]),
	.cin(gnd),
	.combout(\ALU|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~8 .lut_mask = 16'hF2F8;
defparam \ALU|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \ALU|out[14]~629 (
// Equation(s):
// \ALU|out[14]~629_combout  = (!\LATCH_busA|out [1] & (!\LATCH_busA|out [2] & (!\LATCH_busA|out [3] & \ALU|ShiftRight1~0_combout )))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight1~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~629_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~629 .lut_mask = 16'h0100;
defparam \ALU|out[14]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \ALU|Selector1~2 (
// Equation(s):
// \ALU|Selector1~2_combout  = (\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [27]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [28]))))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~2 .lut_mask = 16'hC088;
defparam \ALU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \ALU|ShiftLeft0~30 (
// Equation(s):
// \ALU|ShiftLeft0~30_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [25]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [26]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busB|out [26]),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~30 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \ALU|ShiftLeft0~29 (
// Equation(s):
// \ALU|ShiftLeft0~29_combout  = (\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [23]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [24]))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [24]),
	.datac(\LATCH_busB|out [23]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~29 .lut_mask = 16'hA088;
defparam \ALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \ALU|ShiftLeft0~31 (
// Equation(s):
// \ALU|ShiftLeft0~31_combout  = (\ALU|ShiftLeft0~29_combout ) # ((!\LATCH_busA|out [1] & \ALU|ShiftLeft0~30_combout ))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~30_combout ),
	.datad(\ALU|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~31 .lut_mask = 16'hFF50;
defparam \ALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \ALU|Selector1~3 (
// Equation(s):
// \ALU|Selector1~3_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [29])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [30])))))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busB|out [30]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~3 .lut_mask = 16'h00B8;
defparam \ALU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \ALU|Selector1~4 (
// Equation(s):
// \ALU|Selector1~4_combout  = (\LATCH_busA|out [2] & (((\ALU|ShiftLeft0~31_combout )))) # (!\LATCH_busA|out [2] & ((\ALU|Selector1~2_combout ) # ((\ALU|Selector1~3_combout ))))

	.dataa(\ALU|Selector1~2_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~31_combout ),
	.datad(\ALU|Selector1~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~4 .lut_mask = 16'hF3E2;
defparam \ALU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \ALU|Selector1~1 (
// Equation(s):
// \ALU|Selector1~1_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~26_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~28_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~28_combout ),
	.datad(\ALU|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~1 .lut_mask = 16'hFC30;
defparam \ALU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \ALU|Selector1~5 (
// Equation(s):
// \ALU|Selector1~5_combout  = (\ALU|Equal0~4_combout  & ((\LATCH_busA|out [3] & ((\ALU|Selector1~1_combout ))) # (!\LATCH_busA|out [3] & (\ALU|Selector1~4_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|Selector1~4_combout ),
	.datad(\ALU|Selector1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~5 .lut_mask = 16'hA820;
defparam \ALU|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \ALU|Selector1~6 (
// Equation(s):
// \ALU|Selector1~6_combout  = (!\LATCH_busA|out [4] & ((\ALU|Selector1~5_combout ) # ((\ALU|Equal1~1_combout  & \ALU|out[14]~629_combout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal1~1_combout ),
	.datac(\ALU|out[14]~629_combout ),
	.datad(\ALU|Selector1~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~6 .lut_mask = 16'h5540;
defparam \ALU|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~37 (
// Equation(s):
// \ALU|ShiftLeft0~37_combout  = (!\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~34_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~36_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|ShiftLeft0~36_combout ),
	.datad(\ALU|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~37 .lut_mask = 16'h5410;
defparam \ALU|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \ALU|ShiftLeft0~43 (
// Equation(s):
// \ALU|ShiftLeft0~43_combout  = (\ALU|ShiftLeft0~37_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftLeft0~42_combout ))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\ALU|ShiftLeft0~42_combout ),
	.datad(\ALU|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~43 .lut_mask = 16'hFFA0;
defparam \ALU|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \ALU|Selector1~9 (
// Equation(s):
// \ALU|Selector1~9_combout  = (\ALU|Selector1~8_combout ) # ((\ALU|Selector1~6_combout ) # ((\ALU|out[29]~49_combout  & \ALU|ShiftLeft0~43_combout )))

	.dataa(\ALU|out[29]~49_combout ),
	.datab(\ALU|Selector1~8_combout ),
	.datac(\ALU|Selector1~6_combout ),
	.datad(\ALU|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ALU|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector1~9 .lut_mask = 16'hFEFC;
defparam \ALU|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \ALU|out[30]~52 (
// Equation(s):
// \ALU|out[30]~52_combout  = (\ALU|out[30]~51_combout ) # ((\ALU|Selector1~9_combout ) # ((\ALU|Selector32~0_combout  & \ALU|out[30]~50_combout )))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|out[30]~50_combout ),
	.datac(\ALU|out[30]~51_combout ),
	.datad(\ALU|Selector1~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~52 .lut_mask = 16'hFFF8;
defparam \ALU|out[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \ALU|out[14]~628 (
// Equation(s):
// \ALU|out[14]~628_combout  = (!\LATCH_aluIn|imm_ [2] & (!\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight3~0_combout  & !\LATCH_aluIn|imm_ [1])))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftRight3~0_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|out[14]~628_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~628 .lut_mask = 16'h0010;
defparam \ALU|out[14]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \ALU|Selector33~3 (
// Equation(s):
// \ALU|Selector33~3_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [29]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [30]))))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~3 .lut_mask = 16'h3202;
defparam \ALU|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~36 (
// Equation(s):
// \ALU|ShiftLeft1~36_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [27])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [28])))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~36 .lut_mask = 16'hB8B8;
defparam \ALU|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \ALU|Selector33~4 (
// Equation(s):
// \ALU|Selector33~4_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|Selector33~3_combout ) # ((\ALU|ShiftLeft1~36_combout  & \LATCH_aluIn|imm_ [1]))))

	.dataa(\ALU|Selector33~3_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~36_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~4 .lut_mask = 16'h3222;
defparam \ALU|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \ALU|Selector33~5 (
// Equation(s):
// \ALU|Selector33~5_combout  = (!\LATCH_aluIn|imm_ [2] & ((\ALU|Selector33~4_combout ) # ((\ALU|ShiftLeft1~38_combout  & \LATCH_aluIn|imm_ [3]))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~38_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|Selector33~4_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~5 .lut_mask = 16'h5540;
defparam \ALU|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \ALU|ShiftLeft1~35 (
// Equation(s):
// \ALU|ShiftLeft1~35_combout  = (\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~30_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|out[22]~46_combout ))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(gnd),
	.datac(\ALU|out[22]~46_combout ),
	.datad(\ALU|ShiftLeft1~30_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~35 .lut_mask = 16'hFA50;
defparam \ALU|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \ALU|ShiftLeft1~41 (
// Equation(s):
// \ALU|ShiftLeft1~41_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [23]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [24]))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [24]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [23]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~41 .lut_mask = 16'hE040;
defparam \ALU|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \ALU|ShiftLeft1~42 (
// Equation(s):
// \ALU|ShiftLeft1~42_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [25])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [26])))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(gnd),
	.datac(\LATCH_busB|out [25]),
	.datad(\LATCH_busB|out [26]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~42 .lut_mask = 16'hF5A0;
defparam \ALU|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \ALU|ShiftLeft1~43 (
// Equation(s):
// \ALU|ShiftLeft1~43_combout  = (\ALU|ShiftLeft1~41_combout ) # ((!\LATCH_aluIn|imm_ [1] & \ALU|ShiftLeft1~42_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftLeft1~41_combout ),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\ALU|ShiftLeft1~42_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~43 .lut_mask = 16'hCFCC;
defparam \ALU|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \ALU|Selector33~6 (
// Equation(s):
// \ALU|Selector33~6_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~40_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~43_combout )))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftLeft1~40_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|ShiftLeft1~43_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~6 .lut_mask = 16'h8A80;
defparam \ALU|Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \ALU|Selector33~7 (
// Equation(s):
// \ALU|Selector33~7_combout  = (\LATCH_aluIn|imm_ [4] & (((\ALU|ShiftLeft1~35_combout )))) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|Selector33~5_combout ) # ((\ALU|Selector33~6_combout ))))

	.dataa(\ALU|Selector33~5_combout ),
	.datab(\ALU|ShiftLeft1~35_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Selector33~6_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~7 .lut_mask = 16'hCFCA;
defparam \ALU|Selector33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \ALU|Selector33~8 (
// Equation(s):
// \ALU|Selector33~8_combout  = (\ALU|out[22]~44_combout ) # ((\ALU|Equal4~0_combout ) # ((\ALU|Equal2~1_combout  & !\ALU|ShiftRight2~0_combout )))

	.dataa(\ALU|out[22]~44_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight2~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~8 .lut_mask = 16'hFFAE;
defparam \ALU|Selector33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \ALU|Selector33~9 (
// Equation(s):
// \ALU|Selector33~9_combout  = (\ALU|Selector33~7_combout  & ((\ALU|Equal0~4_combout ) # ((\ALU|Selector33~8_combout  & \LATCH_busB|out [30])))) # (!\ALU|Selector33~7_combout  & (\ALU|Selector33~8_combout  & (\LATCH_busB|out [30])))

	.dataa(\ALU|Selector33~7_combout ),
	.datab(\ALU|Selector33~8_combout ),
	.datac(\LATCH_busB|out [30]),
	.datad(\ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Selector33~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector33~9 .lut_mask = 16'hEAC0;
defparam \ALU|Selector33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \ALU|out[30]~48 (
// Equation(s):
// \ALU|out[30]~48_combout  = (\ALU|Selector33~9_combout ) # ((\ALU|out[14]~628_combout  & \ALU|out[22]~47_combout ))

	.dataa(gnd),
	.datab(\ALU|out[14]~628_combout ),
	.datac(\ALU|out[22]~47_combout ),
	.datad(\ALU|Selector33~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~48 .lut_mask = 16'hFFC0;
defparam \ALU|out[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \ALU|out[30]~53 (
// Equation(s):
// \ALU|out[30]~53_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector33~2_combout ) # ((\ALU|out[30]~48_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[30]~52_combout ))))

	.dataa(\ALU|Selector33~2_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[30]~52_combout ),
	.datad(\ALU|out[30]~48_combout ),
	.cin(gnd),
	.combout(\ALU|out[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[30]~53 .lut_mask = 16'hFCB8;
defparam \ALU|out[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \LATCH_busC|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[30]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[30] .is_wysiwyg = "true";
defparam \LATCH_busC|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \REG_BANK|banco[23][30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[23][30] .is_wysiwyg = "true";
defparam \REG_BANK|banco[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux33~7 (
// Equation(s):
// \REG_BANK|Mux33~7_combout  = (\LATCH_DEC|selB_ [3] & (((\REG_BANK|banco[27][30]~q ) # (\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][30]~q  & ((!\LATCH_DEC|selB_ [2]))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[19][30]~q ),
	.datac(\REG_BANK|banco[27][30]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~7 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux33~8 (
// Equation(s):
// \REG_BANK|Mux33~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~7_combout  & ((\REG_BANK|banco[31][30]~q ))) # (!\REG_BANK|Mux33~7_combout  & (\REG_BANK|banco[23][30]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][30]~q ),
	.datac(\REG_BANK|banco[31][30]~q ),
	.datad(\REG_BANK|Mux33~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \REG_BANK|Mux33~0 (
// Equation(s):
// \REG_BANK|Mux33~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][30]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][30]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[25][30]~q ),
	.datad(\REG_BANK|banco[17][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux33~1 (
// Equation(s):
// \REG_BANK|Mux33~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~0_combout  & (\REG_BANK|banco[29][30]~q )) # (!\REG_BANK|Mux33~0_combout  & ((\REG_BANK|banco[21][30]~q ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[29][30]~q ),
	.datac(\REG_BANK|banco[21][30]~q ),
	.datad(\REG_BANK|Mux33~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux33~2 (
// Equation(s):
// \REG_BANK|Mux33~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][30]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][30]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][30]~q ),
	.datad(\REG_BANK|banco[22][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux33~3 (
// Equation(s):
// \REG_BANK|Mux33~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~2_combout  & (\REG_BANK|banco[30][30]~q )) # (!\REG_BANK|Mux33~2_combout  & ((\REG_BANK|banco[26][30]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux33~2_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux33~2_combout ),
	.datac(\REG_BANK|banco[30][30]~q ),
	.datad(\REG_BANK|banco[26][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~3 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \REG_BANK|Mux33~4 (
// Equation(s):
// \REG_BANK|Mux33~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][30]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][30]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][30]~q ),
	.datad(\REG_BANK|banco[20][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \REG_BANK|Mux33~5 (
// Equation(s):
// \REG_BANK|Mux33~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~4_combout  & ((\REG_BANK|banco[28][30]~q ))) # (!\REG_BANK|Mux33~4_combout  & (\REG_BANK|banco[24][30]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux33~4_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[24][30]~q ),
	.datac(\REG_BANK|banco[28][30]~q ),
	.datad(\REG_BANK|Mux33~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~5 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux33~6 (
// Equation(s):
// \REG_BANK|Mux33~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux33~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~5_combout )))))

	.dataa(\REG_BANK|Mux33~3_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux33~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~6 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux33~9 (
// Equation(s):
// \REG_BANK|Mux33~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux33~6_combout  & (\REG_BANK|Mux33~8_combout )) # (!\REG_BANK|Mux33~6_combout  & ((\REG_BANK|Mux33~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux33~6_combout ))))

	.dataa(\REG_BANK|Mux33~8_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux33~1_combout ),
	.datad(\REG_BANK|Mux33~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux33~17 (
// Equation(s):
// \REG_BANK|Mux33~17_combout  = (\LATCH_DEC|selB_ [1] & (((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][30]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[13][30]~q ),
	.datac(\REG_BANK|banco[12][30]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~17 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux33~18 (
// Equation(s):
// \REG_BANK|Mux33~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~17_combout  & (\REG_BANK|banco[15][30]~q )) # (!\REG_BANK|Mux33~17_combout  & ((\REG_BANK|banco[14][30]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux33~17_combout ))))

	.dataa(\REG_BANK|banco[15][30]~q ),
	.datab(\REG_BANK|banco[14][30]~q ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux33~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~18 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux33~14 (
// Equation(s):
// \REG_BANK|Mux33~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][30]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][30]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[3][30]~q ),
	.datad(\REG_BANK|banco[1][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~14 .lut_mask = 16'hA280;
defparam \REG_BANK|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux33~15 (
// Equation(s):
// \REG_BANK|Mux33~15_combout  = (\REG_BANK|Mux33~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[2][30]~q  & \LATCH_DEC|selB_ [1])))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[2][30]~q ),
	.datac(\REG_BANK|Mux33~14_combout ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux33~12 (
// Equation(s):
// \REG_BANK|Mux33~12_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][30]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][30]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][30]~q ),
	.datad(\REG_BANK|banco[10][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \REG_BANK|Mux33~13 (
// Equation(s):
// \REG_BANK|Mux33~13_combout  = (\REG_BANK|Mux33~12_combout  & (((\REG_BANK|banco[11][30]~q )) # (!\LATCH_DEC|selB_ [0]))) # (!\REG_BANK|Mux33~12_combout  & (\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[9][30]~q )))

	.dataa(\REG_BANK|Mux33~12_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][30]~q ),
	.datad(\REG_BANK|banco[11][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~13 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \REG_BANK|Mux33~16 (
// Equation(s):
// \REG_BANK|Mux33~16_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux33~13_combout ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux33~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux33~15_combout ),
	.datad(\REG_BANK|Mux33~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux33~10 (
// Equation(s):
// \REG_BANK|Mux33~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][30]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][30]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][30]~q ),
	.datad(\REG_BANK|banco[5][30]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux33~11 (
// Equation(s):
// \REG_BANK|Mux33~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux33~10_combout  & (\REG_BANK|banco[7][30]~q )) # (!\REG_BANK|Mux33~10_combout  & ((\REG_BANK|banco[6][30]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux33~10_combout ))))

	.dataa(\REG_BANK|banco[7][30]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][30]~q ),
	.datad(\REG_BANK|Mux33~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \REG_BANK|Mux33~19 (
// Equation(s):
// \REG_BANK|Mux33~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux33~16_combout  & (\REG_BANK|Mux33~18_combout )) # (!\REG_BANK|Mux33~16_combout  & ((\REG_BANK|Mux33~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux33~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux33~18_combout ),
	.datac(\REG_BANK|Mux33~16_combout ),
	.datad(\REG_BANK|Mux33~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~19 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux33~20 (
// Equation(s):
// \REG_BANK|Mux33~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux33~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux33~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux33~9_combout ),
	.datad(\REG_BANK|Mux33~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux33~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \LATCH_busB|out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux33~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[30] .is_wysiwyg = "true";
defparam \LATCH_busB|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \ALU|out[14]~377 (
// Equation(s):
// \ALU|out[14]~377_combout  = (\ALU|out[14]~376_combout  & ((\ALU|Selector16~0_combout  & (\LATCH_busB|out [30])) # (!\ALU|Selector16~0_combout  & ((\LATCH_busB|out [31])))))

	.dataa(\ALU|Selector16~0_combout ),
	.datab(\LATCH_busB|out [30]),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|out[14]~376_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~377 .lut_mask = 16'hD800;
defparam \ALU|out[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \ALU|out[14]~378 (
// Equation(s):
// \ALU|out[14]~378_combout  = (\ALU|out[14]~377_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busA|out [14] $ (\LATCH_busB|out [14]))))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busB|out [14]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[14]~377_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~378 .lut_mask = 16'hFF60;
defparam \ALU|out[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \ALU|out[14]~650 (
// Equation(s):
// \ALU|out[14]~650_combout  = (\ALU|Equal4~0_combout  & (((\LATCH_busA|out [14]) # (\LATCH_busB|out [14])))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal5~0_combout  & (\LATCH_busA|out [14] & \LATCH_busB|out [14])))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [14]),
	.datad(\LATCH_busB|out [14]),
	.cin(gnd),
	.combout(\ALU|out[14]~650_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~650 .lut_mask = 16'hECC0;
defparam \ALU|out[14]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \ALU|out[14]~375 (
// Equation(s):
// \ALU|out[14]~375_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~28_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~28_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~28_combout ),
	.datad(\ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~375 .lut_mask = 16'hA280;
defparam \ALU|out[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \ALU|out[14]~373 (
// Equation(s):
// \ALU|out[14]~373_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & ((\ALU|ShiftRight1~16_combout ))) # (!\LATCH_busA|out [3] & (\ALU|ShiftRight1~37_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|ShiftRight1~37_combout ),
	.datac(\ALU|ShiftRight1~16_combout ),
	.datad(\ALU|out[14]~350_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~373 .lut_mask = 16'hE400;
defparam \ALU|out[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \ALU|out[14]~372 (
// Equation(s):
// \ALU|out[14]~372_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & (\ALU|ShiftRight1~8_combout )) # (!\LATCH_busA|out [3] & ((\ALU|ShiftRight1~31_combout )))))

	.dataa(\ALU|out[14]~350_combout ),
	.datab(\ALU|ShiftRight1~8_combout ),
	.datac(\ALU|ShiftRight1~31_combout ),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|out[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~372 .lut_mask = 16'h88A0;
defparam \ALU|out[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \ALU|out[14]~371 (
// Equation(s):
// \ALU|out[14]~371_combout  = (\ALU|out[14]~370_combout  & ((\ALU|out[14]~629_combout ) # ((\ALU|out[8]~59_combout  & \ALU|ShiftLeft0~43_combout )))) # (!\ALU|out[14]~370_combout  & (((\ALU|out[8]~59_combout  & \ALU|ShiftLeft0~43_combout ))))

	.dataa(\ALU|out[14]~370_combout ),
	.datab(\ALU|out[14]~629_combout ),
	.datac(\ALU|out[8]~59_combout ),
	.datad(\ALU|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~371 .lut_mask = 16'hF888;
defparam \ALU|out[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \ALU|out[14]~374 (
// Equation(s):
// \ALU|out[14]~374_combout  = (\ALU|out[14]~371_combout ) # ((\LATCH_busA|out [2] & ((\ALU|out[14]~372_combout ))) # (!\LATCH_busA|out [2] & (\ALU|out[14]~373_combout )))

	.dataa(\ALU|out[14]~373_combout ),
	.datab(\ALU|out[14]~372_combout ),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|out[14]~371_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~374 .lut_mask = 16'hFFCA;
defparam \ALU|out[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \ALU|out[14]~651 (
// Equation(s):
// \ALU|out[14]~651_combout  = (\ALU|out[14]~378_combout ) # ((\ALU|out[14]~650_combout ) # ((\ALU|out[14]~375_combout ) # (\ALU|out[14]~374_combout )))

	.dataa(\ALU|out[14]~378_combout ),
	.datab(\ALU|out[14]~650_combout ),
	.datac(\ALU|out[14]~375_combout ),
	.datad(\ALU|out[14]~374_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~651_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~651 .lut_mask = 16'hFFFE;
defparam \ALU|out[14]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \ALU|out[14]~380 (
// Equation(s):
// \ALU|out[14]~380_combout  = (\ALU|out[14]~360_combout  & ((\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight3~18_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|out[14]~379_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|out[14]~379_combout ),
	.datac(\ALU|out[14]~360_combout ),
	.datad(\ALU|ShiftRight3~18_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~380 .lut_mask = 16'hE040;
defparam \ALU|out[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \ALU|out[14]~382 (
// Equation(s):
// \ALU|out[14]~382_combout  = (\ALU|out[14]~79_combout  & ((\ALU|ShiftLeft1~35_combout ) # ((\ALU|out[14]~381_combout  & \ALU|out[14]~628_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|out[14]~381_combout  & (\ALU|out[14]~628_combout )))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|out[14]~381_combout ),
	.datac(\ALU|out[14]~628_combout ),
	.datad(\ALU|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~382 .lut_mask = 16'hEAC0;
defparam \ALU|out[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \ALU|out[14]~383 (
// Equation(s):
// \ALU|out[14]~383_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout  & ((\LATCH_aluIn|imm_ [11]) # (\LATCH_busB|out [14]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [14]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~383 .lut_mask = 16'hA800;
defparam \ALU|out[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \ALU|out[14]~385 (
// Equation(s):
// \ALU|out[14]~385_combout  = (\ALU|out[14]~384_combout  & ((\ALU|out[14]~45_combout  & ((\LATCH_busB|out [30]))) # (!\ALU|out[14]~45_combout  & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|out[14]~384_combout ),
	.datac(\ALU|out[14]~45_combout ),
	.datad(\LATCH_busB|out [30]),
	.cin(gnd),
	.combout(\ALU|out[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~385 .lut_mask = 16'hC808;
defparam \ALU|out[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \ALU|out[14]~386 (
// Equation(s):
// \ALU|out[14]~386_combout  = (\ALU|out[14]~385_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [14] $ (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[14]~385_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~386 .lut_mask = 16'hFF60;
defparam \ALU|out[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \ALU|out[14]~387 (
// Equation(s):
// \ALU|out[14]~387_combout  = (\ALU|out[14]~383_combout ) # ((\ALU|out[14]~386_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~28_combout )))

	.dataa(\ALU|out[14]~383_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Add2~28_combout ),
	.datad(\ALU|out[14]~386_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~387 .lut_mask = 16'hFFBA;
defparam \ALU|out[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \ALU|out[14]~388 (
// Equation(s):
// \ALU|out[14]~388_combout  = (\ALU|out[14]~382_combout ) # ((\ALU|out[14]~387_combout ) # ((\LATCH_busB|out [14] & \ALU|out[22]~44_combout )))

	.dataa(\ALU|out[14]~382_combout ),
	.datab(\LATCH_busB|out [14]),
	.datac(\ALU|out[22]~44_combout ),
	.datad(\ALU|out[14]~387_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~388 .lut_mask = 16'hFFEA;
defparam \ALU|out[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \ALU|out[14]~389 (
// Equation(s):
// \ALU|out[14]~389_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[14]~380_combout ) # (\ALU|out[14]~388_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[14]~651_combout ))

	.dataa(\ALU|out[14]~651_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[14]~380_combout ),
	.datad(\ALU|out[14]~388_combout ),
	.cin(gnd),
	.combout(\ALU|out[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[14]~389 .lut_mask = 16'hEEE2;
defparam \ALU|out[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \LATCH_busC|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[14]~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[14] .is_wysiwyg = "true";
defparam \LATCH_busC|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \REG_BANK|banco[7][14]~feeder (
// Equation(s):
// \REG_BANK|banco[7][14]~feeder_combout  = \LATCH_busC|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [14]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][14]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \REG_BANK|banco[7][14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][14] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux49~10 (
// Equation(s):
// \REG_BANK|Mux49~10_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][14]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][14]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][14]~q ),
	.datad(\REG_BANK|banco[5][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux49~11 (
// Equation(s):
// \REG_BANK|Mux49~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux49~10_combout  & (\REG_BANK|banco[7][14]~q )) # (!\REG_BANK|Mux49~10_combout  & ((\REG_BANK|banco[6][14]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux49~10_combout ))))

	.dataa(\REG_BANK|banco[7][14]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][14]~q ),
	.datad(\REG_BANK|Mux49~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \REG_BANK|Mux49~17 (
// Equation(s):
// \REG_BANK|Mux49~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][14]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][14]~q ),
	.datad(\REG_BANK|banco[12][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \REG_BANK|Mux49~18 (
// Equation(s):
// \REG_BANK|Mux49~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux49~17_combout  & (\REG_BANK|banco[15][14]~q )) # (!\REG_BANK|Mux49~17_combout  & ((\REG_BANK|banco[14][14]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux49~17_combout ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|banco[15][14]~q ),
	.datac(\REG_BANK|Mux49~17_combout ),
	.datad(\REG_BANK|banco[14][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~18 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux49~12 (
// Equation(s):
// \REG_BANK|Mux49~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][14]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][14]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[10][14]~q ),
	.datac(\REG_BANK|banco[8][14]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~12 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux49~13 (
// Equation(s):
// \REG_BANK|Mux49~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux49~12_combout  & (\REG_BANK|banco[11][14]~q )) # (!\REG_BANK|Mux49~12_combout  & ((\REG_BANK|banco[9][14]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux49~12_combout ))))

	.dataa(\REG_BANK|banco[11][14]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][14]~q ),
	.datad(\REG_BANK|Mux49~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \REG_BANK|Mux49~14 (
// Equation(s):
// \REG_BANK|Mux49~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[3][14]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[1][14]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[1][14]~q ),
	.datac(\REG_BANK|banco[3][14]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~14 .lut_mask = 16'hA088;
defparam \REG_BANK|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \REG_BANK|Mux49~15 (
// Equation(s):
// \REG_BANK|Mux49~15_combout  = (\REG_BANK|Mux49~14_combout ) # ((\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & \REG_BANK|banco[2][14]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[2][14]~q ),
	.datad(\REG_BANK|Mux49~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~15 .lut_mask = 16'hFF20;
defparam \REG_BANK|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux49~16 (
// Equation(s):
// \REG_BANK|Mux49~16_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~13_combout ) # ((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & (((!\LATCH_DEC|selB_ [2] & \REG_BANK|Mux49~15_combout ))))

	.dataa(\REG_BANK|Mux49~13_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux49~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~16 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux49~19 (
// Equation(s):
// \REG_BANK|Mux49~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~16_combout  & ((\REG_BANK|Mux49~18_combout ))) # (!\REG_BANK|Mux49~16_combout  & (\REG_BANK|Mux49~11_combout )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~16_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|Mux49~11_combout ),
	.datac(\REG_BANK|Mux49~18_combout ),
	.datad(\REG_BANK|Mux49~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux49~7 (
// Equation(s):
// \REG_BANK|Mux49~7_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[27][14]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[19][14]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[19][14]~q ),
	.datad(\REG_BANK|banco[27][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux49~8 (
// Equation(s):
// \REG_BANK|Mux49~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~7_combout  & ((\REG_BANK|banco[31][14]~q ))) # (!\REG_BANK|Mux49~7_combout  & (\REG_BANK|banco[23][14]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~7_combout ))))

	.dataa(\REG_BANK|banco[23][14]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[31][14]~q ),
	.datad(\REG_BANK|Mux49~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~8 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux49~0 (
// Equation(s):
// \REG_BANK|Mux49~0_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2]) # (\REG_BANK|banco[25][14]~q )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][14]~q  & (!\LATCH_DEC|selB_ [2])))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[17][14]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[25][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~0 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux49~1 (
// Equation(s):
// \REG_BANK|Mux49~1_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux49~0_combout  & ((\REG_BANK|banco[29][14]~q ))) # (!\REG_BANK|Mux49~0_combout  & (\REG_BANK|banco[21][14]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux49~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[21][14]~q ),
	.datac(\REG_BANK|banco[29][14]~q ),
	.datad(\REG_BANK|Mux49~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux49~4 (
// Equation(s):
// \REG_BANK|Mux49~4_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[20][14]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][14]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][14]~q ),
	.datad(\REG_BANK|banco[20][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux49~5 (
// Equation(s):
// \REG_BANK|Mux49~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~4_combout  & ((\REG_BANK|banco[28][14]~q ))) # (!\REG_BANK|Mux49~4_combout  & (\REG_BANK|banco[24][14]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux49~4_combout ))))

	.dataa(\REG_BANK|banco[24][14]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[28][14]~q ),
	.datad(\REG_BANK|Mux49~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux49~2 (
// Equation(s):
// \REG_BANK|Mux49~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][14]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][14]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][14]~q ),
	.datad(\REG_BANK|banco[22][14]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux49~3 (
// Equation(s):
// \REG_BANK|Mux49~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux49~2_combout  & ((\REG_BANK|banco[30][14]~q ))) # (!\REG_BANK|Mux49~2_combout  & (\REG_BANK|banco[26][14]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux49~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][14]~q ),
	.datac(\REG_BANK|banco[30][14]~q ),
	.datad(\REG_BANK|Mux49~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux49~6 (
// Equation(s):
// \REG_BANK|Mux49~6_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|Mux49~3_combout )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|Mux49~5_combout )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux49~5_combout ),
	.datad(\REG_BANK|Mux49~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux49~9 (
// Equation(s):
// \REG_BANK|Mux49~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux49~6_combout  & (\REG_BANK|Mux49~8_combout )) # (!\REG_BANK|Mux49~6_combout  & ((\REG_BANK|Mux49~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux49~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux49~8_combout ),
	.datac(\REG_BANK|Mux49~1_combout ),
	.datad(\REG_BANK|Mux49~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~9 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux49~20 (
// Equation(s):
// \REG_BANK|Mux49~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux49~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux49~19_combout ))

	.dataa(\LATCH_DEC|selB_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux49~19_combout ),
	.datad(\REG_BANK|Mux49~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux49~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \LATCH_busB|out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_BANK|Mux49~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[14] .is_wysiwyg = "true";
defparam \LATCH_busB|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \ALU|ShiftRight0~23 (
// Equation(s):
// \ALU|ShiftRight0~23_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [16]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [14]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [14]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~23 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \ALU|ShiftRight0~25 (
// Equation(s):
// \ALU|ShiftRight0~25_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~23_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight0~24_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight0~23_combout ),
	.datac(\ALU|ShiftRight0~24_combout ),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~25 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \ALU|out[13]~400 (
// Equation(s):
// \ALU|out[13]~400_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~20_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~25_combout ))

	.dataa(\ALU|ShiftRight0~25_combout ),
	.datab(gnd),
	.datac(\LATCH_busA|out [2]),
	.datad(\ALU|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~400 .lut_mask = 16'hFA0A;
defparam \ALU|out[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \ALU|out[13]~399 (
// Equation(s):
// \ALU|out[13]~399_combout  = (\LATCH_busA|out [2] & (\ALU|ShiftRight0~7_combout )) # (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~16_combout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\ALU|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~399 .lut_mask = 16'hDD88;
defparam \ALU|out[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \ALU|out[13]~401 (
// Equation(s):
// \ALU|out[13]~401_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & ((\ALU|out[13]~399_combout ))) # (!\LATCH_busA|out [3] & (\ALU|out[13]~400_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|out[13]~400_combout ),
	.datac(\ALU|out[13]~399_combout ),
	.datad(\ALU|out[14]~350_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~401 .lut_mask = 16'hE400;
defparam \ALU|out[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \ALU|out[13]~391 (
// Equation(s):
// \ALU|out[13]~391_combout  = (\ALU|out[14]~390_combout  & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~14_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~16_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\ALU|ShiftRight2~16_combout ),
	.datac(\ALU|out[14]~390_combout ),
	.datad(\ALU|ShiftRight2~14_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~391 .lut_mask = 16'hE040;
defparam \ALU|out[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \ALU|out[13]~393 (
// Equation(s):
// \ALU|out[13]~393_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [13]) # ((\LATCH_aluIn|imm_ [11])))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busB|out [13] $ (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_busB|out [13]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~393 .lut_mask = 16'hDAC8;
defparam \ALU|out[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \ALU|out[13]~647 (
// Equation(s):
// \ALU|out[13]~647_combout  = (!\LATCH_aluIn|aluCtrl_ [0] & (!\LATCH_aluIn|aluCtrl_ [2] & (!\LATCH_aluIn|aluCtrl_ [1] & \ALU|Add2~26_combout )))

	.dataa(\LATCH_aluIn|aluCtrl_ [0]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\ALU|Add2~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~647_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~647 .lut_mask = 16'h0100;
defparam \ALU|out[13]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \ALU|out[13]~394 (
// Equation(s):
// \ALU|out[13]~394_combout  = (\ALU|out[13]~393_combout ) # ((\ALU|out[13]~647_combout ) # ((\ALU|out[14]~384_combout  & \ALU|out[29]~80_combout )))

	.dataa(\ALU|out[14]~384_combout ),
	.datab(\ALU|out[13]~393_combout ),
	.datac(\ALU|out[13]~647_combout ),
	.datad(\ALU|out[29]~80_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~394 .lut_mask = 16'hFEFC;
defparam \ALU|out[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \ALU|out[13]~392 (
// Equation(s):
// \ALU|out[13]~392_combout  = (\ALU|out[14]~79_combout  & ((\ALU|ShiftLeft1~52_combout ) # ((\ALU|out[13]~630_combout  & \ALU|out[14]~381_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|out[13]~630_combout  & (\ALU|out[14]~381_combout )))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|out[13]~630_combout ),
	.datac(\ALU|out[14]~381_combout ),
	.datad(\ALU|ShiftLeft1~52_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~392 .lut_mask = 16'hEAC0;
defparam \ALU|out[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \ALU|out[13]~395 (
// Equation(s):
// \ALU|out[13]~395_combout  = (\ALU|out[13]~394_combout ) # ((\ALU|out[13]~392_combout ) # ((\LATCH_busB|out [13] & \ALU|out[22]~44_combout )))

	.dataa(\LATCH_busB|out [13]),
	.datab(\ALU|out[22]~44_combout ),
	.datac(\ALU|out[13]~394_combout ),
	.datad(\ALU|out[13]~392_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~395 .lut_mask = 16'hFFF8;
defparam \ALU|out[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \ALU|out[13]~396 (
// Equation(s):
// \ALU|out[13]~396_combout  = (\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~20_combout )) # (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~26_combout )))

	.dataa(\ALU|ShiftRight2~20_combout ),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~396 .lut_mask = 16'hAFA0;
defparam \ALU|out[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \ALU|out[13]~398 (
// Equation(s):
// \ALU|out[13]~398_combout  = (\ALU|out[13]~391_combout ) # ((\ALU|out[13]~395_combout ) # ((!\ALU|out[14]~397_combout  & \ALU|out[13]~396_combout )))

	.dataa(\ALU|out[13]~391_combout ),
	.datab(\ALU|out[14]~397_combout ),
	.datac(\ALU|out[13]~395_combout ),
	.datad(\ALU|out[13]~396_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~398 .lut_mask = 16'hFBFA;
defparam \ALU|out[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \ALU|out[13]~402 (
// Equation(s):
// \ALU|out[13]~402_combout  = (\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftRight0~0_combout  & (\LATCH_busA|out [4] & \ALU|Equal1~1_combout )))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|ShiftRight0~0_combout ),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~402 .lut_mask = 16'h8000;
defparam \ALU|out[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \ALU|out[13]~404 (
// Equation(s):
// \ALU|out[13]~404_combout  = (\ALU|Equal4~0_combout  & (((\LATCH_busA|out [13]) # (\LATCH_busB|out [13])))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_busA|out [13] $ (\LATCH_busB|out [13]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busA|out [13]),
	.datac(\LATCH_busB|out [13]),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~404 .lut_mask = 16'hFC28;
defparam \ALU|out[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \ALU|out[13]~403 (
// Equation(s):
// \ALU|out[13]~403_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~26_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~26_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~26_combout ),
	.datad(\ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~403 .lut_mask = 16'hA280;
defparam \ALU|out[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \ALU|out[13]~405 (
// Equation(s):
// \ALU|out[13]~405_combout  = (\ALU|out[13]~404_combout ) # ((\ALU|out[13]~403_combout ) # ((\ALU|out[29]~55_combout  & \ALU|out[14]~376_combout )))

	.dataa(\ALU|out[29]~55_combout ),
	.datab(\ALU|out[13]~404_combout ),
	.datac(\ALU|out[14]~376_combout ),
	.datad(\ALU|out[13]~403_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~405 .lut_mask = 16'hFFEC;
defparam \ALU|out[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \ALU|out[13]~406 (
// Equation(s):
// \ALU|out[13]~406_combout  = (\ALU|out[13]~405_combout ) # ((\ALU|Equal5~0_combout  & (\LATCH_busB|out [13] & \LATCH_busA|out [13])))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busB|out [13]),
	.datac(\LATCH_busA|out [13]),
	.datad(\ALU|out[13]~405_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~406 .lut_mask = 16'hFF80;
defparam \ALU|out[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \ALU|out[13]~407 (
// Equation(s):
// \ALU|out[13]~407_combout  = (\ALU|out[13]~402_combout ) # ((\ALU|out[13]~406_combout ) # ((\ALU|ShiftLeft0~60_combout  & \ALU|out[8]~59_combout )))

	.dataa(\ALU|out[13]~402_combout ),
	.datab(\ALU|out[13]~406_combout ),
	.datac(\ALU|ShiftLeft0~60_combout ),
	.datad(\ALU|out[8]~59_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~407 .lut_mask = 16'hFEEE;
defparam \ALU|out[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \ALU|out[13]~408 (
// Equation(s):
// \ALU|out[13]~408_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[13]~398_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[13]~401_combout ) # ((\ALU|out[13]~407_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[13]~401_combout ),
	.datac(\ALU|out[13]~398_combout ),
	.datad(\ALU|out[13]~407_combout ),
	.cin(gnd),
	.combout(\ALU|out[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[13]~408 .lut_mask = 16'hF5E4;
defparam \ALU|out[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \LATCH_busC|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[13]~408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[13] .is_wysiwyg = "true";
defparam \LATCH_busC|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \REG_BANK|banco[29][13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[29][13] .is_wysiwyg = "true";
defparam \REG_BANK|banco[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux50~0 (
// Equation(s):
// \REG_BANK|Mux50~0_combout  = (\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3]) # ((\REG_BANK|banco[21][13]~q )))) # (!\LATCH_DEC|selB_ [2] & (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[17][13]~q )))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[17][13]~q ),
	.datad(\REG_BANK|banco[21][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux50~1 (
// Equation(s):
// \REG_BANK|Mux50~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~0_combout  & (\REG_BANK|banco[29][13]~q )) # (!\REG_BANK|Mux50~0_combout  & ((\REG_BANK|banco[25][13]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~0_combout ))))

	.dataa(\REG_BANK|banco[29][13]~q ),
	.datab(\REG_BANK|banco[25][13]~q ),
	.datac(\LATCH_DEC|selB_ [3]),
	.datad(\REG_BANK|Mux50~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~1 .lut_mask = 16'hAFC0;
defparam \REG_BANK|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \REG_BANK|Mux50~7 (
// Equation(s):
// \REG_BANK|Mux50~7_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][13]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][13]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][13]~q ),
	.datad(\REG_BANK|banco[23][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~7 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \REG_BANK|Mux50~8 (
// Equation(s):
// \REG_BANK|Mux50~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~7_combout  & (\REG_BANK|banco[31][13]~q )) # (!\REG_BANK|Mux50~7_combout  & ((\REG_BANK|banco[27][13]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~7_combout ))))

	.dataa(\REG_BANK|banco[31][13]~q ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[27][13]~q ),
	.datad(\REG_BANK|Mux50~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux50~2 (
// Equation(s):
// \REG_BANK|Mux50~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][13]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][13]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][13]~q ),
	.datad(\REG_BANK|banco[26][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux50~3 (
// Equation(s):
// \REG_BANK|Mux50~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~2_combout  & ((\REG_BANK|banco[30][13]~q ))) # (!\REG_BANK|Mux50~2_combout  & (\REG_BANK|banco[22][13]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux50~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[22][13]~q ),
	.datac(\REG_BANK|banco[30][13]~q ),
	.datad(\REG_BANK|Mux50~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux50~4 (
// Equation(s):
// \REG_BANK|Mux50~4_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[24][13]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[16][13]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[16][13]~q ),
	.datad(\REG_BANK|banco[24][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux50~5 (
// Equation(s):
// \REG_BANK|Mux50~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~4_combout  & ((\REG_BANK|banco[28][13]~q ))) # (!\REG_BANK|Mux50~4_combout  & (\REG_BANK|banco[20][13]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux50~4_combout ))))

	.dataa(\REG_BANK|banco[20][13]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][13]~q ),
	.datad(\REG_BANK|Mux50~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux50~6 (
// Equation(s):
// \REG_BANK|Mux50~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux50~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~5_combout )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux50~3_combout ),
	.datad(\REG_BANK|Mux50~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux50~9 (
// Equation(s):
// \REG_BANK|Mux50~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux50~6_combout  & ((\REG_BANK|Mux50~8_combout ))) # (!\REG_BANK|Mux50~6_combout  & (\REG_BANK|Mux50~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux50~6_combout ))))

	.dataa(\REG_BANK|Mux50~1_combout ),
	.datab(\REG_BANK|Mux50~8_combout ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux50~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~9 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \REG_BANK|Mux50~10 (
// Equation(s):
// \REG_BANK|Mux50~10_combout  = (\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0]) # ((\REG_BANK|banco[10][13]~q )))) # (!\LATCH_DEC|selB_ [1] & (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[8][13]~q )))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][13]~q ),
	.datad(\REG_BANK|banco[10][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux50~11 (
// Equation(s):
// \REG_BANK|Mux50~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux50~10_combout  & ((\REG_BANK|banco[11][13]~q ))) # (!\REG_BANK|Mux50~10_combout  & (\REG_BANK|banco[9][13]~q )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux50~10_combout ))))

	.dataa(\REG_BANK|banco[9][13]~q ),
	.datab(\REG_BANK|banco[11][13]~q ),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux50~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~11 .lut_mask = 16'hCFA0;
defparam \REG_BANK|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux50~17 (
// Equation(s):
// \REG_BANK|Mux50~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][13]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][13]~q ),
	.datad(\REG_BANK|banco[12][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \REG_BANK|Mux50~18 (
// Equation(s):
// \REG_BANK|Mux50~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~17_combout  & (\REG_BANK|banco[15][13]~q )) # (!\REG_BANK|Mux50~17_combout  & ((\REG_BANK|banco[14][13]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux50~17_combout ))))

	.dataa(\REG_BANK|banco[15][13]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[14][13]~q ),
	.datad(\REG_BANK|Mux50~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~18 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \REG_BANK|Mux50~12 (
// Equation(s):
// \REG_BANK|Mux50~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][13]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][13]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][13]~q ),
	.datad(\REG_BANK|banco[5][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux50~13 (
// Equation(s):
// \REG_BANK|Mux50~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux50~12_combout  & (\REG_BANK|banco[7][13]~q )) # (!\REG_BANK|Mux50~12_combout  & ((\REG_BANK|banco[6][13]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux50~12_combout ))))

	.dataa(\REG_BANK|banco[7][13]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][13]~q ),
	.datad(\REG_BANK|Mux50~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux50~14 (
// Equation(s):
// \REG_BANK|Mux50~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][13]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][13]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][13]~q ),
	.datad(\REG_BANK|banco[1][13]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~14 .lut_mask = 16'hC480;
defparam \REG_BANK|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux50~15 (
// Equation(s):
// \REG_BANK|Mux50~15_combout  = (\REG_BANK|Mux50~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][13]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][13]~q ),
	.datad(\REG_BANK|Mux50~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux50~16 (
// Equation(s):
// \REG_BANK|Mux50~16_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux50~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux50~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux50~13_combout ),
	.datad(\REG_BANK|Mux50~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux50~19 (
// Equation(s):
// \REG_BANK|Mux50~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux50~16_combout  & ((\REG_BANK|Mux50~18_combout ))) # (!\REG_BANK|Mux50~16_combout  & (\REG_BANK|Mux50~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux50~16_combout ))))

	.dataa(\REG_BANK|Mux50~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux50~18_combout ),
	.datad(\REG_BANK|Mux50~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux50~20 (
// Equation(s):
// \REG_BANK|Mux50~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux50~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux50~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux50~9_combout ),
	.datad(\REG_BANK|Mux50~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux50~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \LATCH_busB|out[13]~feeder (
// Equation(s):
// \LATCH_busB|out[13]~feeder_combout  = \REG_BANK|Mux50~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux50~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[13]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \LATCH_busB|out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[13] .is_wysiwyg = "true";
defparam \LATCH_busB|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \ALU|ShiftRight0~24 (
// Equation(s):
// \ALU|ShiftRight0~24_combout  = (\LATCH_busA|out [1] & ((\LATCH_busB|out [15]))) # (!\LATCH_busA|out [1] & (\LATCH_busB|out [13]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [13]),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~24 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \ALU|ShiftRight0~26 (
// Equation(s):
// \ALU|ShiftRight0~26_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight0~24_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight1~38_combout )))

	.dataa(gnd),
	.datab(\ALU|ShiftRight0~24_combout ),
	.datac(\LATCH_busA|out [0]),
	.datad(\ALU|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~26 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \ALU|ShiftRight1~48 (
// Equation(s):
// \ALU|ShiftRight1~48_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [5]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [4]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [4]),
	.datac(\LATCH_busB|out [5]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~48 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \ALU|ShiftRight0~35 (
// Equation(s):
// \ALU|ShiftRight0~35_combout  = (\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [7]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [6]))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [6]),
	.datac(\LATCH_busB|out [7]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~35 .lut_mask = 16'hA088;
defparam \ALU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \ALU|ShiftRight0~36 (
// Equation(s):
// \ALU|ShiftRight0~36_combout  = (\ALU|ShiftRight0~35_combout ) # ((\ALU|ShiftRight1~48_combout  & !\LATCH_busA|out [1]))

	.dataa(gnd),
	.datab(\ALU|ShiftRight1~48_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~36 .lut_mask = 16'hFF0C;
defparam \ALU|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \ALU|ShiftRight0~40 (
// Equation(s):
// \ALU|ShiftRight0~40_combout  = (\LATCH_busA|out [2] & ((\LATCH_busA|out [3] & (\ALU|ShiftRight0~26_combout )) # (!\LATCH_busA|out [3] & ((\ALU|ShiftRight0~36_combout )))))

	.dataa(\ALU|ShiftRight0~26_combout ),
	.datab(\ALU|ShiftRight0~36_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~40 .lut_mask = 16'hAC00;
defparam \ALU|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneive_lcell_comb \ALU|ShiftRight0~37 (
// Equation(s):
// \ALU|ShiftRight0~37_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [1]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [0]))))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~37 .lut_mask = 16'h3202;
defparam \ALU|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \ALU|ShiftRight1~50 (
// Equation(s):
// \ALU|ShiftRight1~50_combout  = (\LATCH_busA|out [0] & (\LATCH_busB|out [3])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [2])))

	.dataa(\LATCH_busB|out [3]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~50 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \ALU|ShiftRight0~38 (
// Equation(s):
// \ALU|ShiftRight0~38_combout  = (!\LATCH_busA|out [3] & ((\ALU|ShiftRight0~37_combout ) # ((\LATCH_busA|out [1] & \ALU|ShiftRight1~50_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|ShiftRight0~37_combout ),
	.datad(\ALU|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~38 .lut_mask = 16'h5450;
defparam \ALU|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneive_lcell_comb \ALU|ShiftRight0~39 (
// Equation(s):
// \ALU|ShiftRight0~39_combout  = (!\LATCH_busA|out [2] & ((\ALU|ShiftRight0~38_combout ) # ((\LATCH_busA|out [3] & \ALU|ShiftRight0~32_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight0~38_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~39 .lut_mask = 16'h5444;
defparam \ALU|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \ALU|ShiftRight0~41 (
// Equation(s):
// \ALU|ShiftRight0~41_combout  = (\LATCH_busA|out [4] & (((\ALU|ShiftRight0~22_combout )))) # (!\LATCH_busA|out [4] & ((\ALU|ShiftRight0~40_combout ) # ((\ALU|ShiftRight0~39_combout ))))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|ShiftRight0~40_combout ),
	.datac(\ALU|ShiftRight0~39_combout ),
	.datad(\ALU|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~41 .lut_mask = 16'hFE54;
defparam \ALU|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \ALU|ShiftRight2~38 (
// Equation(s):
// \ALU|ShiftRight2~38_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [1])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [0])))))

	.dataa(\LATCH_aluIn|imm_ [0]),
	.datab(\LATCH_busB|out [1]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~38 .lut_mask = 16'h00D8;
defparam \ALU|ShiftRight2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \ALU|ShiftRight3~50 (
// Equation(s):
// \ALU|ShiftRight3~50_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [3]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [2]))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~50 .lut_mask = 16'hFC30;
defparam \ALU|ShiftRight3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \ALU|ShiftRight2~39 (
// Equation(s):
// \ALU|ShiftRight2~39_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~38_combout ) # ((\ALU|ShiftRight3~50_combout  & \LATCH_aluIn|imm_ [1]))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight2~38_combout ),
	.datac(\ALU|ShiftRight3~50_combout ),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~39 .lut_mask = 16'h5444;
defparam \ALU|ShiftRight2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \ALU|ShiftRight2~40 (
// Equation(s):
// \ALU|ShiftRight2~40_combout  = (!\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~39_combout ) # ((\LATCH_aluIn|imm_ [3] & \ALU|ShiftRight2~33_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftRight2~33_combout ),
	.datad(\ALU|ShiftRight2~39_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~40 .lut_mask = 16'h3320;
defparam \ALU|ShiftRight2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \ALU|ShiftRight2~36 (
// Equation(s):
// \ALU|ShiftRight2~36_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [7]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [6]))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [6]),
	.datad(\LATCH_busB|out [7]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~36 .lut_mask = 16'hA820;
defparam \ALU|ShiftRight2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \ALU|ShiftRight3~48 (
// Equation(s):
// \ALU|ShiftRight3~48_combout  = (\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [5]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [4]))

	.dataa(\LATCH_busB|out [4]),
	.datab(gnd),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_busB|out [5]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~48 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \ALU|ShiftRight2~37 (
// Equation(s):
// \ALU|ShiftRight2~37_combout  = (\ALU|ShiftRight2~36_combout ) # ((!\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~48_combout ))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(gnd),
	.datac(\ALU|ShiftRight2~36_combout ),
	.datad(\ALU|ShiftRight3~48_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~37 .lut_mask = 16'hF5F0;
defparam \ALU|ShiftRight2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \ALU|ShiftRight2~41 (
// Equation(s):
// \ALU|ShiftRight2~41_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight2~27_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~37_combout )))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|ShiftRight2~27_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~37_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~41 .lut_mask = 16'hD080;
defparam \ALU|ShiftRight2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \ALU|ShiftRight2~42 (
// Equation(s):
// \ALU|ShiftRight2~42_combout  = (\LATCH_aluIn|imm_ [4] & (((\ALU|ShiftRight2~23_combout )))) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftRight2~40_combout ) # ((\ALU|ShiftRight2~41_combout ))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|ShiftRight2~40_combout ),
	.datac(\ALU|ShiftRight2~41_combout ),
	.datad(\ALU|ShiftRight2~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~42 .lut_mask = 16'hFE54;
defparam \ALU|ShiftRight2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \ALU|out[0]~620 (
// Equation(s):
// \ALU|out[0]~620_combout  = (\ALU|out[14]~345_combout  & ((\LATCH_aluIn|imm_en_~q  & ((\ALU|ShiftRight2~42_combout ))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|ShiftRight0~41_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[14]~345_combout ),
	.datac(\ALU|ShiftRight0~41_combout ),
	.datad(\ALU|ShiftRight2~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~620_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~620 .lut_mask = 16'hC840;
defparam \ALU|out[0]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \ALU|out[0]~621 (
// Equation(s):
// \ALU|out[0]~621_combout  = (\ALU|Selector31~1_combout ) # ((\ALU|Selector31~3_combout ) # ((\ALU|Selector31~2_combout ) # (\ALU|out[0]~620_combout )))

	.dataa(\ALU|Selector31~1_combout ),
	.datab(\ALU|Selector31~3_combout ),
	.datac(\ALU|Selector31~2_combout ),
	.datad(\ALU|out[0]~620_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~621_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~621 .lut_mask = 16'hFFFE;
defparam \ALU|out[0]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \ALU|LessThan0~1 (
// Equation(s):
// \ALU|LessThan0~1_cout  = CARRY((\LATCH_busA|out [0] & !\LATCH_busB|out [0]))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \ALU|LessThan0~3 (
// Equation(s):
// \ALU|LessThan0~3_cout  = CARRY((\LATCH_busA|out [1] & (\LATCH_busB|out [1] & !\ALU|LessThan0~1_cout )) # (!\LATCH_busA|out [1] & ((\LATCH_busB|out [1]) # (!\ALU|LessThan0~1_cout ))))

	.dataa(\LATCH_busA|out [1]),
	.datab(\LATCH_busB|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~3 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \ALU|LessThan0~5 (
// Equation(s):
// \ALU|LessThan0~5_cout  = CARRY((\LATCH_busA|out [2] & ((!\ALU|LessThan0~3_cout ) # (!\LATCH_busB|out [2]))) # (!\LATCH_busA|out [2] & (!\LATCH_busB|out [2] & !\ALU|LessThan0~3_cout )))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \ALU|LessThan0~7 (
// Equation(s):
// \ALU|LessThan0~7_cout  = CARRY((\LATCH_busA|out [3] & (\LATCH_busB|out [3] & !\ALU|LessThan0~5_cout )) # (!\LATCH_busA|out [3] & ((\LATCH_busB|out [3]) # (!\ALU|LessThan0~5_cout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \ALU|LessThan0~9 (
// Equation(s):
// \ALU|LessThan0~9_cout  = CARRY((\LATCH_busB|out [4] & (\LATCH_busA|out [4] & !\ALU|LessThan0~7_cout )) # (!\LATCH_busB|out [4] & ((\LATCH_busA|out [4]) # (!\ALU|LessThan0~7_cout ))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \ALU|LessThan0~11 (
// Equation(s):
// \ALU|LessThan0~11_cout  = CARRY((\LATCH_busA|out [5] & (\LATCH_busB|out [5] & !\ALU|LessThan0~9_cout )) # (!\LATCH_busA|out [5] & ((\LATCH_busB|out [5]) # (!\ALU|LessThan0~9_cout ))))

	.dataa(\LATCH_busA|out [5]),
	.datab(\LATCH_busB|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \ALU|LessThan0~13 (
// Equation(s):
// \ALU|LessThan0~13_cout  = CARRY((\LATCH_busA|out [6] & ((!\ALU|LessThan0~11_cout ) # (!\LATCH_busB|out [6]))) # (!\LATCH_busA|out [6] & (!\LATCH_busB|out [6] & !\ALU|LessThan0~11_cout )))

	.dataa(\LATCH_busA|out [6]),
	.datab(\LATCH_busB|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~13 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \ALU|LessThan0~15 (
// Equation(s):
// \ALU|LessThan0~15_cout  = CARRY((\LATCH_busB|out [7] & ((!\ALU|LessThan0~13_cout ) # (!\LATCH_busA|out [7]))) # (!\LATCH_busB|out [7] & (!\LATCH_busA|out [7] & !\ALU|LessThan0~13_cout )))

	.dataa(\LATCH_busB|out [7]),
	.datab(\LATCH_busA|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \ALU|LessThan0~17 (
// Equation(s):
// \ALU|LessThan0~17_cout  = CARRY((\LATCH_busB|out [8] & (\LATCH_busA|out [8] & !\ALU|LessThan0~15_cout )) # (!\LATCH_busB|out [8] & ((\LATCH_busA|out [8]) # (!\ALU|LessThan0~15_cout ))))

	.dataa(\LATCH_busB|out [8]),
	.datab(\LATCH_busA|out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \ALU|LessThan0~19 (
// Equation(s):
// \ALU|LessThan0~19_cout  = CARRY((\LATCH_busB|out [9] & ((!\ALU|LessThan0~17_cout ) # (!\LATCH_busA|out [9]))) # (!\LATCH_busB|out [9] & (!\LATCH_busA|out [9] & !\ALU|LessThan0~17_cout )))

	.dataa(\LATCH_busB|out [9]),
	.datab(\LATCH_busA|out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \ALU|LessThan0~21 (
// Equation(s):
// \ALU|LessThan0~21_cout  = CARRY((\LATCH_busB|out [10] & (\LATCH_busA|out [10] & !\ALU|LessThan0~19_cout )) # (!\LATCH_busB|out [10] & ((\LATCH_busA|out [10]) # (!\ALU|LessThan0~19_cout ))))

	.dataa(\LATCH_busB|out [10]),
	.datab(\LATCH_busA|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \ALU|LessThan0~23 (
// Equation(s):
// \ALU|LessThan0~23_cout  = CARRY((\LATCH_busA|out [11] & (\LATCH_busB|out [11] & !\ALU|LessThan0~21_cout )) # (!\LATCH_busA|out [11] & ((\LATCH_busB|out [11]) # (!\ALU|LessThan0~21_cout ))))

	.dataa(\LATCH_busA|out [11]),
	.datab(\LATCH_busB|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~23 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \ALU|LessThan0~25 (
// Equation(s):
// \ALU|LessThan0~25_cout  = CARRY((\LATCH_busB|out [12] & (\LATCH_busA|out [12] & !\ALU|LessThan0~23_cout )) # (!\LATCH_busB|out [12] & ((\LATCH_busA|out [12]) # (!\ALU|LessThan0~23_cout ))))

	.dataa(\LATCH_busB|out [12]),
	.datab(\LATCH_busA|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \ALU|LessThan0~27 (
// Equation(s):
// \ALU|LessThan0~27_cout  = CARRY((\LATCH_busA|out [13] & (\LATCH_busB|out [13] & !\ALU|LessThan0~25_cout )) # (!\LATCH_busA|out [13] & ((\LATCH_busB|out [13]) # (!\ALU|LessThan0~25_cout ))))

	.dataa(\LATCH_busA|out [13]),
	.datab(\LATCH_busB|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \ALU|LessThan0~29 (
// Equation(s):
// \ALU|LessThan0~29_cout  = CARRY((\LATCH_busA|out [14] & ((!\ALU|LessThan0~27_cout ) # (!\LATCH_busB|out [14]))) # (!\LATCH_busA|out [14] & (!\LATCH_busB|out [14] & !\ALU|LessThan0~27_cout )))

	.dataa(\LATCH_busA|out [14]),
	.datab(\LATCH_busB|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \ALU|LessThan0~31 (
// Equation(s):
// \ALU|LessThan0~31_cout  = CARRY((\LATCH_busB|out [15] & ((!\ALU|LessThan0~29_cout ) # (!\LATCH_busA|out [15]))) # (!\LATCH_busB|out [15] & (!\LATCH_busA|out [15] & !\ALU|LessThan0~29_cout )))

	.dataa(\LATCH_busB|out [15]),
	.datab(\LATCH_busA|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \ALU|LessThan0~33 (
// Equation(s):
// \ALU|LessThan0~33_cout  = CARRY((\LATCH_busA|out [16] & ((!\ALU|LessThan0~31_cout ) # (!\LATCH_busB|out [16]))) # (!\LATCH_busA|out [16] & (!\LATCH_busB|out [16] & !\ALU|LessThan0~31_cout )))

	.dataa(\LATCH_busA|out [16]),
	.datab(\LATCH_busB|out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \ALU|LessThan0~35 (
// Equation(s):
// \ALU|LessThan0~35_cout  = CARRY((\LATCH_busB|out [17] & ((!\ALU|LessThan0~33_cout ) # (!\LATCH_busA|out [17]))) # (!\LATCH_busB|out [17] & (!\LATCH_busA|out [17] & !\ALU|LessThan0~33_cout )))

	.dataa(\LATCH_busB|out [17]),
	.datab(\LATCH_busA|out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \ALU|LessThan0~37 (
// Equation(s):
// \ALU|LessThan0~37_cout  = CARRY((\LATCH_busA|out [18] & ((!\ALU|LessThan0~35_cout ) # (!\LATCH_busB|out [18]))) # (!\LATCH_busA|out [18] & (!\LATCH_busB|out [18] & !\ALU|LessThan0~35_cout )))

	.dataa(\LATCH_busA|out [18]),
	.datab(\LATCH_busB|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~37 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \ALU|LessThan0~39 (
// Equation(s):
// \ALU|LessThan0~39_cout  = CARRY((\LATCH_busB|out [19] & ((!\ALU|LessThan0~37_cout ) # (!\LATCH_busA|out [19]))) # (!\LATCH_busB|out [19] & (!\LATCH_busA|out [19] & !\ALU|LessThan0~37_cout )))

	.dataa(\LATCH_busB|out [19]),
	.datab(\LATCH_busA|out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \ALU|LessThan0~41 (
// Equation(s):
// \ALU|LessThan0~41_cout  = CARRY((\LATCH_busB|out [20] & (\LATCH_busA|out [20] & !\ALU|LessThan0~39_cout )) # (!\LATCH_busB|out [20] & ((\LATCH_busA|out [20]) # (!\ALU|LessThan0~39_cout ))))

	.dataa(\LATCH_busB|out [20]),
	.datab(\LATCH_busA|out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \ALU|LessThan0~43 (
// Equation(s):
// \ALU|LessThan0~43_cout  = CARRY((\LATCH_busB|out [21] & ((!\ALU|LessThan0~41_cout ) # (!\LATCH_busA|out [21]))) # (!\LATCH_busB|out [21] & (!\LATCH_busA|out [21] & !\ALU|LessThan0~41_cout )))

	.dataa(\LATCH_busB|out [21]),
	.datab(\LATCH_busA|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \ALU|LessThan0~45 (
// Equation(s):
// \ALU|LessThan0~45_cout  = CARRY((\LATCH_busA|out [22] & ((!\ALU|LessThan0~43_cout ) # (!\LATCH_busB|out [22]))) # (!\LATCH_busA|out [22] & (!\LATCH_busB|out [22] & !\ALU|LessThan0~43_cout )))

	.dataa(\LATCH_busA|out [22]),
	.datab(\LATCH_busB|out [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \ALU|LessThan0~47 (
// Equation(s):
// \ALU|LessThan0~47_cout  = CARRY((\LATCH_busB|out [23] & ((!\ALU|LessThan0~45_cout ) # (!\LATCH_busA|out [23]))) # (!\LATCH_busB|out [23] & (!\LATCH_busA|out [23] & !\ALU|LessThan0~45_cout )))

	.dataa(\LATCH_busB|out [23]),
	.datab(\LATCH_busA|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \ALU|LessThan0~49 (
// Equation(s):
// \ALU|LessThan0~49_cout  = CARRY((\LATCH_busB|out [24] & (\LATCH_busA|out [24] & !\ALU|LessThan0~47_cout )) # (!\LATCH_busB|out [24] & ((\LATCH_busA|out [24]) # (!\ALU|LessThan0~47_cout ))))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busA|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \ALU|LessThan0~51 (
// Equation(s):
// \ALU|LessThan0~51_cout  = CARRY((\LATCH_busA|out [25] & (\LATCH_busB|out [25] & !\ALU|LessThan0~49_cout )) # (!\LATCH_busA|out [25] & ((\LATCH_busB|out [25]) # (!\ALU|LessThan0~49_cout ))))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~51 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \ALU|LessThan0~53 (
// Equation(s):
// \ALU|LessThan0~53_cout  = CARRY((\LATCH_busB|out [26] & (\LATCH_busA|out [26] & !\ALU|LessThan0~51_cout )) # (!\LATCH_busB|out [26] & ((\LATCH_busA|out [26]) # (!\ALU|LessThan0~51_cout ))))

	.dataa(\LATCH_busB|out [26]),
	.datab(\LATCH_busA|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \ALU|LessThan0~55 (
// Equation(s):
// \ALU|LessThan0~55_cout  = CARRY((\LATCH_busB|out [27] & ((!\ALU|LessThan0~53_cout ) # (!\LATCH_busA|out [27]))) # (!\LATCH_busB|out [27] & (!\LATCH_busA|out [27] & !\ALU|LessThan0~53_cout )))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \ALU|LessThan0~57 (
// Equation(s):
// \ALU|LessThan0~57_cout  = CARRY((\LATCH_busB|out [28] & (\LATCH_busA|out [28] & !\ALU|LessThan0~55_cout )) # (!\LATCH_busB|out [28] & ((\LATCH_busA|out [28]) # (!\ALU|LessThan0~55_cout ))))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_busA|out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \ALU|LessThan0~59 (
// Equation(s):
// \ALU|LessThan0~59_cout  = CARRY((\LATCH_busB|out [29] & ((!\ALU|LessThan0~57_cout ) # (!\LATCH_busA|out [29]))) # (!\LATCH_busB|out [29] & (!\LATCH_busA|out [29] & !\ALU|LessThan0~57_cout )))

	.dataa(\LATCH_busB|out [29]),
	.datab(\LATCH_busA|out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \ALU|LessThan0~61 (
// Equation(s):
// \ALU|LessThan0~61_cout  = CARRY((\LATCH_busB|out [30] & (\LATCH_busA|out [30] & !\ALU|LessThan0~59_cout )) # (!\LATCH_busB|out [30] & ((\LATCH_busA|out [30]) # (!\ALU|LessThan0~59_cout ))))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_busA|out [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \ALU|LessThan0~62 (
// Equation(s):
// \ALU|LessThan0~62_combout  = (\LATCH_busA|out [31] & ((\ALU|LessThan0~61_cout ) # (!\LATCH_busB|out [31]))) # (!\LATCH_busA|out [31] & (\ALU|LessThan0~61_cout  & !\LATCH_busB|out [31]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(\LATCH_busB|out [31]),
	.cin(\ALU|LessThan0~61_cout ),
	.combout(\ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \ALU|Selector63~2 (
// Equation(s):
// \ALU|Selector63~2_combout  = (\ALU|Equal0~3_combout  & (!\LATCH_aluIn|aluCtrl_ [2] & \LATCH_aluIn|aluCtrl_ [1]))

	.dataa(\ALU|Equal0~3_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~2 .lut_mask = 16'h2020;
defparam \ALU|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \ALU|Selector63~3 (
// Equation(s):
// \ALU|Selector63~3_combout  = (\ALU|Equal4~1_combout  & (\LATCH_aluIn|aluCtrl_ [2] & (\LATCH_aluIn|imm_ [0] & \ALU|Equal0~3_combout )))

	.dataa(\ALU|Equal4~1_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\ALU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~3 .lut_mask = 16'h8000;
defparam \ALU|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \ALU|Selector63~4 (
// Equation(s):
// \ALU|Selector63~4_combout  = (\ALU|Selector63~3_combout ) # ((\ALU|Add2~0_combout  & ((\ALU|Equal3~1_combout ) # (!\ALU|out[29]~85_combout ))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Selector63~3_combout ),
	.datad(\ALU|Add2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~4 .lut_mask = 16'hFBF0;
defparam \ALU|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \ALU|Selector63~6 (
// Equation(s):
// \ALU|Selector63~6_combout  = (\ALU|Equal4~0_combout ) # ((!\LATCH_aluIn|imm_ [4] & (\ALU|out[14]~45_combout  & \ALU|Equal0~4_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|out[14]~45_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~6 .lut_mask = 16'hF4F0;
defparam \ALU|Selector63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \ALU|Selector63~5 (
// Equation(s):
// \ALU|Selector63~5_combout  = (\LATCH_busB|out [0] & ((\ALU|Selector63~6_combout ) # ((\LATCH_aluIn|imm_ [0] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [0]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\ALU|Selector63~6_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector63~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector63~5 .lut_mask = 16'hA8A0;
defparam \ALU|Selector63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \ALU|out[0]~622 (
// Equation(s):
// \ALU|out[0]~622_combout  = (\ALU|Equal0~3_combout  & (\LATCH_aluIn|aluCtrl_ [1] & !\LATCH_aluIn|aluCtrl_ [2]))

	.dataa(gnd),
	.datab(\ALU|Equal0~3_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [1]),
	.datad(\LATCH_aluIn|aluCtrl_ [2]),
	.cin(gnd),
	.combout(\ALU|out[0]~622_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~622 .lut_mask = 16'h00C0;
defparam \ALU|out[0]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \ALU|out[0]~623 (
// Equation(s):
// \ALU|out[0]~623_combout  = (\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [31] & (\LATCH_busB|out [30] & \LATCH_busB|out [29]))) # (!\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [31]) # ((\LATCH_busB|out [30]) # (\LATCH_busB|out [29]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [31]),
	.datac(\LATCH_busB|out [30]),
	.datad(\LATCH_busB|out [29]),
	.cin(gnd),
	.combout(\ALU|out[0]~623_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~623 .lut_mask = 16'hD554;
defparam \ALU|out[0]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneive_lcell_comb \ALU|LessThan1~20 (
// Equation(s):
// \ALU|LessThan1~20_combout  = (\LATCH_busB|out [25] & (((\LATCH_busB|out [22] & \LATCH_busB|out [27])) # (!\LATCH_aluIn|imm_ [11]))) # (!\LATCH_busB|out [25] & (!\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [22]) # (\LATCH_busB|out [27]))))

	.dataa(\LATCH_busB|out [25]),
	.datab(\LATCH_busB|out [22]),
	.datac(\LATCH_busB|out [27]),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(gnd),
	.combout(\ALU|LessThan1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~20 .lut_mask = 16'h80FE;
defparam \ALU|LessThan1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneive_lcell_comb \ALU|LessThan1~19 (
// Equation(s):
// \ALU|LessThan1~19_combout  = (\LATCH_busB|out [23] & (\LATCH_busB|out [26] & \LATCH_busB|out [28])) # (!\LATCH_busB|out [23] & ((\LATCH_busB|out [26]) # (\LATCH_busB|out [28])))

	.dataa(gnd),
	.datab(\LATCH_busB|out [23]),
	.datac(\LATCH_busB|out [26]),
	.datad(\LATCH_busB|out [28]),
	.cin(gnd),
	.combout(\ALU|LessThan1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~19 .lut_mask = 16'hF330;
defparam \ALU|LessThan1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneive_lcell_comb \ALU|LessThan1~21 (
// Equation(s):
// \ALU|LessThan1~21_combout  = (\LATCH_busB|out [24] & (\ALU|LessThan1~20_combout  & (\LATCH_busB|out [23] & \ALU|LessThan1~19_combout ))) # (!\LATCH_busB|out [24] & ((\ALU|LessThan1~20_combout ) # ((\LATCH_busB|out [23]) # (\ALU|LessThan1~19_combout ))))

	.dataa(\LATCH_busB|out [24]),
	.datab(\ALU|LessThan1~20_combout ),
	.datac(\LATCH_busB|out [23]),
	.datad(\ALU|LessThan1~19_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~21 .lut_mask = 16'hD554;
defparam \ALU|LessThan1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \ALU|LessThan1~4 (
// Equation(s):
// \ALU|LessThan1~4_combout  = (((!\LATCH_busB|out [16]) # (!\LATCH_busB|out [19])) # (!\LATCH_busB|out [17])) # (!\LATCH_busB|out [18])

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_busB|out [17]),
	.datac(\LATCH_busB|out [19]),
	.datad(\LATCH_busB|out [16]),
	.cin(gnd),
	.combout(\ALU|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~4 .lut_mask = 16'h7FFF;
defparam \ALU|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_combout  = (((!\LATCH_busB|out [12]) # (!\LATCH_busB|out [15])) # (!\LATCH_busB|out [13])) # (!\LATCH_busB|out [14])

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_busB|out [13]),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \ALU|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_combout  = (\ALU|LessThan1~4_combout ) # (((\ALU|LessThan1~3_combout ) # (!\LATCH_busB|out [21])) # (!\LATCH_busB|out [20]))

	.dataa(\ALU|LessThan1~4_combout ),
	.datab(\LATCH_busB|out [20]),
	.datac(\ALU|LessThan1~3_combout ),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~5 .lut_mask = 16'hFBFF;
defparam \ALU|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \ALU|LessThan1~2 (
// Equation(s):
// \ALU|LessThan1~2_combout  = (\LATCH_busB|out [14] & (\LATCH_busB|out [13] & (\LATCH_aluIn|imm_ [11] & \LATCH_busB|out [12]))) # (!\LATCH_busB|out [14] & (!\LATCH_busB|out [13] & (!\LATCH_aluIn|imm_ [11] & !\LATCH_busB|out [12])))

	.dataa(\LATCH_busB|out [14]),
	.datab(\LATCH_busB|out [13]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\LATCH_busB|out [12]),
	.cin(gnd),
	.combout(\ALU|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~2 .lut_mask = 16'h8001;
defparam \ALU|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_combout  = (\LATCH_busB|out [18] & (\LATCH_busB|out [19] & (\LATCH_aluIn|imm_ [11] & \LATCH_busB|out [20]))) # (!\LATCH_busB|out [18] & (!\LATCH_busB|out [19] & (!\LATCH_aluIn|imm_ [11] & !\LATCH_busB|out [20])))

	.dataa(\LATCH_busB|out [18]),
	.datab(\LATCH_busB|out [19]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\LATCH_busB|out [20]),
	.cin(gnd),
	.combout(\ALU|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~7 .lut_mask = 16'h8001;
defparam \ALU|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \ALU|LessThan1~6 (
// Equation(s):
// \ALU|LessThan1~6_combout  = (\LATCH_busB|out [16] & (\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [15] & \LATCH_busB|out [17]))) # (!\LATCH_busB|out [16] & (!\LATCH_aluIn|imm_ [11] & (!\LATCH_busB|out [15] & !\LATCH_busB|out [17])))

	.dataa(\LATCH_busB|out [16]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\LATCH_busB|out [15]),
	.datad(\LATCH_busB|out [17]),
	.cin(gnd),
	.combout(\ALU|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~6 .lut_mask = 16'h8001;
defparam \ALU|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \ALU|LessThan1~23 (
// Equation(s):
// \ALU|LessThan1~23_combout  = (\ALU|LessThan1~7_combout  & (\ALU|LessThan1~6_combout  & (\LATCH_aluIn|imm_ [11] $ (!\LATCH_busB|out [21]))))

	.dataa(\ALU|LessThan1~7_combout ),
	.datab(\ALU|LessThan1~6_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\LATCH_busB|out [21]),
	.cin(gnd),
	.combout(\ALU|LessThan1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~23 .lut_mask = 16'h8008;
defparam \ALU|LessThan1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \ALU|LessThan1~8 (
// Equation(s):
// \ALU|LessThan1~8_combout  = (\LATCH_aluIn|imm_ [7] & (((\LATCH_aluIn|imm_ [6] & !\LATCH_busB|out [6])) # (!\LATCH_busB|out [7]))) # (!\LATCH_aluIn|imm_ [7] & (!\LATCH_busB|out [7] & (\LATCH_aluIn|imm_ [6] & !\LATCH_busB|out [6])))

	.dataa(\LATCH_aluIn|imm_ [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(\LATCH_aluIn|imm_ [6]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~8 .lut_mask = 16'h22B2;
defparam \ALU|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_combout  = (\LATCH_aluIn|imm_ [7] & (\LATCH_busB|out [7] & (\LATCH_aluIn|imm_ [6] $ (!\LATCH_busB|out [6])))) # (!\LATCH_aluIn|imm_ [7] & (!\LATCH_busB|out [7] & (\LATCH_aluIn|imm_ [6] $ (!\LATCH_busB|out [6]))))

	.dataa(\LATCH_aluIn|imm_ [7]),
	.datab(\LATCH_busB|out [7]),
	.datac(\LATCH_aluIn|imm_ [6]),
	.datad(\LATCH_busB|out [6]),
	.cin(gnd),
	.combout(\ALU|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~9 .lut_mask = 16'h9009;
defparam \ALU|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \ALU|LessThan1~14 (
// Equation(s):
// \ALU|LessThan1~14_combout  = (\LATCH_busB|out [5] & (\LATCH_aluIn|imm_ [4] & (\LATCH_aluIn|imm_ [5] & !\LATCH_busB|out [4]))) # (!\LATCH_busB|out [5] & ((\LATCH_aluIn|imm_ [5]) # ((\LATCH_aluIn|imm_ [4] & !\LATCH_busB|out [4]))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\LATCH_busB|out [5]),
	.datac(\LATCH_aluIn|imm_ [5]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~14 .lut_mask = 16'h30B2;
defparam \ALU|LessThan1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \ALU|LessThan1~11 (
// Equation(s):
// \ALU|LessThan1~11_combout  = (\LATCH_busB|out [1] & (\LATCH_aluIn|imm_ [1] & (!\LATCH_busB|out [0] & \LATCH_aluIn|imm_ [0]))) # (!\LATCH_busB|out [1] & ((\LATCH_aluIn|imm_ [1]) # ((!\LATCH_busB|out [0] & \LATCH_aluIn|imm_ [0]))))

	.dataa(\LATCH_busB|out [1]),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_busB|out [0]),
	.datad(\LATCH_aluIn|imm_ [0]),
	.cin(gnd),
	.combout(\ALU|LessThan1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~11 .lut_mask = 16'h4D44;
defparam \ALU|LessThan1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \ALU|LessThan1~12 (
// Equation(s):
// \ALU|LessThan1~12_combout  = (\LATCH_aluIn|imm_ [2] & ((\ALU|LessThan1~11_combout ) # (!\LATCH_busB|out [2]))) # (!\LATCH_aluIn|imm_ [2] & (!\LATCH_busB|out [2] & \ALU|LessThan1~11_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|LessThan1~11_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~12 .lut_mask = 16'hCF0C;
defparam \ALU|LessThan1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \ALU|LessThan1~10 (
// Equation(s):
// \ALU|LessThan1~10_combout  = (\LATCH_busB|out [5] & (\LATCH_aluIn|imm_ [5] & (\LATCH_aluIn|imm_ [4] $ (!\LATCH_busB|out [4])))) # (!\LATCH_busB|out [5] & (!\LATCH_aluIn|imm_ [5] & (\LATCH_aluIn|imm_ [4] $ (!\LATCH_busB|out [4]))))

	.dataa(\LATCH_busB|out [5]),
	.datab(\LATCH_aluIn|imm_ [5]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\LATCH_busB|out [4]),
	.cin(gnd),
	.combout(\ALU|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~10 .lut_mask = 16'h9009;
defparam \ALU|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \ALU|LessThan1~13 (
// Equation(s):
// \ALU|LessThan1~13_combout  = (\ALU|LessThan1~10_combout  & ((\LATCH_aluIn|imm_ [3] & ((\ALU|LessThan1~12_combout ) # (!\LATCH_busB|out [3]))) # (!\LATCH_aluIn|imm_ [3] & (!\LATCH_busB|out [3] & \ALU|LessThan1~12_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_busB|out [3]),
	.datac(\ALU|LessThan1~12_combout ),
	.datad(\ALU|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~13 .lut_mask = 16'hB200;
defparam \ALU|LessThan1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \ALU|LessThan1~15 (
// Equation(s):
// \ALU|LessThan1~15_combout  = (\ALU|LessThan1~9_combout  & ((\ALU|LessThan1~14_combout ) # (\ALU|LessThan1~13_combout )))

	.dataa(gnd),
	.datab(\ALU|LessThan1~9_combout ),
	.datac(\ALU|LessThan1~14_combout ),
	.datad(\ALU|LessThan1~13_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~15 .lut_mask = 16'hCCC0;
defparam \ALU|LessThan1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \ALU|LessThan1~24 (
// Equation(s):
// \ALU|LessThan1~24_combout  = (\LATCH_busB|out [8] & (\LATCH_aluIn|imm_ [8] & ((\ALU|LessThan1~8_combout ) # (\ALU|LessThan1~15_combout )))) # (!\LATCH_busB|out [8] & ((\ALU|LessThan1~8_combout ) # ((\LATCH_aluIn|imm_ [8]) # (\ALU|LessThan1~15_combout ))))

	.dataa(\ALU|LessThan1~8_combout ),
	.datab(\LATCH_busB|out [8]),
	.datac(\LATCH_aluIn|imm_ [8]),
	.datad(\ALU|LessThan1~15_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~24 .lut_mask = 16'hF3B2;
defparam \ALU|LessThan1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \ALU|LessThan1~25 (
// Equation(s):
// \ALU|LessThan1~25_combout  = (\LATCH_aluIn|imm_ [9] & ((\ALU|LessThan1~24_combout ) # (!\LATCH_busB|out [9]))) # (!\LATCH_aluIn|imm_ [9] & (!\LATCH_busB|out [9] & \ALU|LessThan1~24_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [9]),
	.datac(\LATCH_busB|out [9]),
	.datad(\ALU|LessThan1~24_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~25 .lut_mask = 16'hCF0C;
defparam \ALU|LessThan1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \ALU|LessThan1~16 (
// Equation(s):
// \ALU|LessThan1~16_combout  = (\LATCH_aluIn|imm_ [10] & ((\ALU|LessThan1~25_combout ) # (!\LATCH_busB|out [10]))) # (!\LATCH_aluIn|imm_ [10] & (!\LATCH_busB|out [10] & \ALU|LessThan1~25_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [10]),
	.datac(\LATCH_busB|out [10]),
	.datad(\ALU|LessThan1~25_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~16 .lut_mask = 16'hCF0C;
defparam \ALU|LessThan1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \ALU|LessThan1~17 (
// Equation(s):
// \ALU|LessThan1~17_combout  = (\ALU|LessThan1~23_combout  & ((\LATCH_busB|out [11] & (\LATCH_aluIn|imm_ [11] & \ALU|LessThan1~16_combout )) # (!\LATCH_busB|out [11] & ((\LATCH_aluIn|imm_ [11]) # (\ALU|LessThan1~16_combout )))))

	.dataa(\LATCH_busB|out [11]),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\ALU|LessThan1~23_combout ),
	.datad(\ALU|LessThan1~16_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~17 .lut_mask = 16'hD040;
defparam \ALU|LessThan1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \ALU|LessThan1~18 (
// Equation(s):
// \ALU|LessThan1~18_combout  = (\ALU|LessThan1~5_combout  & ((\LATCH_aluIn|imm_ [11]) # ((\ALU|LessThan1~2_combout  & \ALU|LessThan1~17_combout )))) # (!\ALU|LessThan1~5_combout  & (\ALU|LessThan1~2_combout  & ((\ALU|LessThan1~17_combout ))))

	.dataa(\ALU|LessThan1~5_combout ),
	.datab(\ALU|LessThan1~2_combout ),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|LessThan1~17_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~18 .lut_mask = 16'hECA0;
defparam \ALU|LessThan1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \ALU|LessThan1~22 (
// Equation(s):
// \ALU|LessThan1~22_combout  = (\LATCH_aluIn|imm_ [11] & (((\ALU|LessThan1~18_combout ) # (!\ALU|LessThan1~21_combout )) # (!\LATCH_busB|out [24]))) # (!\LATCH_aluIn|imm_ [11] & (!\LATCH_busB|out [24] & (!\ALU|LessThan1~21_combout  & 
// \ALU|LessThan1~18_combout )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [24]),
	.datac(\ALU|LessThan1~21_combout ),
	.datad(\ALU|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\ALU|LessThan1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|LessThan1~22 .lut_mask = 16'hAB2A;
defparam \ALU|LessThan1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \ALU|out[0]~624 (
// Equation(s):
// \ALU|out[0]~624_combout  = (\ALU|out[0]~622_combout  & ((\LATCH_aluIn|imm_ [11] & ((\ALU|LessThan1~22_combout ) # (!\ALU|out[0]~623_combout ))) # (!\LATCH_aluIn|imm_ [11] & (!\ALU|out[0]~623_combout  & \ALU|LessThan1~22_combout ))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|out[0]~622_combout ),
	.datac(\ALU|out[0]~623_combout ),
	.datad(\ALU|LessThan1~22_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~624_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~624 .lut_mask = 16'h8C08;
defparam \ALU|out[0]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \ALU|out[0]~625 (
// Equation(s):
// \ALU|out[0]~625_combout  = (\ALU|out[0]~620_combout ) # ((\ALU|Selector63~4_combout ) # ((\ALU|Selector63~5_combout ) # (\ALU|out[0]~624_combout )))

	.dataa(\ALU|out[0]~620_combout ),
	.datab(\ALU|Selector63~4_combout ),
	.datac(\ALU|Selector63~5_combout ),
	.datad(\ALU|out[0]~624_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~625_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~625 .lut_mask = 16'hFFFE;
defparam \ALU|out[0]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \ALU|out[0]~626 (
// Equation(s):
// \ALU|out[0]~626_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[0]~625_combout ))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|Selector63~2_combout ))

	.dataa(gnd),
	.datab(\ALU|Selector63~2_combout ),
	.datac(\LATCH_aluIn|imm_en_~q ),
	.datad(\ALU|out[0]~625_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~626_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~626 .lut_mask = 16'hFC0C;
defparam \ALU|out[0]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \ALU|out[0]~627 (
// Equation(s):
// \ALU|out[0]~627_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[0]~626_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[0]~621_combout ) # ((\ALU|LessThan0~62_combout  & \ALU|out[0]~626_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|out[0]~621_combout ),
	.datac(\ALU|LessThan0~62_combout ),
	.datad(\ALU|out[0]~626_combout ),
	.cin(gnd),
	.combout(\ALU|out[0]~627_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[0]~627 .lut_mask = 16'hFE44;
defparam \ALU|out[0]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \LATCH_busC|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[0]~627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[0] .is_wysiwyg = "true";
defparam \LATCH_busC|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \REG_BANK|banco[17][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[17][0] .is_wysiwyg = "true";
defparam \REG_BANK|banco[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \REG_BANK|Mux31~0 (
// Equation(s):
// \REG_BANK|Mux31~0_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[25][0]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][0]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[17][0]~q ),
	.datad(\REG_BANK|banco[25][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux31~1 (
// Equation(s):
// \REG_BANK|Mux31~1_combout  = (\REG_BANK|Mux31~0_combout  & (((\REG_BANK|banco[29][0]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux31~0_combout  & (\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[21][0]~q ))))

	.dataa(\REG_BANK|Mux31~0_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[29][0]~q ),
	.datad(\REG_BANK|banco[21][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~1 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux31~7 (
// Equation(s):
// \REG_BANK|Mux31~7_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][0]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][0]~q ),
	.datad(\REG_BANK|banco[19][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux31~8 (
// Equation(s):
// \REG_BANK|Mux31~8_combout  = (\REG_BANK|Mux31~7_combout  & (((\REG_BANK|banco[31][0]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux31~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][0]~q )))

	.dataa(\REG_BANK|Mux31~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][0]~q ),
	.datad(\REG_BANK|banco[31][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux31~4 (
// Equation(s):
// \REG_BANK|Mux31~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][0]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][0]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][0]~q ),
	.datad(\REG_BANK|banco[16][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \REG_BANK|Mux31~5 (
// Equation(s):
// \REG_BANK|Mux31~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux31~4_combout  & (\REG_BANK|banco[28][0]~q )) # (!\REG_BANK|Mux31~4_combout  & ((\REG_BANK|banco[24][0]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux31~4_combout ))))

	.dataa(\REG_BANK|banco[28][0]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][0]~q ),
	.datad(\REG_BANK|Mux31~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux31~2 (
// Equation(s):
// \REG_BANK|Mux31~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][0]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][0]~q ),
	.datad(\REG_BANK|banco[18][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux31~3 (
// Equation(s):
// \REG_BANK|Mux31~3_combout  = (\REG_BANK|Mux31~2_combout  & ((\REG_BANK|banco[30][0]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux31~2_combout  & (((\REG_BANK|banco[26][0]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|banco[30][0]~q ),
	.datab(\REG_BANK|Mux31~2_combout ),
	.datac(\REG_BANK|banco[26][0]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~3 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux31~6 (
// Equation(s):
// \REG_BANK|Mux31~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux31~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux31~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux31~5_combout ),
	.datad(\REG_BANK|Mux31~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux31~9 (
// Equation(s):
// \REG_BANK|Mux31~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux31~6_combout  & ((\REG_BANK|Mux31~8_combout ))) # (!\REG_BANK|Mux31~6_combout  & (\REG_BANK|Mux31~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux31~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux31~1_combout ),
	.datac(\REG_BANK|Mux31~8_combout ),
	.datad(\REG_BANK|Mux31~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux31~10 (
// Equation(s):
// \REG_BANK|Mux31~10_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[5][0]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[4][0]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[4][0]~q ),
	.datad(\REG_BANK|banco[5][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux31~11 (
// Equation(s):
// \REG_BANK|Mux31~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux31~10_combout  & ((\REG_BANK|banco[7][0]~q ))) # (!\REG_BANK|Mux31~10_combout  & (\REG_BANK|banco[6][0]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux31~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][0]~q ),
	.datac(\REG_BANK|banco[7][0]~q ),
	.datad(\REG_BANK|Mux31~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux31~17 (
// Equation(s):
// \REG_BANK|Mux31~17_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][0]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][0]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[12][0]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[13][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~17 .lut_mask = 16'hF4A4;
defparam \REG_BANK|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \REG_BANK|Mux31~18 (
// Equation(s):
// \REG_BANK|Mux31~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux31~17_combout  & (\REG_BANK|banco[15][0]~q )) # (!\REG_BANK|Mux31~17_combout  & ((\REG_BANK|banco[14][0]~q ))))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux31~17_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux31~17_combout ),
	.datac(\REG_BANK|banco[15][0]~q ),
	.datad(\REG_BANK|banco[14][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~18 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \REG_BANK|Mux31~14 (
// Equation(s):
// \REG_BANK|Mux31~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][0]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][0]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][0]~q ),
	.datad(\REG_BANK|banco[3][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \REG_BANK|Mux31~15 (
// Equation(s):
// \REG_BANK|Mux31~15_combout  = (\REG_BANK|Mux31~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][0]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][0]~q ),
	.datad(\REG_BANK|Mux31~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux31~12 (
// Equation(s):
// \REG_BANK|Mux31~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][0]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][0]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][0]~q ),
	.datad(\REG_BANK|banco[8][0]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux31~13 (
// Equation(s):
// \REG_BANK|Mux31~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux31~12_combout  & (\REG_BANK|banco[11][0]~q )) # (!\REG_BANK|Mux31~12_combout  & ((\REG_BANK|banco[9][0]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux31~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[11][0]~q ),
	.datac(\REG_BANK|banco[9][0]~q ),
	.datad(\REG_BANK|Mux31~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~13 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux31~16 (
// Equation(s):
// \REG_BANK|Mux31~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux31~13_combout ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux31~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux31~15_combout ),
	.datad(\REG_BANK|Mux31~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux31~19 (
// Equation(s):
// \REG_BANK|Mux31~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux31~16_combout  & ((\REG_BANK|Mux31~18_combout ))) # (!\REG_BANK|Mux31~16_combout  & (\REG_BANK|Mux31~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux31~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux31~11_combout ),
	.datac(\REG_BANK|Mux31~18_combout ),
	.datad(\REG_BANK|Mux31~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux31~20 (
// Equation(s):
// \REG_BANK|Mux31~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux31~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux31~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux31~9_combout ),
	.datad(\REG_BANK|Mux31~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux31~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \LATCH_busA|out[0]~feeder (
// Equation(s):
// \LATCH_busA|out[0]~feeder_combout  = \REG_BANK|Mux31~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux31~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[0]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \LATCH_busA|out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[0] .is_wysiwyg = "true";
defparam \LATCH_busA|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneive_lcell_comb \ALU|ShiftRight0~7 (
// Equation(s):
// \ALU|ShiftRight0~7_combout  = (\LATCH_busA|out [0] & (\ALU|ShiftRight1~7_combout )) # (!\LATCH_busA|out [0] & ((\ALU|ShiftRight0~6_combout )))

	.dataa(gnd),
	.datab(\LATCH_busA|out [0]),
	.datac(\ALU|ShiftRight1~7_combout ),
	.datad(\ALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~7 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \ALU|ShiftRight0~8 (
// Equation(s):
// \ALU|ShiftRight0~8_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~0_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~7_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~7_combout ),
	.datad(\ALU|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~8 .lut_mask = 16'hFA50;
defparam \ALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \ALU|out[25]~637 (
// Equation(s):
// \ALU|out[25]~637_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_busA|out [3] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [3] & ((\ALU|ShiftRight1~11_combout )))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~637_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~637 .lut_mask = 16'hC480;
defparam \ALU|out[25]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \ALU|out[25]~154 (
// Equation(s):
// \ALU|out[25]~154_combout  = (\ALU|out[25]~637_combout ) # ((\ALU|ShiftRight0~8_combout  & \ALU|out[25]~129_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight0~8_combout ),
	.datac(\ALU|out[25]~637_combout ),
	.datad(\ALU|out[25]~129_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~154 .lut_mask = 16'hFCF0;
defparam \ALU|out[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \ALU|out[25]~155 (
// Equation(s):
// \ALU|out[25]~155_combout  = (\LATCH_busB|out [25] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busA|out [25] & \ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [25] & (((\LATCH_busA|out [25] & \ALU|Equal3~1_combout ))))

	.dataa(\LATCH_busB|out [25]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [25]),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~155 .lut_mask = 16'hDA88;
defparam \ALU|out[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \ALU|out[25]~156 (
// Equation(s):
// \ALU|out[25]~156_combout  = (\LATCH_busA|out [25] & ((\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [25] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [25]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_busA|out [25]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~156 .lut_mask = 16'hE0C0;
defparam \ALU|out[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneive_lcell_comb \ALU|out[25]~157 (
// Equation(s):
// \ALU|out[25]~157_combout  = (\ALU|out[27]~128_combout  & (((\ALU|ShiftLeft0~46_combout  & !\ALU|out[27]~131_combout )))) # (!\ALU|out[27]~128_combout  & ((\ALU|ShiftLeft0~79_combout ) # ((\ALU|out[27]~131_combout ))))

	.dataa(\ALU|out[27]~128_combout ),
	.datab(\ALU|ShiftLeft0~79_combout ),
	.datac(\ALU|ShiftLeft0~46_combout ),
	.datad(\ALU|out[27]~131_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~157 .lut_mask = 16'h55E4;
defparam \ALU|out[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \ALU|out[25]~158 (
// Equation(s):
// \ALU|out[25]~158_combout  = (\ALU|out[27]~131_combout  & ((\ALU|out[25]~157_combout  & ((\ALU|ShiftLeft0~81_combout ))) # (!\ALU|out[25]~157_combout  & (\ALU|ShiftLeft0~50_combout )))) # (!\ALU|out[27]~131_combout  & (\ALU|out[25]~157_combout ))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|out[25]~157_combout ),
	.datac(\ALU|ShiftLeft0~50_combout ),
	.datad(\ALU|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~158 .lut_mask = 16'hEC64;
defparam \ALU|out[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \ALU|out[25]~162 (
// Equation(s):
// \ALU|out[25]~162_combout  = (\ALU|Add0~50_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[25]~158_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~50_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|out[25]~158_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~162 .lut_mask = 16'hFCCC;
defparam \ALU|out[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \ALU|out[25]~163 (
// Equation(s):
// \ALU|out[25]~163_combout  = (!\ALU|out[25]~156_combout  & (!\LATCH_aluIn|aluCtrl_ [8] & !\ALU|out[25]~162_combout ))

	.dataa(\ALU|out[25]~156_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[25]~162_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~163 .lut_mask = 16'h0101;
defparam \ALU|out[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \ALU|out[25]~164 (
// Equation(s):
// \ALU|out[25]~164_combout  = (\ALU|out[25]~154_combout  & (\ALU|out[29]~54_combout )) # (!\ALU|out[25]~154_combout  & (((\ALU|out[25]~155_combout ) # (!\ALU|out[25]~163_combout ))))

	.dataa(\ALU|out[29]~54_combout ),
	.datab(\ALU|out[25]~155_combout ),
	.datac(\ALU|out[25]~163_combout ),
	.datad(\ALU|out[25]~154_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~164_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~164 .lut_mask = 16'hAACF;
defparam \ALU|out[25]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \ALU|Add1~50 (
// Equation(s):
// \ALU|Add1~50_combout  = (\LATCH_busA|out [25] & ((\LATCH_busB|out [25] & (!\ALU|Add1~49 )) # (!\LATCH_busB|out [25] & ((\ALU|Add1~49 ) # (GND))))) # (!\LATCH_busA|out [25] & ((\LATCH_busB|out [25] & (\ALU|Add1~49  & VCC)) # (!\LATCH_busB|out [25] & 
// (!\ALU|Add1~49 ))))
// \ALU|Add1~51  = CARRY((\LATCH_busA|out [25] & ((!\ALU|Add1~49 ) # (!\LATCH_busB|out [25]))) # (!\LATCH_busA|out [25] & (!\LATCH_busB|out [25] & !\ALU|Add1~49 )))

	.dataa(\LATCH_busA|out [25]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~49 ),
	.combout(\ALU|Add1~50_combout ),
	.cout(\ALU|Add1~51 ));
// synopsys translate_off
defparam \ALU|Add1~50 .lut_mask = 16'h692B;
defparam \ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \ALU|out[25]~159 (
// Equation(s):
// \ALU|out[25]~159_combout  = (\ALU|out[25]~156_combout ) # ((\ALU|out[25]~155_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[25]~158_combout )))

	.dataa(\ALU|out[25]~156_combout ),
	.datab(\ALU|out[25]~155_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|out[25]~158_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~159 .lut_mask = 16'hFEEE;
defparam \ALU|out[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \ALU|out[25]~160 (
// Equation(s):
// \ALU|out[25]~160_combout  = (\ALU|out[29]~54_combout  & ((\ALU|Selector32~0_combout ) # ((\ALU|out[25]~154_combout ) # (\ALU|out[25]~159_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[25]~154_combout ),
	.datad(\ALU|out[25]~159_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~160 .lut_mask = 16'hCCC8;
defparam \ALU|out[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \ALU|out[25]~161 (
// Equation(s):
// \ALU|out[25]~161_combout  = (\ALU|out[25]~160_combout  & ((\ALU|Add1~50_combout ) # ((\ALU|out[25]~159_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Add1~50_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|out[25]~160_combout ),
	.datad(\ALU|out[25]~159_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~161 .lut_mask = 16'hF0B0;
defparam \ALU|out[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \ALU|out[25]~166 (
// Equation(s):
// \ALU|out[25]~166_combout  = (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [25])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [11]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busB|out [25]),
	.cin(gnd),
	.combout(\ALU|out[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~166 .lut_mask = 16'h30C0;
defparam \ALU|out[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \ALU|Selector62~0 (
// Equation(s):
// \ALU|Selector62~0_combout  = (\ALU|Equal1~1_combout  & ((\ALU|ShiftRight3~10_combout ) # ((\ALU|ShiftRight2~1_combout  & \LATCH_aluIn|imm_ [2]))))

	.dataa(\ALU|ShiftRight2~1_combout ),
	.datab(\ALU|ShiftRight3~10_combout ),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~0 .lut_mask = 16'hEC00;
defparam \ALU|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \ALU|out[25]~165 (
// Equation(s):
// \ALU|out[25]~165_combout  = (\ALU|out[27]~118_combout  & (\LATCH_busB|out [25] & (\ALU|out[22]~44_combout ))) # (!\ALU|out[27]~118_combout  & ((\ALU|Selector62~0_combout ) # ((\LATCH_busB|out [25] & \ALU|out[22]~44_combout ))))

	.dataa(\ALU|out[27]~118_combout ),
	.datab(\LATCH_busB|out [25]),
	.datac(\ALU|out[22]~44_combout ),
	.datad(\ALU|Selector62~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~165 .lut_mask = 16'hD5C0;
defparam \ALU|out[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \ALU|out[25]~654 (
// Equation(s):
// \ALU|out[25]~654_combout  = (\ALU|out[25]~166_combout ) # ((\ALU|out[25]~165_combout ) # ((\ALU|Equal2~1_combout  & \ALU|out[9]~638_combout )))

	.dataa(\ALU|out[25]~166_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|out[9]~638_combout ),
	.datad(\ALU|out[25]~165_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~654_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~654 .lut_mask = 16'hFFEA;
defparam \ALU|out[25]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \ALU|out[25]~168 (
// Equation(s):
// \ALU|out[25]~168_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal4~2_combout  & ((\LATCH_busB|out [25]) # (\LATCH_aluIn|imm_ [11]))))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\LATCH_busB|out [25]),
	.datac(\LATCH_aluIn|imm_ [11]),
	.datad(\ALU|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~168 .lut_mask = 16'hA800;
defparam \ALU|out[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \ALU|out[25]~640 (
// Equation(s):
// \ALU|out[25]~640_combout  = (\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftLeft1~83_combout )))) # (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftLeft1~83_combout ))) # (!\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~55_combout ))))

	.dataa(\ALU|ShiftLeft1~55_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|ShiftLeft1~83_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~640_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~640 .lut_mask = 16'hFE02;
defparam \ALU|out[25]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \ALU|out[25]~639 (
// Equation(s):
// \ALU|out[25]~639_combout  = (\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~82_combout )) # (!\LATCH_aluIn|imm_ [4] & ((\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~82_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftLeft1~59_combout )))))

	.dataa(\ALU|ShiftLeft1~82_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|ShiftLeft1~59_combout ),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[25]~639_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~639 .lut_mask = 16'hAAB8;
defparam \ALU|out[25]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \ALU|out[25]~167 (
// Equation(s):
// \ALU|out[25]~167_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[27]~117_combout  & ((\ALU|out[25]~639_combout ))) # (!\ALU|out[27]~117_combout  & (\ALU|out[25]~640_combout ))))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[25]~640_combout ),
	.datac(\ALU|out[27]~117_combout ),
	.datad(\ALU|out[25]~639_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~167 .lut_mask = 16'hA808;
defparam \ALU|out[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \ALU|Add2~50 (
// Equation(s):
// \ALU|Add2~50_combout  = (\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [25] & (\ALU|Add2~49  & VCC)) # (!\LATCH_busB|out [25] & (!\ALU|Add2~49 )))) # (!\LATCH_aluIn|imm_ [11] & ((\LATCH_busB|out [25] & (!\ALU|Add2~49 )) # (!\LATCH_busB|out [25] & 
// ((\ALU|Add2~49 ) # (GND)))))
// \ALU|Add2~51  = CARRY((\LATCH_aluIn|imm_ [11] & (!\LATCH_busB|out [25] & !\ALU|Add2~49 )) # (!\LATCH_aluIn|imm_ [11] & ((!\ALU|Add2~49 ) # (!\LATCH_busB|out [25]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add2~49 ),
	.combout(\ALU|Add2~50_combout ),
	.cout(\ALU|Add2~51 ));
// synopsys translate_off
defparam \ALU|Add2~50 .lut_mask = 16'h9617;
defparam \ALU|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \ALU|out[25]~169 (
// Equation(s):
// \ALU|out[25]~169_combout  = (\ALU|out[25]~168_combout ) # ((\ALU|out[25]~167_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~50_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[25]~168_combout ),
	.datac(\ALU|out[25]~167_combout ),
	.datad(\ALU|Add2~50_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~169 .lut_mask = 16'hFDFC;
defparam \ALU|out[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \ALU|out[25]~655 (
// Equation(s):
// \ALU|out[25]~655_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~84_combout  & ((\ALU|out[25]~654_combout ) # (\ALU|out[25]~169_combout ))))

	.dataa(\ALU|out[25]~654_combout ),
	.datab(\ALU|out[29]~70_combout ),
	.datac(\ALU|out[29]~84_combout ),
	.datad(\ALU|out[25]~169_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~655_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~655 .lut_mask = 16'hFCEC;
defparam \ALU|out[25]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \ALU|out[25]~170 (
// Equation(s):
// \ALU|out[25]~170_combout  = (\ALU|out[25]~655_combout ) # ((\ALU|out[25]~164_combout  & ((\ALU|out[25]~154_combout ) # (\ALU|out[25]~161_combout ))))

	.dataa(\ALU|out[25]~154_combout ),
	.datab(\ALU|out[25]~164_combout ),
	.datac(\ALU|out[25]~161_combout ),
	.datad(\ALU|out[25]~655_combout ),
	.cin(gnd),
	.combout(\ALU|out[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[25]~170 .lut_mask = 16'hFFC8;
defparam \ALU|out[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \LATCH_busC|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[25]~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[25] .is_wysiwyg = "true";
defparam \LATCH_busC|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \REG_BANK|banco[27][25]~feeder (
// Equation(s):
// \REG_BANK|banco[27][25]~feeder_combout  = \LATCH_busC|out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\LATCH_busC|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_BANK|banco[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[27][25]~feeder .lut_mask = 16'hF0F0;
defparam \REG_BANK|banco[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \REG_BANK|banco[27][25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[27][25] .is_wysiwyg = "true";
defparam \REG_BANK|banco[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux38~7 (
// Equation(s):
// \REG_BANK|Mux38~7_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[23][25]~q ) # ((\LATCH_DEC|selB_ [3])))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|banco[19][25]~q  & !\LATCH_DEC|selB_ [3]))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][25]~q ),
	.datac(\REG_BANK|banco[19][25]~q ),
	.datad(\LATCH_DEC|selB_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~7 .lut_mask = 16'hAAD8;
defparam \REG_BANK|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux38~8 (
// Equation(s):
// \REG_BANK|Mux38~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux38~7_combout  & ((\REG_BANK|banco[31][25]~q ))) # (!\REG_BANK|Mux38~7_combout  & (\REG_BANK|banco[27][25]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux38~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][25]~q ),
	.datac(\REG_BANK|banco[31][25]~q ),
	.datad(\REG_BANK|Mux38~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \REG_BANK|Mux38~4 (
// Equation(s):
// \REG_BANK|Mux38~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][25]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][25]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][25]~q ),
	.datad(\REG_BANK|banco[24][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \REG_BANK|Mux38~5 (
// Equation(s):
// \REG_BANK|Mux38~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~4_combout  & ((\REG_BANK|banco[28][25]~q ))) # (!\REG_BANK|Mux38~4_combout  & (\REG_BANK|banco[20][25]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux38~4_combout ))))

	.dataa(\REG_BANK|banco[20][25]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][25]~q ),
	.datad(\REG_BANK|Mux38~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux38~2 (
// Equation(s):
// \REG_BANK|Mux38~2_combout  = (\LATCH_DEC|selB_ [2] & (\LATCH_DEC|selB_ [3])) # (!\LATCH_DEC|selB_ [2] & ((\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[26][25]~q ))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|banco[18][25]~q ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[18][25]~q ),
	.datad(\REG_BANK|banco[26][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \REG_BANK|Mux38~3 (
// Equation(s):
// \REG_BANK|Mux38~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~2_combout  & ((\REG_BANK|banco[30][25]~q ))) # (!\REG_BANK|Mux38~2_combout  & (\REG_BANK|banco[22][25]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux38~2_combout ))))

	.dataa(\REG_BANK|banco[22][25]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[30][25]~q ),
	.datad(\REG_BANK|Mux38~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux38~6 (
// Equation(s):
// \REG_BANK|Mux38~6_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~3_combout ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux38~5_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|Mux38~5_combout ),
	.datad(\REG_BANK|Mux38~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \REG_BANK|Mux38~0 (
// Equation(s):
// \REG_BANK|Mux38~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][25]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][25]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][25]~q ),
	.datad(\REG_BANK|banco[21][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux38~1 (
// Equation(s):
// \REG_BANK|Mux38~1_combout  = (\REG_BANK|Mux38~0_combout  & (((\REG_BANK|banco[29][25]~q )) # (!\LATCH_DEC|selB_ [3]))) # (!\REG_BANK|Mux38~0_combout  & (\LATCH_DEC|selB_ [3] & ((\REG_BANK|banco[25][25]~q ))))

	.dataa(\REG_BANK|Mux38~0_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|banco[29][25]~q ),
	.datad(\REG_BANK|banco[25][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~1 .lut_mask = 16'hE6A2;
defparam \REG_BANK|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \REG_BANK|Mux38~9 (
// Equation(s):
// \REG_BANK|Mux38~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux38~6_combout  & (\REG_BANK|Mux38~8_combout )) # (!\REG_BANK|Mux38~6_combout  & ((\REG_BANK|Mux38~1_combout ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux38~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux38~8_combout ),
	.datac(\REG_BANK|Mux38~6_combout ),
	.datad(\REG_BANK|Mux38~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~9 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \REG_BANK|Mux38~17 (
// Equation(s):
// \REG_BANK|Mux38~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][25]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][25]~q ),
	.datad(\REG_BANK|banco[12][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux38~18 (
// Equation(s):
// \REG_BANK|Mux38~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~17_combout  & ((\REG_BANK|banco[15][25]~q ))) # (!\REG_BANK|Mux38~17_combout  & (\REG_BANK|banco[14][25]~q )))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux38~17_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux38~17_combout ),
	.datac(\REG_BANK|banco[14][25]~q ),
	.datad(\REG_BANK|banco[15][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~18 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux38~10 (
// Equation(s):
// \REG_BANK|Mux38~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][25]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[10][25]~q ),
	.datad(\REG_BANK|banco[8][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \REG_BANK|Mux38~11 (
// Equation(s):
// \REG_BANK|Mux38~11_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux38~10_combout  & (\REG_BANK|banco[11][25]~q )) # (!\REG_BANK|Mux38~10_combout  & ((\REG_BANK|banco[9][25]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux38~10_combout ))))

	.dataa(\REG_BANK|banco[11][25]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][25]~q ),
	.datad(\REG_BANK|Mux38~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux38~14 (
// Equation(s):
// \REG_BANK|Mux38~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][25]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][25]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][25]~q ),
	.datad(\REG_BANK|banco[1][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~14 .lut_mask = 16'hC480;
defparam \REG_BANK|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux38~15 (
// Equation(s):
// \REG_BANK|Mux38~15_combout  = (\REG_BANK|Mux38~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][25]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][25]~q ),
	.datad(\REG_BANK|Mux38~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux38~12 (
// Equation(s):
// \REG_BANK|Mux38~12_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[5][25]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[4][25]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[4][25]~q ),
	.datad(\REG_BANK|banco[5][25]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~12 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux38~13 (
// Equation(s):
// \REG_BANK|Mux38~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux38~12_combout  & ((\REG_BANK|banco[7][25]~q ))) # (!\REG_BANK|Mux38~12_combout  & (\REG_BANK|banco[6][25]~q )))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux38~12_combout ))))

	.dataa(\REG_BANK|banco[6][25]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[7][25]~q ),
	.datad(\REG_BANK|Mux38~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~13 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux38~16 (
// Equation(s):
// \REG_BANK|Mux38~16_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux38~13_combout ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux38~15_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux38~15_combout ),
	.datad(\REG_BANK|Mux38~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux38~19 (
// Equation(s):
// \REG_BANK|Mux38~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux38~16_combout  & (\REG_BANK|Mux38~18_combout )) # (!\REG_BANK|Mux38~16_combout  & ((\REG_BANK|Mux38~11_combout ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux38~16_combout ))))

	.dataa(\REG_BANK|Mux38~18_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux38~11_combout ),
	.datad(\REG_BANK|Mux38~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux38~20 (
// Equation(s):
// \REG_BANK|Mux38~20_combout  = (\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux38~9_combout )) # (!\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux38~19_combout )))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux38~9_combout ),
	.datad(\REG_BANK|Mux38~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux38~20 .lut_mask = 16'hF3C0;
defparam \REG_BANK|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \LATCH_busB|out[25]~feeder (
// Equation(s):
// \LATCH_busB|out[25]~feeder_combout  = \REG_BANK|Mux38~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux38~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[25]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \LATCH_busB|out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[25] .is_wysiwyg = "true";
defparam \LATCH_busB|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \ALU|out[26]~634 (
// Equation(s):
// \ALU|out[26]~634_combout  = (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~2_combout  & (\ALU|ShiftRight2~5_combout  & !\LATCH_aluIn|aluCtrl_ [1])))

	.dataa(\LATCH_aluIn|aluCtrl_ [2]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|ShiftRight2~5_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [1]),
	.cin(gnd),
	.combout(\ALU|out[26]~634_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~634 .lut_mask = 16'h0080;
defparam \ALU|out[26]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \ALU|out[26]~141 (
// Equation(s):
// \ALU|out[26]~141_combout  = (\LATCH_busB|out [26] & (\LATCH_aluIn|aluCtrl_ [2] & (\ALU|Equal0~3_combout  & \ALU|Equal4~1_combout )))

	.dataa(\LATCH_busB|out [26]),
	.datab(\LATCH_aluIn|aluCtrl_ [2]),
	.datac(\ALU|Equal0~3_combout ),
	.datad(\ALU|Equal4~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~141 .lut_mask = 16'h8000;
defparam \ALU|out[26]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \ALU|out[26]~636 (
// Equation(s):
// \ALU|out[26]~636_combout  = (\LATCH_aluIn|imm_ [3] & (((\ALU|ShiftLeft1~80_combout )))) # (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftLeft1~80_combout ))) # (!\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~43_combout ))))

	.dataa(\ALU|ShiftLeft1~43_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|ShiftLeft1~80_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~636_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~636 .lut_mask = 16'hFE02;
defparam \ALU|out[26]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \ALU|out[26]~635 (
// Equation(s):
// \ALU|out[26]~635_combout  = (\LATCH_aluIn|imm_ [3] & (\ALU|ShiftLeft1~89_combout )) # (!\LATCH_aluIn|imm_ [3] & ((\LATCH_aluIn|imm_ [4] & (\ALU|ShiftLeft1~89_combout )) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftLeft1~38_combout )))))

	.dataa(\ALU|ShiftLeft1~89_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|ShiftLeft1~38_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~635_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~635 .lut_mask = 16'hABA8;
defparam \ALU|out[26]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \ALU|out[26]~150 (
// Equation(s):
// \ALU|out[26]~150_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[27]~117_combout  & ((\ALU|out[26]~635_combout ))) # (!\ALU|out[27]~117_combout  & (\ALU|out[26]~636_combout ))))

	.dataa(\ALU|out[26]~636_combout ),
	.datab(\ALU|out[27]~117_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\ALU|out[26]~635_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~150 .lut_mask = 16'hE020;
defparam \ALU|out[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \ALU|out[26]~151 (
// Equation(s):
// \ALU|out[26]~151_combout  = (\ALU|out[26]~141_combout ) # ((\ALU|out[26]~150_combout ) # ((\ALU|out[26]~634_combout  & !\ALU|out[27]~118_combout )))

	.dataa(\ALU|out[26]~634_combout ),
	.datab(\ALU|out[26]~141_combout ),
	.datac(\ALU|out[27]~118_combout ),
	.datad(\ALU|out[26]~150_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~151 .lut_mask = 16'hFFCE;
defparam \ALU|out[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \ALU|out[26]~152 (
// Equation(s):
// \ALU|out[26]~152_combout  = (\ALU|out[26]~149_combout ) # ((\ALU|out[26]~151_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~52_combout )))

	.dataa(\ALU|out[29]~85_combout ),
	.datab(\ALU|out[26]~149_combout ),
	.datac(\ALU|Add2~52_combout ),
	.datad(\ALU|out[26]~151_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~152_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~152 .lut_mask = 16'hFFDC;
defparam \ALU|out[26]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \ALU|out[26]~633 (
// Equation(s):
// \ALU|out[26]~633_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_aluIn|imm_ [3] & ((\LATCH_busB|out [31]))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight3~9_combout ))))

	.dataa(\ALU|ShiftRight3~9_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\LATCH_busB|out [31]),
	.datad(\LATCH_aluIn|imm_ [3]),
	.cin(gnd),
	.combout(\ALU|out[26]~633_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~633 .lut_mask = 16'hC088;
defparam \ALU|out[26]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \ALU|out[26]~147 (
// Equation(s):
// \ALU|out[26]~147_combout  = (\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [26] & \ALU|Equal5~0_combout ))

	.dataa(gnd),
	.datab(\LATCH_busB|out [26]),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~147 .lut_mask = 16'hFFC0;
defparam \ALU|out[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \ALU|out[26]~148 (
// Equation(s):
// \ALU|out[26]~148_combout  = (\ALU|out[26]~633_combout ) # ((\LATCH_aluIn|imm_ [11] & \ALU|out[26]~147_combout ))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(gnd),
	.datac(\ALU|out[26]~633_combout ),
	.datad(\ALU|out[26]~147_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~148_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~148 .lut_mask = 16'hFAF0;
defparam \ALU|out[26]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \ALU|Add1~52 (
// Equation(s):
// \ALU|Add1~52_combout  = ((\LATCH_busA|out [26] $ (\LATCH_busB|out [26] $ (\ALU|Add1~51 )))) # (GND)
// \ALU|Add1~53  = CARRY((\LATCH_busA|out [26] & (\LATCH_busB|out [26] & !\ALU|Add1~51 )) # (!\LATCH_busA|out [26] & ((\LATCH_busB|out [26]) # (!\ALU|Add1~51 ))))

	.dataa(\LATCH_busA|out [26]),
	.datab(\LATCH_busB|out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~51 ),
	.combout(\ALU|Add1~52_combout ),
	.cout(\ALU|Add1~53 ));
// synopsys translate_off
defparam \ALU|Add1~52 .lut_mask = 16'h964D;
defparam \ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \ALU|out[26]~145 (
// Equation(s):
// \ALU|out[26]~145_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~52_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~52_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|Add1~52_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~145 .lut_mask = 16'h8A80;
defparam \ALU|out[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \ALU|out[26]~143 (
// Equation(s):
// \ALU|out[26]~143_combout  = (\LATCH_busB|out [26] & ((\LATCH_busA|out [26] & (\ALU|Equal5~0_combout )) # (!\LATCH_busA|out [26] & ((\ALU|Equal3~1_combout ))))) # (!\LATCH_busB|out [26] & (((\ALU|Equal3~1_combout  & \LATCH_busA|out [26]))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busB|out [26]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busA|out [26]),
	.cin(gnd),
	.combout(\ALU|out[26]~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~143 .lut_mask = 16'hB8C0;
defparam \ALU|out[26]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \ALU|out[26]~632 (
// Equation(s):
// \ALU|out[26]~632_combout  = (\ALU|Equal2~1_combout  & ((\LATCH_busA|out [3] & ((\LATCH_busB|out [31]))) # (!\LATCH_busA|out [3] & (\ALU|ShiftRight1~9_combout ))))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|ShiftRight1~9_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|out[26]~632_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~632 .lut_mask = 16'hE040;
defparam \ALU|out[26]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \ALU|out[26]~137 (
// Equation(s):
// \ALU|out[26]~137_combout  = (\ALU|out[27]~131_combout  & (!\ALU|out[27]~128_combout )) # (!\ALU|out[27]~131_combout  & ((\ALU|out[27]~128_combout  & (\ALU|ShiftLeft0~31_combout )) # (!\ALU|out[27]~128_combout  & ((\ALU|ShiftLeft0~75_combout )))))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|out[27]~128_combout ),
	.datac(\ALU|ShiftLeft0~31_combout ),
	.datad(\ALU|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~137_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~137 .lut_mask = 16'h7362;
defparam \ALU|out[26]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \ALU|out[26]~139 (
// Equation(s):
// \ALU|out[26]~139_combout  = (\ALU|out[27]~131_combout  & ((\ALU|out[26]~137_combout  & (\ALU|ShiftLeft0~78_combout )) # (!\ALU|out[26]~137_combout  & ((\ALU|ShiftLeft0~28_combout ))))) # (!\ALU|out[27]~131_combout  & (((\ALU|out[26]~137_combout ))))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|ShiftLeft0~78_combout ),
	.datac(\ALU|ShiftLeft0~28_combout ),
	.datad(\ALU|out[26]~137_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~139_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~139 .lut_mask = 16'hDDA0;
defparam \ALU|out[26]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \ALU|out[26]~140 (
// Equation(s):
// \ALU|out[26]~140_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[26]~139_combout ) # ((\ALU|ShiftRight0~5_combout  & \ALU|out[25]~129_combout )))) # (!\ALU|Equal0~4_combout  & (\ALU|ShiftRight0~5_combout  & (\ALU|out[25]~129_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|ShiftRight0~5_combout ),
	.datac(\ALU|out[25]~129_combout ),
	.datad(\ALU|out[26]~139_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~140 .lut_mask = 16'hEAC0;
defparam \ALU|out[26]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \ALU|out[26]~142 (
// Equation(s):
// \ALU|out[26]~142_combout  = (\ALU|out[26]~141_combout ) # ((\ALU|out[26]~632_combout ) # (\ALU|out[26]~140_combout ))

	.dataa(gnd),
	.datab(\ALU|out[26]~141_combout ),
	.datac(\ALU|out[26]~632_combout ),
	.datad(\ALU|out[26]~140_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~142 .lut_mask = 16'hFFFC;
defparam \ALU|out[26]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \ALU|out[26]~144 (
// Equation(s):
// \ALU|out[26]~144_combout  = (\ALU|out[26]~143_combout ) # ((\ALU|out[26]~142_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busA|out [26])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\ALU|out[26]~143_combout ),
	.datac(\ALU|out[26]~142_combout ),
	.datad(\LATCH_busA|out [26]),
	.cin(gnd),
	.combout(\ALU|out[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~144 .lut_mask = 16'hFEFC;
defparam \ALU|out[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \ALU|out[26]~146 (
// Equation(s):
// \ALU|out[26]~146_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~54_combout  & ((\ALU|out[26]~145_combout ) # (\ALU|out[26]~144_combout ))))

	.dataa(\ALU|out[29]~70_combout ),
	.datab(\ALU|out[26]~145_combout ),
	.datac(\ALU|out[29]~54_combout ),
	.datad(\ALU|out[26]~144_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~146 .lut_mask = 16'hFAEA;
defparam \ALU|out[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \ALU|out[26]~153 (
// Equation(s):
// \ALU|out[26]~153_combout  = (\ALU|out[26]~146_combout ) # ((\ALU|out[29]~84_combout  & ((\ALU|out[26]~152_combout ) # (\ALU|out[26]~148_combout ))))

	.dataa(\ALU|out[26]~152_combout ),
	.datab(\ALU|out[29]~84_combout ),
	.datac(\ALU|out[26]~148_combout ),
	.datad(\ALU|out[26]~146_combout ),
	.cin(gnd),
	.combout(\ALU|out[26]~153_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[26]~153 .lut_mask = 16'hFFC8;
defparam \ALU|out[26]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \LATCH_busC|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[26]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[26] .is_wysiwyg = "true";
defparam \LATCH_busC|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \REG_BANK|banco[6][26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[6][26] .is_wysiwyg = "true";
defparam \REG_BANK|banco[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \REG_BANK|Mux5~10 (
// Equation(s):
// \REG_BANK|Mux5~10_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][26]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][26]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[4][26]~q ),
	.datac(\REG_BANK|banco[5][26]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~10 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux5~11 (
// Equation(s):
// \REG_BANK|Mux5~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux5~10_combout  & ((\REG_BANK|banco[7][26]~q ))) # (!\REG_BANK|Mux5~10_combout  & (\REG_BANK|banco[6][26]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux5~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][26]~q ),
	.datac(\REG_BANK|banco[7][26]~q ),
	.datad(\REG_BANK|Mux5~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux5~14 (
// Equation(s):
// \REG_BANK|Mux5~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][26]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][26]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[1][26]~q ),
	.datac(\REG_BANK|banco[3][26]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~14 .lut_mask = 16'hA088;
defparam \REG_BANK|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \REG_BANK|Mux5~15 (
// Equation(s):
// \REG_BANK|Mux5~15_combout  = (\REG_BANK|Mux5~14_combout ) # ((\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & \REG_BANK|banco[2][26]~q )))

	.dataa(\REG_BANK|Mux5~14_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[2][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~15 .lut_mask = 16'hAEAA;
defparam \REG_BANK|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux5~12 (
// Equation(s):
// \REG_BANK|Mux5~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][26]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][26]~q ),
	.datad(\REG_BANK|banco[8][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \REG_BANK|Mux5~13 (
// Equation(s):
// \REG_BANK|Mux5~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux5~12_combout  & (\REG_BANK|banco[11][26]~q )) # (!\REG_BANK|Mux5~12_combout  & ((\REG_BANK|banco[9][26]~q ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux5~12_combout ))))

	.dataa(\REG_BANK|banco[11][26]~q ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[9][26]~q ),
	.datad(\REG_BANK|Mux5~12_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~13 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux5~16 (
// Equation(s):
// \REG_BANK|Mux5~16_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|Mux5~13_combout )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux5~15_combout )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux5~15_combout ),
	.datad(\REG_BANK|Mux5~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \REG_BANK|Mux5~17 (
// Equation(s):
// \REG_BANK|Mux5~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][26]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][26]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][26]~q ),
	.datad(\REG_BANK|banco[13][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \REG_BANK|Mux5~18 (
// Equation(s):
// \REG_BANK|Mux5~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux5~17_combout  & ((\REG_BANK|banco[15][26]~q ))) # (!\REG_BANK|Mux5~17_combout  & (\REG_BANK|banco[14][26]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux5~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][26]~q ),
	.datac(\REG_BANK|banco[15][26]~q ),
	.datad(\REG_BANK|Mux5~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \REG_BANK|Mux5~19 (
// Equation(s):
// \REG_BANK|Mux5~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux5~16_combout  & ((\REG_BANK|Mux5~18_combout ))) # (!\REG_BANK|Mux5~16_combout  & (\REG_BANK|Mux5~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux5~16_combout ))))

	.dataa(\REG_BANK|Mux5~11_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|Mux5~16_combout ),
	.datad(\REG_BANK|Mux5~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \REG_BANK|Mux5~7 (
// Equation(s):
// \REG_BANK|Mux5~7_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][26]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[19][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][26]~q ),
	.datad(\REG_BANK|banco[19][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux5~8 (
// Equation(s):
// \REG_BANK|Mux5~8_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux5~7_combout  & (\REG_BANK|banco[31][26]~q )) # (!\REG_BANK|Mux5~7_combout  & ((\REG_BANK|banco[23][26]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux5~7_combout ))))

	.dataa(\REG_BANK|banco[31][26]~q ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][26]~q ),
	.datad(\REG_BANK|Mux5~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux5~0 (
// Equation(s):
// \REG_BANK|Mux5~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][26]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][26]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[25][26]~q ),
	.datad(\REG_BANK|banco[17][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux5~1 (
// Equation(s):
// \REG_BANK|Mux5~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux5~0_combout  & ((\REG_BANK|banco[29][26]~q ))) # (!\REG_BANK|Mux5~0_combout  & (\REG_BANK|banco[21][26]~q )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux5~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[21][26]~q ),
	.datac(\REG_BANK|banco[29][26]~q ),
	.datad(\REG_BANK|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \REG_BANK|Mux5~4 (
// Equation(s):
// \REG_BANK|Mux5~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][26]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][26]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][26]~q ),
	.datad(\REG_BANK|banco[16][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \REG_BANK|Mux5~5 (
// Equation(s):
// \REG_BANK|Mux5~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux5~4_combout  & (\REG_BANK|banco[28][26]~q )) # (!\REG_BANK|Mux5~4_combout  & ((\REG_BANK|banco[24][26]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux5~4_combout ))))

	.dataa(\REG_BANK|banco[28][26]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][26]~q ),
	.datad(\REG_BANK|Mux5~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux5~2 (
// Equation(s):
// \REG_BANK|Mux5~2_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][26]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][26]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][26]~q ),
	.datad(\REG_BANK|banco[18][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \REG_BANK|Mux5~3 (
// Equation(s):
// \REG_BANK|Mux5~3_combout  = (\REG_BANK|Mux5~2_combout  & (((\REG_BANK|banco[30][26]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux5~2_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][26]~q )))

	.dataa(\REG_BANK|Mux5~2_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][26]~q ),
	.datad(\REG_BANK|banco[30][26]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux5~6 (
// Equation(s):
// \REG_BANK|Mux5~6_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0]) # (\REG_BANK|Mux5~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux5~5_combout  & (!\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|Mux5~5_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|Mux5~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~6 .lut_mask = 16'hCEC2;
defparam \REG_BANK|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \REG_BANK|Mux5~9 (
// Equation(s):
// \REG_BANK|Mux5~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux5~6_combout  & (\REG_BANK|Mux5~8_combout )) # (!\REG_BANK|Mux5~6_combout  & ((\REG_BANK|Mux5~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux5~6_combout ))))

	.dataa(\REG_BANK|Mux5~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux5~1_combout ),
	.datad(\REG_BANK|Mux5~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \REG_BANK|Mux5~20 (
// Equation(s):
// \REG_BANK|Mux5~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux5~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux5~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux5~19_combout ),
	.datad(\REG_BANK|Mux5~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux5~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \LATCH_busA|out[26]~feeder (
// Equation(s):
// \LATCH_busA|out[26]~feeder_combout  = \REG_BANK|Mux5~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux5~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[26]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \LATCH_busA|out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[26] .is_wysiwyg = "true";
defparam \LATCH_busA|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \ALU|Add1~54 (
// Equation(s):
// \ALU|Add1~54_combout  = (\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & (!\ALU|Add1~53 )) # (!\LATCH_busA|out [27] & (\ALU|Add1~53  & VCC)))) # (!\LATCH_busB|out [27] & ((\LATCH_busA|out [27] & ((\ALU|Add1~53 ) # (GND))) # (!\LATCH_busA|out [27] & 
// (!\ALU|Add1~53 ))))
// \ALU|Add1~55  = CARRY((\LATCH_busB|out [27] & (\LATCH_busA|out [27] & !\ALU|Add1~53 )) # (!\LATCH_busB|out [27] & ((\LATCH_busA|out [27]) # (!\ALU|Add1~53 ))))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_busA|out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add1~53 ),
	.combout(\ALU|Add1~54_combout ),
	.cout(\ALU|Add1~55 ));
// synopsys translate_off
defparam \ALU|Add1~54 .lut_mask = 16'h694D;
defparam \ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \ALU|out[28]~101 (
// Equation(s):
// \ALU|out[28]~101_combout  = (\ALU|Add1~56_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_busB|out [28]))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [28]),
	.datac(gnd),
	.datad(\ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~101 .lut_mask = 16'hFF88;
defparam \ALU|out[28]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \ALU|out[28]~102 (
// Equation(s):
// \ALU|out[28]~102_combout  = (\LATCH_aluIn|aluCtrl_ [8] & (!\ALU|out[28]~97_combout  & !\ALU|out[28]~101_combout ))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(gnd),
	.datac(\ALU|out[28]~97_combout ),
	.datad(\ALU|out[28]~101_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~102 .lut_mask = 16'h000A;
defparam \ALU|out[28]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \ALU|out[28]~89 (
// Equation(s):
// \ALU|out[28]~89_combout  = (\ALU|ShiftRight0~2_combout  & (\ALU|ShiftLeft0~32_combout  & ((\ALU|out[22]~60_combout ) # (\ALU|Equal2~1_combout ))))

	.dataa(\ALU|out[22]~60_combout ),
	.datab(\ALU|ShiftRight0~2_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~89 .lut_mask = 16'hC800;
defparam \ALU|out[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \ALU|out[28]~91 (
// Equation(s):
// \ALU|out[28]~91_combout  = (\ALU|out[28]~89_combout ) # ((\ALU|out[29]~49_combout  & \ALU|ShiftLeft0~66_combout ))

	.dataa(gnd),
	.datab(\ALU|out[29]~49_combout ),
	.datac(\ALU|ShiftLeft0~66_combout ),
	.datad(\ALU|out[28]~89_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~91 .lut_mask = 16'hFFC0;
defparam \ALU|out[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \ALU|out[28]~94 (
// Equation(s):
// \ALU|out[28]~94_combout  = (\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [28]))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\LATCH_busB|out [28]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|out[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~94 .lut_mask = 16'hF8F8;
defparam \ALU|out[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \ALU|ShiftLeft0~68 (
// Equation(s):
// \ALU|ShiftLeft0~68_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [27]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [28]))

	.dataa(\LATCH_busB|out [28]),
	.datab(gnd),
	.datac(\LATCH_busA|out [0]),
	.datad(\LATCH_busB|out [27]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~68 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \ALU|out[28]~92 (
// Equation(s):
// \ALU|out[28]~92_combout  = (\ALU|out[29]~56_combout  & (!\ALU|ShiftLeft0~32_combout )) # (!\ALU|out[29]~56_combout  & ((\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftLeft0~68_combout )) # (!\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftLeft0~67_combout )))))

	.dataa(\ALU|out[29]~56_combout ),
	.datab(\ALU|ShiftLeft0~32_combout ),
	.datac(\ALU|ShiftLeft0~68_combout ),
	.datad(\ALU|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~92 .lut_mask = 16'h7362;
defparam \ALU|out[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \ALU|out[28]~93 (
// Equation(s):
// \ALU|out[28]~93_combout  = (\ALU|out[29]~56_combout  & ((\ALU|out[28]~92_combout  & ((\ALU|ShiftLeft0~71_combout ))) # (!\ALU|out[28]~92_combout  & (\ALU|ShiftLeft0~30_combout )))) # (!\ALU|out[29]~56_combout  & (((\ALU|out[28]~92_combout ))))

	.dataa(\ALU|out[29]~56_combout ),
	.datab(\ALU|ShiftLeft0~30_combout ),
	.datac(\ALU|ShiftLeft0~71_combout ),
	.datad(\ALU|out[28]~92_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~93 .lut_mask = 16'hF588;
defparam \ALU|out[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \ALU|out[28]~95 (
// Equation(s):
// \ALU|out[28]~95_combout  = (\LATCH_busA|out [28] & ((\ALU|out[28]~94_combout ) # ((\ALU|out[8]~59_combout  & \ALU|out[28]~93_combout )))) # (!\LATCH_busA|out [28] & (((\ALU|out[8]~59_combout  & \ALU|out[28]~93_combout ))))

	.dataa(\LATCH_busA|out [28]),
	.datab(\ALU|out[28]~94_combout ),
	.datac(\ALU|out[8]~59_combout ),
	.datad(\ALU|out[28]~93_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~95 .lut_mask = 16'hF888;
defparam \ALU|out[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \ALU|out[28]~103 (
// Equation(s):
// \ALU|out[28]~103_combout  = (\ALU|out[28]~91_combout  & (((\ALU|out[29]~54_combout )))) # (!\ALU|out[28]~91_combout  & (((\ALU|out[28]~95_combout )) # (!\ALU|out[28]~102_combout )))

	.dataa(\ALU|out[28]~102_combout ),
	.datab(\ALU|out[28]~91_combout ),
	.datac(\ALU|out[29]~54_combout ),
	.datad(\ALU|out[28]~95_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~103 .lut_mask = 16'hF3D1;
defparam \ALU|out[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \ALU|out[28]~98 (
// Equation(s):
// \ALU|out[28]~98_combout  = (\ALU|out[28]~97_combout ) # ((\ALU|out[28]~95_combout ) # ((\LATCH_busB|out [28] & \ALU|Equal4~0_combout )))

	.dataa(\ALU|out[28]~97_combout ),
	.datab(\LATCH_busB|out [28]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|out[28]~95_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~98 .lut_mask = 16'hFFEA;
defparam \ALU|out[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \ALU|out[28]~99 (
// Equation(s):
// \ALU|out[28]~99_combout  = (\ALU|out[29]~54_combout  & ((\ALU|Selector32~0_combout ) # ((\ALU|out[28]~91_combout ) # (\ALU|out[28]~98_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\ALU|out[28]~91_combout ),
	.datac(\ALU|out[29]~54_combout ),
	.datad(\ALU|out[28]~98_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~99 .lut_mask = 16'hF0E0;
defparam \ALU|out[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \ALU|out[28]~100 (
// Equation(s):
// \ALU|out[28]~100_combout  = (\ALU|out[28]~99_combout  & ((\LATCH_aluIn|aluCtrl_ [8]) # ((\ALU|Add0~56_combout ) # (\ALU|out[28]~98_combout ))))

	.dataa(\LATCH_aluIn|aluCtrl_ [8]),
	.datab(\ALU|Add0~56_combout ),
	.datac(\ALU|out[28]~99_combout ),
	.datad(\ALU|out[28]~98_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~100 .lut_mask = 16'hF0E0;
defparam \ALU|out[28]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \ALU|out[28]~108 (
// Equation(s):
// \ALU|out[28]~108_combout  = (\LATCH_busB|out [28] & ((\ALU|Equal4~0_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~56_combout )))) # (!\LATCH_busB|out [28] & (!\ALU|out[29]~85_combout  & (\ALU|Add2~56_combout )))

	.dataa(\LATCH_busB|out [28]),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Add2~56_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~108 .lut_mask = 16'hBA30;
defparam \ALU|out[28]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \ALU|out[28]~109 (
// Equation(s):
// \ALU|out[28]~109_combout  = (\ALU|out[29]~76_combout  & (((!\ALU|ShiftLeft1~44_combout )))) # (!\ALU|out[29]~76_combout  & ((\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftLeft1~36_combout ))) # (!\ALU|ShiftLeft1~44_combout  & (\ALU|ShiftLeft1~68_combout ))))

	.dataa(\ALU|ShiftLeft1~68_combout ),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|ShiftLeft1~36_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~109 .lut_mask = 16'h3E0E;
defparam \ALU|out[28]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \ALU|out[28]~110 (
// Equation(s):
// \ALU|out[28]~110_combout  = (\ALU|out[29]~76_combout  & ((\ALU|out[28]~109_combout  & (\ALU|ShiftLeft1~71_combout )) # (!\ALU|out[28]~109_combout  & ((\ALU|ShiftLeft1~42_combout ))))) # (!\ALU|out[29]~76_combout  & (((\ALU|out[28]~109_combout ))))

	.dataa(\ALU|ShiftLeft1~71_combout ),
	.datab(\ALU|out[29]~76_combout ),
	.datac(\ALU|out[28]~109_combout ),
	.datad(\ALU|ShiftLeft1~42_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~110 .lut_mask = 16'hBCB0;
defparam \ALU|out[28]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \ALU|out[28]~111 (
// Equation(s):
// \ALU|out[28]~111_combout  = (\ALU|out[14]~79_combout  & ((\ALU|out[28]~110_combout ) # ((\ALU|Selector1~0_combout  & !\ALU|ShiftLeft1~44_combout )))) # (!\ALU|out[14]~79_combout  & (\ALU|Selector1~0_combout  & (!\ALU|ShiftLeft1~44_combout )))

	.dataa(\ALU|out[14]~79_combout ),
	.datab(\ALU|Selector1~0_combout ),
	.datac(\ALU|ShiftLeft1~44_combout ),
	.datad(\ALU|out[28]~110_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~111 .lut_mask = 16'hAE0C;
defparam \ALU|out[28]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \ALU|out[28]~112 (
// Equation(s):
// \ALU|out[28]~112_combout  = (\LATCH_aluIn|imm_ [11] & ((\ALU|out[28]~94_combout ) # ((!\LATCH_busB|out [28] & \ALU|Equal3~1_combout )))) # (!\LATCH_aluIn|imm_ [11] & (\LATCH_busB|out [28] & (\ALU|Equal3~1_combout )))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\LATCH_busB|out [28]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|out[28]~94_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~112 .lut_mask = 16'hEA60;
defparam \ALU|out[28]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \ALU|out[28]~104 (
// Equation(s):
// \ALU|out[28]~104_combout  = (\ALU|Equal2~1_combout ) # ((!\LATCH_aluIn|imm_ [4] & (\ALU|Equal1~0_combout  & \ALU|Equal0~2_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal1~0_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~104 .lut_mask = 16'hFF40;
defparam \ALU|out[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \ALU|out[28]~107 (
// Equation(s):
// \ALU|out[28]~107_combout  = (\ALU|out[29]~73_combout  & ((\ALU|ShiftLeft1~67_combout ) # ((\ALU|out[28]~105_combout  & \ALU|out[28]~104_combout )))) # (!\ALU|out[29]~73_combout  & (\ALU|out[28]~105_combout  & (\ALU|out[28]~104_combout )))

	.dataa(\ALU|out[29]~73_combout ),
	.datab(\ALU|out[28]~105_combout ),
	.datac(\ALU|out[28]~104_combout ),
	.datad(\ALU|ShiftLeft1~67_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~107 .lut_mask = 16'hEAC0;
defparam \ALU|out[28]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \ALU|out[28]~113 (
// Equation(s):
// \ALU|out[28]~113_combout  = (\ALU|out[28]~108_combout ) # ((\ALU|out[28]~111_combout ) # ((\ALU|out[28]~112_combout ) # (\ALU|out[28]~107_combout )))

	.dataa(\ALU|out[28]~108_combout ),
	.datab(\ALU|out[28]~111_combout ),
	.datac(\ALU|out[28]~112_combout ),
	.datad(\ALU|out[28]~107_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~113 .lut_mask = 16'hFFFE;
defparam \ALU|out[28]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \ALU|out[28]~114 (
// Equation(s):
// \ALU|out[28]~114_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~84_combout  & \ALU|out[28]~113_combout ))

	.dataa(\ALU|out[29]~70_combout ),
	.datab(gnd),
	.datac(\ALU|out[29]~84_combout ),
	.datad(\ALU|out[28]~113_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~114 .lut_mask = 16'hFAAA;
defparam \ALU|out[28]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \ALU|out[28]~115 (
// Equation(s):
// \ALU|out[28]~115_combout  = (\ALU|out[28]~114_combout ) # ((\ALU|out[28]~103_combout  & ((\ALU|out[28]~91_combout ) # (\ALU|out[28]~100_combout ))))

	.dataa(\ALU|out[28]~103_combout ),
	.datab(\ALU|out[28]~91_combout ),
	.datac(\ALU|out[28]~100_combout ),
	.datad(\ALU|out[28]~114_combout ),
	.cin(gnd),
	.combout(\ALU|out[28]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[28]~115 .lut_mask = 16'hFFA8;
defparam \ALU|out[28]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \LATCH_busC|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[28]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[28] .is_wysiwyg = "true";
defparam \LATCH_busC|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \REG_BANK|banco[14][28]~feeder (
// Equation(s):
// \REG_BANK|banco[14][28]~feeder_combout  = \LATCH_busC|out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [28]),
	.cin(gnd),
	.combout(\REG_BANK|banco[14][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[14][28]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[14][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \REG_BANK|banco[14][28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][28] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \REG_BANK|Mux35~17 (
// Equation(s):
// \REG_BANK|Mux35~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[13][28]~q ))) # (!\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[12][28]~q ))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[12][28]~q ),
	.datad(\REG_BANK|banco[13][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux35~18 (
// Equation(s):
// \REG_BANK|Mux35~18_combout  = (\REG_BANK|Mux35~17_combout  & (((\REG_BANK|banco[15][28]~q ) # (!\LATCH_DEC|selB_ [1])))) # (!\REG_BANK|Mux35~17_combout  & (\REG_BANK|banco[14][28]~q  & (\LATCH_DEC|selB_ [1])))

	.dataa(\REG_BANK|banco[14][28]~q ),
	.datab(\REG_BANK|Mux35~17_combout ),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|banco[15][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~18 .lut_mask = 16'hEC2C;
defparam \REG_BANK|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux35~10 (
// Equation(s):
// \REG_BANK|Mux35~10_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][28]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][28]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][28]~q ),
	.datad(\REG_BANK|banco[5][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \REG_BANK|Mux35~11 (
// Equation(s):
// \REG_BANK|Mux35~11_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux35~10_combout  & (\REG_BANK|banco[7][28]~q )) # (!\REG_BANK|Mux35~10_combout  & ((\REG_BANK|banco[6][28]~q ))))) # (!\LATCH_DEC|selB_ [1] & (((\REG_BANK|Mux35~10_combout ))))

	.dataa(\REG_BANK|banco[7][28]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[6][28]~q ),
	.datad(\REG_BANK|Mux35~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~11 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux35~14 (
// Equation(s):
// \REG_BANK|Mux35~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][28]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][28]~q )))))

	.dataa(\REG_BANK|banco[3][28]~q ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[1][28]~q ),
	.datad(\LATCH_DEC|selB_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~14 .lut_mask = 16'hB800;
defparam \REG_BANK|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \REG_BANK|Mux35~15 (
// Equation(s):
// \REG_BANK|Mux35~15_combout  = (\REG_BANK|Mux35~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][28]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][28]~q ),
	.datad(\REG_BANK|Mux35~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux35~12 (
// Equation(s):
// \REG_BANK|Mux35~12_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[10][28]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[8][28]~q )))))

	.dataa(\REG_BANK|banco[10][28]~q ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[8][28]~q ),
	.datad(\LATCH_DEC|selB_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~12 .lut_mask = 16'hEE30;
defparam \REG_BANK|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \REG_BANK|Mux35~13 (
// Equation(s):
// \REG_BANK|Mux35~13_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux35~12_combout  & (\REG_BANK|banco[11][28]~q )) # (!\REG_BANK|Mux35~12_combout  & ((\REG_BANK|banco[9][28]~q ))))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux35~12_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|banco[11][28]~q ),
	.datac(\REG_BANK|Mux35~12_combout ),
	.datad(\REG_BANK|banco[9][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~13 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux35~16 (
// Equation(s):
// \REG_BANK|Mux35~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2]) # (\REG_BANK|Mux35~13_combout )))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux35~15_combout  & (!\LATCH_DEC|selB_ [2])))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux35~15_combout ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|Mux35~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~16 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux35~19 (
// Equation(s):
// \REG_BANK|Mux35~19_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux35~16_combout  & (\REG_BANK|Mux35~18_combout )) # (!\REG_BANK|Mux35~16_combout  & ((\REG_BANK|Mux35~11_combout ))))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux35~16_combout ))))

	.dataa(\REG_BANK|Mux35~18_combout ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|Mux35~11_combout ),
	.datad(\REG_BANK|Mux35~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \REG_BANK|Mux35~0 (
// Equation(s):
// \REG_BANK|Mux35~0_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[25][28]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[17][28]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[25][28]~q ),
	.datad(\REG_BANK|banco[17][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~0 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \REG_BANK|Mux35~1 (
// Equation(s):
// \REG_BANK|Mux35~1_combout  = (\REG_BANK|Mux35~0_combout  & ((\REG_BANK|banco[29][28]~q ) # ((!\LATCH_DEC|selB_ [2])))) # (!\REG_BANK|Mux35~0_combout  & (((\REG_BANK|banco[21][28]~q  & \LATCH_DEC|selB_ [2]))))

	.dataa(\REG_BANK|Mux35~0_combout ),
	.datab(\REG_BANK|banco[29][28]~q ),
	.datac(\REG_BANK|banco[21][28]~q ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~1 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux35~7 (
// Equation(s):
// \REG_BANK|Mux35~7_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[27][28]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[19][28]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[19][28]~q ),
	.datad(\REG_BANK|banco[27][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~7 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux35~8 (
// Equation(s):
// \REG_BANK|Mux35~8_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux35~7_combout  & ((\REG_BANK|banco[31][28]~q ))) # (!\REG_BANK|Mux35~7_combout  & (\REG_BANK|banco[23][28]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux35~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [2]),
	.datab(\REG_BANK|banco[23][28]~q ),
	.datac(\REG_BANK|banco[31][28]~q ),
	.datad(\REG_BANK|Mux35~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux35~2 (
// Equation(s):
// \REG_BANK|Mux35~2_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[22][28]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][28]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][28]~q ),
	.datad(\REG_BANK|banco[22][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~2 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux35~3 (
// Equation(s):
// \REG_BANK|Mux35~3_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux35~2_combout  & ((\REG_BANK|banco[30][28]~q ))) # (!\REG_BANK|Mux35~2_combout  & (\REG_BANK|banco[26][28]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux35~2_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[26][28]~q ),
	.datac(\REG_BANK|banco[30][28]~q ),
	.datad(\REG_BANK|Mux35~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~3 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \REG_BANK|Mux35~4 (
// Equation(s):
// \REG_BANK|Mux35~4_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[20][28]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][28]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][28]~q ),
	.datad(\REG_BANK|banco[20][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~4 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \REG_BANK|Mux35~5 (
// Equation(s):
// \REG_BANK|Mux35~5_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux35~4_combout  & (\REG_BANK|banco[28][28]~q )) # (!\REG_BANK|Mux35~4_combout  & ((\REG_BANK|banco[24][28]~q ))))) # (!\LATCH_DEC|selB_ [3] & (\REG_BANK|Mux35~4_combout ))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux35~4_combout ),
	.datac(\REG_BANK|banco[28][28]~q ),
	.datad(\REG_BANK|banco[24][28]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~5 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \REG_BANK|Mux35~6 (
// Equation(s):
// \REG_BANK|Mux35~6_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux35~3_combout ) # ((\LATCH_DEC|selB_ [0])))) # (!\LATCH_DEC|selB_ [1] & (((!\LATCH_DEC|selB_ [0] & \REG_BANK|Mux35~5_combout ))))

	.dataa(\REG_BANK|Mux35~3_combout ),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\LATCH_DEC|selB_ [0]),
	.datad(\REG_BANK|Mux35~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~6 .lut_mask = 16'hCBC8;
defparam \REG_BANK|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux35~9 (
// Equation(s):
// \REG_BANK|Mux35~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux35~6_combout  & ((\REG_BANK|Mux35~8_combout ))) # (!\REG_BANK|Mux35~6_combout  & (\REG_BANK|Mux35~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux35~6_combout ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\REG_BANK|Mux35~1_combout ),
	.datac(\REG_BANK|Mux35~8_combout ),
	.datad(\REG_BANK|Mux35~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \REG_BANK|Mux35~20 (
// Equation(s):
// \REG_BANK|Mux35~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux35~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux35~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux35~19_combout ),
	.datad(\REG_BANK|Mux35~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux35~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \LATCH_busB|out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux35~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[28] .is_wysiwyg = "true";
defparam \LATCH_busB|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \ALU|ShiftRight1~2 (
// Equation(s):
// \ALU|ShiftRight1~2_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [28])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [27])))))

	.dataa(\LATCH_busB|out [28]),
	.datab(\LATCH_busB|out [27]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~2 .lut_mask = 16'h0A0C;
defparam \ALU|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \ALU|ShiftRight1~3 (
// Equation(s):
// \ALU|ShiftRight1~3_combout  = (\ALU|ShiftRight1~2_combout ) # ((\LATCH_busA|out [1] & \ALU|ShiftRight1~1_combout ))

	.dataa(gnd),
	.datab(\ALU|ShiftRight1~2_combout ),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|ShiftRight1~1_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~3 .lut_mask = 16'hFCCC;
defparam \ALU|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \ALU|out[11]~631 (
// Equation(s):
// \ALU|out[11]~631_combout  = (\LATCH_busA|out [2] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [2] & ((\LATCH_busA|out [3] & (\LATCH_busB|out [31])) # (!\LATCH_busA|out [3] & ((\ALU|ShiftRight1~3_combout )))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busB|out [31]),
	.datac(\ALU|ShiftRight1~3_combout ),
	.datad(\LATCH_busA|out [3]),
	.cin(gnd),
	.combout(\ALU|out[11]~631_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[11]~631 .lut_mask = 16'hCCD8;
defparam \ALU|out[11]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \ALU|ShiftLeft0~16 (
// Equation(s):
// \ALU|ShiftLeft0~16_combout  = (\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [24])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [25])))))

	.dataa(\LATCH_busA|out [0]),
	.datab(\LATCH_busB|out [24]),
	.datac(\LATCH_busB|out [25]),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~16 .lut_mask = 16'hD800;
defparam \ALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \ALU|ShiftLeft0~18 (
// Equation(s):
// \ALU|ShiftLeft0~18_combout  = (\ALU|ShiftLeft0~16_combout ) # ((!\LATCH_busA|out [1] & \ALU|ShiftLeft0~17_combout ))

	.dataa(gnd),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|ShiftLeft0~17_combout ),
	.datad(\ALU|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~18 .lut_mask = 16'hFF30;
defparam \ALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \ALU|out[27]~132 (
// Equation(s):
// \ALU|out[27]~132_combout  = (\ALU|out[27]~131_combout  & (((!\ALU|out[27]~128_combout )))) # (!\ALU|out[27]~131_combout  & ((\ALU|out[27]~128_combout  & ((\ALU|ShiftLeft0~18_combout ))) # (!\ALU|out[27]~128_combout  & (\ALU|ShiftLeft0~72_combout ))))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|ShiftLeft0~72_combout ),
	.datac(\ALU|out[27]~128_combout ),
	.datad(\ALU|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~132 .lut_mask = 16'h5E0E;
defparam \ALU|out[27]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \ALU|out[27]~133 (
// Equation(s):
// \ALU|out[27]~133_combout  = (\ALU|out[27]~131_combout  & ((\ALU|out[27]~132_combout  & ((\ALU|ShiftLeft0~74_combout ))) # (!\ALU|out[27]~132_combout  & (\ALU|ShiftLeft0~24_combout )))) # (!\ALU|out[27]~131_combout  & (((\ALU|out[27]~132_combout ))))

	.dataa(\ALU|out[27]~131_combout ),
	.datab(\ALU|ShiftLeft0~24_combout ),
	.datac(\ALU|out[27]~132_combout ),
	.datad(\ALU|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~133 .lut_mask = 16'hF858;
defparam \ALU|out[27]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \ALU|out[27]~134 (
// Equation(s):
// \ALU|out[27]~134_combout  = (\ALU|Equal0~4_combout  & ((\ALU|out[27]~133_combout ) # ((\ALU|out[11]~631_combout  & \ALU|Equal2~1_combout )))) # (!\ALU|Equal0~4_combout  & (\ALU|out[11]~631_combout  & (\ALU|Equal2~1_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[11]~631_combout ),
	.datac(\ALU|Equal2~1_combout ),
	.datad(\ALU|out[27]~133_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~134_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~134 .lut_mask = 16'hEAC0;
defparam \ALU|out[27]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \ALU|out[27]~656 (
// Equation(s):
// \ALU|out[27]~656_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~54_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~54_combout )))))

	.dataa(\ALU|Add1~54_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add0~54_combout ),
	.datad(\LATCH_aluIn|aluCtrl_ [8]),
	.cin(gnd),
	.combout(\ALU|out[27]~656_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~656 .lut_mask = 16'h88C0;
defparam \ALU|out[27]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \ALU|out[27]~657 (
// Equation(s):
// \ALU|out[27]~657_combout  = (\ALU|out[27]~135_combout ) # ((\ALU|out[27]~134_combout ) # (\ALU|out[27]~656_combout ))

	.dataa(\ALU|out[27]~135_combout ),
	.datab(gnd),
	.datac(\ALU|out[27]~134_combout ),
	.datad(\ALU|out[27]~656_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~657_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~657 .lut_mask = 16'hFFFA;
defparam \ALU|out[27]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \ALU|out[27]~122 (
// Equation(s):
// \ALU|out[27]~122_combout  = (\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [27] & \ALU|Equal5~0_combout ))

	.dataa(\LATCH_busB|out [27]),
	.datab(\ALU|Equal5~0_combout ),
	.datac(gnd),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~122 .lut_mask = 16'hFF88;
defparam \ALU|out[27]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \ALU|out[27]~130 (
// Equation(s):
// \ALU|out[27]~130_combout  = (\LATCH_busA|out [27] & ((\ALU|out[27]~122_combout ) # ((\ALU|out[25]~129_combout  & \ALU|ShiftRight0~4_combout )))) # (!\LATCH_busA|out [27] & (\ALU|out[25]~129_combout  & ((\ALU|ShiftRight0~4_combout ))))

	.dataa(\LATCH_busA|out [27]),
	.datab(\ALU|out[25]~129_combout ),
	.datac(\ALU|out[27]~122_combout ),
	.datad(\ALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~130 .lut_mask = 16'hECA0;
defparam \ALU|out[27]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \ALU|out[27]~123 (
// Equation(s):
// \ALU|out[27]~123_combout  = (\LATCH_aluIn|imm_ [11] & ((\ALU|out[27]~122_combout ) # ((\ALU|out[26]~121_combout  & \ALU|ShiftRight2~4_combout )))) # (!\LATCH_aluIn|imm_ [11] & (((\ALU|out[26]~121_combout  & \ALU|ShiftRight2~4_combout ))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|out[27]~122_combout ),
	.datac(\ALU|out[26]~121_combout ),
	.datad(\ALU|ShiftRight2~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~123 .lut_mask = 16'hF888;
defparam \ALU|out[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \ALU|out[27]~124 (
// Equation(s):
// \ALU|out[27]~124_combout  = (\ALU|Equal2~1_combout  & ((\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftRight3~3_combout ))) # (!\ALU|ShiftLeft1~44_combout  & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight3~3_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~124 .lut_mask = 16'hC088;
defparam \ALU|out[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \ALU|out[27]~125 (
// Equation(s):
// \ALU|out[27]~125_combout  = (\ALU|out[27]~124_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [27] $ (\LATCH_aluIn|imm_ [11]))))

	.dataa(\ALU|out[27]~124_combout ),
	.datab(\LATCH_busB|out [27]),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(gnd),
	.combout(\ALU|out[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~125 .lut_mask = 16'hBAEA;
defparam \ALU|out[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \ALU|ShiftLeft1~17 (
// Equation(s):
// \ALU|ShiftLeft1~17_combout  = (\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [24])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [25])))))

	.dataa(\LATCH_busB|out [24]),
	.datab(\LATCH_busB|out [25]),
	.datac(\LATCH_aluIn|imm_ [0]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~17 .lut_mask = 16'hAC00;
defparam \ALU|ShiftLeft1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \ALU|ShiftLeft1~19 (
// Equation(s):
// \ALU|ShiftLeft1~19_combout  = (\ALU|ShiftLeft1~17_combout ) # ((!\LATCH_aluIn|imm_ [1] & \ALU|ShiftLeft1~18_combout ))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|ShiftLeft1~17_combout ),
	.datad(\ALU|ShiftLeft1~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft1~19 .lut_mask = 16'hF3F0;
defparam \ALU|ShiftLeft1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \ALU|out[27]~119 (
// Equation(s):
// \ALU|out[27]~119_combout  = (\ALU|out[27]~118_combout  & ((\ALU|out[27]~117_combout ) # ((\ALU|ShiftLeft1~74_combout )))) # (!\ALU|out[27]~118_combout  & (!\ALU|out[27]~117_combout  & (\ALU|ShiftLeft1~19_combout )))

	.dataa(\ALU|out[27]~118_combout ),
	.datab(\ALU|out[27]~117_combout ),
	.datac(\ALU|ShiftLeft1~19_combout ),
	.datad(\ALU|ShiftLeft1~74_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~119 .lut_mask = 16'hBA98;
defparam \ALU|out[27]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \ALU|out[27]~120 (
// Equation(s):
// \ALU|out[27]~120_combout  = (\ALU|out[27]~117_combout  & ((\ALU|out[27]~119_combout  & ((\ALU|ShiftLeft1~78_combout ))) # (!\ALU|out[27]~119_combout  & (\ALU|ShiftLeft1~24_combout )))) # (!\ALU|out[27]~117_combout  & (((\ALU|out[27]~119_combout ))))

	.dataa(\ALU|ShiftLeft1~24_combout ),
	.datab(\ALU|out[27]~117_combout ),
	.datac(\ALU|ShiftLeft1~78_combout ),
	.datad(\ALU|out[27]~119_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~120 .lut_mask = 16'hF388;
defparam \ALU|out[27]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \ALU|out[27]~126 (
// Equation(s):
// \ALU|out[27]~126_combout  = (\ALU|out[27]~123_combout ) # ((\ALU|out[27]~125_combout ) # ((\ALU|Equal0~4_combout  & \ALU|out[27]~120_combout )))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|out[27]~123_combout ),
	.datac(\ALU|out[27]~125_combout ),
	.datad(\ALU|out[27]~120_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~126 .lut_mask = 16'hFEFC;
defparam \ALU|out[27]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \ALU|out[27]~116 (
// Equation(s):
// \ALU|out[27]~116_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [27]) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~54_combout )))) # (!\ALU|Equal4~0_combout  & (((!\ALU|out[29]~85_combout  & \ALU|Add2~54_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busB|out [27]),
	.datac(\ALU|out[29]~85_combout ),
	.datad(\ALU|Add2~54_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~116 .lut_mask = 16'h8F88;
defparam \ALU|out[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \ALU|out[27]~127 (
// Equation(s):
// \ALU|out[27]~127_combout  = (\ALU|out[29]~70_combout ) # ((\ALU|out[29]~84_combout  & ((\ALU|out[27]~126_combout ) # (\ALU|out[27]~116_combout ))))

	.dataa(\ALU|out[27]~126_combout ),
	.datab(\ALU|out[29]~70_combout ),
	.datac(\ALU|out[29]~84_combout ),
	.datad(\ALU|out[27]~116_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~127 .lut_mask = 16'hFCEC;
defparam \ALU|out[27]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \ALU|out[27]~136 (
// Equation(s):
// \ALU|out[27]~136_combout  = (\ALU|out[27]~127_combout ) # ((\ALU|out[29]~54_combout  & ((\ALU|out[27]~657_combout ) # (\ALU|out[27]~130_combout ))))

	.dataa(\ALU|out[27]~657_combout ),
	.datab(\ALU|out[29]~54_combout ),
	.datac(\ALU|out[27]~130_combout ),
	.datad(\ALU|out[27]~127_combout ),
	.cin(gnd),
	.combout(\ALU|out[27]~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[27]~136 .lut_mask = 16'hFFC8;
defparam \ALU|out[27]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \LATCH_busC|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[27]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[27] .is_wysiwyg = "true";
defparam \LATCH_busC|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \REG_BANK|banco[8][27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[8][27] .is_wysiwyg = "true";
defparam \REG_BANK|banco[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux36~10 (
// Equation(s):
// \REG_BANK|Mux36~10_combout  = (\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1])) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[10][27]~q ))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[8][27]~q ))))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[8][27]~q ),
	.datad(\REG_BANK|banco[10][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~10 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux36~11 (
// Equation(s):
// \REG_BANK|Mux36~11_combout  = (\REG_BANK|Mux36~10_combout  & (((\REG_BANK|banco[11][27]~q )) # (!\LATCH_DEC|selB_ [0]))) # (!\REG_BANK|Mux36~10_combout  & (\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[9][27]~q )))

	.dataa(\REG_BANK|Mux36~10_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[9][27]~q ),
	.datad(\REG_BANK|banco[11][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~11 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \REG_BANK|Mux36~17 (
// Equation(s):
// \REG_BANK|Mux36~17_combout  = (\LATCH_DEC|selB_ [1] & (\LATCH_DEC|selB_ [0])) # (!\LATCH_DEC|selB_ [1] & ((\LATCH_DEC|selB_ [0] & (\REG_BANK|banco[13][27]~q )) # (!\LATCH_DEC|selB_ [0] & ((\REG_BANK|banco[12][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[13][27]~q ),
	.datad(\REG_BANK|banco[12][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \REG_BANK|Mux36~18 (
// Equation(s):
// \REG_BANK|Mux36~18_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~17_combout  & (\REG_BANK|banco[15][27]~q )) # (!\REG_BANK|Mux36~17_combout  & ((\REG_BANK|banco[14][27]~q ))))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux36~17_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux36~17_combout ),
	.datac(\REG_BANK|banco[15][27]~q ),
	.datad(\REG_BANK|banco[14][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~18 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux36~12 (
// Equation(s):
// \REG_BANK|Mux36~12_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1]) # ((\REG_BANK|banco[5][27]~q )))) # (!\LATCH_DEC|selB_ [0] & (!\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[4][27]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[4][27]~q ),
	.datad(\REG_BANK|banco[5][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~12 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux36~13 (
// Equation(s):
// \REG_BANK|Mux36~13_combout  = (\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~12_combout  & (\REG_BANK|banco[7][27]~q )) # (!\REG_BANK|Mux36~12_combout  & ((\REG_BANK|banco[6][27]~q ))))) # (!\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux36~12_combout ))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\REG_BANK|Mux36~12_combout ),
	.datac(\REG_BANK|banco[7][27]~q ),
	.datad(\REG_BANK|banco[6][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~13 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux36~14 (
// Equation(s):
// \REG_BANK|Mux36~14_combout  = (\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|banco[3][27]~q )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|banco[1][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [1]),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|banco[3][27]~q ),
	.datad(\REG_BANK|banco[1][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~14 .lut_mask = 16'hC480;
defparam \REG_BANK|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux36~15 (
// Equation(s):
// \REG_BANK|Mux36~15_combout  = (\REG_BANK|Mux36~14_combout ) # ((!\LATCH_DEC|selB_ [0] & (\LATCH_DEC|selB_ [1] & \REG_BANK|banco[2][27]~q )))

	.dataa(\LATCH_DEC|selB_ [0]),
	.datab(\LATCH_DEC|selB_ [1]),
	.datac(\REG_BANK|banco[2][27]~q ),
	.datad(\REG_BANK|Mux36~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \REG_BANK|Mux36~16 (
// Equation(s):
// \REG_BANK|Mux36~16_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|Mux36~13_combout )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~15_combout )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|Mux36~13_combout ),
	.datac(\REG_BANK|Mux36~15_combout ),
	.datad(\LATCH_DEC|selB_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~16 .lut_mask = 16'hEE50;
defparam \REG_BANK|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux36~19 (
// Equation(s):
// \REG_BANK|Mux36~19_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~16_combout  & ((\REG_BANK|Mux36~18_combout ))) # (!\REG_BANK|Mux36~16_combout  & (\REG_BANK|Mux36~11_combout )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~16_combout ))))

	.dataa(\REG_BANK|Mux36~11_combout ),
	.datab(\LATCH_DEC|selB_ [3]),
	.datac(\REG_BANK|Mux36~18_combout ),
	.datad(\REG_BANK|Mux36~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~19 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \REG_BANK|Mux36~0 (
// Equation(s):
// \REG_BANK|Mux36~0_combout  = (\LATCH_DEC|selB_ [3] & (\LATCH_DEC|selB_ [2])) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[21][27]~q ))) # (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[17][27]~q ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[17][27]~q ),
	.datad(\REG_BANK|banco[21][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~0 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \REG_BANK|Mux36~1 (
// Equation(s):
// \REG_BANK|Mux36~1_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~0_combout  & (\REG_BANK|banco[29][27]~q )) # (!\REG_BANK|Mux36~0_combout  & ((\REG_BANK|banco[25][27]~q ))))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~0_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[29][27]~q ),
	.datac(\REG_BANK|banco[25][27]~q ),
	.datad(\REG_BANK|Mux36~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~1 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux36~2 (
// Equation(s):
// \REG_BANK|Mux36~2_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[26][27]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[18][27]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[18][27]~q ),
	.datad(\REG_BANK|banco[26][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~2 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux36~3 (
// Equation(s):
// \REG_BANK|Mux36~3_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~2_combout  & ((\REG_BANK|banco[30][27]~q ))) # (!\REG_BANK|Mux36~2_combout  & (\REG_BANK|banco[22][27]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux36~2_combout ))))

	.dataa(\REG_BANK|banco[22][27]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[30][27]~q ),
	.datad(\REG_BANK|Mux36~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~3 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \REG_BANK|Mux36~4 (
// Equation(s):
// \REG_BANK|Mux36~4_combout  = (\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2]) # ((\REG_BANK|banco[24][27]~q )))) # (!\LATCH_DEC|selB_ [3] & (!\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[16][27]~q )))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[16][27]~q ),
	.datad(\REG_BANK|banco[24][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~4 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \REG_BANK|Mux36~5 (
// Equation(s):
// \REG_BANK|Mux36~5_combout  = (\LATCH_DEC|selB_ [2] & ((\REG_BANK|Mux36~4_combout  & ((\REG_BANK|banco[28][27]~q ))) # (!\REG_BANK|Mux36~4_combout  & (\REG_BANK|banco[20][27]~q )))) # (!\LATCH_DEC|selB_ [2] & (((\REG_BANK|Mux36~4_combout ))))

	.dataa(\REG_BANK|banco[20][27]~q ),
	.datab(\LATCH_DEC|selB_ [2]),
	.datac(\REG_BANK|banco[28][27]~q ),
	.datad(\REG_BANK|Mux36~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~5 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \REG_BANK|Mux36~6 (
// Equation(s):
// \REG_BANK|Mux36~6_combout  = (\LATCH_DEC|selB_ [0] & (((\LATCH_DEC|selB_ [1])))) # (!\LATCH_DEC|selB_ [0] & ((\LATCH_DEC|selB_ [1] & (\REG_BANK|Mux36~3_combout )) # (!\LATCH_DEC|selB_ [1] & ((\REG_BANK|Mux36~5_combout )))))

	.dataa(\REG_BANK|Mux36~3_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\LATCH_DEC|selB_ [1]),
	.datad(\REG_BANK|Mux36~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~6 .lut_mask = 16'hE3E0;
defparam \REG_BANK|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \REG_BANK|Mux36~7 (
// Equation(s):
// \REG_BANK|Mux36~7_combout  = (\LATCH_DEC|selB_ [3] & (((\LATCH_DEC|selB_ [2])))) # (!\LATCH_DEC|selB_ [3] & ((\LATCH_DEC|selB_ [2] & (\REG_BANK|banco[23][27]~q )) # (!\LATCH_DEC|selB_ [2] & ((\REG_BANK|banco[19][27]~q )))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[23][27]~q ),
	.datac(\LATCH_DEC|selB_ [2]),
	.datad(\REG_BANK|banco[19][27]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~7 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux36~8 (
// Equation(s):
// \REG_BANK|Mux36~8_combout  = (\LATCH_DEC|selB_ [3] & ((\REG_BANK|Mux36~7_combout  & ((\REG_BANK|banco[31][27]~q ))) # (!\REG_BANK|Mux36~7_combout  & (\REG_BANK|banco[27][27]~q )))) # (!\LATCH_DEC|selB_ [3] & (((\REG_BANK|Mux36~7_combout ))))

	.dataa(\LATCH_DEC|selB_ [3]),
	.datab(\REG_BANK|banco[27][27]~q ),
	.datac(\REG_BANK|banco[31][27]~q ),
	.datad(\REG_BANK|Mux36~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~8 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \REG_BANK|Mux36~9 (
// Equation(s):
// \REG_BANK|Mux36~9_combout  = (\LATCH_DEC|selB_ [0] & ((\REG_BANK|Mux36~6_combout  & ((\REG_BANK|Mux36~8_combout ))) # (!\REG_BANK|Mux36~6_combout  & (\REG_BANK|Mux36~1_combout )))) # (!\LATCH_DEC|selB_ [0] & (((\REG_BANK|Mux36~6_combout ))))

	.dataa(\REG_BANK|Mux36~1_combout ),
	.datab(\LATCH_DEC|selB_ [0]),
	.datac(\REG_BANK|Mux36~6_combout ),
	.datad(\REG_BANK|Mux36~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~9 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \REG_BANK|Mux36~20 (
// Equation(s):
// \REG_BANK|Mux36~20_combout  = (\LATCH_DEC|selB_ [4] & ((\REG_BANK|Mux36~9_combout ))) # (!\LATCH_DEC|selB_ [4] & (\REG_BANK|Mux36~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selB_ [4]),
	.datac(\REG_BANK|Mux36~19_combout ),
	.datad(\REG_BANK|Mux36~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux36~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \LATCH_busB|out[27]~feeder (
// Equation(s):
// \LATCH_busB|out[27]~feeder_combout  = \REG_BANK|Mux36~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux36~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busB|out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busB|out[27]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busB|out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \LATCH_busB|out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busB|out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busB|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busB|out[27] .is_wysiwyg = "true";
defparam \LATCH_busB|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight3~2 (
// Equation(s):
// \ALU|ShiftRight3~2_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [28]))) # (!\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [27]))))

	.dataa(\LATCH_busB|out [27]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [28]),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~2 .lut_mask = 16'h00E2;
defparam \ALU|ShiftRight3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \ALU|ShiftRight3~3 (
// Equation(s):
// \ALU|ShiftRight3~3_combout  = (\ALU|ShiftRight3~2_combout ) # ((\ALU|ShiftRight3~1_combout  & \LATCH_aluIn|imm_ [1]))

	.dataa(\ALU|ShiftRight3~2_combout ),
	.datab(\ALU|ShiftRight3~1_combout ),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~3 .lut_mask = 16'hEEAA;
defparam \ALU|ShiftRight3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight2~4 (
// Equation(s):
// \ALU|ShiftRight2~4_combout  = (\LATCH_aluIn|imm_ [2] & (\LATCH_busB|out [31] & ((\ALU|ShiftRight2~3_combout )))) # (!\LATCH_aluIn|imm_ [2] & (((\ALU|ShiftRight3~3_combout ))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\ALU|ShiftRight3~3_combout ),
	.datac(\ALU|ShiftRight2~3_combout ),
	.datad(\LATCH_aluIn|imm_ [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight2~4 .lut_mask = 16'hA0CC;
defparam \ALU|ShiftRight2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \ALU|out[3]~591 (
// Equation(s):
// \ALU|out[3]~591_combout  = (\LATCH_aluIn|imm_ [3] & (((\ALU|out[14]~381_combout  & \ALU|ShiftRight2~4_combout )) # (!\ALU|out[3]~590_combout )))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|out[14]~381_combout ),
	.datac(\ALU|out[3]~590_combout ),
	.datad(\ALU|ShiftRight2~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~591 .lut_mask = 16'h8A0A;
defparam \ALU|out[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \ALU|out[3]~582 (
// Equation(s):
// \ALU|out[3]~582_combout  = (\LATCH_busB|out [3] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_busB|out [3] & (\ALU|Equal3~1_combout ))

	.dataa(\LATCH_busB|out [3]),
	.datab(gnd),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~582_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~582 .lut_mask = 16'hFA50;
defparam \ALU|out[3]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \ALU|out[3]~583 (
// Equation(s):
// \ALU|out[3]~583_combout  = (\LATCH_busA|out [3] & ((\ALU|Equal4~0_combout ) # ((\ALU|out[3]~582_combout ) # (\ALU|out[11]~441_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|out[3]~582_combout ),
	.datad(\ALU|out[11]~441_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~583 .lut_mask = 16'hCCC8;
defparam \ALU|out[3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \ALU|out[3]~587 (
// Equation(s):
// \ALU|out[3]~587_combout  = (!\LATCH_busA|out [4] & (\ALU|Equal0~2_combout  & (\ALU|Equal0~5_combout  & \ALU|ShiftLeft0~32_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|Equal0~5_combout ),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~587_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~587 .lut_mask = 16'h4000;
defparam \ALU|out[3]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \ALU|out[3]~588 (
// Equation(s):
// \ALU|out[3]~588_combout  = (\ALU|out[14]~370_combout  & ((\ALU|ShiftRight1~28_combout ) # ((\ALU|out[3]~587_combout  & \ALU|ShiftLeft0~9_combout )))) # (!\ALU|out[14]~370_combout  & (((\ALU|out[3]~587_combout  & \ALU|ShiftLeft0~9_combout ))))

	.dataa(\ALU|out[14]~370_combout ),
	.datab(\ALU|ShiftRight1~28_combout ),
	.datac(\ALU|out[3]~587_combout ),
	.datad(\ALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~588 .lut_mask = 16'hF888;
defparam \ALU|out[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \ALU|ShiftRight1~49 (
// Equation(s):
// \ALU|ShiftRight1~49_combout  = (\LATCH_busA|out [0] & ((\LATCH_busB|out [4]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [3]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [3]),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight1~49 .lut_mask = 16'hF0CC;
defparam \ALU|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \ALU|out[3]~584 (
// Equation(s):
// \ALU|out[3]~584_combout  = (\ALU|out[29]~56_combout  & (((!\ALU|ShiftLeft0~32_combout )))) # (!\ALU|out[29]~56_combout  & ((\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftRight1~49_combout ))) # (!\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftRight1~44_combout ))))

	.dataa(\ALU|ShiftRight1~44_combout ),
	.datab(\ALU|ShiftRight1~49_combout ),
	.datac(\ALU|out[29]~56_combout ),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~584_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~584 .lut_mask = 16'h0CFA;
defparam \ALU|out[3]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \ALU|out[3]~585 (
// Equation(s):
// \ALU|out[3]~585_combout  = (\ALU|out[29]~56_combout  & ((\ALU|out[3]~584_combout  & (\ALU|ShiftRight0~27_combout )) # (!\ALU|out[3]~584_combout  & ((\ALU|ShiftRight1~47_combout ))))) # (!\ALU|out[29]~56_combout  & (((\ALU|out[3]~584_combout ))))

	.dataa(\ALU|ShiftRight0~27_combout ),
	.datab(\ALU|ShiftRight1~47_combout ),
	.datac(\ALU|out[29]~56_combout ),
	.datad(\ALU|out[3]~584_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~585_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~585 .lut_mask = 16'hAFC0;
defparam \ALU|out[3]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \ALU|out[3]~586 (
// Equation(s):
// \ALU|out[3]~586_combout  = (\ALU|out[14]~350_combout  & ((\ALU|out[3]~585_combout ) # ((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~30_combout )))) # (!\ALU|out[14]~350_combout  & (((\ALU|out[14]~376_combout  & \ALU|ShiftRight1~30_combout ))))

	.dataa(\ALU|out[14]~350_combout ),
	.datab(\ALU|out[3]~585_combout ),
	.datac(\ALU|out[14]~376_combout ),
	.datad(\ALU|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~586_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~586 .lut_mask = 16'hF888;
defparam \ALU|out[3]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \ALU|out[3]~580 (
// Equation(s):
// \ALU|out[3]~580_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~6_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~6_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~6_combout ),
	.datad(\ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~580_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~580 .lut_mask = 16'hA820;
defparam \ALU|out[3]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \ALU|out[3]~581 (
// Equation(s):
// \ALU|out[3]~581_combout  = (\ALU|out[3]~580_combout ) # ((!\LATCH_busA|out [3] & (\ALU|Equal3~1_combout  & \LATCH_busB|out [3])))

	.dataa(\LATCH_busA|out [3]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|out[3]~580_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~581_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~581 .lut_mask = 16'hFF40;
defparam \ALU|out[3]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \ALU|out[3]~589 (
// Equation(s):
// \ALU|out[3]~589_combout  = (\ALU|out[3]~583_combout ) # ((\ALU|out[3]~588_combout ) # ((\ALU|out[3]~586_combout ) # (\ALU|out[3]~581_combout )))

	.dataa(\ALU|out[3]~583_combout ),
	.datab(\ALU|out[3]~588_combout ),
	.datac(\ALU|out[3]~586_combout ),
	.datad(\ALU|out[3]~581_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~589 .lut_mask = 16'hFFFE;
defparam \ALU|out[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \ALU|out[3]~594 (
// Equation(s):
// \ALU|out[3]~594_combout  = (!\LATCH_aluIn|imm_ [4] & (\ALU|Equal0~5_combout  & (\ALU|Equal0~2_combout  & \ALU|ShiftLeft1~44_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Equal0~5_combout ),
	.datac(\ALU|Equal0~2_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~594 .lut_mask = 16'h4000;
defparam \ALU|out[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \ALU|ShiftRight3~49 (
// Equation(s):
// \ALU|ShiftRight3~49_combout  = (\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [4])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [3])))

	.dataa(gnd),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [4]),
	.datad(\LATCH_busB|out [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~49 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \ALU|out[3]~592 (
// Equation(s):
// \ALU|out[3]~592_combout  = (\ALU|out[29]~76_combout  & (((!\ALU|ShiftLeft1~44_combout )))) # (!\ALU|out[29]~76_combout  & ((\ALU|ShiftLeft1~44_combout  & (\ALU|ShiftRight3~49_combout )) # (!\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftRight3~44_combout )))))

	.dataa(\ALU|ShiftRight3~49_combout ),
	.datab(\ALU|ShiftRight3~44_combout ),
	.datac(\ALU|out[29]~76_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~592 .lut_mask = 16'h0AFC;
defparam \ALU|out[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \ALU|out[3]~593 (
// Equation(s):
// \ALU|out[3]~593_combout  = (\ALU|out[29]~76_combout  & ((\ALU|out[3]~592_combout  & (\ALU|ShiftRight2~28_combout )) # (!\ALU|out[3]~592_combout  & ((\ALU|ShiftRight3~47_combout ))))) # (!\ALU|out[29]~76_combout  & (((\ALU|out[3]~592_combout ))))

	.dataa(\ALU|ShiftRight2~28_combout ),
	.datab(\ALU|ShiftRight3~47_combout ),
	.datac(\ALU|out[29]~76_combout ),
	.datad(\ALU|out[3]~592_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~593 .lut_mask = 16'hAFC0;
defparam \ALU|out[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \ALU|out[3]~595 (
// Equation(s):
// \ALU|out[3]~595_combout  = (\ALU|out[3]~594_combout  & ((\ALU|ShiftLeft1~11_combout ) # ((\ALU|out[3]~593_combout  & \ALU|out[14]~360_combout )))) # (!\ALU|out[3]~594_combout  & (((\ALU|out[3]~593_combout  & \ALU|out[14]~360_combout ))))

	.dataa(\ALU|out[3]~594_combout ),
	.datab(\ALU|ShiftLeft1~11_combout ),
	.datac(\ALU|out[3]~593_combout ),
	.datad(\ALU|out[14]~360_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~595 .lut_mask = 16'hF888;
defparam \ALU|out[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \ALU|out[3]~596 (
// Equation(s):
// \ALU|out[3]~596_combout  = (\ALU|Add2~6_combout  & (((\ALU|out[14]~384_combout  & \ALU|ShiftRight3~30_combout )) # (!\ALU|out[29]~85_combout ))) # (!\ALU|Add2~6_combout  & (((\ALU|out[14]~384_combout  & \ALU|ShiftRight3~30_combout ))))

	.dataa(\ALU|Add2~6_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|out[14]~384_combout ),
	.datad(\ALU|ShiftRight3~30_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~596 .lut_mask = 16'hF222;
defparam \ALU|out[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \ALU|out[3]~597 (
// Equation(s):
// \ALU|out[3]~597_combout  = (\ALU|out[3]~596_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [3] $ (\LATCH_busB|out [3]))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_busB|out [3]),
	.datad(\ALU|out[3]~596_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~597 .lut_mask = 16'hFF48;
defparam \ALU|out[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \ALU|out[3]~598 (
// Equation(s):
// \ALU|out[3]~598_combout  = (\ALU|out[3]~595_combout ) # ((\ALU|out[3]~597_combout ) # ((\ALU|ShiftRight3~29_combout  & \ALU|out[14]~381_combout )))

	.dataa(\ALU|out[3]~595_combout ),
	.datab(\ALU|ShiftRight3~29_combout ),
	.datac(\ALU|out[14]~381_combout ),
	.datad(\ALU|out[3]~597_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~598 .lut_mask = 16'hFFEA;
defparam \ALU|out[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \ALU|out[3]~599 (
// Equation(s):
// \ALU|out[3]~599_combout  = (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[3]~591_combout ) # ((\ALU|out[3]~598_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (((\ALU|out[3]~589_combout ))))

	.dataa(\ALU|out[3]~591_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[3]~589_combout ),
	.datad(\ALU|out[3]~598_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~599 .lut_mask = 16'hFCB8;
defparam \ALU|out[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \ALU|out[3]~600 (
// Equation(s):
// \ALU|out[3]~600_combout  = (\ALU|out[3]~599_combout ) # ((\LATCH_busB|out [3] & \ALU|Equal4~0_combout ))

	.dataa(\LATCH_busB|out [3]),
	.datab(gnd),
	.datac(\ALU|out[3]~599_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[3]~600 .lut_mask = 16'hFAF0;
defparam \ALU|out[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \LATCH_busC|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[3]~600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[3] .is_wysiwyg = "true";
defparam \LATCH_busC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \REG_BANK|banco[9][3]~feeder (
// Equation(s):
// \REG_BANK|banco[9][3]~feeder_combout  = \LATCH_busC|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [3]),
	.cin(gnd),
	.combout(\REG_BANK|banco[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[9][3]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \REG_BANK|banco[9][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[9][3] .is_wysiwyg = "true";
defparam \REG_BANK|banco[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux28~10 (
// Equation(s):
// \REG_BANK|Mux28~10_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0]) # (\REG_BANK|banco[10][3]~q )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[8][3]~q  & (!\LATCH_DEC|selA_ [0])))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[8][3]~q ),
	.datac(\LATCH_DEC|selA_ [0]),
	.datad(\REG_BANK|banco[10][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~10 .lut_mask = 16'hAEA4;
defparam \REG_BANK|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux28~11 (
// Equation(s):
// \REG_BANK|Mux28~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux28~10_combout  & ((\REG_BANK|banco[11][3]~q ))) # (!\REG_BANK|Mux28~10_combout  & (\REG_BANK|banco[9][3]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux28~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][3]~q ),
	.datac(\REG_BANK|banco[11][3]~q ),
	.datad(\REG_BANK|Mux28~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \REG_BANK|Mux28~12 (
// Equation(s):
// \REG_BANK|Mux28~12_combout  = (\LATCH_DEC|selA_ [1] & (((\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[5][3]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[4][3]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[4][3]~q ),
	.datac(\REG_BANK|banco[5][3]~q ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~12 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \REG_BANK|Mux28~13 (
// Equation(s):
// \REG_BANK|Mux28~13_combout  = (\REG_BANK|Mux28~12_combout  & ((\REG_BANK|banco[7][3]~q ) # ((!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux28~12_combout  & (((\REG_BANK|banco[6][3]~q  & \LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|banco[7][3]~q ),
	.datab(\REG_BANK|Mux28~12_combout ),
	.datac(\REG_BANK|banco[6][3]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~13 .lut_mask = 16'hB8CC;
defparam \REG_BANK|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux28~14 (
// Equation(s):
// \REG_BANK|Mux28~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[3][3]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[1][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[3][3]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[1][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~14 .lut_mask = 16'h8A80;
defparam \REG_BANK|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux28~15 (
// Equation(s):
// \REG_BANK|Mux28~15_combout  = (\REG_BANK|Mux28~14_combout ) # ((\REG_BANK|banco[2][3]~q  & (\LATCH_DEC|selA_ [1] & !\LATCH_DEC|selA_ [0])))

	.dataa(\REG_BANK|Mux28~14_combout ),
	.datab(\REG_BANK|banco[2][3]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~15 .lut_mask = 16'hAAEA;
defparam \REG_BANK|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \REG_BANK|Mux28~16 (
// Equation(s):
// \REG_BANK|Mux28~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux28~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux28~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux28~13_combout ),
	.datad(\REG_BANK|Mux28~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneive_lcell_comb \REG_BANK|Mux28~17 (
// Equation(s):
// \REG_BANK|Mux28~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[13][3]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[12][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[13][3]~q ),
	.datad(\REG_BANK|banco[12][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~17 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \REG_BANK|Mux28~18 (
// Equation(s):
// \REG_BANK|Mux28~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux28~17_combout  & ((\REG_BANK|banco[15][3]~q ))) # (!\REG_BANK|Mux28~17_combout  & (\REG_BANK|banco[14][3]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux28~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][3]~q ),
	.datac(\REG_BANK|banco[15][3]~q ),
	.datad(\REG_BANK|Mux28~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux28~19 (
// Equation(s):
// \REG_BANK|Mux28~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux28~16_combout  & ((\REG_BANK|Mux28~18_combout ))) # (!\REG_BANK|Mux28~16_combout  & (\REG_BANK|Mux28~11_combout )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux28~16_combout ))))

	.dataa(\REG_BANK|Mux28~11_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux28~16_combout ),
	.datad(\REG_BANK|Mux28~18_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~19 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux28~7 (
// Equation(s):
// \REG_BANK|Mux28~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][3]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][3]~q ),
	.datad(\REG_BANK|banco[19][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \REG_BANK|Mux28~8 (
// Equation(s):
// \REG_BANK|Mux28~8_combout  = (\REG_BANK|Mux28~7_combout  & (((\REG_BANK|banco[31][3]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux28~7_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][3]~q )))

	.dataa(\REG_BANK|Mux28~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][3]~q ),
	.datad(\REG_BANK|banco[31][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \REG_BANK|Mux28~4 (
// Equation(s):
// \REG_BANK|Mux28~4_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[24][3]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][3]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[16][3]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][3]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~4 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \REG_BANK|Mux28~5 (
// Equation(s):
// \REG_BANK|Mux28~5_combout  = (\REG_BANK|Mux28~4_combout  & ((\REG_BANK|banco[28][3]~q ) # ((!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux28~4_combout  & (((\REG_BANK|banco[20][3]~q  & \LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|Mux28~4_combout ),
	.datab(\REG_BANK|banco[28][3]~q ),
	.datac(\REG_BANK|banco[20][3]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~5 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \REG_BANK|Mux28~2 (
// Equation(s):
// \REG_BANK|Mux28~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][3]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][3]~q ),
	.datad(\REG_BANK|banco[18][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux28~3 (
// Equation(s):
// \REG_BANK|Mux28~3_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux28~2_combout  & ((\REG_BANK|banco[30][3]~q ))) # (!\REG_BANK|Mux28~2_combout  & (\REG_BANK|banco[22][3]~q )))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux28~2_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux28~2_combout ),
	.datac(\REG_BANK|banco[22][3]~q ),
	.datad(\REG_BANK|banco[30][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~3 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \REG_BANK|Mux28~6 (
// Equation(s):
// \REG_BANK|Mux28~6_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux28~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux28~5_combout ))))

	.dataa(\REG_BANK|Mux28~5_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux28~3_combout ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~6 .lut_mask = 16'hFC22;
defparam \REG_BANK|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \REG_BANK|Mux28~0 (
// Equation(s):
// \REG_BANK|Mux28~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][3]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][3]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][3]~q ),
	.datad(\REG_BANK|banco[17][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux28~1 (
// Equation(s):
// \REG_BANK|Mux28~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux28~0_combout  & (\REG_BANK|banco[29][3]~q )) # (!\REG_BANK|Mux28~0_combout  & ((\REG_BANK|banco[25][3]~q ))))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux28~0_combout ))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|Mux28~0_combout ),
	.datac(\REG_BANK|banco[29][3]~q ),
	.datad(\REG_BANK|banco[25][3]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~1 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \REG_BANK|Mux28~9 (
// Equation(s):
// \REG_BANK|Mux28~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux28~6_combout  & (\REG_BANK|Mux28~8_combout )) # (!\REG_BANK|Mux28~6_combout  & ((\REG_BANK|Mux28~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux28~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux28~8_combout ),
	.datac(\REG_BANK|Mux28~6_combout ),
	.datad(\REG_BANK|Mux28~1_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~9 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux28~20 (
// Equation(s):
// \REG_BANK|Mux28~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux28~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux28~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux28~19_combout ),
	.datad(\REG_BANK|Mux28~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux28~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \LATCH_busA|out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux28~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[3] .is_wysiwyg = "true";
defparam \LATCH_busA|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \ALU|out[17]~646 (
// Equation(s):
// \ALU|out[17]~646_combout  = (!\LATCH_busA|out [3] & (!\LATCH_busA|out [2] & (!\LATCH_busA|out [1] & \ALU|ShiftLeft0~8_combout )))

	.dataa(\LATCH_busA|out [3]),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ALU|out[17]~646_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[17]~646 .lut_mask = 16'h0100;
defparam \ALU|out[17]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \ALU|Selector30~1 (
// Equation(s):
// \ALU|Selector30~1_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & (\LATCH_busB|out [2])) # (!\LATCH_busA|out [0] & ((\LATCH_busB|out [1])))))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [1]),
	.datac(\LATCH_busB|out [1]),
	.datad(\LATCH_busA|out [0]),
	.cin(gnd),
	.combout(\ALU|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~1 .lut_mask = 16'h2230;
defparam \ALU|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \ALU|Selector30~2 (
// Equation(s):
// \ALU|Selector30~2_combout  = (!\LATCH_busA|out [2] & ((\ALU|Selector30~1_combout ) # ((\ALU|ShiftRight1~49_combout  & \LATCH_busA|out [1]))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|ShiftRight1~49_combout ),
	.datac(\ALU|Selector30~1_combout ),
	.datad(\LATCH_busA|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~2 .lut_mask = 16'h5450;
defparam \ALU|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \ALU|Selector30~3 (
// Equation(s):
// \ALU|Selector30~3_combout  = (\ALU|out[27]~128_combout  & ((\ALU|Selector30~2_combout ) # ((\LATCH_busA|out [2] & \ALU|ShiftRight0~34_combout ))))

	.dataa(\ALU|Selector30~2_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|out[27]~128_combout ),
	.datad(\ALU|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~3 .lut_mask = 16'hE0A0;
defparam \ALU|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \ALU|Selector30~4 (
// Equation(s):
// \ALU|Selector30~4_combout  = (\ALU|Selector30~3_combout ) # ((!\LATCH_busA|out [4] & (\LATCH_busA|out [3] & \ALU|Selector30~0_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\LATCH_busA|out [3]),
	.datac(\ALU|Selector30~0_combout ),
	.datad(\ALU|Selector30~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~4 .lut_mask = 16'hFF40;
defparam \ALU|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \ALU|Selector30~5 (
// Equation(s):
// \ALU|Selector30~5_combout  = (\ALU|out[14]~345_combout  & ((\ALU|Selector30~4_combout ) # ((\ALU|ShiftRight1~33_combout  & \LATCH_busA|out [4]))))

	.dataa(\ALU|Selector30~4_combout ),
	.datab(\ALU|out[14]~345_combout ),
	.datac(\ALU|ShiftRight1~33_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~5 .lut_mask = 16'hC888;
defparam \ALU|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \ALU|Selector30~7 (
// Equation(s):
// \ALU|Selector30~7_combout  = (\ALU|Selector30~6_combout ) # ((\ALU|Selector30~5_combout ) # ((\ALU|out[8]~59_combout  & \ALU|out[17]~646_combout )))

	.dataa(\ALU|out[8]~59_combout ),
	.datab(\ALU|Selector30~6_combout ),
	.datac(\ALU|out[17]~646_combout ),
	.datad(\ALU|Selector30~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~7 .lut_mask = 16'hFFEC;
defparam \ALU|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \ALU|Selector30~8 (
// Equation(s):
// \ALU|Selector30~8_combout  = (\ALU|Equal1~1_combout  & ((\ALU|ShiftRight0~8_combout ) # ((\ALU|Equal2~1_combout  & \ALU|ShiftRight1~11_combout )))) # (!\ALU|Equal1~1_combout  & (\ALU|Equal2~1_combout  & (\ALU|ShiftRight1~11_combout )))

	.dataa(\ALU|Equal1~1_combout ),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|ShiftRight1~11_combout ),
	.datad(\ALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~8 .lut_mask = 16'hEAC0;
defparam \ALU|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \ALU|Selector30~9 (
// Equation(s):
// \ALU|Selector30~9_combout  = (\LATCH_busA|out [3] & (\LATCH_busA|out [4] & \ALU|Selector30~8_combout ))

	.dataa(\LATCH_busA|out [3]),
	.datab(gnd),
	.datac(\LATCH_busA|out [4]),
	.datad(\ALU|Selector30~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~9 .lut_mask = 16'hA000;
defparam \ALU|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \ALU|Selector30~10 (
// Equation(s):
// \ALU|Selector30~10_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~2_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~2_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~2_combout ),
	.datad(\ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~10 .lut_mask = 16'hA820;
defparam \ALU|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \ALU|Selector30~11 (
// Equation(s):
// \ALU|Selector30~11_combout  = (\ALU|Selector30~9_combout ) # ((\ALU|Selector30~10_combout ) # ((\LATCH_busB|out [1] & \ALU|Equal4~0_combout )))

	.dataa(\ALU|Selector30~9_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\ALU|Selector30~10_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~11 .lut_mask = 16'hFEFA;
defparam \ALU|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \ALU|Selector30~12 (
// Equation(s):
// \ALU|Selector30~12_combout  = (\ALU|Selector30~11_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [1] $ (\LATCH_busA|out [1]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\LATCH_busA|out [1]),
	.datad(\ALU|Selector30~11_combout ),
	.cin(gnd),
	.combout(\ALU|Selector30~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector30~12 .lut_mask = 16'hFF28;
defparam \ALU|Selector30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \ALU|Selector62~4 (
// Equation(s):
// \ALU|Selector62~4_combout  = (\ALU|Selector32~0_combout  & ((\ALU|Add2~2_combout ) # ((\LATCH_busB|out [1] & \ALU|Equal4~0_combout )))) # (!\ALU|Selector32~0_combout  & (\LATCH_busB|out [1] & ((\ALU|Equal4~0_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\ALU|Add2~2_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~4 .lut_mask = 16'hECA0;
defparam \ALU|Selector62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \ALU|Selector62~5 (
// Equation(s):
// \ALU|Selector62~5_combout  = (\ALU|Selector62~0_combout ) # ((\ALU|Equal2~1_combout  & ((\ALU|ShiftRight3~11_combout ) # (\ALU|ShiftRight3~10_combout ))))

	.dataa(\ALU|Equal2~1_combout ),
	.datab(\ALU|ShiftRight3~11_combout ),
	.datac(\ALU|Selector62~0_combout ),
	.datad(\ALU|ShiftRight3~10_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~5 .lut_mask = 16'hFAF8;
defparam \ALU|Selector62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \ALU|Selector62~6 (
// Equation(s):
// \ALU|Selector62~6_combout  = (\ALU|Selector62~4_combout ) # ((\LATCH_aluIn|imm_ [3] & (\LATCH_aluIn|imm_ [4] & \ALU|Selector62~5_combout )))

	.dataa(\ALU|Selector62~4_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Selector62~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~6 .lut_mask = 16'hEAAA;
defparam \ALU|Selector62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \ALU|Selector62~7 (
// Equation(s):
// \ALU|Selector62~7_combout  = (\ALU|Selector62~6_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [1] $ (\LATCH_aluIn|imm_ [1]))))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [1]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\ALU|Selector62~6_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~7 .lut_mask = 16'hFF28;
defparam \ALU|Selector62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \ALU|Selector62~3 (
// Equation(s):
// \ALU|Selector62~3_combout  = (\LATCH_aluIn|imm_ [1] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busB|out [1]))))

	.dataa(\ALU|Equal5~0_combout ),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~3 .lut_mask = 16'hE0C0;
defparam \ALU|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \ALU|Selector62~2 (
// Equation(s):
// \ALU|Selector62~2_combout  = (\ALU|ShiftLeft1~10_combout  & (!\LATCH_aluIn|imm_ [1] & (\ALU|out[14]~79_combout  & \ALU|ShiftLeft1~44_combout )))

	.dataa(\ALU|ShiftLeft1~10_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\ALU|out[14]~79_combout ),
	.datad(\ALU|ShiftLeft1~44_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~2 .lut_mask = 16'h2000;
defparam \ALU|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \ALU|ShiftRight3~51 (
// Equation(s):
// \ALU|ShiftRight3~51_combout  = (\LATCH_aluIn|imm_ [2] & ((\LATCH_aluIn|imm_ [3] & ((\ALU|ShiftRight2~26_combout ))) # (!\LATCH_aluIn|imm_ [3] & (\ALU|ShiftRight2~35_combout ))))

	.dataa(\ALU|ShiftRight2~35_combout ),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftRight2~26_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~51 .lut_mask = 16'hE020;
defparam \ALU|ShiftRight3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \ALU|ShiftRight3~52 (
// Equation(s):
// \ALU|ShiftRight3~52_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [2])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [1])))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_busB|out [2]),
	.datad(\LATCH_busB|out [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~52 .lut_mask = 16'h5140;
defparam \ALU|ShiftRight3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \ALU|ShiftRight3~53 (
// Equation(s):
// \ALU|ShiftRight3~53_combout  = (\ALU|ShiftLeft1~44_combout  & ((\ALU|ShiftRight3~52_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftRight3~49_combout ))))

	.dataa(\LATCH_aluIn|imm_ [1]),
	.datab(\ALU|ShiftLeft1~44_combout ),
	.datac(\ALU|ShiftRight3~52_combout ),
	.datad(\ALU|ShiftRight3~49_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~53 .lut_mask = 16'hC8C0;
defparam \ALU|ShiftRight3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \ALU|ShiftRight3~54 (
// Equation(s):
// \ALU|ShiftRight3~54_combout  = (\ALU|ShiftRight3~51_combout ) # ((\ALU|ShiftRight3~53_combout ) # ((\ALU|ShiftRight2~32_combout  & \ALU|ShiftLeft1~77_combout )))

	.dataa(\ALU|ShiftRight3~51_combout ),
	.datab(\ALU|ShiftRight3~53_combout ),
	.datac(\ALU|ShiftRight2~32_combout ),
	.datad(\ALU|ShiftLeft1~77_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight3~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight3~54 .lut_mask = 16'hFEEE;
defparam \ALU|ShiftRight3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \ALU|Selector62~1 (
// Equation(s):
// \ALU|Selector62~1_combout  = (\ALU|out[14]~345_combout  & ((\LATCH_aluIn|imm_ [4] & (\ALU|ShiftRight3~33_combout )) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|ShiftRight3~54_combout )))))

	.dataa(\ALU|ShiftRight3~33_combout ),
	.datab(\LATCH_aluIn|imm_ [4]),
	.datac(\ALU|out[14]~345_combout ),
	.datad(\ALU|ShiftRight3~54_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~1 .lut_mask = 16'hB080;
defparam \ALU|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \ALU|Selector62~8 (
// Equation(s):
// \ALU|Selector62~8_combout  = (\ALU|Selector62~7_combout ) # ((\ALU|Selector62~3_combout ) # ((\ALU|Selector62~2_combout ) # (\ALU|Selector62~1_combout )))

	.dataa(\ALU|Selector62~7_combout ),
	.datab(\ALU|Selector62~3_combout ),
	.datac(\ALU|Selector62~2_combout ),
	.datad(\ALU|Selector62~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector62~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector62~8 .lut_mask = 16'hFFFE;
defparam \ALU|Selector62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \ALU|out[1]~619 (
// Equation(s):
// \ALU|out[1]~619_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|Selector62~8_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector30~7_combout ) # ((\ALU|Selector30~12_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|Selector30~7_combout ),
	.datac(\ALU|Selector30~12_combout ),
	.datad(\ALU|Selector62~8_combout ),
	.cin(gnd),
	.combout(\ALU|out[1]~619_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[1]~619 .lut_mask = 16'hFE54;
defparam \ALU|out[1]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \LATCH_busC|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[1]~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[1] .is_wysiwyg = "true";
defparam \LATCH_busC|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \REG_BANK|banco[14][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[14][1] .is_wysiwyg = "true";
defparam \REG_BANK|banco[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \REG_BANK|Mux30~17 (
// Equation(s):
// \REG_BANK|Mux30~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][1]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][1]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][1]~q ),
	.datad(\REG_BANK|banco[13][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \REG_BANK|Mux30~18 (
// Equation(s):
// \REG_BANK|Mux30~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux30~17_combout  & ((\REG_BANK|banco[15][1]~q ))) # (!\REG_BANK|Mux30~17_combout  & (\REG_BANK|banco[14][1]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux30~17_combout ))))

	.dataa(\REG_BANK|banco[14][1]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[15][1]~q ),
	.datad(\REG_BANK|Mux30~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~18 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb \REG_BANK|Mux30~12 (
// Equation(s):
// \REG_BANK|Mux30~12_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[5][1]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[4][1]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[5][1]~q ),
	.datad(\REG_BANK|banco[4][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux30~13 (
// Equation(s):
// \REG_BANK|Mux30~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux30~12_combout  & ((\REG_BANK|banco[7][1]~q ))) # (!\REG_BANK|Mux30~12_combout  & (\REG_BANK|banco[6][1]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux30~12_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[6][1]~q ),
	.datac(\REG_BANK|Mux30~12_combout ),
	.datad(\REG_BANK|banco[7][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~13 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux30~14 (
// Equation(s):
// \REG_BANK|Mux30~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][1]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][1]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[1][1]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[3][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~14 .lut_mask = 16'hA808;
defparam \REG_BANK|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \REG_BANK|Mux30~15 (
// Equation(s):
// \REG_BANK|Mux30~15_combout  = (\REG_BANK|Mux30~14_combout ) # ((\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & \REG_BANK|banco[2][1]~q )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux30~14_combout ),
	.datad(\REG_BANK|banco[2][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~15 .lut_mask = 16'hF2F0;
defparam \REG_BANK|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \REG_BANK|Mux30~16 (
// Equation(s):
// \REG_BANK|Mux30~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux30~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux30~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux30~13_combout ),
	.datad(\REG_BANK|Mux30~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~16 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux30~10 (
// Equation(s):
// \REG_BANK|Mux30~10_combout  = (\LATCH_DEC|selA_ [0] & (((\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][1]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[10][1]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[8][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~10 .lut_mask = 16'hE5E0;
defparam \REG_BANK|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux30~11 (
// Equation(s):
// \REG_BANK|Mux30~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux30~10_combout  & (\REG_BANK|banco[11][1]~q )) # (!\REG_BANK|Mux30~10_combout  & ((\REG_BANK|banco[9][1]~q ))))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux30~10_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux30~10_combout ),
	.datac(\REG_BANK|banco[11][1]~q ),
	.datad(\REG_BANK|banco[9][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~11 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \REG_BANK|Mux30~19 (
// Equation(s):
// \REG_BANK|Mux30~19_combout  = (\REG_BANK|Mux30~16_combout  & ((\REG_BANK|Mux30~18_combout ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux30~16_combout  & (((\LATCH_DEC|selA_ [3] & \REG_BANK|Mux30~11_combout ))))

	.dataa(\REG_BANK|Mux30~18_combout ),
	.datab(\REG_BANK|Mux30~16_combout ),
	.datac(\LATCH_DEC|selA_ [3]),
	.datad(\REG_BANK|Mux30~11_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~19 .lut_mask = 16'hBC8C;
defparam \REG_BANK|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux30~7 (
// Equation(s):
// \REG_BANK|Mux30~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][1]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][1]~q ),
	.datad(\REG_BANK|banco[19][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux30~8 (
// Equation(s):
// \REG_BANK|Mux30~8_combout  = (\REG_BANK|Mux30~7_combout  & (((\REG_BANK|banco[31][1]~q )) # (!\LATCH_DEC|selA_ [3]))) # (!\REG_BANK|Mux30~7_combout  & (\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[27][1]~q )))

	.dataa(\REG_BANK|Mux30~7_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][1]~q ),
	.datad(\REG_BANK|banco[31][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux30~0 (
// Equation(s):
// \REG_BANK|Mux30~0_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[21][1]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[17][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[21][1]~q ),
	.datad(\REG_BANK|banco[17][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~0 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \REG_BANK|Mux30~1 (
// Equation(s):
// \REG_BANK|Mux30~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux30~0_combout  & ((\REG_BANK|banco[29][1]~q ))) # (!\REG_BANK|Mux30~0_combout  & (\REG_BANK|banco[25][1]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux30~0_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[25][1]~q ),
	.datac(\REG_BANK|banco[29][1]~q ),
	.datad(\REG_BANK|Mux30~0_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~1 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \REG_BANK|Mux30~4 (
// Equation(s):
// \REG_BANK|Mux30~4_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[24][1]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][1]~q ),
	.datad(\REG_BANK|banco[16][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~4 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \REG_BANK|Mux30~5 (
// Equation(s):
// \REG_BANK|Mux30~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux30~4_combout  & (\REG_BANK|banco[28][1]~q )) # (!\REG_BANK|Mux30~4_combout  & ((\REG_BANK|banco[20][1]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux30~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[28][1]~q ),
	.datac(\REG_BANK|banco[20][1]~q ),
	.datad(\REG_BANK|Mux30~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \REG_BANK|Mux30~2 (
// Equation(s):
// \REG_BANK|Mux30~2_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[26][1]~q )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][1]~q )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][1]~q ),
	.datad(\REG_BANK|banco[18][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~2 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux30~3 (
// Equation(s):
// \REG_BANK|Mux30~3_combout  = (\REG_BANK|Mux30~2_combout  & (((\REG_BANK|banco[30][1]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux30~2_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][1]~q )))

	.dataa(\REG_BANK|Mux30~2_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][1]~q ),
	.datad(\REG_BANK|banco[30][1]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \REG_BANK|Mux30~6 (
// Equation(s):
// \REG_BANK|Mux30~6_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|Mux30~3_combout )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux30~5_combout )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux30~5_combout ),
	.datad(\REG_BANK|Mux30~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~6 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux30~9 (
// Equation(s):
// \REG_BANK|Mux30~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux30~6_combout  & (\REG_BANK|Mux30~8_combout )) # (!\REG_BANK|Mux30~6_combout  & ((\REG_BANK|Mux30~1_combout ))))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux30~6_combout ))))

	.dataa(\REG_BANK|Mux30~8_combout ),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux30~1_combout ),
	.datad(\REG_BANK|Mux30~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~9 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \REG_BANK|Mux30~20 (
// Equation(s):
// \REG_BANK|Mux30~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux30~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux30~19_combout ))

	.dataa(gnd),
	.datab(\LATCH_DEC|selA_ [4]),
	.datac(\REG_BANK|Mux30~19_combout ),
	.datad(\REG_BANK|Mux30~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux30~20 .lut_mask = 16'hFC30;
defparam \REG_BANK|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \LATCH_busA|out[1]~feeder (
// Equation(s):
// \LATCH_busA|out[1]~feeder_combout  = \REG_BANK|Mux30~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux30~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[1]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \LATCH_busA|out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[1] .is_wysiwyg = "true";
defparam \LATCH_busA|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \ALU|out[29]~56 (
// Equation(s):
// \ALU|out[29]~56_combout  = (\LATCH_busA|out [3]) # ((\LATCH_busA|out [1] & !\LATCH_busA|out [2]))

	.dataa(\LATCH_busA|out [1]),
	.datab(gnd),
	.datac(\LATCH_busA|out [3]),
	.datad(\LATCH_busA|out [2]),
	.cin(gnd),
	.combout(\ALU|out[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[29]~56 .lut_mask = 16'hF0FA;
defparam \ALU|out[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \ALU|out[2]~615 (
// Equation(s):
// \ALU|out[2]~615_combout  = (\ALU|out[29]~56_combout  & (!\ALU|ShiftLeft0~32_combout )) # (!\ALU|out[29]~56_combout  & ((\ALU|ShiftLeft0~32_combout  & ((\ALU|ShiftRight1~50_combout ))) # (!\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftRight1~46_combout ))))

	.dataa(\ALU|out[29]~56_combout ),
	.datab(\ALU|ShiftLeft0~32_combout ),
	.datac(\ALU|ShiftRight1~46_combout ),
	.datad(\ALU|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~615 .lut_mask = 16'h7632;
defparam \ALU|out[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \ALU|out[2]~616 (
// Equation(s):
// \ALU|out[2]~616_combout  = (\ALU|out[29]~56_combout  & ((\ALU|out[2]~615_combout  & ((\ALU|ShiftRight0~29_combout ))) # (!\ALU|out[2]~615_combout  & (\ALU|ShiftRight1~48_combout )))) # (!\ALU|out[29]~56_combout  & (((\ALU|out[2]~615_combout ))))

	.dataa(\ALU|out[29]~56_combout ),
	.datab(\ALU|ShiftRight1~48_combout ),
	.datac(\ALU|ShiftRight0~29_combout ),
	.datad(\ALU|out[2]~615_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~616 .lut_mask = 16'hF588;
defparam \ALU|out[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \ALU|out[2]~612 (
// Equation(s):
// \ALU|out[2]~612_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add1~4_combout )) # (!\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add0~4_combout )))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add1~4_combout ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~612 .lut_mask = 16'hA280;
defparam \ALU|out[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \ALU|out[2]~613 (
// Equation(s):
// \ALU|out[2]~613_combout  = (\ALU|out[2]~612_combout ) # ((\LATCH_busB|out [2] & (!\LATCH_busA|out [2] & \ALU|Equal3~1_combout )))

	.dataa(\LATCH_busB|out [2]),
	.datab(\LATCH_busA|out [2]),
	.datac(\ALU|out[2]~612_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~613 .lut_mask = 16'hF2F0;
defparam \ALU|out[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \ALU|out[2]~614 (
// Equation(s):
// \ALU|out[2]~614_combout  = (\ALU|out[2]~613_combout ) # ((\ALU|ShiftRight1~32_combout  & ((\ALU|out[14]~376_combout ) # (\ALU|out[14]~370_combout ))))

	.dataa(\ALU|out[2]~613_combout ),
	.datab(\ALU|out[14]~376_combout ),
	.datac(\ALU|ShiftRight1~32_combout ),
	.datad(\ALU|out[14]~370_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~614 .lut_mask = 16'hFAEA;
defparam \ALU|out[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \ALU|out[2]~611 (
// Equation(s):
// \ALU|out[2]~611_combout  = (\ALU|ShiftLeft0~32_combout  & (\ALU|ShiftLeft0~86_combout  & (\ALU|Equal0~4_combout  & !\LATCH_busA|out [4])))

	.dataa(\ALU|ShiftLeft0~32_combout ),
	.datab(\ALU|ShiftLeft0~86_combout ),
	.datac(\ALU|Equal0~4_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~611 .lut_mask = 16'h0080;
defparam \ALU|out[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \ALU|out[2]~617 (
// Equation(s):
// \ALU|out[2]~617_combout  = (\ALU|out[2]~614_combout ) # ((\ALU|out[2]~611_combout ) # ((\ALU|out[2]~616_combout  & \ALU|out[14]~350_combout )))

	.dataa(\ALU|out[2]~616_combout ),
	.datab(\ALU|out[14]~350_combout ),
	.datac(\ALU|out[2]~614_combout ),
	.datad(\ALU|out[2]~611_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~617 .lut_mask = 16'hFFF8;
defparam \ALU|out[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \ALU|out[2]~609 (
// Equation(s):
// \ALU|out[2]~609_combout  = (\ALU|Equal4~0_combout ) # ((\LATCH_busB|out [2] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_busB|out [2] & (\ALU|Equal3~1_combout )))

	.dataa(\LATCH_busB|out [2]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~609 .lut_mask = 16'hFFE4;
defparam \ALU|out[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \ALU|out[2]~610 (
// Equation(s):
// \ALU|out[2]~610_combout  = (\LATCH_busA|out [2] & ((\ALU|out[2]~609_combout ) # ((\LATCH_busA|out [3] & \ALU|out[2]~462_combout )))) # (!\LATCH_busA|out [2] & (((\LATCH_busA|out [3] & \ALU|out[2]~462_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\ALU|out[2]~609_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[2]~462_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~610 .lut_mask = 16'hF888;
defparam \ALU|out[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \ALU|out[2]~601 (
// Equation(s):
// \ALU|out[2]~601_combout  = (\ALU|ShiftLeft1~44_combout  & (\ALU|ShiftRight3~50_combout  & (!\ALU|out[29]~76_combout ))) # (!\ALU|ShiftLeft1~44_combout  & (((\ALU|out[29]~76_combout ) # (\ALU|ShiftRight3~46_combout ))))

	.dataa(\ALU|ShiftLeft1~44_combout ),
	.datab(\ALU|ShiftRight3~50_combout ),
	.datac(\ALU|out[29]~76_combout ),
	.datad(\ALU|ShiftRight3~46_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~601_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~601 .lut_mask = 16'h5D58;
defparam \ALU|out[2]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \ALU|out[2]~602 (
// Equation(s):
// \ALU|out[2]~602_combout  = (\ALU|out[29]~76_combout  & ((\ALU|out[2]~601_combout  & ((\ALU|ShiftRight2~30_combout ))) # (!\ALU|out[2]~601_combout  & (\ALU|ShiftRight3~48_combout )))) # (!\ALU|out[29]~76_combout  & (((\ALU|out[2]~601_combout ))))

	.dataa(\ALU|out[29]~76_combout ),
	.datab(\ALU|ShiftRight3~48_combout ),
	.datac(\ALU|out[2]~601_combout ),
	.datad(\ALU|ShiftRight2~30_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~602_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~602 .lut_mask = 16'hF858;
defparam \ALU|out[2]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \ALU|out[2]~603 (
// Equation(s):
// \ALU|out[2]~603_combout  = (\ALU|out[3]~594_combout  & ((\ALU|ShiftLeft1~26_combout ) # ((\ALU|out[2]~602_combout  & \ALU|out[14]~360_combout )))) # (!\ALU|out[3]~594_combout  & (((\ALU|out[2]~602_combout  & \ALU|out[14]~360_combout ))))

	.dataa(\ALU|out[3]~594_combout ),
	.datab(\ALU|ShiftLeft1~26_combout ),
	.datac(\ALU|out[2]~602_combout ),
	.datad(\ALU|out[14]~360_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~603_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~603 .lut_mask = 16'hF888;
defparam \ALU|out[2]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \ALU|out[2]~604 (
// Equation(s):
// \ALU|out[2]~604_combout  = (\ALU|out[12]~410_combout  & ((\ALU|ShiftRight3~32_combout ) # ((!\ALU|out[29]~85_combout  & \ALU|Add2~4_combout )))) # (!\ALU|out[12]~410_combout  & (!\ALU|out[29]~85_combout  & (\ALU|Add2~4_combout )))

	.dataa(\ALU|out[12]~410_combout ),
	.datab(\ALU|out[29]~85_combout ),
	.datac(\ALU|Add2~4_combout ),
	.datad(\ALU|ShiftRight3~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~604_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~604 .lut_mask = 16'hBA30;
defparam \ALU|out[2]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \ALU|out[2]~605 (
// Equation(s):
// \ALU|out[2]~605_combout  = (\LATCH_busB|out [2] & ((\LATCH_aluIn|imm_ [2] & ((\ALU|Equal5~0_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|Equal3~1_combout )))) # (!\LATCH_busB|out [2] & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|Equal3~1_combout ),
	.datab(\LATCH_busB|out [2]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~605_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~605 .lut_mask = 16'hE828;
defparam \ALU|out[2]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \ALU|out[2]~606 (
// Equation(s):
// \ALU|out[2]~606_combout  = (\ALU|out[2]~604_combout ) # ((\ALU|out[2]~605_combout ) # ((\ALU|Equal4~0_combout  & \LATCH_aluIn|imm_ [2])))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|out[2]~604_combout ),
	.datad(\ALU|out[2]~605_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~606_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~606 .lut_mask = 16'hFFF8;
defparam \ALU|out[2]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \ALU|out[2]~607 (
// Equation(s):
// \ALU|out[2]~607_combout  = (\ALU|out[2]~603_combout ) # ((\ALU|out[2]~606_combout ) # ((\ALU|out[2]~457_combout  & \LATCH_aluIn|imm_ [3])))

	.dataa(\ALU|out[2]~603_combout ),
	.datab(\ALU|out[2]~457_combout ),
	.datac(\LATCH_aluIn|imm_ [3]),
	.datad(\ALU|out[2]~606_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~607_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~607 .lut_mask = 16'hFFEA;
defparam \ALU|out[2]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \ALU|out[2]~608 (
// Equation(s):
// \ALU|out[2]~608_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_busB|out [2]) # ((\LATCH_aluIn|imm_en_~q  & \ALU|out[2]~607_combout )))) # (!\ALU|Equal4~0_combout  & (\LATCH_aluIn|imm_en_~q  & ((\ALU|out[2]~607_combout ))))

	.dataa(\ALU|Equal4~0_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\LATCH_busB|out [2]),
	.datad(\ALU|out[2]~607_combout ),
	.cin(gnd),
	.combout(\ALU|out[2]~608_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~608 .lut_mask = 16'hECA0;
defparam \ALU|out[2]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \ALU|out[2]~618 (
// Equation(s):
// \ALU|out[2]~618_combout  = (\ALU|out[2]~608_combout ) # ((!\LATCH_aluIn|imm_en_~q  & ((\ALU|out[2]~617_combout ) # (\ALU|out[2]~610_combout ))))

	.dataa(\ALU|out[2]~617_combout ),
	.datab(\ALU|out[2]~610_combout ),
	.datac(\ALU|out[2]~608_combout ),
	.datad(\LATCH_aluIn|imm_en_~q ),
	.cin(gnd),
	.combout(\ALU|out[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[2]~618 .lut_mask = 16'hF0FE;
defparam \ALU|out[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \LATCH_busC|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[2]~618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[2] .is_wysiwyg = "true";
defparam \LATCH_busC|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \REG_BANK|banco[30][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[30][2] .is_wysiwyg = "true";
defparam \REG_BANK|banco[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux29~2 (
// Equation(s):
// \REG_BANK|Mux29~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][2]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][2]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][2]~q ),
	.datad(\REG_BANK|banco[18][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \REG_BANK|Mux29~3 (
// Equation(s):
// \REG_BANK|Mux29~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux29~2_combout  & (\REG_BANK|banco[30][2]~q )) # (!\REG_BANK|Mux29~2_combout  & ((\REG_BANK|banco[26][2]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux29~2_combout ))))

	.dataa(\REG_BANK|banco[30][2]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[26][2]~q ),
	.datad(\REG_BANK|Mux29~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~3 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux29~4 (
// Equation(s):
// \REG_BANK|Mux29~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][2]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][2]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][2]~q ),
	.datad(\REG_BANK|banco[16][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \REG_BANK|Mux29~5 (
// Equation(s):
// \REG_BANK|Mux29~5_combout  = (\REG_BANK|Mux29~4_combout  & ((\REG_BANK|banco[28][2]~q ) # ((!\LATCH_DEC|selA_ [3])))) # (!\REG_BANK|Mux29~4_combout  & (((\REG_BANK|banco[24][2]~q  & \LATCH_DEC|selA_ [3]))))

	.dataa(\REG_BANK|Mux29~4_combout ),
	.datab(\REG_BANK|banco[28][2]~q ),
	.datac(\REG_BANK|banco[24][2]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~5 .lut_mask = 16'hD8AA;
defparam \REG_BANK|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \REG_BANK|Mux29~6 (
// Equation(s):
// \REG_BANK|Mux29~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux29~3_combout )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux29~5_combout )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux29~3_combout ),
	.datad(\REG_BANK|Mux29~5_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~6 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \REG_BANK|Mux29~0 (
// Equation(s):
// \REG_BANK|Mux29~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][2]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][2]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][2]~q ),
	.datad(\REG_BANK|banco[25][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \REG_BANK|Mux29~1 (
// Equation(s):
// \REG_BANK|Mux29~1_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux29~0_combout  & (\REG_BANK|banco[29][2]~q )) # (!\REG_BANK|Mux29~0_combout  & ((\REG_BANK|banco[21][2]~q ))))) # (!\LATCH_DEC|selA_ [2] & (\REG_BANK|Mux29~0_combout ))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux29~0_combout ),
	.datac(\REG_BANK|banco[29][2]~q ),
	.datad(\REG_BANK|banco[21][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~1 .lut_mask = 16'hE6C4;
defparam \REG_BANK|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux29~7 (
// Equation(s):
// \REG_BANK|Mux29~7_combout  = (\LATCH_DEC|selA_ [2] & (((\LATCH_DEC|selA_ [3])))) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][2]~q ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[19][2]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[19][2]~q ),
	.datac(\REG_BANK|banco[27][2]~q ),
	.datad(\LATCH_DEC|selA_ [3]),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~7 .lut_mask = 16'hFA44;
defparam \REG_BANK|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb \REG_BANK|Mux29~8 (
// Equation(s):
// \REG_BANK|Mux29~8_combout  = (\REG_BANK|Mux29~7_combout  & (((\REG_BANK|banco[31][2]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux29~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][2]~q )))

	.dataa(\REG_BANK|Mux29~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][2]~q ),
	.datad(\REG_BANK|banco[31][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \REG_BANK|Mux29~9 (
// Equation(s):
// \REG_BANK|Mux29~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux29~6_combout  & ((\REG_BANK|Mux29~8_combout ))) # (!\REG_BANK|Mux29~6_combout  & (\REG_BANK|Mux29~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux29~6_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux29~6_combout ),
	.datac(\REG_BANK|Mux29~1_combout ),
	.datad(\REG_BANK|Mux29~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~9 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_lcell_comb \REG_BANK|Mux29~10 (
// Equation(s):
// \REG_BANK|Mux29~10_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[5][2]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[4][2]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[4][2]~q ),
	.datad(\REG_BANK|banco[5][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \REG_BANK|Mux29~11 (
// Equation(s):
// \REG_BANK|Mux29~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux29~10_combout  & ((\REG_BANK|banco[7][2]~q ))) # (!\REG_BANK|Mux29~10_combout  & (\REG_BANK|banco[6][2]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux29~10_combout ))))

	.dataa(\REG_BANK|banco[6][2]~q ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[7][2]~q ),
	.datad(\REG_BANK|Mux29~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~11 .lut_mask = 16'hF388;
defparam \REG_BANK|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \REG_BANK|Mux29~17 (
// Equation(s):
// \REG_BANK|Mux29~17_combout  = (\LATCH_DEC|selA_ [0] & (((\REG_BANK|banco[13][2]~q ) # (\LATCH_DEC|selA_ [1])))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][2]~q  & ((!\LATCH_DEC|selA_ [1]))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[12][2]~q ),
	.datac(\REG_BANK|banco[13][2]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~17 .lut_mask = 16'hAAE4;
defparam \REG_BANK|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \REG_BANK|Mux29~18 (
// Equation(s):
// \REG_BANK|Mux29~18_combout  = (\REG_BANK|Mux29~17_combout  & (((\REG_BANK|banco[15][2]~q ) # (!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux29~17_combout  & (\REG_BANK|banco[14][2]~q  & ((\LATCH_DEC|selA_ [1]))))

	.dataa(\REG_BANK|Mux29~17_combout ),
	.datab(\REG_BANK|banco[14][2]~q ),
	.datac(\REG_BANK|banco[15][2]~q ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~18 .lut_mask = 16'hE4AA;
defparam \REG_BANK|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \REG_BANK|Mux29~12 (
// Equation(s):
// \REG_BANK|Mux29~12_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][2]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[8][2]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[10][2]~q ),
	.datad(\REG_BANK|banco[8][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~12 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \REG_BANK|Mux29~13 (
// Equation(s):
// \REG_BANK|Mux29~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux29~12_combout  & ((\REG_BANK|banco[11][2]~q ))) # (!\REG_BANK|Mux29~12_combout  & (\REG_BANK|banco[9][2]~q )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux29~12_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux29~12_combout ),
	.datac(\REG_BANK|banco[9][2]~q ),
	.datad(\REG_BANK|banco[11][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~13 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \REG_BANK|Mux29~14 (
// Equation(s):
// \REG_BANK|Mux29~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][2]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][2]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][2]~q ),
	.datad(\REG_BANK|banco[3][2]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \REG_BANK|Mux29~15 (
// Equation(s):
// \REG_BANK|Mux29~15_combout  = (\REG_BANK|Mux29~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1] & \REG_BANK|banco[2][2]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[2][2]~q ),
	.datad(\REG_BANK|Mux29~14_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~15 .lut_mask = 16'hFF40;
defparam \REG_BANK|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \REG_BANK|Mux29~16 (
// Equation(s):
// \REG_BANK|Mux29~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux29~13_combout )) # (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux29~15_combout )))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux29~13_combout ),
	.datad(\REG_BANK|Mux29~15_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~16 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux29~19 (
// Equation(s):
// \REG_BANK|Mux29~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux29~16_combout  & ((\REG_BANK|Mux29~18_combout ))) # (!\REG_BANK|Mux29~16_combout  & (\REG_BANK|Mux29~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux29~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux29~11_combout ),
	.datac(\REG_BANK|Mux29~18_combout ),
	.datad(\REG_BANK|Mux29~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \REG_BANK|Mux29~20 (
// Equation(s):
// \REG_BANK|Mux29~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux29~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux29~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux29~9_combout ),
	.datad(\REG_BANK|Mux29~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux29~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \LATCH_busA|out[2]~feeder (
// Equation(s):
// \LATCH_busA|out[2]~feeder_combout  = \REG_BANK|Mux29~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux29~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[2]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \LATCH_busA|out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[2] .is_wysiwyg = "true";
defparam \LATCH_busA|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \ALU|out[4]~419 (
// Equation(s):
// \ALU|out[4]~419_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~21_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~26_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~26_combout ),
	.datad(\ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~419_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~419 .lut_mask = 16'hFA50;
defparam \ALU|out[4]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \ALU|out[4]~565 (
// Equation(s):
// \ALU|out[4]~565_combout  = (\LATCH_busA|out [2] & ((\ALU|ShiftRight0~32_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftRight0~36_combout ))

	.dataa(\LATCH_busA|out [2]),
	.datab(gnd),
	.datac(\ALU|ShiftRight0~36_combout ),
	.datad(\ALU|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~565_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~565 .lut_mask = 16'hFA50;
defparam \ALU|out[4]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \ALU|out[4]~566 (
// Equation(s):
// \ALU|out[4]~566_combout  = (\ALU|out[14]~350_combout  & ((\LATCH_busA|out [3] & (\ALU|out[4]~419_combout )) # (!\LATCH_busA|out [3] & ((\ALU|out[4]~565_combout )))))

	.dataa(\ALU|out[14]~350_combout ),
	.datab(\ALU|out[4]~419_combout ),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|out[4]~565_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~566_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~566 .lut_mask = 16'h8A80;
defparam \ALU|out[4]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \ALU|out[4]~567 (
// Equation(s):
// \ALU|out[4]~567_combout  = (\ALU|out[14]~376_combout  & ((\ALU|ShiftRight1~25_combout ) # ((\ALU|out[14]~370_combout  & \ALU|out[4]~266_combout )))) # (!\ALU|out[14]~376_combout  & (((\ALU|out[14]~370_combout  & \ALU|out[4]~266_combout ))))

	.dataa(\ALU|out[14]~376_combout ),
	.datab(\ALU|ShiftRight1~25_combout ),
	.datac(\ALU|out[14]~370_combout ),
	.datad(\ALU|out[4]~266_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~567 .lut_mask = 16'hF888;
defparam \ALU|out[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \ALU|out[4]~569 (
// Equation(s):
// \ALU|out[4]~569_combout  = (\LATCH_busA|out [4] & ((\ALU|Equal4~0_combout ) # ((!\LATCH_busB|out [4] & \ALU|Equal3~1_combout )))) # (!\LATCH_busA|out [4] & (\LATCH_busB|out [4] & ((\ALU|Equal3~1_combout ))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~569 .lut_mask = 16'hE6C0;
defparam \ALU|out[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \ALU|out[4]~568 (
// Equation(s):
// \ALU|out[4]~568_combout  = (\LATCH_busB|out [4] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal5~0_combout  & \LATCH_busA|out [4]))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal5~0_combout ),
	.datad(\LATCH_busA|out [4]),
	.cin(gnd),
	.combout(\ALU|out[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~568 .lut_mask = 16'hA888;
defparam \ALU|out[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \ALU|out[4]~570 (
// Equation(s):
// \ALU|out[4]~570_combout  = (\ALU|out[4]~569_combout ) # ((\ALU|out[4]~568_combout ) # ((\ALU|ShiftLeft0~63_combout  & \ALU|out[6]~519_combout )))

	.dataa(\ALU|ShiftLeft0~63_combout ),
	.datab(\ALU|out[4]~569_combout ),
	.datac(\ALU|out[6]~519_combout ),
	.datad(\ALU|out[4]~568_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~570 .lut_mask = 16'hFFEC;
defparam \ALU|out[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \ALU|out[4]~564 (
// Equation(s):
// \ALU|out[4]~564_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8] & ((\ALU|Add1~8_combout ))) # (!\LATCH_aluIn|aluCtrl_ [8] & (\ALU|Add0~8_combout ))))

	.dataa(\ALU|Selector32~0_combout ),
	.datab(\LATCH_aluIn|aluCtrl_ [8]),
	.datac(\ALU|Add0~8_combout ),
	.datad(\ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~564_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~564 .lut_mask = 16'hA820;
defparam \ALU|out[4]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \ALU|out[4]~571 (
// Equation(s):
// \ALU|out[4]~571_combout  = (\ALU|out[4]~566_combout ) # ((\ALU|out[4]~567_combout ) # ((\ALU|out[4]~570_combout ) # (\ALU|out[4]~564_combout )))

	.dataa(\ALU|out[4]~566_combout ),
	.datab(\ALU|out[4]~567_combout ),
	.datac(\ALU|out[4]~570_combout ),
	.datad(\ALU|out[4]~564_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~571 .lut_mask = 16'hFFFE;
defparam \ALU|out[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \ALU|out[4]~573 (
// Equation(s):
// \ALU|out[4]~573_combout  = (\ALU|ShiftRight3~25_combout  & (((\ALU|out[14]~384_combout  & \ALU|ShiftRight3~26_combout )))) # (!\ALU|ShiftRight3~25_combout  & ((\ALU|out[14]~381_combout ) # ((\ALU|out[14]~384_combout ))))

	.dataa(\ALU|out[14]~381_combout ),
	.datab(\ALU|ShiftRight3~25_combout ),
	.datac(\ALU|out[14]~384_combout ),
	.datad(\ALU|ShiftRight3~26_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~573 .lut_mask = 16'hF232;
defparam \ALU|out[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \ALU|out[4]~572 (
// Equation(s):
// \ALU|out[4]~572_combout  = (!\ALU|out[14]~397_combout  & ((\LATCH_aluIn|imm_ [2] & ((\ALU|ShiftRight2~33_combout ))) # (!\LATCH_aluIn|imm_ [2] & (\ALU|ShiftRight2~37_combout ))))

	.dataa(\ALU|ShiftRight2~37_combout ),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|out[14]~397_combout ),
	.datad(\ALU|ShiftRight2~33_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~572 .lut_mask = 16'h0E02;
defparam \ALU|out[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \ALU|out[4]~574 (
// Equation(s):
// \ALU|out[4]~574_combout  = (\ALU|out[4]~573_combout ) # ((\ALU|out[4]~572_combout ) # ((\ALU|out[14]~390_combout  & \ALU|out[12]~412_combout )))

	.dataa(\ALU|out[14]~390_combout ),
	.datab(\ALU|out[12]~412_combout ),
	.datac(\ALU|out[4]~573_combout ),
	.datad(\ALU|out[4]~572_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~574 .lut_mask = 16'hFFF8;
defparam \ALU|out[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \ALU|out[4]~576 (
// Equation(s):
// \ALU|out[4]~576_combout  = (\LATCH_aluIn|imm_ [4] & ((\ALU|Equal4~0_combout ) # ((\ALU|Add2~8_combout  & !\ALU|out[29]~85_combout )))) # (!\LATCH_aluIn|imm_ [4] & (\ALU|Add2~8_combout  & (!\ALU|out[29]~85_combout )))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Add2~8_combout ),
	.datac(\ALU|out[29]~85_combout ),
	.datad(\ALU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~576 .lut_mask = 16'hAE0C;
defparam \ALU|out[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \ALU|out[4]~577 (
// Equation(s):
// \ALU|out[4]~577_combout  = (\ALU|out[4]~576_combout ) # ((\ALU|Equal3~1_combout  & (\LATCH_busB|out [4] $ (\LATCH_aluIn|imm_ [4]))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|out[4]~576_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~577 .lut_mask = 16'hFF48;
defparam \ALU|out[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \ALU|out[4]~575 (
// Equation(s):
// \ALU|out[4]~575_combout  = (\LATCH_busB|out [4] & ((\ALU|Equal4~0_combout ) # ((\LATCH_aluIn|imm_ [4] & \ALU|Equal5~0_combout ))))

	.dataa(\LATCH_busB|out [4]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\LATCH_aluIn|imm_ [4]),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~575 .lut_mask = 16'hA888;
defparam \ALU|out[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \ALU|out[4]~578 (
// Equation(s):
// \ALU|out[4]~578_combout  = (\ALU|out[4]~577_combout ) # ((\ALU|out[4]~575_combout ) # ((\ALU|out[6]~510_combout  & \ALU|ShiftLeft1~63_combout )))

	.dataa(\ALU|out[4]~577_combout ),
	.datab(\ALU|out[6]~510_combout ),
	.datac(\ALU|ShiftLeft1~63_combout ),
	.datad(\ALU|out[4]~575_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~578 .lut_mask = 16'hFFEA;
defparam \ALU|out[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \ALU|out[4]~579 (
// Equation(s):
// \ALU|out[4]~579_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|out[4]~574_combout ) # (\ALU|out[4]~578_combout )))) # (!\LATCH_aluIn|imm_en_~q  & (\ALU|out[4]~571_combout ))

	.dataa(\ALU|out[4]~571_combout ),
	.datab(\LATCH_aluIn|imm_en_~q ),
	.datac(\ALU|out[4]~574_combout ),
	.datad(\ALU|out[4]~578_combout ),
	.cin(gnd),
	.combout(\ALU|out[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|out[4]~579 .lut_mask = 16'hEEE2;
defparam \ALU|out[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \LATCH_busC|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|out[4]~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[4] .is_wysiwyg = "true";
defparam \LATCH_busC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneive_lcell_comb \REG_BANK|banco[7][4]~feeder (
// Equation(s):
// \REG_BANK|banco[7][4]~feeder_combout  = \LATCH_busC|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_busC|out [4]),
	.cin(gnd),
	.combout(\REG_BANK|banco[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|banco[7][4]~feeder .lut_mask = 16'hFF00;
defparam \REG_BANK|banco[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \REG_BANK|banco[7][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|banco[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_BANK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[7][4] .is_wysiwyg = "true";
defparam \REG_BANK|banco[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \REG_BANK|Mux27~10 (
// Equation(s):
// \REG_BANK|Mux27~10_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][4]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][4]~q ),
	.datad(\REG_BANK|banco[4][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~10 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb \REG_BANK|Mux27~11 (
// Equation(s):
// \REG_BANK|Mux27~11_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux27~10_combout  & (\REG_BANK|banco[7][4]~q )) # (!\REG_BANK|Mux27~10_combout  & ((\REG_BANK|banco[6][4]~q ))))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux27~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[7][4]~q ),
	.datac(\REG_BANK|Mux27~10_combout ),
	.datad(\REG_BANK|banco[6][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~11 .lut_mask = 16'hDAD0;
defparam \REG_BANK|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \REG_BANK|Mux27~17 (
// Equation(s):
// \REG_BANK|Mux27~17_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1]) # ((\REG_BANK|banco[13][4]~q )))) # (!\LATCH_DEC|selA_ [0] & (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[12][4]~q )))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[12][4]~q ),
	.datad(\REG_BANK|banco[13][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~17 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux27~18 (
// Equation(s):
// \REG_BANK|Mux27~18_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux27~17_combout  & ((\REG_BANK|banco[15][4]~q ))) # (!\REG_BANK|Mux27~17_combout  & (\REG_BANK|banco[14][4]~q )))) # (!\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux27~17_combout ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|banco[14][4]~q ),
	.datac(\REG_BANK|banco[15][4]~q ),
	.datad(\REG_BANK|Mux27~17_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~18 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \REG_BANK|Mux27~14 (
// Equation(s):
// \REG_BANK|Mux27~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][4]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][4]~q ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[1][4]~q ),
	.datad(\REG_BANK|banco[3][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~14 .lut_mask = 16'hA820;
defparam \REG_BANK|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \REG_BANK|Mux27~15 (
// Equation(s):
// \REG_BANK|Mux27~15_combout  = (\REG_BANK|Mux27~14_combout ) # ((!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[2][4]~q  & \LATCH_DEC|selA_ [1])))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[2][4]~q ),
	.datac(\REG_BANK|Mux27~14_combout ),
	.datad(\LATCH_DEC|selA_ [1]),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~15 .lut_mask = 16'hF4F0;
defparam \REG_BANK|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \REG_BANK|Mux27~12 (
// Equation(s):
// \REG_BANK|Mux27~12_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[10][4]~q )) # (!\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[8][4]~q )))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|banco[10][4]~q ),
	.datad(\REG_BANK|banco[8][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \REG_BANK|Mux27~13 (
// Equation(s):
// \REG_BANK|Mux27~13_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux27~12_combout  & ((\REG_BANK|banco[11][4]~q ))) # (!\REG_BANK|Mux27~12_combout  & (\REG_BANK|banco[9][4]~q )))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|Mux27~12_combout ))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux27~12_combout ),
	.datac(\REG_BANK|banco[9][4]~q ),
	.datad(\REG_BANK|banco[11][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~13 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \REG_BANK|Mux27~16 (
// Equation(s):
// \REG_BANK|Mux27~16_combout  = (\LATCH_DEC|selA_ [2] & (\LATCH_DEC|selA_ [3])) # (!\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux27~13_combout ))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux27~15_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux27~15_combout ),
	.datad(\REG_BANK|Mux27~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~16 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \REG_BANK|Mux27~19 (
// Equation(s):
// \REG_BANK|Mux27~19_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux27~16_combout  & ((\REG_BANK|Mux27~18_combout ))) # (!\REG_BANK|Mux27~16_combout  & (\REG_BANK|Mux27~11_combout )))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux27~16_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|Mux27~11_combout ),
	.datac(\REG_BANK|Mux27~18_combout ),
	.datad(\REG_BANK|Mux27~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~19 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux27~0 (
// Equation(s):
// \REG_BANK|Mux27~0_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[25][4]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[17][4]~q )))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[17][4]~q ),
	.datad(\REG_BANK|banco[25][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \REG_BANK|Mux27~1 (
// Equation(s):
// \REG_BANK|Mux27~1_combout  = (\REG_BANK|Mux27~0_combout  & (((\REG_BANK|banco[29][4]~q ) # (!\LATCH_DEC|selA_ [2])))) # (!\REG_BANK|Mux27~0_combout  & (\REG_BANK|banco[21][4]~q  & ((\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|Mux27~0_combout ),
	.datab(\REG_BANK|banco[21][4]~q ),
	.datac(\REG_BANK|banco[29][4]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~1 .lut_mask = 16'hE4AA;
defparam \REG_BANK|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \REG_BANK|Mux27~7 (
// Equation(s):
// \REG_BANK|Mux27~7_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[27][4]~q ) # ((\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[19][4]~q  & !\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[27][4]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[19][4]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~7 .lut_mask = 16'hCCB8;
defparam \REG_BANK|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux27~8 (
// Equation(s):
// \REG_BANK|Mux27~8_combout  = (\REG_BANK|Mux27~7_combout  & (((\REG_BANK|banco[31][4]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux27~7_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][4]~q )))

	.dataa(\REG_BANK|Mux27~7_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][4]~q ),
	.datad(\REG_BANK|banco[31][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~8 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \REG_BANK|Mux27~4 (
// Equation(s):
// \REG_BANK|Mux27~4_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[20][4]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[16][4]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[20][4]~q ),
	.datad(\REG_BANK|banco[16][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~4 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \REG_BANK|Mux27~5 (
// Equation(s):
// \REG_BANK|Mux27~5_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux27~4_combout  & (\REG_BANK|banco[28][4]~q )) # (!\REG_BANK|Mux27~4_combout  & ((\REG_BANK|banco[24][4]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux27~4_combout ))))

	.dataa(\REG_BANK|banco[28][4]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][4]~q ),
	.datad(\REG_BANK|Mux27~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~5 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \REG_BANK|Mux27~2 (
// Equation(s):
// \REG_BANK|Mux27~2_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[22][4]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & ((\REG_BANK|banco[18][4]~q ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[22][4]~q ),
	.datad(\REG_BANK|banco[18][4]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux27~3 (
// Equation(s):
// \REG_BANK|Mux27~3_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux27~2_combout  & (\REG_BANK|banco[30][4]~q )) # (!\REG_BANK|Mux27~2_combout  & ((\REG_BANK|banco[26][4]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux27~2_combout ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\REG_BANK|banco[30][4]~q ),
	.datac(\REG_BANK|banco[26][4]~q ),
	.datad(\REG_BANK|Mux27~2_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~3 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \REG_BANK|Mux27~6 (
// Equation(s):
// \REG_BANK|Mux27~6_combout  = (\LATCH_DEC|selA_ [0] & (\LATCH_DEC|selA_ [1])) # (!\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux27~3_combout ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux27~5_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux27~5_combout ),
	.datad(\REG_BANK|Mux27~3_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~6 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \REG_BANK|Mux27~9 (
// Equation(s):
// \REG_BANK|Mux27~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux27~6_combout  & ((\REG_BANK|Mux27~8_combout ))) # (!\REG_BANK|Mux27~6_combout  & (\REG_BANK|Mux27~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux27~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux27~1_combout ),
	.datac(\REG_BANK|Mux27~8_combout ),
	.datad(\REG_BANK|Mux27~6_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~9 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \REG_BANK|Mux27~20 (
// Equation(s):
// \REG_BANK|Mux27~20_combout  = (\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux27~9_combout ))) # (!\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux27~19_combout ))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux27~19_combout ),
	.datad(\REG_BANK|Mux27~9_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux27~20 .lut_mask = 16'hFA50;
defparam \REG_BANK|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \LATCH_busA|out[4]~feeder (
// Equation(s):
// \LATCH_busA|out[4]~feeder_combout  = \REG_BANK|Mux27~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_BANK|Mux27~20_combout ),
	.cin(gnd),
	.combout(\LATCH_busA|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LATCH_busA|out[4]~feeder .lut_mask = 16'hFF00;
defparam \LATCH_busA|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \LATCH_busA|out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LATCH_busA|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[4] .is_wysiwyg = "true";
defparam \LATCH_busA|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \ALU|Selector0~8 (
// Equation(s):
// \ALU|Selector0~8_combout  = (\ALU|Equal2~1_combout ) # ((!\LATCH_busA|out [4] & (\ALU|Selector16~0_combout  & \ALU|Equal1~1_combout )))

	.dataa(\LATCH_busA|out [4]),
	.datab(\ALU|Equal2~1_combout ),
	.datac(\ALU|Selector16~0_combout ),
	.datad(\ALU|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~8 .lut_mask = 16'hDCCC;
defparam \ALU|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \ALU|Selector0~9 (
// Equation(s):
// \ALU|Selector0~9_combout  = (\ALU|Selector0~8_combout ) # ((\ALU|Equal4~0_combout ) # ((\LATCH_busA|out [31] & \ALU|Equal5~0_combout )))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|Selector0~8_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\ALU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~9 .lut_mask = 16'hFEFC;
defparam \ALU|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \ALU|Selector0~6 (
// Equation(s):
// \ALU|Selector0~6_combout  = (\LATCH_busA|out [3] & ((\LATCH_busA|out [2] & ((\ALU|ShiftLeft0~21_combout ))) # (!\LATCH_busA|out [2] & (\ALU|ShiftLeft0~24_combout ))))

	.dataa(\ALU|ShiftLeft0~24_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~6 .lut_mask = 16'hE020;
defparam \ALU|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \ALU|Selector0~3 (
// Equation(s):
// \ALU|Selector0~3_combout  = (!\LATCH_busA|out [1] & ((\LATCH_busA|out [0] & ((\LATCH_busB|out [30]))) # (!\LATCH_busA|out [0] & (\LATCH_busB|out [31]))))

	.dataa(\LATCH_busB|out [31]),
	.datab(\LATCH_busA|out [0]),
	.datac(\LATCH_busA|out [1]),
	.datad(\LATCH_busB|out [30]),
	.cin(gnd),
	.combout(\ALU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~3 .lut_mask = 16'h0E02;
defparam \ALU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \ALU|Selector0~4 (
// Equation(s):
// \ALU|Selector0~4_combout  = (!\LATCH_busA|out [2] & ((\ALU|Selector0~3_combout ) # ((\LATCH_busA|out [1] & \ALU|ShiftLeft0~15_combout ))))

	.dataa(\LATCH_busA|out [2]),
	.datab(\LATCH_busA|out [1]),
	.datac(\ALU|ShiftLeft0~15_combout ),
	.datad(\ALU|Selector0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~4 .lut_mask = 16'h5540;
defparam \ALU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \ALU|Selector0~5 (
// Equation(s):
// \ALU|Selector0~5_combout  = (!\LATCH_busA|out [3] & ((\ALU|Selector0~4_combout ) # ((\LATCH_busA|out [2] & \ALU|ShiftLeft0~18_combout ))))

	.dataa(\ALU|Selector0~4_combout ),
	.datab(\LATCH_busA|out [2]),
	.datac(\LATCH_busA|out [3]),
	.datad(\ALU|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~5 .lut_mask = 16'h0E0A;
defparam \ALU|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \ALU|Selector0~7 (
// Equation(s):
// \ALU|Selector0~7_combout  = (\LATCH_busA|out [4] & (((\ALU|ShiftLeft0~14_combout )))) # (!\LATCH_busA|out [4] & ((\ALU|Selector0~6_combout ) # ((\ALU|Selector0~5_combout ))))

	.dataa(\ALU|Selector0~6_combout ),
	.datab(\LATCH_busA|out [4]),
	.datac(\ALU|ShiftLeft0~14_combout ),
	.datad(\ALU|Selector0~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~7 .lut_mask = 16'hF3E2;
defparam \ALU|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \ALU|Selector0~10 (
// Equation(s):
// \ALU|Selector0~10_combout  = (\ALU|Equal0~4_combout  & ((\ALU|Selector0~7_combout ) # ((\ALU|Selector0~9_combout  & \LATCH_busB|out [31])))) # (!\ALU|Equal0~4_combout  & (\ALU|Selector0~9_combout  & (\LATCH_busB|out [31])))

	.dataa(\ALU|Equal0~4_combout ),
	.datab(\ALU|Selector0~9_combout ),
	.datac(\LATCH_busB|out [31]),
	.datad(\ALU|Selector0~7_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~10 .lut_mask = 16'hEAC0;
defparam \ALU|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \ALU|Add0~62 (
// Equation(s):
// \ALU|Add0~62_combout  = \LATCH_busB|out [31] $ (\ALU|Add0~61  $ (\LATCH_busA|out [31]))

	.dataa(gnd),
	.datab(\LATCH_busB|out [31]),
	.datac(gnd),
	.datad(\LATCH_busA|out [31]),
	.cin(\ALU|Add0~61 ),
	.combout(\ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~62 .lut_mask = 16'hC33C;
defparam \ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \ALU|Selector0~1 (
// Equation(s):
// \ALU|Selector0~1_combout  = (\ALU|Selector32~0_combout  & ((\LATCH_aluIn|aluCtrl_ [8]) # (\ALU|Add0~62_combout )))

	.dataa(gnd),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~1 .lut_mask = 16'hCCC0;
defparam \ALU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \ALU|Selector0~0 (
// Equation(s):
// \ALU|Selector0~0_combout  = (\LATCH_busA|out [31] & ((\ALU|Equal4~0_combout ) # ((\ALU|Equal3~1_combout  & !\LATCH_busB|out [31])))) # (!\LATCH_busA|out [31] & (\ALU|Equal3~1_combout  & ((\LATCH_busB|out [31]))))

	.dataa(\LATCH_busA|out [31]),
	.datab(\ALU|Equal3~1_combout ),
	.datac(\ALU|Equal4~0_combout ),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~0 .lut_mask = 16'hE4A8;
defparam \ALU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \ALU|Add1~62 (
// Equation(s):
// \ALU|Add1~62_combout  = \LATCH_busA|out [31] $ (\ALU|Add1~61  $ (!\LATCH_busB|out [31]))

	.dataa(gnd),
	.datab(\LATCH_busA|out [31]),
	.datac(gnd),
	.datad(\LATCH_busB|out [31]),
	.cin(\ALU|Add1~61 ),
	.combout(\ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add1~62 .lut_mask = 16'h3CC3;
defparam \ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \ALU|Selector0~2 (
// Equation(s):
// \ALU|Selector0~2_combout  = (\ALU|Selector0~0_combout ) # ((\ALU|Selector0~1_combout  & ((\ALU|Add1~62_combout ) # (!\LATCH_aluIn|aluCtrl_ [8]))))

	.dataa(\ALU|Selector0~1_combout ),
	.datab(\ALU|Selector0~0_combout ),
	.datac(\LATCH_aluIn|aluCtrl_ [8]),
	.datad(\ALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\ALU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector0~2 .lut_mask = 16'hEECE;
defparam \ALU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \ALU|Selector32~1 (
// Equation(s):
// \ALU|Selector32~1_combout  = (\ALU|Equal2~1_combout ) # ((!\ALU|ShiftRight2~0_combout  & (\ALU|Equal0~2_combout  & \ALU|Equal1~0_combout )))

	.dataa(\ALU|ShiftRight2~0_combout ),
	.datab(\ALU|Equal0~2_combout ),
	.datac(\ALU|Equal1~0_combout ),
	.datad(\ALU|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~1 .lut_mask = 16'hFF40;
defparam \ALU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \ALU|Selector32~2 (
// Equation(s):
// \ALU|Selector32~2_combout  = (\LATCH_busB|out [31] & ((\ALU|out[22]~44_combout ) # (\ALU|Selector32~1_combout )))

	.dataa(\LATCH_busB|out [31]),
	.datab(gnd),
	.datac(\ALU|out[22]~44_combout ),
	.datad(\ALU|Selector32~1_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~2 .lut_mask = 16'hAAA0;
defparam \ALU|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \ALU|Add2~62 (
// Equation(s):
// \ALU|Add2~62_combout  = \LATCH_busB|out [31] $ (\ALU|Add2~61  $ (\LATCH_aluIn|imm_ [11]))

	.dataa(\LATCH_busB|out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\LATCH_aluIn|imm_ [11]),
	.cin(\ALU|Add2~61 ),
	.combout(\ALU|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add2~62 .lut_mask = 16'hA55A;
defparam \ALU|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \ALU|Selector32~9 (
// Equation(s):
// \ALU|Selector32~9_combout  = (\ALU|Equal4~0_combout  & ((\LATCH_aluIn|imm_ [11]) # ((\LATCH_busB|out [31])))) # (!\ALU|Equal4~0_combout  & (\ALU|Equal3~1_combout  & (\LATCH_aluIn|imm_ [11] $ (\LATCH_busB|out [31]))))

	.dataa(\LATCH_aluIn|imm_ [11]),
	.datab(\ALU|Equal4~0_combout ),
	.datac(\ALU|Equal3~1_combout ),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|Selector32~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~9 .lut_mask = 16'hDCA8;
defparam \ALU|Selector32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \ALU|Selector32~7 (
// Equation(s):
// \ALU|Selector32~7_combout  = (\LATCH_aluIn|imm_ [3] & ((\ALU|Selector32~6_combout ) # ((!\LATCH_aluIn|imm_ [2] & \ALU|ShiftLeft1~24_combout ))))

	.dataa(\LATCH_aluIn|imm_ [3]),
	.datab(\LATCH_aluIn|imm_ [2]),
	.datac(\ALU|ShiftLeft1~24_combout ),
	.datad(\ALU|Selector32~6_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~7 .lut_mask = 16'hAA20;
defparam \ALU|Selector32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \ALU|Selector32~3 (
// Equation(s):
// \ALU|Selector32~3_combout  = (!\LATCH_aluIn|imm_ [1] & ((\LATCH_aluIn|imm_ [0] & (\LATCH_busB|out [30])) # (!\LATCH_aluIn|imm_ [0] & ((\LATCH_busB|out [31])))))

	.dataa(\LATCH_busB|out [30]),
	.datab(\LATCH_aluIn|imm_ [0]),
	.datac(\LATCH_aluIn|imm_ [1]),
	.datad(\LATCH_busB|out [31]),
	.cin(gnd),
	.combout(\ALU|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~3 .lut_mask = 16'h0B08;
defparam \ALU|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \ALU|Selector32~4 (
// Equation(s):
// \ALU|Selector32~4_combout  = (!\LATCH_aluIn|imm_ [2] & ((\ALU|Selector32~3_combout ) # ((\LATCH_aluIn|imm_ [1] & \ALU|ShiftLeft1~16_combout ))))

	.dataa(\ALU|Selector32~3_combout ),
	.datab(\LATCH_aluIn|imm_ [1]),
	.datac(\LATCH_aluIn|imm_ [2]),
	.datad(\ALU|ShiftLeft1~16_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~4 .lut_mask = 16'h0E0A;
defparam \ALU|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \ALU|Selector32~5 (
// Equation(s):
// \ALU|Selector32~5_combout  = (!\LATCH_aluIn|imm_ [3] & ((\ALU|Selector32~4_combout ) # ((\LATCH_aluIn|imm_ [2] & \ALU|ShiftLeft1~19_combout ))))

	.dataa(\LATCH_aluIn|imm_ [2]),
	.datab(\LATCH_aluIn|imm_ [3]),
	.datac(\ALU|ShiftLeft1~19_combout ),
	.datad(\ALU|Selector32~4_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~5 .lut_mask = 16'h3320;
defparam \ALU|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \ALU|Selector32~8 (
// Equation(s):
// \ALU|Selector32~8_combout  = (\LATCH_aluIn|imm_ [4] & (((\ALU|ShiftLeft1~15_combout )))) # (!\LATCH_aluIn|imm_ [4] & ((\ALU|Selector32~7_combout ) # ((\ALU|Selector32~5_combout ))))

	.dataa(\LATCH_aluIn|imm_ [4]),
	.datab(\ALU|Selector32~7_combout ),
	.datac(\ALU|ShiftLeft1~15_combout ),
	.datad(\ALU|Selector32~5_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~8 .lut_mask = 16'hF5E4;
defparam \ALU|Selector32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \ALU|Selector32~10 (
// Equation(s):
// \ALU|Selector32~10_combout  = (\ALU|Selector32~9_combout ) # ((\ALU|Equal0~4_combout  & \ALU|Selector32~8_combout ))

	.dataa(gnd),
	.datab(\ALU|Equal0~4_combout ),
	.datac(\ALU|Selector32~9_combout ),
	.datad(\ALU|Selector32~8_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~10 .lut_mask = 16'hFCF0;
defparam \ALU|Selector32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \ALU|Selector32~11 (
// Equation(s):
// \ALU|Selector32~11_combout  = (\ALU|Selector32~2_combout ) # ((\ALU|Selector32~10_combout ) # ((\ALU|Selector32~0_combout  & \ALU|Add2~62_combout )))

	.dataa(\ALU|Selector32~2_combout ),
	.datab(\ALU|Selector32~0_combout ),
	.datac(\ALU|Add2~62_combout ),
	.datad(\ALU|Selector32~10_combout ),
	.cin(gnd),
	.combout(\ALU|Selector32~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Selector32~11 .lut_mask = 16'hFFEA;
defparam \ALU|Selector32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \ALU|N~0 (
// Equation(s):
// \ALU|N~0_combout  = (\LATCH_aluIn|imm_en_~q  & (((\ALU|Selector32~11_combout )))) # (!\LATCH_aluIn|imm_en_~q  & ((\ALU|Selector0~10_combout ) # ((\ALU|Selector0~2_combout ))))

	.dataa(\LATCH_aluIn|imm_en_~q ),
	.datab(\ALU|Selector0~10_combout ),
	.datac(\ALU|Selector0~2_combout ),
	.datad(\ALU|Selector32~11_combout ),
	.cin(gnd),
	.combout(\ALU|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|N~0 .lut_mask = 16'hFE54;
defparam \ALU|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \LATCH_busC|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU|N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busC|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busC|out[31] .is_wysiwyg = "true";
defparam \LATCH_busC|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \REG_BANK|banco[25][31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LATCH_busC|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_BANK|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BANK|banco[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BANK|banco[25][31] .is_wysiwyg = "true";
defparam \REG_BANK|banco[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \REG_BANK|Mux0~0 (
// Equation(s):
// \REG_BANK|Mux0~0_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|banco[21][31]~q )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[17][31]~q )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[17][31]~q ),
	.datad(\REG_BANK|banco[21][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~0 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \REG_BANK|Mux0~1 (
// Equation(s):
// \REG_BANK|Mux0~1_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux0~0_combout  & ((\REG_BANK|banco[29][31]~q ))) # (!\REG_BANK|Mux0~0_combout  & (\REG_BANK|banco[25][31]~q )))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux0~0_combout ))))

	.dataa(\REG_BANK|banco[25][31]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux0~0_combout ),
	.datad(\REG_BANK|banco[29][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~1 .lut_mask = 16'hF838;
defparam \REG_BANK|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \REG_BANK|Mux0~4 (
// Equation(s):
// \REG_BANK|Mux0~4_combout  = (\LATCH_DEC|selA_ [3] & (((\REG_BANK|banco[24][31]~q ) # (\LATCH_DEC|selA_ [2])))) # (!\LATCH_DEC|selA_ [3] & (\REG_BANK|banco[16][31]~q  & ((!\LATCH_DEC|selA_ [2]))))

	.dataa(\REG_BANK|banco[16][31]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[24][31]~q ),
	.datad(\LATCH_DEC|selA_ [2]),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~4 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \REG_BANK|Mux0~5 (
// Equation(s):
// \REG_BANK|Mux0~5_combout  = (\LATCH_DEC|selA_ [2] & ((\REG_BANK|Mux0~4_combout  & (\REG_BANK|banco[28][31]~q )) # (!\REG_BANK|Mux0~4_combout  & ((\REG_BANK|banco[20][31]~q ))))) # (!\LATCH_DEC|selA_ [2] & (((\REG_BANK|Mux0~4_combout ))))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\REG_BANK|banco[28][31]~q ),
	.datac(\REG_BANK|banco[20][31]~q ),
	.datad(\REG_BANK|Mux0~4_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~5 .lut_mask = 16'hDDA0;
defparam \REG_BANK|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux0~2 (
// Equation(s):
// \REG_BANK|Mux0~2_combout  = (\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2]) # ((\REG_BANK|banco[26][31]~q )))) # (!\LATCH_DEC|selA_ [3] & (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[18][31]~q ))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[26][31]~q ),
	.datad(\REG_BANK|banco[18][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~2 .lut_mask = 16'hB9A8;
defparam \REG_BANK|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux0~3 (
// Equation(s):
// \REG_BANK|Mux0~3_combout  = (\REG_BANK|Mux0~2_combout  & (((\REG_BANK|banco[30][31]~q )) # (!\LATCH_DEC|selA_ [2]))) # (!\REG_BANK|Mux0~2_combout  & (\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[22][31]~q )))

	.dataa(\REG_BANK|Mux0~2_combout ),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[22][31]~q ),
	.datad(\REG_BANK|banco[30][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~3 .lut_mask = 16'hEA62;
defparam \REG_BANK|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \REG_BANK|Mux0~6 (
// Equation(s):
// \REG_BANK|Mux0~6_combout  = (\LATCH_DEC|selA_ [1] & (((\REG_BANK|Mux0~3_combout ) # (\LATCH_DEC|selA_ [0])))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux0~5_combout  & ((!\LATCH_DEC|selA_ [0]))))

	.dataa(\REG_BANK|Mux0~5_combout ),
	.datab(\LATCH_DEC|selA_ [1]),
	.datac(\REG_BANK|Mux0~3_combout ),
	.datad(\LATCH_DEC|selA_ [0]),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~6 .lut_mask = 16'hCCE2;
defparam \REG_BANK|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \REG_BANK|Mux0~7 (
// Equation(s):
// \REG_BANK|Mux0~7_combout  = (\LATCH_DEC|selA_ [3] & (\LATCH_DEC|selA_ [2])) # (!\LATCH_DEC|selA_ [3] & ((\LATCH_DEC|selA_ [2] & (\REG_BANK|banco[23][31]~q )) # (!\LATCH_DEC|selA_ [2] & ((\REG_BANK|banco[19][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [3]),
	.datab(\LATCH_DEC|selA_ [2]),
	.datac(\REG_BANK|banco[23][31]~q ),
	.datad(\REG_BANK|banco[19][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~7 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \REG_BANK|Mux0~8 (
// Equation(s):
// \REG_BANK|Mux0~8_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux0~7_combout  & (\REG_BANK|banco[31][31]~q )) # (!\REG_BANK|Mux0~7_combout  & ((\REG_BANK|banco[27][31]~q ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux0~7_combout ))))

	.dataa(\REG_BANK|banco[31][31]~q ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|banco[27][31]~q ),
	.datad(\REG_BANK|Mux0~7_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~8 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \REG_BANK|Mux0~9 (
// Equation(s):
// \REG_BANK|Mux0~9_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux0~6_combout  & ((\REG_BANK|Mux0~8_combout ))) # (!\REG_BANK|Mux0~6_combout  & (\REG_BANK|Mux0~1_combout )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux0~6_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|Mux0~1_combout ),
	.datac(\REG_BANK|Mux0~6_combout ),
	.datad(\REG_BANK|Mux0~8_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~9 .lut_mask = 16'hF858;
defparam \REG_BANK|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \REG_BANK|Mux0~17 (
// Equation(s):
// \REG_BANK|Mux0~17_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[13][31]~q ))) # (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[12][31]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[12][31]~q ),
	.datad(\REG_BANK|banco[13][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~17 .lut_mask = 16'hDC98;
defparam \REG_BANK|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \REG_BANK|Mux0~18 (
// Equation(s):
// \REG_BANK|Mux0~18_combout  = (\REG_BANK|Mux0~17_combout  & (((\REG_BANK|banco[15][31]~q ) # (!\LATCH_DEC|selA_ [1])))) # (!\REG_BANK|Mux0~17_combout  & (\REG_BANK|banco[14][31]~q  & (\LATCH_DEC|selA_ [1])))

	.dataa(\REG_BANK|Mux0~17_combout ),
	.datab(\REG_BANK|banco[14][31]~q ),
	.datac(\LATCH_DEC|selA_ [1]),
	.datad(\REG_BANK|banco[15][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~18 .lut_mask = 16'hEA4A;
defparam \REG_BANK|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \REG_BANK|Mux0~10 (
// Equation(s):
// \REG_BANK|Mux0~10_combout  = (\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0]) # ((\REG_BANK|banco[10][31]~q )))) # (!\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[8][31]~q )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[8][31]~q ),
	.datad(\REG_BANK|banco[10][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~10 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \REG_BANK|Mux0~11 (
// Equation(s):
// \REG_BANK|Mux0~11_combout  = (\LATCH_DEC|selA_ [0] & ((\REG_BANK|Mux0~10_combout  & ((\REG_BANK|banco[11][31]~q ))) # (!\REG_BANK|Mux0~10_combout  & (\REG_BANK|banco[9][31]~q )))) # (!\LATCH_DEC|selA_ [0] & (((\REG_BANK|Mux0~10_combout ))))

	.dataa(\LATCH_DEC|selA_ [0]),
	.datab(\REG_BANK|banco[9][31]~q ),
	.datac(\REG_BANK|banco[11][31]~q ),
	.datad(\REG_BANK|Mux0~10_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~11 .lut_mask = 16'hF588;
defparam \REG_BANK|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \REG_BANK|Mux0~14 (
// Equation(s):
// \REG_BANK|Mux0~14_combout  = (\LATCH_DEC|selA_ [0] & ((\LATCH_DEC|selA_ [1] & ((\REG_BANK|banco[3][31]~q ))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|banco[1][31]~q ))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[1][31]~q ),
	.datad(\REG_BANK|banco[3][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~14 .lut_mask = 16'hC840;
defparam \REG_BANK|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \REG_BANK|Mux0~15 (
// Equation(s):
// \REG_BANK|Mux0~15_combout  = (\REG_BANK|Mux0~14_combout ) # ((\LATCH_DEC|selA_ [1] & (!\LATCH_DEC|selA_ [0] & \REG_BANK|banco[2][31]~q )))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|Mux0~14_combout ),
	.datad(\REG_BANK|banco[2][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~15 .lut_mask = 16'hF2F0;
defparam \REG_BANK|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \REG_BANK|Mux0~12 (
// Equation(s):
// \REG_BANK|Mux0~12_combout  = (\LATCH_DEC|selA_ [1] & (\LATCH_DEC|selA_ [0])) # (!\LATCH_DEC|selA_ [1] & ((\LATCH_DEC|selA_ [0] & (\REG_BANK|banco[5][31]~q )) # (!\LATCH_DEC|selA_ [0] & ((\REG_BANK|banco[4][31]~q )))))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\LATCH_DEC|selA_ [0]),
	.datac(\REG_BANK|banco[5][31]~q ),
	.datad(\REG_BANK|banco[4][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~12 .lut_mask = 16'hD9C8;
defparam \REG_BANK|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \REG_BANK|Mux0~13 (
// Equation(s):
// \REG_BANK|Mux0~13_combout  = (\LATCH_DEC|selA_ [1] & ((\REG_BANK|Mux0~12_combout  & ((\REG_BANK|banco[7][31]~q ))) # (!\REG_BANK|Mux0~12_combout  & (\REG_BANK|banco[6][31]~q )))) # (!\LATCH_DEC|selA_ [1] & (\REG_BANK|Mux0~12_combout ))

	.dataa(\LATCH_DEC|selA_ [1]),
	.datab(\REG_BANK|Mux0~12_combout ),
	.datac(\REG_BANK|banco[6][31]~q ),
	.datad(\REG_BANK|banco[7][31]~q ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~13 .lut_mask = 16'hEC64;
defparam \REG_BANK|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \REG_BANK|Mux0~16 (
// Equation(s):
// \REG_BANK|Mux0~16_combout  = (\LATCH_DEC|selA_ [2] & ((\LATCH_DEC|selA_ [3]) # ((\REG_BANK|Mux0~13_combout )))) # (!\LATCH_DEC|selA_ [2] & (!\LATCH_DEC|selA_ [3] & (\REG_BANK|Mux0~15_combout )))

	.dataa(\LATCH_DEC|selA_ [2]),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux0~15_combout ),
	.datad(\REG_BANK|Mux0~13_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~16 .lut_mask = 16'hBA98;
defparam \REG_BANK|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \REG_BANK|Mux0~19 (
// Equation(s):
// \REG_BANK|Mux0~19_combout  = (\LATCH_DEC|selA_ [3] & ((\REG_BANK|Mux0~16_combout  & (\REG_BANK|Mux0~18_combout )) # (!\REG_BANK|Mux0~16_combout  & ((\REG_BANK|Mux0~11_combout ))))) # (!\LATCH_DEC|selA_ [3] & (((\REG_BANK|Mux0~16_combout ))))

	.dataa(\REG_BANK|Mux0~18_combout ),
	.datab(\LATCH_DEC|selA_ [3]),
	.datac(\REG_BANK|Mux0~11_combout ),
	.datad(\REG_BANK|Mux0~16_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~19 .lut_mask = 16'hBBC0;
defparam \REG_BANK|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \REG_BANK|Mux0~20 (
// Equation(s):
// \REG_BANK|Mux0~20_combout  = (\LATCH_DEC|selA_ [4] & (\REG_BANK|Mux0~9_combout )) # (!\LATCH_DEC|selA_ [4] & ((\REG_BANK|Mux0~19_combout )))

	.dataa(\LATCH_DEC|selA_ [4]),
	.datab(gnd),
	.datac(\REG_BANK|Mux0~9_combout ),
	.datad(\REG_BANK|Mux0~19_combout ),
	.cin(gnd),
	.combout(\REG_BANK|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BANK|Mux0~20 .lut_mask = 16'hF5A0;
defparam \REG_BANK|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \LATCH_busA|out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_BANK|Mux0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LATCH_busA|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \LATCH_busA|out[31] .is_wysiwyg = "true";
defparam \LATCH_busA|out[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \enwr~input (
	.i(enwr),
	.ibar(gnd),
	.o(\enwr~input_o ));
// synopsys translate_off
defparam \enwr~input .bus_hold = "false";
defparam \enwr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \inclock~input (
	.i(inclock),
	.ibar(gnd),
	.o(\inclock~input_o ));
// synopsys translate_off
defparam \inclock~input .bus_hold = "false";
defparam \inclock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inclock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inclock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inclock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \inclock~inputclkctrl .clock_type = "global clock";
defparam \inclock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneive_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input0 ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneive_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input0 ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneive_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input0 ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneive_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input0 ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneive_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input0 ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneive_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input0 ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneive_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input0 ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneive_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input0 ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneive_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input0 ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input0 ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input0 ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneive_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input0 ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneive_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input0 ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input0 ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneive_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input0 ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneive_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input0 ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneive_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input0 ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input0 ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cycloneive_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input0 ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneive_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input0 ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneive_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input0 ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneive_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input0 ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~inputclkctrl_outclk ),
	.clk1(\inclock~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\data[31]~input0 ,\data[30]~input0 ,\data[29]~input0 ,\data[28]~input0 ,\data[27]~input0 ,\data[26]~input0 ,\data[25]~input0 ,\data[24]~input0 ,\data[23]~input0 ,\data[22]~input0 ,\data[21]~input0 ,\data[20]~input0 ,\data[19]~input0 ,\data[18]~input0 }),
	.portaaddr({\address[7]~input0 ,\address[6]~input0 ,\address[5]~input0 ,\address[4]~input0 ,\address[3]~input0 ,\address[2]~input0 ,\address[1]~input0 ,\address[0]~input0 }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input0 ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input0 ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input0 ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input0 ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input0 ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input0 ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input0 ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input0 ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneive_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input0 ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input0 ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cycloneive_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input0 ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneive_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input0 ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneive_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input0 ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneive_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input0 ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneive_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input0 ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cycloneive_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input0 ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input0 ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneive_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input0 ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\enwr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inclock~inputclkctrl_outclk ),
	.clk1(\inclock~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[17]~input0 ,\data[16]~input0 ,\data[15]~input0 ,\data[14]~input0 ,\data[13]~input0 ,\data[12]~input0 ,\data[11]~input0 ,\data[10]~input0 ,\data[9]~input0 ,\data[8]~input0 ,\data[7]~input0 ,\data[6]~input0 ,\data[5]~input0 ,\data[4]~input0 ,\data[3]~input0 ,
\data[2]~input0 ,\data[1]~input0 ,\data[0]~input0 }),
	.portaaddr({\address[7]~input0 ,\address[6]~input0 ,\address[5]~input0 ,\address[4]~input0 ,\address[3]~input0 ,\address[2]~input0 ,\address[1]~input0 ,\address[0]~input0 }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

assign halt = \halt~output_o ;

assign selOutDec[5] = \selOutDec[5]~output_o ;

assign selOutDec[4] = \selOutDec[4]~output_o ;

assign selOutDec[3] = \selOutDec[3]~output_o ;

assign selOutDec[2] = \selOutDec[2]~output_o ;

assign selOutDec[1] = \selOutDec[1]~output_o ;

assign selOutDec[0] = \selOutDec[0]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign selADec[5] = \selADec[5]~output_o ;

assign selADec[4] = \selADec[4]~output_o ;

assign selADec[3] = \selADec[3]~output_o ;

assign selADec[2] = \selADec[2]~output_o ;

assign selADec[1] = \selADec[1]~output_o ;

assign selADec[0] = \selADec[0]~output_o ;

assign selBDec[4] = \selBDec[4]~output_o ;

assign selBDec[3] = \selBDec[3]~output_o ;

assign selBDec[2] = \selBDec[2]~output_o ;

assign selBDec[1] = \selBDec[1]~output_o ;

assign selBDec[0] = \selBDec[0]~output_o ;

assign Alu_BusA[31] = \Alu_BusA[31]~output_o ;

assign Alu_BusA[30] = \Alu_BusA[30]~output_o ;

assign Alu_BusA[29] = \Alu_BusA[29]~output_o ;

assign Alu_BusA[28] = \Alu_BusA[28]~output_o ;

assign Alu_BusA[27] = \Alu_BusA[27]~output_o ;

assign Alu_BusA[26] = \Alu_BusA[26]~output_o ;

assign Alu_BusA[25] = \Alu_BusA[25]~output_o ;

assign Alu_BusA[24] = \Alu_BusA[24]~output_o ;

assign Alu_BusA[23] = \Alu_BusA[23]~output_o ;

assign Alu_BusA[22] = \Alu_BusA[22]~output_o ;

assign Alu_BusA[21] = \Alu_BusA[21]~output_o ;

assign Alu_BusA[20] = \Alu_BusA[20]~output_o ;

assign Alu_BusA[19] = \Alu_BusA[19]~output_o ;

assign Alu_BusA[18] = \Alu_BusA[18]~output_o ;

assign Alu_BusA[17] = \Alu_BusA[17]~output_o ;

assign Alu_BusA[16] = \Alu_BusA[16]~output_o ;

assign Alu_BusA[15] = \Alu_BusA[15]~output_o ;

assign Alu_BusA[14] = \Alu_BusA[14]~output_o ;

assign Alu_BusA[13] = \Alu_BusA[13]~output_o ;

assign Alu_BusA[12] = \Alu_BusA[12]~output_o ;

assign Alu_BusA[11] = \Alu_BusA[11]~output_o ;

assign Alu_BusA[10] = \Alu_BusA[10]~output_o ;

assign Alu_BusA[9] = \Alu_BusA[9]~output_o ;

assign Alu_BusA[8] = \Alu_BusA[8]~output_o ;

assign Alu_BusA[7] = \Alu_BusA[7]~output_o ;

assign Alu_BusA[6] = \Alu_BusA[6]~output_o ;

assign Alu_BusA[5] = \Alu_BusA[5]~output_o ;

assign Alu_BusA[4] = \Alu_BusA[4]~output_o ;

assign Alu_BusA[3] = \Alu_BusA[3]~output_o ;

assign Alu_BusA[2] = \Alu_BusA[2]~output_o ;

assign Alu_BusA[1] = \Alu_BusA[1]~output_o ;

assign Alu_BusA[0] = \Alu_BusA[0]~output_o ;

assign selOut[5] = \selOut[5]~output_o ;

assign selOut[4] = \selOut[4]~output_o ;

assign selOut[3] = \selOut[3]~output_o ;

assign selOut[2] = \selOut[2]~output_o ;

assign selOut[1] = \selOut[1]~output_o ;

assign selOut[0] = \selOut[0]~output_o ;

assign selA[5] = \selA[5]~output_o ;

assign selA[4] = \selA[4]~output_o ;

assign selA[3] = \selA[3]~output_o ;

assign selA[2] = \selA[2]~output_o ;

assign selA[1] = \selA[1]~output_o ;

assign selA[0] = \selA[0]~output_o ;

assign selB[4] = \selB[4]~output_o ;

assign selB[3] = \selB[3]~output_o ;

assign selB[2] = \selB[2]~output_o ;

assign selB[1] = \selB[1]~output_o ;

assign selB[0] = \selB[0]~output_o ;

assign Alu_BusB[31] = \Alu_BusB[31]~output_o ;

assign Alu_BusB[30] = \Alu_BusB[30]~output_o ;

assign Alu_BusB[29] = \Alu_BusB[29]~output_o ;

assign Alu_BusB[28] = \Alu_BusB[28]~output_o ;

assign Alu_BusB[27] = \Alu_BusB[27]~output_o ;

assign Alu_BusB[26] = \Alu_BusB[26]~output_o ;

assign Alu_BusB[25] = \Alu_BusB[25]~output_o ;

assign Alu_BusB[24] = \Alu_BusB[24]~output_o ;

assign Alu_BusB[23] = \Alu_BusB[23]~output_o ;

assign Alu_BusB[22] = \Alu_BusB[22]~output_o ;

assign Alu_BusB[21] = \Alu_BusB[21]~output_o ;

assign Alu_BusB[20] = \Alu_BusB[20]~output_o ;

assign Alu_BusB[19] = \Alu_BusB[19]~output_o ;

assign Alu_BusB[18] = \Alu_BusB[18]~output_o ;

assign Alu_BusB[17] = \Alu_BusB[17]~output_o ;

assign Alu_BusB[16] = \Alu_BusB[16]~output_o ;

assign Alu_BusB[15] = \Alu_BusB[15]~output_o ;

assign Alu_BusB[14] = \Alu_BusB[14]~output_o ;

assign Alu_BusB[13] = \Alu_BusB[13]~output_o ;

assign Alu_BusB[12] = \Alu_BusB[12]~output_o ;

assign Alu_BusB[11] = \Alu_BusB[11]~output_o ;

assign Alu_BusB[10] = \Alu_BusB[10]~output_o ;

assign Alu_BusB[9] = \Alu_BusB[9]~output_o ;

assign Alu_BusB[8] = \Alu_BusB[8]~output_o ;

assign Alu_BusB[7] = \Alu_BusB[7]~output_o ;

assign Alu_BusB[6] = \Alu_BusB[6]~output_o ;

assign Alu_BusB[5] = \Alu_BusB[5]~output_o ;

assign Alu_BusB[4] = \Alu_BusB[4]~output_o ;

assign Alu_BusB[3] = \Alu_BusB[3]~output_o ;

assign Alu_BusB[2] = \Alu_BusB[2]~output_o ;

assign Alu_BusB[1] = \Alu_BusB[1]~output_o ;

assign Alu_BusB[0] = \Alu_BusB[0]~output_o ;

assign Alu_BusC[31] = \Alu_BusC[31]~output_o ;

assign Alu_BusC[30] = \Alu_BusC[30]~output_o ;

assign Alu_BusC[29] = \Alu_BusC[29]~output_o ;

assign Alu_BusC[28] = \Alu_BusC[28]~output_o ;

assign Alu_BusC[27] = \Alu_BusC[27]~output_o ;

assign Alu_BusC[26] = \Alu_BusC[26]~output_o ;

assign Alu_BusC[25] = \Alu_BusC[25]~output_o ;

assign Alu_BusC[24] = \Alu_BusC[24]~output_o ;

assign Alu_BusC[23] = \Alu_BusC[23]~output_o ;

assign Alu_BusC[22] = \Alu_BusC[22]~output_o ;

assign Alu_BusC[21] = \Alu_BusC[21]~output_o ;

assign Alu_BusC[20] = \Alu_BusC[20]~output_o ;

assign Alu_BusC[19] = \Alu_BusC[19]~output_o ;

assign Alu_BusC[18] = \Alu_BusC[18]~output_o ;

assign Alu_BusC[17] = \Alu_BusC[17]~output_o ;

assign Alu_BusC[16] = \Alu_BusC[16]~output_o ;

assign Alu_BusC[15] = \Alu_BusC[15]~output_o ;

assign Alu_BusC[14] = \Alu_BusC[14]~output_o ;

assign Alu_BusC[13] = \Alu_BusC[13]~output_o ;

assign Alu_BusC[12] = \Alu_BusC[12]~output_o ;

assign Alu_BusC[11] = \Alu_BusC[11]~output_o ;

assign Alu_BusC[10] = \Alu_BusC[10]~output_o ;

assign Alu_BusC[9] = \Alu_BusC[9]~output_o ;

assign Alu_BusC[8] = \Alu_BusC[8]~output_o ;

assign Alu_BusC[7] = \Alu_BusC[7]~output_o ;

assign Alu_BusC[6] = \Alu_BusC[6]~output_o ;

assign Alu_BusC[5] = \Alu_BusC[5]~output_o ;

assign Alu_BusC[4] = \Alu_BusC[4]~output_o ;

assign Alu_BusC[3] = \Alu_BusC[3]~output_o ;

assign Alu_BusC[2] = \Alu_BusC[2]~output_o ;

assign Alu_BusC[1] = \Alu_BusC[1]~output_o ;

assign Alu_BusC[0] = \Alu_BusC[0]~output_o ;

assign Alu_ctrl[9] = \Alu_ctrl[9]~output_o ;

assign Alu_ctrl[8] = \Alu_ctrl[8]~output_o ;

assign Alu_ctrl[7] = \Alu_ctrl[7]~output_o ;

assign Alu_ctrl[6] = \Alu_ctrl[6]~output_o ;

assign Alu_ctrl[5] = \Alu_ctrl[5]~output_o ;

assign Alu_ctrl[4] = \Alu_ctrl[4]~output_o ;

assign Alu_ctrl[3] = \Alu_ctrl[3]~output_o ;

assign Alu_ctrl[2] = \Alu_ctrl[2]~output_o ;

assign Alu_ctrl[1] = \Alu_ctrl[1]~output_o ;

assign Alu_ctrl[0] = \Alu_ctrl[0]~output_o ;

assign busA[31] = \busA[31]~output_o ;

assign busA[30] = \busA[30]~output_o ;

assign busA[29] = \busA[29]~output_o ;

assign busA[28] = \busA[28]~output_o ;

assign busA[27] = \busA[27]~output_o ;

assign busA[26] = \busA[26]~output_o ;

assign busA[25] = \busA[25]~output_o ;

assign busA[24] = \busA[24]~output_o ;

assign busA[23] = \busA[23]~output_o ;

assign busA[22] = \busA[22]~output_o ;

assign busA[21] = \busA[21]~output_o ;

assign busA[20] = \busA[20]~output_o ;

assign busA[19] = \busA[19]~output_o ;

assign busA[18] = \busA[18]~output_o ;

assign busA[17] = \busA[17]~output_o ;

assign busA[16] = \busA[16]~output_o ;

assign busA[15] = \busA[15]~output_o ;

assign busA[14] = \busA[14]~output_o ;

assign busA[13] = \busA[13]~output_o ;

assign busA[12] = \busA[12]~output_o ;

assign busA[11] = \busA[11]~output_o ;

assign busA[10] = \busA[10]~output_o ;

assign busA[9] = \busA[9]~output_o ;

assign busA[8] = \busA[8]~output_o ;

assign busA[7] = \busA[7]~output_o ;

assign busA[6] = \busA[6]~output_o ;

assign busA[5] = \busA[5]~output_o ;

assign busA[4] = \busA[4]~output_o ;

assign busA[3] = \busA[3]~output_o ;

assign busA[2] = \busA[2]~output_o ;

assign busA[1] = \busA[1]~output_o ;

assign busA[0] = \busA[0]~output_o ;

assign busB[31] = \busB[31]~output_o ;

assign busB[30] = \busB[30]~output_o ;

assign busB[29] = \busB[29]~output_o ;

assign busB[28] = \busB[28]~output_o ;

assign busB[27] = \busB[27]~output_o ;

assign busB[26] = \busB[26]~output_o ;

assign busB[25] = \busB[25]~output_o ;

assign busB[24] = \busB[24]~output_o ;

assign busB[23] = \busB[23]~output_o ;

assign busB[22] = \busB[22]~output_o ;

assign busB[21] = \busB[21]~output_o ;

assign busB[20] = \busB[20]~output_o ;

assign busB[19] = \busB[19]~output_o ;

assign busB[18] = \busB[18]~output_o ;

assign busB[17] = \busB[17]~output_o ;

assign busB[16] = \busB[16]~output_o ;

assign busB[15] = \busB[15]~output_o ;

assign busB[14] = \busB[14]~output_o ;

assign busB[13] = \busB[13]~output_o ;

assign busB[12] = \busB[12]~output_o ;

assign busB[11] = \busB[11]~output_o ;

assign busB[10] = \busB[10]~output_o ;

assign busB[9] = \busB[9]~output_o ;

assign busB[8] = \busB[8]~output_o ;

assign busB[7] = \busB[7]~output_o ;

assign busB[6] = \busB[6]~output_o ;

assign busB[5] = \busB[5]~output_o ;

assign busB[4] = \busB[4]~output_o ;

assign busB[3] = \busB[3]~output_o ;

assign busB[2] = \busB[2]~output_o ;

assign busB[1] = \busB[1]~output_o ;

assign busB[0] = \busB[0]~output_o ;

assign busC[31] = \busC[31]~output_o ;

assign busC[30] = \busC[30]~output_o ;

assign busC[29] = \busC[29]~output_o ;

assign busC[28] = \busC[28]~output_o ;

assign busC[27] = \busC[27]~output_o ;

assign busC[26] = \busC[26]~output_o ;

assign busC[25] = \busC[25]~output_o ;

assign busC[24] = \busC[24]~output_o ;

assign busC[23] = \busC[23]~output_o ;

assign busC[22] = \busC[22]~output_o ;

assign busC[21] = \busC[21]~output_o ;

assign busC[20] = \busC[20]~output_o ;

assign busC[19] = \busC[19]~output_o ;

assign busC[18] = \busC[18]~output_o ;

assign busC[17] = \busC[17]~output_o ;

assign busC[16] = \busC[16]~output_o ;

assign busC[15] = \busC[15]~output_o ;

assign busC[14] = \busC[14]~output_o ;

assign busC[13] = \busC[13]~output_o ;

assign busC[12] = \busC[12]~output_o ;

assign busC[11] = \busC[11]~output_o ;

assign busC[10] = \busC[10]~output_o ;

assign busC[9] = \busC[9]~output_o ;

assign busC[8] = \busC[8]~output_o ;

assign busC[7] = \busC[7]~output_o ;

assign busC[6] = \busC[6]~output_o ;

assign busC[5] = \busC[5]~output_o ;

assign busC[4] = \busC[4]~output_o ;

assign busC[3] = \busC[3]~output_o ;

assign busC[2] = \busC[2]~output_o ;

assign busC[1] = \busC[1]~output_o ;

assign busC[0] = \busC[0]~output_o ;

assign imm[31] = \imm[31]~output_o ;

assign imm[30] = \imm[30]~output_o ;

assign imm[29] = \imm[29]~output_o ;

assign imm[28] = \imm[28]~output_o ;

assign imm[27] = \imm[27]~output_o ;

assign imm[26] = \imm[26]~output_o ;

assign imm[25] = \imm[25]~output_o ;

assign imm[24] = \imm[24]~output_o ;

assign imm[23] = \imm[23]~output_o ;

assign imm[22] = \imm[22]~output_o ;

assign imm[21] = \imm[21]~output_o ;

assign imm[20] = \imm[20]~output_o ;

assign imm[19] = \imm[19]~output_o ;

assign imm[18] = \imm[18]~output_o ;

assign imm[17] = \imm[17]~output_o ;

assign imm[16] = \imm[16]~output_o ;

assign imm[15] = \imm[15]~output_o ;

assign imm[14] = \imm[14]~output_o ;

assign imm[13] = \imm[13]~output_o ;

assign imm[12] = \imm[12]~output_o ;

assign imm[11] = \imm[11]~output_o ;

assign imm[10] = \imm[10]~output_o ;

assign imm[9] = \imm[9]~output_o ;

assign imm[8] = \imm[8]~output_o ;

assign imm[7] = \imm[7]~output_o ;

assign imm[6] = \imm[6]~output_o ;

assign imm[5] = \imm[5]~output_o ;

assign imm[4] = \imm[4]~output_o ;

assign imm[3] = \imm[3]~output_o ;

assign imm[2] = \imm[2]~output_o ;

assign imm[1] = \imm[1]~output_o ;

assign imm[0] = \imm[0]~output_o ;

assign instruction[31] = \instruction[31]~output_o ;

assign instruction[30] = \instruction[30]~output_o ;

assign instruction[29] = \instruction[29]~output_o ;

assign instruction[28] = \instruction[28]~output_o ;

assign instruction[27] = \instruction[27]~output_o ;

assign instruction[26] = \instruction[26]~output_o ;

assign instruction[25] = \instruction[25]~output_o ;

assign instruction[24] = \instruction[24]~output_o ;

assign instruction[23] = \instruction[23]~output_o ;

assign instruction[22] = \instruction[22]~output_o ;

assign instruction[21] = \instruction[21]~output_o ;

assign instruction[20] = \instruction[20]~output_o ;

assign instruction[19] = \instruction[19]~output_o ;

assign instruction[18] = \instruction[18]~output_o ;

assign instruction[17] = \instruction[17]~output_o ;

assign instruction[16] = \instruction[16]~output_o ;

assign instruction[15] = \instruction[15]~output_o ;

assign instruction[14] = \instruction[14]~output_o ;

assign instruction[13] = \instruction[13]~output_o ;

assign instruction[12] = \instruction[12]~output_o ;

assign instruction[11] = \instruction[11]~output_o ;

assign instruction[10] = \instruction[10]~output_o ;

assign instruction[9] = \instruction[9]~output_o ;

assign instruction[8] = \instruction[8]~output_o ;

assign instruction[7] = \instruction[7]~output_o ;

assign instruction[6] = \instruction[6]~output_o ;

assign instruction[5] = \instruction[5]~output_o ;

assign instruction[4] = \instruction[4]~output_o ;

assign instruction[3] = \instruction[3]~output_o ;

assign instruction[2] = \instruction[2]~output_o ;

assign instruction[1] = \instruction[1]~output_o ;

assign instruction[0] = \instruction[0]~output_o ;

assign outRam[31] = \outRam[31]~output_o ;

assign outRam[30] = \outRam[30]~output_o ;

assign outRam[29] = \outRam[29]~output_o ;

assign outRam[28] = \outRam[28]~output_o ;

assign outRam[27] = \outRam[27]~output_o ;

assign outRam[26] = \outRam[26]~output_o ;

assign outRam[25] = \outRam[25]~output_o ;

assign outRam[24] = \outRam[24]~output_o ;

assign outRam[23] = \outRam[23]~output_o ;

assign outRam[22] = \outRam[22]~output_o ;

assign outRam[21] = \outRam[21]~output_o ;

assign outRam[20] = \outRam[20]~output_o ;

assign outRam[19] = \outRam[19]~output_o ;

assign outRam[18] = \outRam[18]~output_o ;

assign outRam[17] = \outRam[17]~output_o ;

assign outRam[16] = \outRam[16]~output_o ;

assign outRam[15] = \outRam[15]~output_o ;

assign outRam[14] = \outRam[14]~output_o ;

assign outRam[13] = \outRam[13]~output_o ;

assign outRam[12] = \outRam[12]~output_o ;

assign outRam[11] = \outRam[11]~output_o ;

assign outRam[10] = \outRam[10]~output_o ;

assign outRam[9] = \outRam[9]~output_o ;

assign outRam[8] = \outRam[8]~output_o ;

assign outRam[7] = \outRam[7]~output_o ;

assign outRam[6] = \outRam[6]~output_o ;

assign outRam[5] = \outRam[5]~output_o ;

assign outRam[4] = \outRam[4]~output_o ;

assign outRam[3] = \outRam[3]~output_o ;

assign outRam[2] = \outRam[2]~output_o ;

assign outRam[1] = \outRam[1]~output_o ;

assign outRam[0] = \outRam[0]~output_o ;

assign rd[4] = \rd[4]~output_o ;

assign rd[3] = \rd[3]~output_o ;

assign rd[2] = \rd[2]~output_o ;

assign rd[1] = \rd[1]~output_o ;

assign rd[0] = \rd[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
