{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434763020973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434763020975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 18:17:00 2015 " "Processing started: Fri Jun 19 18:17:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434763020975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434763020975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c LinearPrediction " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c LinearPrediction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434763020975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434763021639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/LPC_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/LPC_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys " "Found entity 1: LPC_qsys" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2 " "Found entity 1: LPC_qsys_mm_interconnect_2" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_avalon_st_adapter " "Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041301 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041335 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041340 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router_001 " "Found entity 2: LPC_qsys_mm_interconnect_2_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434763041341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041342 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router " "Found entity 2: LPC_qsys_mm_interconnect_2_router" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_1 " "Found entity 1: LPC_qsys_mm_interconnect_1" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0 " "Found entity 1: LPC_qsys_mm_interconnect_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_sink_ram " "Found entity 1: LPC_qsys_sink_ram" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_read_memory " "Found entity 1: LPC_qsys_read_memory" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041357 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null read_master.v(45) " "Verilog HDL Declaration warning at read_master.v(45): \"null\" is SystemVerilog-2005 keyword" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 45 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1434763041358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master " "Found entity 1: LPC_qsys_JTAG_master" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_p2b_adapter " "Found entity 1: LPC_qsys_JTAG_master_p2b_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_b2p_adapter " "Found entity 1: LPC_qsys_JTAG_master_b2p_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_timing_adt " "Found entity 1: LPC_qsys_JTAG_master_timing_adt" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041374 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041374 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 LinearPrediction " "Found entity 1: LinearPrediction" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763041382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763041382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start write_master.v(45) " "Verilog HDL Implicit Net warning at write_master.v(45): created implicit net for \"start\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763041383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset write_master.v(47) " "Verilog HDL Implicit Net warning at write_master.v(47): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763041383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset read_master.v(60) " "Verilog HDL Implicit Net warning at read_master.v(60): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763041383 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LinearPrediction.v(13) " "Verilog HDL Instantiation warning at LinearPrediction.v(13): instance has no name" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1434763041465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LinearPrediction " "Elaborating entity \"LinearPrediction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434763041540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys LPC_qsys:comb_3 " "Elaborating entity \"LPC_qsys\" for hierarchy \"LPC_qsys:comb_3\"" {  } { { "verilog/LinearPrediction.v" "comb_3" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master " "Elaborating entity \"LPC_qsys_JTAG_master\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "jtag_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041620 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763041620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763041628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763042268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042268 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763042268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763042360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042360 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763042360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_timing_adt LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_timing_adt:timing_adt " "Elaborating entity \"LPC_qsys_JTAG_master_timing_adt\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_timing_adt:timing_adt\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "timing_adt" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPC_qsys_JTAG_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763042412 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "transacto" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_b2p_adapter LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_b2p_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPC_qsys_JTAG_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763042553 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPC_qsys_JTAG_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPC_qsys_JTAG_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042553 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_p2b_adapter LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_p2b_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master LPC_qsys:comb_3\|read_master:ddr3_read_master " "Elaborating entity \"read_master\" for hierarchy \"LPC_qsys:comb_3\|read_master:ddr3_read_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_read_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null read_master.v(45) " "Verilog HDL or VHDL warning at read_master.v(45): object \"null\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763042583 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(58) " "Verilog HDL assignment warning at read_master.v(58): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042583 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(60) " "Verilog HDL assignment warning at read_master.v(60): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042583 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(66) " "Verilog HDL assignment warning at read_master.v(66): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042583 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(70) " "Verilog HDL assignment warning at read_master.v(70): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042583 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(77) " "Verilog HDL assignment warning at read_master.v(77): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(78) " "Verilog HDL assignment warning at read_master.v(78): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(79) " "Verilog HDL assignment warning at read_master.v(79): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(80) " "Verilog HDL assignment warning at read_master.v(80): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(83) " "Verilog HDL assignment warning at read_master.v(83): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(86) " "Verilog HDL assignment warning at read_master.v(86): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042584 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(139) " "Verilog HDL assignment warning at read_master.v(139): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042588 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 read_master.v(154) " "Verilog HDL assignment warning at read_master.v(154): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042588 "|LinearPrediction|LPC_qsys:comb_3|read_master:ddr3_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master LPC_qsys:comb_3\|write_master:ddr3_write_master " "Elaborating entity \"write_master\" for hierarchy \"LPC_qsys:comb_3\|write_master:ddr3_write_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_write_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp write_master.v(36) " "Verilog HDL or VHDL warning at write_master.v(36): object \"tmp\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763042636 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(45) " "Verilog HDL assignment warning at write_master.v(45): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042636 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(47) " "Verilog HDL assignment warning at write_master.v(47): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042636 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(56) " "Verilog HDL assignment warning at write_master.v(56): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042637 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(63) " "Verilog HDL assignment warning at write_master.v(63): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042637 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(64) " "Verilog HDL assignment warning at write_master.v(64): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042637 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(65) " "Verilog HDL assignment warning at write_master.v(65): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042637 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(67) " "Verilog HDL assignment warning at write_master.v(67): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042637 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(118) " "Verilog HDL assignment warning at write_master.v(118): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042641 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(128) " "Verilog HDL assignment warning at write_master.v(128): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434763042641 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(116) " "Verilog HDL Case Statement information at write_master.v(116): all case item expressions in this case statement are onehot" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1434763042641 "|LinearPrediction|LPC_qsys:comb_3|write_master:ddr3_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_read_memory LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory " "Elaborating entity \"LPC_qsys_read_memory\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "read_memory" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763042752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPC_qsys_read_memory.hex " "Parameter \"init_file\" = \"LPC_qsys_read_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042753 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_read_memory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763042753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc92 " "Found entity 1: altsyncram_gc92" {  } { { "db/altsyncram_gc92.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_gc92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763042817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763042817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gc92 LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\|altsyncram_gc92:auto_generated " "Elaborating entity \"altsyncram_gc92\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_read_memory:read_memory\|altsyncram:the_altsyncram\|altsyncram_gc92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_sink_ram LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram " "Elaborating entity \"LPC_qsys_sink_ram\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "sink_ram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763042929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPC_qsys_sink_ram.hex " "Parameter \"init_file\" = \"LPC_qsys_sink_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042930 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_sink_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763042930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g292.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g292.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g292 " "Found entity 1: altsyncram_g292" {  } { { "db/altsyncram_g292.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_g292.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763042991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763042991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g292 LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\|altsyncram_g292:auto_generated " "Elaborating entity \"altsyncram_g292\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_sink_ram:sink_ram\|altsyncram:the_altsyncram\|altsyncram_g292:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763042992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0 LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_0\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_write_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sink_ram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sink_ram_s2_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "sink_ram_s2_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_1 LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPC_qsys_mm_interconnect_1\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "ddr3_read_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2 LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"LPC_qsys_mm_interconnect_2\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_2" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_write_master_avalon_mm_control_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_ram_s1_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "sink_ram_s1_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_write_master_avalon_mm_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ddr3_write_master_avalon_mm_control_agent_rsp_fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_default_decode LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001 LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001_default_decode LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_limiter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:ddr3_write_master_avalon_mm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_demux LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_mux LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_demux LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_mux LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_rsp_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763043799 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763043801 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434763043801 "|LinearPrediction|LPC_qsys:comb_3|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:ddr3_write_master_avalon_mm_control_cmd_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_write_master_avalon_mm_control_cmd_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_avalon_st_adapter LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPC_qsys_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "avalon_st_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPC_qsys:comb_3\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LPC_qsys:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LPC_qsys:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763043956 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1434763045184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.06.19.18:17:33 Progress: Loading sld5a64d1e5/alt_sld_fab_wrapper_hw.tcl " "2015.06.19.18:17:33 Progress: Loading sld5a64d1e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763053995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763057143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763057419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434763058221 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1434763069050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a64d1e5/alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sld5a64d1e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763069284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763069284 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1434763072626 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1434763072626 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1434763072626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LPC_qsys:comb_3\|LPC_qsys_JTAG_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434763072663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434763072663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434763072723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434763072722 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1434763073269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763075430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "618 " "618 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1434763077497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763077818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/LinearPrediction.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1434763078231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1434763079867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434763079867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1902 " "Implemented 1902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434763080262 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434763080262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1856 " "Implemented 1856 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434763080262 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1434763080262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434763080262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1154 " "Peak virtual memory: 1154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434763080331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 18:18:00 2015 " "Processing ended: Fri Jun 19 18:18:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434763080331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434763080331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434763080331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434763080331 ""}
