==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 751.695 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm_no_taffoin2.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.55 seconds. Elapsed time: 1.17 seconds; current allocated memory: 752.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_8' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_9' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:90:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_8' (gemm_no_taffoin2.c:86:19) in function 'mm' completely with a factor of 32 (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_9' (gemm_no_taffoin2.c:90:30) in function 'mm' completely with a factor of 32 (gemm_no_taffoin2.c:44:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_90_9' (gemm_no_taffoin2.c:90:30) in function 'mm' has been removed because the loop is unrolled completely (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'A' due to pipeline pragma (gemm_no_taffoin2.c:85:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=1' for array 'D' due to pipeline pragma (gemm_no_taffoin2.c:85:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 32 on dimension 1. (gemm_no_taffoin2.c:54:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.76 seconds; current allocated memory: 753.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 758.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 759.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_6' (gemm_no_taffoin2.c:58) in function 'mm' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 787.969 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_5' (gemm_no_taffoin2.c:57:9) in function 'mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:67:23)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:96:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 800.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 802.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 802.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_7'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 69, loop 'VITIS_LOOP_84_7'
WARNING: [HLS 200-871] Estimated clock period (26.256ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'mm_Pipeline_VITIS_LOOP_84_7' consists of the following:	'fadd' operation ('add', gemm_no_taffoin2.c:93) [72]  (13.1 ns)
	'fadd' operation ('add84_s', gemm_no_taffoin2.c:93) [77]  (13.1 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 53.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 53.9 seconds; current allocated memory: 831.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.01 seconds; current allocated memory: 831.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.99 seconds; current allocated memory: 831.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 831.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline 'VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 831.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_84_7' pipeline 'VITIS_LOOP_84_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 45 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_84_7'.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 841.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/gamma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.02 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.17 seconds; current allocated memory: 889.262 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 899.633 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 929.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 38.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 92.4 seconds. CPU system time: 1.69 seconds. Elapsed time: 94.36 seconds; current allocated memory: 177.441 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 204.34 seconds. CPU system time: 5.66 seconds. Elapsed time: 155.38 seconds; current allocated memory: 0.000 MB.
