{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650124923710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650124923714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 21:32:03 2022 " "Processing started: Sat Apr 16 21:32:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650124923714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124923714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124923714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650124923928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650124923928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitextender9-behavior " "Found design unit 1: bitextender9-behavior" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitextender9 " "Found entity 1: bitextender9" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitextender6-behavior " "Found design unit 1: bitextender6-behavior" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitextender6 " "Found entity 1: bitextender6" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rb1 " "Found design unit 1: register_bank-rb1" {  } { { "reg_bank.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_bank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "reg_bank.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg1 " "Found design unit 1: reg-reg1" {  } { { "reg_16.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg_16.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-reg_1 " "Found design unit 1: reg1-reg_1" {  } { { "reg_1.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg_1.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81_3-behavior " "Found design unit 1: mux81_3-behavior" {  } { { "mux81_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux81_3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81_3 " "Found entity 1: mux81_3" {  } { { "mux81_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux81_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-behavior " "Found design unit 1: mux81-behavior" {  } { { "mux81.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux81.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "mux81.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_3-behavior " "Found design unit 1: mux41_3-behavior" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_3 " "Found entity 1: mux41_3" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behavior " "Found design unit 1: mux41-behavior" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavior " "Found design unit 1: mux21-behavior" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem1 " "Found design unit 1: memory-mem1" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incr-behavior " "Found design unit 1: incr-behavior" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 incr " "Found entity 1: incr" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit7shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit7shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit7shift-a1 " "Found design unit 1: bit7shift-a1" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/bit7shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit7shift " "Found entity 1: bit7shift" {  } { { "bit7shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/bit7shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit1shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit1shift-a1 " "Found design unit 1: bit1shift-a1" {  } { { "bit1shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/bit1shift.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit1shift " "Found entity 1: bit1shift" {  } { { "bit1shift.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/bit1shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-a1 " "Found design unit 1: alu-a1" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930781 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650124930781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650124930797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:IR " "Elaborating entity \"reg\" for hierarchy \"reg:IR\"" {  } { { "datapath.vhd" "IR" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_3 mux41_3:Mux_RF_A1 " "Elaborating entity \"mux41_3\" for hierarchy \"mux41_3:Mux_RF_A1\"" {  } { { "datapath.vhd" "Mux_RF_A1" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux41_3.vhd(18) " "VHDL Process Statement warning at mux41_3.vhd(18): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux41_3.vhd(18) " "Inferred latch for \"Op\[0\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux41_3.vhd(18) " "Inferred latch for \"Op\[1\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41_3:Mux_RF_A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux41_3.vhd(18) " "Inferred latch for \"Op\[2\]\" at mux41_3.vhd(18)" {  } { { "mux41_3.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41_3:Mux_RF_A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_3 mux81_3:Mux_RF_A3 " "Elaborating entity \"mux81_3\" for hierarchy \"mux81_3:Mux_RF_A3\"" {  } { { "datapath.vhd" "Mux_RF_A3" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit7shift bit7shift:S7 " "Elaborating entity \"bit7shift\" for hierarchy \"bit7shift:S7\"" {  } { { "datapath.vhd" "S7" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 mux81:Mux_RF_D3 " "Elaborating entity \"mux81\" for hierarchy \"mux81:Mux_RF_D3\"" {  } { { "datapath.vhd" "Mux_RF_D3" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:RF " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk reg_bank.vhd(40) " "VHDL Process Statement warning at reg_bank.vhd(40): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_bank.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/reg_bank.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|register_bank:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:Mux_T1 " "Elaborating entity \"mux21\" for hierarchy \"mux21:Mux_T1\"" {  } { { "datapath.vhd" "Mux_T1" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux21.vhd(16) " "VHDL Process Statement warning at mux21.vhd(16): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux21.vhd(16) " "Inferred latch for \"Op\[0\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux21.vhd(16) " "Inferred latch for \"Op\[1\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux21.vhd(16) " "Inferred latch for \"Op\[2\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] mux21.vhd(16) " "Inferred latch for \"Op\[3\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] mux21.vhd(16) " "Inferred latch for \"Op\[4\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] mux21.vhd(16) " "Inferred latch for \"Op\[5\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] mux21.vhd(16) " "Inferred latch for \"Op\[6\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] mux21.vhd(16) " "Inferred latch for \"Op\[7\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] mux21.vhd(16) " "Inferred latch for \"Op\[8\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] mux21.vhd(16) " "Inferred latch for \"Op\[9\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] mux21.vhd(16) " "Inferred latch for \"Op\[10\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] mux21.vhd(16) " "Inferred latch for \"Op\[11\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] mux21.vhd(16) " "Inferred latch for \"Op\[12\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] mux21.vhd(16) " "Inferred latch for \"Op\[13\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] mux21.vhd(16) " "Inferred latch for \"Op\[14\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] mux21.vhd(16) " "Inferred latch for \"Op\[15\]\" at mux21.vhd(16)" {  } { { "mux21.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux21.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux21:Mux_T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:Mux_T2 " "Elaborating entity \"mux41\" for hierarchy \"mux41:Mux_T2\"" {  } { { "datapath.vhd" "Mux_T2" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op mux41.vhd(18) " "VHDL Process Statement warning at mux41.vhd(18): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] mux41.vhd(18) " "Inferred latch for \"Op\[0\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] mux41.vhd(18) " "Inferred latch for \"Op\[1\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] mux41.vhd(18) " "Inferred latch for \"Op\[2\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] mux41.vhd(18) " "Inferred latch for \"Op\[3\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] mux41.vhd(18) " "Inferred latch for \"Op\[4\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] mux41.vhd(18) " "Inferred latch for \"Op\[5\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] mux41.vhd(18) " "Inferred latch for \"Op\[6\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] mux41.vhd(18) " "Inferred latch for \"Op\[7\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] mux41.vhd(18) " "Inferred latch for \"Op\[8\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] mux41.vhd(18) " "Inferred latch for \"Op\[9\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] mux41.vhd(18) " "Inferred latch for \"Op\[10\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] mux41.vhd(18) " "Inferred latch for \"Op\[11\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] mux41.vhd(18) " "Inferred latch for \"Op\[12\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] mux41.vhd(18) " "Inferred latch for \"Op\[13\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] mux41.vhd(18) " "Inferred latch for \"Op\[14\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] mux41.vhd(18) " "Inferred latch for \"Op\[15\]\" at mux41.vhd(18)" {  } { { "mux41.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/mux41.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|mux41:Mux_ALU_B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incr incr:inc " "Elaborating entity \"incr\" for hierarchy \"incr:inc\"" {  } { { "datapath.vhd" "inc" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr inc.vhd(19) " "VHDL Process Statement warning at inc.vhd(19): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op inc.vhd(15) " "VHDL Process Statement warning at inc.vhd(15): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] inc.vhd(15) " "Inferred latch for \"Op\[0\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] inc.vhd(15) " "Inferred latch for \"Op\[1\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] inc.vhd(15) " "Inferred latch for \"Op\[2\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] inc.vhd(15) " "Inferred latch for \"Op\[3\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] inc.vhd(15) " "Inferred latch for \"Op\[4\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] inc.vhd(15) " "Inferred latch for \"Op\[5\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] inc.vhd(15) " "Inferred latch for \"Op\[6\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] inc.vhd(15) " "Inferred latch for \"Op\[7\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] inc.vhd(15) " "Inferred latch for \"Op\[8\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] inc.vhd(15) " "Inferred latch for \"Op\[9\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] inc.vhd(15) " "Inferred latch for \"Op\[10\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] inc.vhd(15) " "Inferred latch for \"Op\[11\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] inc.vhd(15) " "Inferred latch for \"Op\[12\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] inc.vhd(15) " "Inferred latch for \"Op\[13\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] inc.vhd(15) " "Inferred latch for \"Op\[14\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] inc.vhd(15) " "Inferred latch for \"Op\[15\]\" at inc.vhd(15)" {  } { { "inc.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/inc.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930822 "|datapath|incr:inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1shift bit1shift:S1 " "Elaborating entity \"bit1shift\" for hierarchy \"bit1shift:S1\"" {  } { { "datapath.vhd" "S1" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender6 bitextender6:SE6 " "Elaborating entity \"bitextender6\" for hierarchy \"bitextender6:SE6\"" {  } { { "datapath.vhd" "SE6" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op SE6.vhd(14) " "VHDL Process Statement warning at SE6.vhd(14): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] SE6.vhd(14) " "Inferred latch for \"Op\[0\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] SE6.vhd(14) " "Inferred latch for \"Op\[1\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] SE6.vhd(14) " "Inferred latch for \"Op\[2\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] SE6.vhd(14) " "Inferred latch for \"Op\[3\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] SE6.vhd(14) " "Inferred latch for \"Op\[4\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] SE6.vhd(14) " "Inferred latch for \"Op\[5\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] SE6.vhd(14) " "Inferred latch for \"Op\[6\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] SE6.vhd(14) " "Inferred latch for \"Op\[7\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] SE6.vhd(14) " "Inferred latch for \"Op\[8\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] SE6.vhd(14) " "Inferred latch for \"Op\[9\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] SE6.vhd(14) " "Inferred latch for \"Op\[10\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] SE6.vhd(14) " "Inferred latch for \"Op\[11\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] SE6.vhd(14) " "Inferred latch for \"Op\[12\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] SE6.vhd(14) " "Inferred latch for \"Op\[13\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] SE6.vhd(14) " "Inferred latch for \"Op\[14\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] SE6.vhd(14) " "Inferred latch for \"Op\[15\]\" at SE6.vhd(14)" {  } { { "SE6.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE6.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender6:SE6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender9 bitextender9:SE9 " "Elaborating entity \"bitextender9\" for hierarchy \"bitextender9:SE9\"" {  } { { "datapath.vhd" "SE9" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op SE9.vhd(14) " "VHDL Process Statement warning at SE9.vhd(14): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] SE9.vhd(14) " "Inferred latch for \"Op\[0\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] SE9.vhd(14) " "Inferred latch for \"Op\[1\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] SE9.vhd(14) " "Inferred latch for \"Op\[2\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] SE9.vhd(14) " "Inferred latch for \"Op\[3\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] SE9.vhd(14) " "Inferred latch for \"Op\[4\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] SE9.vhd(14) " "Inferred latch for \"Op\[5\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] SE9.vhd(14) " "Inferred latch for \"Op\[6\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] SE9.vhd(14) " "Inferred latch for \"Op\[7\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] SE9.vhd(14) " "Inferred latch for \"Op\[8\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] SE9.vhd(14) " "Inferred latch for \"Op\[9\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] SE9.vhd(14) " "Inferred latch for \"Op\[10\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] SE9.vhd(14) " "Inferred latch for \"Op\[11\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] SE9.vhd(14) " "Inferred latch for \"Op\[12\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] SE9.vhd(14) " "Inferred latch for \"Op\[13\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] SE9.vhd(14) " "Inferred latch for \"Op\[14\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] SE9.vhd(14) " "Inferred latch for \"Op\[15\]\" at SE9.vhd(14)" {  } { { "SE9.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/SE9.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|bitextender9:SE9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_1\"" {  } { { "datapath.vhd" "ALU_1" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(33) " "Inferred latch for \"zero\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.vhd(33) " "Inferred latch for \"carry\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] alu.vhd(33) " "Inferred latch for \"Op\[0\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] alu.vhd(33) " "Inferred latch for \"Op\[1\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] alu.vhd(33) " "Inferred latch for \"Op\[2\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[3\] alu.vhd(33) " "Inferred latch for \"Op\[3\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[4\] alu.vhd(33) " "Inferred latch for \"Op\[4\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[5\] alu.vhd(33) " "Inferred latch for \"Op\[5\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[6\] alu.vhd(33) " "Inferred latch for \"Op\[6\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[7\] alu.vhd(33) " "Inferred latch for \"Op\[7\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[8\] alu.vhd(33) " "Inferred latch for \"Op\[8\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[9\] alu.vhd(33) " "Inferred latch for \"Op\[9\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[10\] alu.vhd(33) " "Inferred latch for \"Op\[10\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[11\] alu.vhd(33) " "Inferred latch for \"Op\[11\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[12\] alu.vhd(33) " "Inferred latch for \"Op\[12\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[13\] alu.vhd(33) " "Inferred latch for \"Op\[13\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[14\] alu.vhd(33) " "Inferred latch for \"Op\[14\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[15\] alu.vhd(33) " "Inferred latch for \"Op\[15\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 "|datapath|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:carry " "Elaborating entity \"reg1\" for hierarchy \"reg1:carry\"" {  } { { "datapath.vhd" "carry" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memory_1 " "Elaborating entity \"memory\" for hierarchy \"memory:Memory_1\"" {  } { { "datapath.vhd" "Memory_1" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux_RF_A2 mux21_3 " "Node instance \"Mux_RF_A2\" instantiates undefined entity \"mux21_3\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath.vhd" "Mux_RF_A2" { Text "D:/IITB/Semester_4/EE309/Project_309/Datapath/datapath.vhd" 209 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1650124930838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650124930909 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 16 21:32:10 2022 " "Processing ended: Sat Apr 16 21:32:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650124930909 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650124930909 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650124930909 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124930909 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650124931551 ""}
