Protel Design System Design Rule Check
PCB File : C:\Users\nguye\Downloads\Node\CONTROLER.PcbDoc
Date     : 11/29/2024
Time     : 12:42:50 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB1-5(51.973mm,108.536mm) on Top Layer And Pad BT1-1(55.452mm,107.106mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad BT1-2(55.452mm,114.106mm) on Top Layer And Pad R10-1(59.504mm,108.231mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT Between Pad R9-1(120.471mm,45.047mm) on Top Layer And Pad C10-1(131.403mm,48.093mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Pad U1-6(157.872mm,38.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Pad C10-2(133.303mm,48.093mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Pad R10-1(59.504mm,108.231mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Pad C13-2(50.2mm,102.948mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P2-1(44.55mm,105.818mm) on Multi-Layer And Pad C11-2(45.987mm,102.948mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Pad C1-2(129.068mm,45.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Pad C4-2(132.395mm,45.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Pad C5-2(129.089mm,48.093mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C12-2(106.425mm,101.97mm) on Top Layer And Pad C9-2(111.783mm,101.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad JACK DC?-3(102.121mm,100.308mm) on Multi-Layer And Pad C12-2(106.425mm,101.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB1-5(49.005mm,105.856mm) on Top Layer And Pad C13-2(50.2mm,102.948mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Pad C2-2(125.74mm,45.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Pad C2-2(125.74mm,45.965mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Pad C3-2(125.718mm,38.227mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Pad SW1-9(128.27mm,19.875mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PC14 Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Pad U1-3(157.872mm,40.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC14 Between Pad Y1-1(127.115mm,63.384mm) on Top Layer And Pad C5-1(127.189mm,48.093mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC15 Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Pad U1-4(157.872mm,39.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PC15 Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Pad Y1-4(130.315mm,63.384mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Pad R9-2(120.471mm,48.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-2(111.783mm,101.97mm) on Top Layer And Pad C8-2(117.141mm,101.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C8-2(117.141mm,101.97mm) on Top Layer And Pad P1-4(128.878mm,101.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Pad C9-2(111.783mm,101.97mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-1(81.634mm,82.432mm) on Top Layer And Pad D1-1(85.644mm,82.432mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D1-1(85.644mm,82.432mm) on Top Layer And Pad JACK DC?-2(97.041mm,96.498mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad U2-2(81.739mm,108.018mm) on Top Layer And Pad D1-2(85.644mm,86.432mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad L2-1(74.522mm,67.623mm) on Top Layer And Pad D2-2(81.634mm,86.432mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Pad U3-2(94.741mm,107.528mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_3P-1(47.244mm,15.303mm) on Multi-Layer And Pad GND_3P-2(47.244mm,17.843mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_3P-2(47.244mm,17.843mm) on Multi-Layer And Pad GND_3P-3(47.244mm,20.383mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J2-3(43.434mm,39.624mm) on Multi-Layer And Pad GND_3P-3(47.244mm,20.383mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad GND_3P-3(47.244mm,20.383mm) on Multi-Layer And Pad JP?-8(63.246mm,20.637mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SCL Between Pad J1-1(52.553mm,36.957mm) on Multi-Layer And Pad R12-2(63.612mm,41.292mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDA Between Pad J1-2(57.633mm,36.957mm) on Multi-Layer And Pad R11-2(67.82mm,41.292mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad JACK DC?-2(97.041mm,96.498mm) on Multi-Layer And Pad JACK DC?-3(102.121mm,100.308mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-5(99.841mm,107.528mm) on Top Layer And Pad JACK DC?-3(102.121mm,100.308mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PB9 Between Pad JP?-1(144.018mm,1.62mm) on Multi-Layer And Pad U1-46(160.302mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA1 Between Pad JP?-2(63.246mm,5.397mm) on Multi-Layer And Pad U1-11(157.872mm,36.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MOSI Between Pad JP?-2(81.28mm,5.397mm) on Multi-Layer And Pad U1-17(161.302mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA9 Between Pad JP?-3(144.018mm,6.7mm) on Multi-Layer And Pad U1-30(166.232mm,38.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA2 Between Pad JP?-3(63.246mm,7.937mm) on Multi-Layer And Pad U1-12(157.872mm,35.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA15 Between Pad JP?-3(81.28mm,7.937mm) on Multi-Layer And Pad U1-38(164.302mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA10 Between Pad JP?-4(144.018mm,9.24mm) on Multi-Layer And Pad U1-31(166.232mm,38.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA3 Between Pad JP?-4(63.246mm,10.477mm) on Multi-Layer And Pad U1-13(159.302mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RST Between Pad JP?-4(81.28mm,10.477mm) on Multi-Layer And Pad U1-18(161.802mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA0 Between Pad JP?-5(144.018mm,11.78mm) on Multi-Layer And Pad U1-10(157.872mm,36.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NSS Between Pad JP?-5(63.246mm,13.017mm) on Multi-Layer And Pad U1-14(159.802mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB3 Between Pad JP?-5(81.28mm,13.017mm) on Multi-Layer And Pad U1-39(163.802mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SCK Between Pad JP?-6(63.246mm,15.557mm) on Multi-Layer And Pad U1-15(160.302mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB4 Between Pad JP?-6(81.28mm,15.557mm) on Multi-Layer And Pad U1-40(163.302mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-10(128.27mm,17.335mm) on Multi-Layer And Pad JP?-7(144.018mm,16.86mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net MISO Between Pad JP?-7(63.246mm,18.097mm) on Multi-Layer And Pad U1-16(160.802mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB5 Between Pad JP?-7(81.28mm,18.097mm) on Multi-Layer And Pad U1-41(162.802mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad JP?-8(63.246mm,20.637mm) on Multi-Layer And Pad JP?-8(81.28mm,20.637mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_2 Between Pad U2-2(81.739mm,108.018mm) on Top Layer And Pad L1-1(108.526mm,119.326mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetLED 1_2 Between Pad LED 1-2(102.641mm,80.162mm) on Top Layer And Pad R1-1(109.202mm,79.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetLED 2_2 Between Pad LED 2-2(100.254mm,80.162mm) on Top Layer And Pad R5-1(104.994mm,79.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetLED 3_1 Between Pad R4-2(145.288mm,78.105mm) on Top Layer And Pad LED 3-1(152.654mm,65.405mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad LED 3-2(152.654mm,67.691mm) on Top Layer And Pad LS1-N(164.592mm,67.564mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad LS1-N(164.592mm,67.564mm) on Multi-Layer And Pad U1-35(166.232mm,40.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB1 Between Pad U1-19(162.302mm,34.428mm) on Top Layer And Pad LS1-P(164.592mm,61.064mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP1_2 Between Pad P1-2(131.418mm,98.96mm) on Multi-Layer And Pad R2-2(134.387mm,101.832mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P1-4(128.878mm,101.5mm) on Multi-Layer And Pad P1-3(131.418mm,101.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP1_5 Between Pad R3-1(128.599mm,90.504mm) on Top Layer And Pad P1-5(128.878mm,98.96mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SWCLK Between Pad P2-2(44.55mm,108.358mm) on Multi-Layer And Pad U1-37(164.802mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWIO Between Pad P2-3(44.55mm,110.898mm) on Multi-Layer And Pad R5-2(106.894mm,79.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RESET Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Pad U1-7(157.872mm,38.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDA Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Pad U1-43(161.802mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SCL Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Pad U1-42(162.302mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad USB1-2(51.973mm,110.456mm) on Top Layer And Pad R13-1(68.043mm,110.77mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA10 Between Pad R13-2(68.043mm,113.77mm) on Top Layer And Pad U1-31(166.232mm,38.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_1 Between Pad USB1-3(51.973mm,109.806mm) on Top Layer And Pad R14-1(65.354mm,110.77mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA12 Between Pad R15-2(62.664mm,113.77mm) on Top Layer And Pad R14-2(65.354mm,113.77mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA12 Between Pad R14-2(65.354mm,113.77mm) on Top Layer And Pad U1-33(166.232mm,39.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB10 Between Pad R4-1(145.288mm,75.105mm) on Top Layer And Pad U1-21(163.302mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWIO Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Pad U1-34(166.232mm,40.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCOUT Between Pad R9-1(120.471mm,45.047mm) on Top Layer And Pad Y2-1(121.794mm,52.495mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Pad U1-5(157.872mm,39.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OSCIN Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Pad Y2-2(121.794mm,61.995mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA12 Between Pad SW1-1(135.89mm,2.095mm) on Multi-Layer And Pad U1-33(166.232mm,39.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-11(128.27mm,14.795mm) on Multi-Layer And Pad SW1-10(128.27mm,17.335mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-10(128.27mm,17.335mm) on Multi-Layer And Pad SW1-9(128.27mm,19.875mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-12(128.27mm,12.255mm) on Multi-Layer And Pad SW1-11(128.27mm,14.795mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-13(128.27mm,9.715mm) on Multi-Layer And Pad SW1-12(128.27mm,12.255mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-14(128.27mm,7.175mm) on Multi-Layer And Pad SW1-13(128.27mm,9.715mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-15(128.27mm,4.635mm) on Multi-Layer And Pad SW1-14(128.27mm,7.175mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-16(128.27mm,2.095mm) on Multi-Layer And Pad SW1-15(128.27mm,4.635mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA11 Between Pad SW1-2(135.89mm,4.635mm) on Multi-Layer And Pad U1-32(166.232mm,39.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PA8 Between Pad SW1-3(135.89mm,7.175mm) on Multi-Layer And Pad U1-29(166.232mm,37.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB15 Between Pad SW1-4(135.89mm,9.715mm) on Multi-Layer And Pad U1-28(166.232mm,37.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB14 Between Pad SW1-5(135.89mm,12.255mm) on Multi-Layer And Pad U1-27(166.232mm,36.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB13 Between Pad SW1-6(135.89mm,14.795mm) on Multi-Layer And Pad U1-26(166.232mm,36.358mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB12 Between Pad SW1-7(135.89mm,17.335mm) on Multi-Layer And Pad U1-25(166.232mm,35.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PB11 Between Pad SW1-8(135.89mm,19.875mm) on Multi-Layer And Pad U1-22(163.802mm,34.428mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-23(164.302mm,34.428mm) on Top Layer And Pad U1-35(166.232mm,40.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-47(159.802mm,42.788mm) on Top Layer And Pad U1-35(166.232mm,40.858mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-8(157.872mm,37.858mm) on Top Layer And Pad U1-47(159.802mm,42.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-3(83.439mm,108.018mm) on Top Layer And Pad U2-5(86.839mm,108.018mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-3(83.439mm,108.018mm) on Top Layer And Pad U2-6(83.439mm,118.618mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-5(86.839mm,108.018mm) on Top Layer And Pad U3-3(96.441mm,107.528mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-3(96.441mm,107.528mm) on Top Layer And Pad U3-5(99.841mm,107.528mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-3(96.441mm,107.528mm) on Top Layer And Pad U3-6(96.441mm,118.128mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Pad USB1-4(51.973mm,109.156mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB1-5(51.973mm,108.536mm) on Top Layer And Pad USB1-4(51.973mm,109.156mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad USB1-5(49.005mm,105.856mm) on Top Layer And Pad USB1-5(51.973mm,108.536mm) on Top Layer 
Rule Violations :108

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=0.5mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC?-1(97.041mm,102.848mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC?-2(97.041mm,96.498mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC?-3(102.121mm,100.308mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(157.872mm,41.358mm) on Top Layer And Pad U1-2(157.872mm,40.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(157.872mm,36.858mm) on Top Layer And Pad U1-11(157.872mm,36.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(157.872mm,36.858mm) on Top Layer And Pad U1-9(157.872mm,37.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(157.872mm,36.358mm) on Top Layer And Pad U1-12(157.872mm,35.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(159.302mm,34.428mm) on Top Layer And Pad U1-14(159.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(159.802mm,34.428mm) on Top Layer And Pad U1-15(160.302mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(160.302mm,34.428mm) on Top Layer And Pad U1-16(160.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(160.802mm,34.428mm) on Top Layer And Pad U1-17(161.302mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(161.302mm,34.428mm) on Top Layer And Pad U1-18(161.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(161.802mm,34.428mm) on Top Layer And Pad U1-19(162.302mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(162.302mm,34.428mm) on Top Layer And Pad U1-20(162.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(157.872mm,40.858mm) on Top Layer And Pad U1-3(157.872mm,40.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(162.802mm,34.428mm) on Top Layer And Pad U1-21(163.302mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(163.302mm,34.428mm) on Top Layer And Pad U1-22(163.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(163.802mm,34.428mm) on Top Layer And Pad U1-23(164.302mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(164.302mm,34.428mm) on Top Layer And Pad U1-24(164.802mm,34.428mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(166.232mm,35.858mm) on Top Layer And Pad U1-26(166.232mm,36.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(166.232mm,36.358mm) on Top Layer And Pad U1-27(166.232mm,36.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(166.232mm,36.858mm) on Top Layer And Pad U1-28(166.232mm,37.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(166.232mm,37.358mm) on Top Layer And Pad U1-29(166.232mm,37.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(166.232mm,37.858mm) on Top Layer And Pad U1-30(166.232mm,38.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(157.872mm,40.358mm) on Top Layer And Pad U1-4(157.872mm,39.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(166.232mm,38.358mm) on Top Layer And Pad U1-31(166.232mm,38.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(166.232mm,38.858mm) on Top Layer And Pad U1-32(166.232mm,39.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-32(166.232mm,39.358mm) on Top Layer And Pad U1-33(166.232mm,39.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(166.232mm,39.858mm) on Top Layer And Pad U1-34(166.232mm,40.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(166.232mm,40.358mm) on Top Layer And Pad U1-35(166.232mm,40.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(166.232mm,40.858mm) on Top Layer And Pad U1-36(166.232mm,41.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(164.802mm,42.788mm) on Top Layer And Pad U1-38(164.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(164.302mm,42.788mm) on Top Layer And Pad U1-39(163.802mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(163.802mm,42.788mm) on Top Layer And Pad U1-40(163.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(157.872mm,39.858mm) on Top Layer And Pad U1-5(157.872mm,39.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(163.302mm,42.788mm) on Top Layer And Pad U1-41(162.802mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(162.802mm,42.788mm) on Top Layer And Pad U1-42(162.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(162.302mm,42.788mm) on Top Layer And Pad U1-43(161.802mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(161.802mm,42.788mm) on Top Layer And Pad U1-44(161.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(161.302mm,42.788mm) on Top Layer And Pad U1-45(160.802mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(160.802mm,42.788mm) on Top Layer And Pad U1-46(160.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(160.302mm,42.788mm) on Top Layer And Pad U1-47(159.802mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(159.802mm,42.788mm) on Top Layer And Pad U1-48(159.302mm,42.788mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(157.872mm,39.358mm) on Top Layer And Pad U1-6(157.872mm,38.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(157.872mm,38.858mm) on Top Layer And Pad U1-7(157.872mm,38.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(157.872mm,38.358mm) on Top Layer And Pad U1-8(157.872mm,37.858mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(157.872mm,37.858mm) on Top Layer And Pad U1-9(157.872mm,37.358mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-1(51.973mm,111.106mm) on Top Layer And Pad USB1-2(51.973mm,110.456mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-2(51.973mm,110.456mm) on Top Layer And Pad USB1-3(51.973mm,109.806mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-3(51.973mm,109.806mm) on Top Layer And Pad USB1-4(51.973mm,109.156mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad USB1-4(51.973mm,109.156mm) on Top Layer And Pad USB1-5(51.973mm,108.536mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
Rule Violations :48

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (108.426mm,113.726mm) on Top Overlay And Pad L1-1(108.526mm,119.326mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (108.426mm,113.726mm) on Top Overlay And Pad L1-2(108.426mm,108.726mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (49.001mm,107.671mm) on Top Overlay And Pad USB1-5(49.005mm,105.856mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (74.422mm,62.023mm) on Top Overlay And Pad L2-1(74.522mm,67.623mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (74.422mm,62.023mm) on Top Overlay And Pad L2-2(74.422mm,57.023mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(55.452mm,107.106mm) on Top Layer And Track (53.598mm,107.787mm)(54.741mm,107.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(55.452mm,107.106mm) on Top Layer And Track (56.164mm,107.787mm)(57.307mm,107.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(55.452mm,114.106mm) on Top Layer And Track (53.598mm,113.426mm)(54.741mm,113.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(55.452mm,114.106mm) on Top Layer And Track (56.164mm,113.426mm)(57.307mm,113.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Text "C4" (130.489mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Track (130.596mm,47.208mm)(130.596mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Track (130.596mm,47.208mm)(131.981mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Track (130.596mm,48.986mm)(131.981mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Track (132.124mm,47.408mm)(132.581mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(131.403mm,48.093mm) on Top Layer And Track (132.124mm,48.779mm)(132.581mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Text "C4" (130.489mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Track (132.124mm,47.408mm)(132.581mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Track (132.124mm,48.779mm)(132.581mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Track (132.756mm,47.208mm)(134.101mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Track (132.756mm,48.986mm)(134.101mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(133.303mm,48.093mm) on Top Layer And Track (134.101mm,47.208mm)(134.101mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C1-1(127.568mm,45.965mm) on Top Layer And Track (126.971mm,45.381mm)(126.971mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(127.568mm,45.965mm) on Top Layer And Track (126.971mm,45.381mm)(129.689mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(127.568mm,45.965mm) on Top Layer And Track (126.971mm,46.549mm)(129.689mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(127.568mm,45.965mm) on Top Layer And Track (128.216mm,45.558mm)(128.419mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(127.568mm,45.965mm) on Top Layer And Track (128.216mm,46.371mm)(128.419mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Track (43.28mm,102.062mm)(43.28mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Track (43.28mm,102.062mm)(44.666mm,102.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Track (43.28mm,103.84mm)(44.666mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Track (44.808mm,102.262mm)(45.265mm,102.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(44.087mm,102.948mm) on Top Layer And Track (44.808mm,103.633mm)(45.265mm,103.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Track (44.808mm,102.262mm)(45.265mm,102.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Track (44.808mm,103.633mm)(45.265mm,103.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Track (45.441mm,102.062mm)(46.785mm,102.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Track (45.441mm,103.84mm)(46.785mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(45.987mm,102.948mm) on Top Layer And Track (46.785mm,102.062mm)(46.785mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Track (126.971mm,45.381mm)(129.689mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Track (126.971mm,46.549mm)(129.689mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Track (128.216mm,45.558mm)(128.419mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Track (128.216mm,46.371mm)(128.419mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-2(129.068mm,45.965mm) on Top Layer And Track (129.689mm,45.381mm)(129.689mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C12-1(106.425mm,94.57mm) on Top Layer And Track (104.125mm,92.217mm)(108.725mm,92.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C12-1(106.425mm,94.57mm) on Top Layer And Track (104.125mm,92.42mm)(108.737mm,92.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(106.425mm,94.57mm) on Top Layer And Track (104.52mm,96.848mm)(108.305mm,96.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C12-2(106.425mm,101.97mm) on Top Layer And Track (104.125mm,104.12mm)(108.737mm,104.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C12-2(106.425mm,101.97mm) on Top Layer And Track (104.495mm,99.642mm)(108.305mm,99.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C13-1(48.3mm,102.948mm) on Top Layer And Track (47.493mm,102.062mm)(47.493mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-1(48.3mm,102.948mm) on Top Layer And Track (47.493mm,102.062mm)(48.879mm,102.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-1(48.3mm,102.948mm) on Top Layer And Track (47.493mm,103.84mm)(48.879mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(48.3mm,102.948mm) on Top Layer And Track (49.021mm,102.262mm)(49.479mm,102.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(48.3mm,102.948mm) on Top Layer And Track (49.021mm,103.633mm)(49.479mm,103.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(50.2mm,102.948mm) on Top Layer And Track (49.021mm,102.262mm)(49.479mm,102.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(50.2mm,102.948mm) on Top Layer And Track (49.021mm,103.633mm)(49.479mm,103.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-2(50.2mm,102.948mm) on Top Layer And Track (49.654mm,102.062mm)(50.998mm,102.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-2(50.2mm,102.948mm) on Top Layer And Track (49.654mm,103.84mm)(50.998mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(50.2mm,102.948mm) on Top Layer And Track (50.998mm,102.062mm)(50.998mm,103.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C2-1(124.24mm,45.965mm) on Top Layer And Track (123.644mm,45.381mm)(123.644mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(124.24mm,45.965mm) on Top Layer And Track (123.644mm,45.381mm)(126.362mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(124.24mm,45.965mm) on Top Layer And Track (123.644mm,46.549mm)(126.362mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(124.24mm,45.965mm) on Top Layer And Track (124.889mm,45.558mm)(125.092mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(124.24mm,45.965mm) on Top Layer And Track (124.889mm,46.371mm)(125.092mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Track (123.644mm,45.381mm)(126.362mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Track (123.644mm,46.549mm)(126.362mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Track (124.889mm,45.558mm)(125.092mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Track (124.889mm,46.371mm)(125.092mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C2-2(125.74mm,45.965mm) on Top Layer And Track (126.362mm,45.381mm)(126.362mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C3-1(124.218mm,38.227mm) on Top Layer And Track (123.622mm,37.643mm)(123.622mm,38.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(124.218mm,38.227mm) on Top Layer And Track (123.622mm,37.643mm)(126.34mm,37.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(124.218mm,38.227mm) on Top Layer And Track (123.622mm,38.811mm)(126.34mm,38.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-1(124.218mm,38.227mm) on Top Layer And Track (124.866mm,37.821mm)(125.07mm,37.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-1(124.218mm,38.227mm) on Top Layer And Track (124.866mm,38.633mm)(125.07mm,38.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Track (123.622mm,37.643mm)(126.34mm,37.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Track (123.622mm,38.811mm)(126.34mm,38.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Track (124.866mm,37.821mm)(125.07mm,37.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Track (124.866mm,38.633mm)(125.07mm,38.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C3-2(125.718mm,38.227mm) on Top Layer And Track (126.34mm,37.643mm)(126.34mm,38.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C4-1(130.895mm,45.965mm) on Top Layer And Track (130.299mm,45.381mm)(130.299mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-1(130.895mm,45.965mm) on Top Layer And Track (130.299mm,45.381mm)(133.017mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-1(130.895mm,45.965mm) on Top Layer And Track (130.299mm,46.549mm)(133.017mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-1(130.895mm,45.965mm) on Top Layer And Track (131.543mm,45.558mm)(131.747mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-1(130.895mm,45.965mm) on Top Layer And Track (131.543mm,46.371mm)(131.747mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Track (130.299mm,45.381mm)(133.017mm,45.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Track (130.299mm,46.549mm)(133.017mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Track (131.543mm,45.558mm)(131.747mm,45.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Track (131.543mm,46.371mm)(131.747mm,46.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C4-2(132.395mm,45.965mm) on Top Layer And Track (133.017mm,45.381mm)(133.017mm,46.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Text "C1" (127.162mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Text "C2" (123.834mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Track (126.382mm,47.208mm)(126.382mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Track (126.382mm,47.208mm)(127.768mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Track (126.382mm,48.986mm)(127.768mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Track (127.911mm,47.408mm)(128.368mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(127.189mm,48.093mm) on Top Layer And Track (127.911mm,48.779mm)(128.368mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Text "C1" (127.162mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Track (127.911mm,47.408mm)(128.368mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Track (127.911mm,48.779mm)(128.368mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Track (128.543mm,47.208mm)(129.888mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Track (128.543mm,48.986mm)(129.888mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(129.089mm,48.093mm) on Top Layer And Track (129.888mm,47.208mm)(129.888mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Text "C2" (123.834mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Track (122.169mm,47.208mm)(122.169mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Track (122.169mm,47.208mm)(123.555mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Track (122.169mm,48.986mm)(123.555mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Track (123.697mm,47.408mm)(124.155mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(122.976mm,48.093mm) on Top Layer And Track (123.697mm,48.779mm)(124.155mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Text "C2" (123.834mm,47.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Track (123.697mm,47.408mm)(124.155mm,47.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Track (123.697mm,48.779mm)(124.155mm,48.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Track (124.33mm,47.208mm)(125.674mm,47.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Track (124.33mm,48.986mm)(125.674mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(124.876mm,48.093mm) on Top Layer And Track (125.674mm,47.208mm)(125.674mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Track (110.318mm,40.897mm)(110.318mm,42.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Track (110.318mm,40.897mm)(111.704mm,40.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Track (110.318mm,42.675mm)(111.704mm,42.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Track (111.846mm,41.097mm)(112.303mm,41.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C7-1(111.125mm,41.783mm) on Top Layer And Track (111.846mm,42.469mm)(112.303mm,42.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Track (111.846mm,41.097mm)(112.303mm,41.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Track (111.846mm,42.469mm)(112.303mm,42.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Track (112.479mm,40.897mm)(113.823mm,40.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Track (112.479mm,42.675mm)(113.823mm,42.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(113.025mm,41.783mm) on Top Layer And Track (113.823mm,40.897mm)(113.823mm,42.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C8-1(117.141mm,94.57mm) on Top Layer And Track (114.841mm,92.217mm)(119.441mm,92.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C8-1(117.141mm,94.57mm) on Top Layer And Track (114.841mm,92.42mm)(119.453mm,92.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-1(117.141mm,94.57mm) on Top Layer And Track (115.236mm,96.848mm)(119.021mm,96.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C8-2(117.141mm,101.97mm) on Top Layer And Track (114.841mm,104.12mm)(119.453mm,104.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C8-2(117.141mm,101.97mm) on Top Layer And Track (115.211mm,99.642mm)(119.021mm,99.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C9-1(111.783mm,94.57mm) on Top Layer And Track (109.483mm,92.217mm)(114.083mm,92.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C9-1(111.783mm,94.57mm) on Top Layer And Track (109.483mm,92.42mm)(114.095mm,92.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C9-1(111.783mm,94.57mm) on Top Layer And Track (109.878mm,96.848mm)(113.663mm,96.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad C9-2(111.783mm,101.97mm) on Top Layer And Track (109.483mm,104.12mm)(114.095mm,104.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C9-2(111.783mm,101.97mm) on Top Layer And Track (109.853mm,99.642mm)(113.663mm,99.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(85.644mm,82.432mm) on Top Layer And Track (85.644mm,83.932mm)(85.644mm,84.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (83.993mm,87.988mm)(85.39mm,87.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.144mm,84.832mm)(86.144mm,84.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.244mm,84.132mm)(85.644mm,84.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.39mm,87.988mm)(85.39mm,88.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.644mm,84.832mm)(85.644mm,84.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.644mm,84.832mm)(86.144mm,84.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.898mm,87.988mm)(85.898mm,88.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(85.644mm,86.432mm) on Top Layer And Track (85.898mm,87.988mm)(87.295mm,87.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(81.634mm,82.432mm) on Top Layer And Track (81.634mm,83.932mm)(81.634mm,84.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (79.983mm,87.988mm)(81.38mm,87.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.134mm,84.832mm)(82.134mm,84.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.234mm,84.132mm)(81.634mm,84.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.38mm,87.988mm)(81.38mm,88.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.634mm,84.832mm)(81.634mm,84.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.634mm,84.832mm)(82.134mm,84.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.888mm,87.988mm)(81.888mm,88.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(81.634mm,86.432mm) on Top Layer And Track (81.888mm,87.988mm)(83.285mm,87.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JACK DC?-3(102.121mm,100.308mm) on Multi-Layer And Track (101.613mm,88.878mm)(101.613mm,102.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(108.526mm,119.326mm) on Top Layer And Track (102.426mm,119.826mm)(114.526mm,119.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.426mm,108.726mm) on Top Layer And Text "C12" (104.253mm,104.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.426mm,108.726mm) on Top Layer And Text "C9" (109.611mm,104.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.426mm,108.726mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.426mm,108.726mm) on Top Layer And Track (102.426mm,107.726mm)(114.526mm,107.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(74.522mm,67.623mm) on Top Layer And Track (68.422mm,68.123mm)(80.522mm,68.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(74.422mm,57.023mm) on Top Layer And Track (68.422mm,56.023mm)(80.522mm,56.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 1-1(102.641mm,77.876mm) on Top Layer And Track (101.752mm,77.876mm)(101.752mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 1-1(102.641mm,77.876mm) on Top Layer And Track (101.752mm,77.876mm)(101.879mm,77.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 1-1(102.641mm,77.876mm) on Top Layer And Track (103.403mm,77.876mm)(103.53mm,77.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 1-1(102.641mm,77.876mm) on Top Layer And Track (103.53mm,77.876mm)(103.53mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 1-2(102.641mm,80.162mm) on Top Layer And Track (101.752mm,77.876mm)(101.752mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 1-2(102.641mm,80.162mm) on Top Layer And Track (101.752mm,80.162mm)(101.879mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 1-2(102.641mm,80.162mm) on Top Layer And Track (103.403mm,80.162mm)(103.53mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 1-2(102.641mm,80.162mm) on Top Layer And Track (103.53mm,77.876mm)(103.53mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 2-1(100.254mm,77.876mm) on Top Layer And Track (101.016mm,77.876mm)(101.143mm,77.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 2-1(100.254mm,77.876mm) on Top Layer And Track (101.143mm,77.876mm)(101.143mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 2-1(100.254mm,77.876mm) on Top Layer And Track (99.365mm,77.876mm)(99.365mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 2-1(100.254mm,77.876mm) on Top Layer And Track (99.365mm,77.876mm)(99.492mm,77.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 2-2(100.254mm,80.162mm) on Top Layer And Track (101.016mm,80.162mm)(101.143mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 2-2(100.254mm,80.162mm) on Top Layer And Track (101.143mm,77.876mm)(101.143mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 2-2(100.254mm,80.162mm) on Top Layer And Track (99.365mm,77.876mm)(99.365mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 2-2(100.254mm,80.162mm) on Top Layer And Track (99.365mm,80.162mm)(99.492mm,80.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 3-1(152.654mm,65.405mm) on Top Layer And Track (151.765mm,65.405mm)(151.765mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 3-1(152.654mm,65.405mm) on Top Layer And Track (151.765mm,65.405mm)(151.892mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 3-1(152.654mm,65.405mm) on Top Layer And Track (153.416mm,65.405mm)(153.543mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 3-1(152.654mm,65.405mm) on Top Layer And Track (153.543mm,65.405mm)(153.543mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 3-2(152.654mm,67.691mm) on Top Layer And Track (151.765mm,65.405mm)(151.765mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 3-2(152.654mm,67.691mm) on Top Layer And Track (151.765mm,67.691mm)(151.892mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED 3-2(152.654mm,67.691mm) on Top Layer And Track (153.416mm,67.691mm)(153.543mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED 3-2(152.654mm,67.691mm) on Top Layer And Track (153.543mm,65.405mm)(153.543mm,67.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad P1-1(131.418mm,96.42mm) on Multi-Layer And Text "R3" (127.773mm,95.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-6(128.878mm,96.42mm) on Multi-Layer And Text "R3" (127.773mm,95.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-1(44.55mm,105.818mm) on Multi-Layer And Text "C11" (43.445mm,104.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Track (58.03mm,106.743mm)(58.03mm,114.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Track (58.03mm,106.743mm)(60.977mm,106.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Track (58.386mm,109.893mm)(58.386mm,111.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Track (60.621mm,109.893mm)(60.621mm,111.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad R10-1(59.504mm,108.231mm) on Top Layer And Track (60.977mm,106.743mm)(60.977mm,114.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad R10-2(59.504mm,113.231mm) on Top Layer And Track (58.03mm,106.743mm)(58.03mm,114.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(59.504mm,113.231mm) on Top Layer And Track (58.03mm,114.719mm)(60.977mm,114.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad R10-2(59.504mm,113.231mm) on Top Layer And Track (60.977mm,106.743mm)(60.977mm,114.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(109.202mm,79.9mm) on Top Layer And Track (108.397mm,78.996mm)(108.397mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(109.202mm,79.9mm) on Top Layer And Track (108.397mm,78.996mm)(109.78mm,78.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(109.202mm,79.9mm) on Top Layer And Track (108.397mm,80.799mm)(109.78mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(109.202mm,79.9mm) on Top Layer And Track (109.923mm,79.214mm)(110.38mm,79.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(109.202mm,79.9mm) on Top Layer And Track (109.923mm,80.586mm)(110.38mm,80.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(65.92mm,41.292mm) on Top Layer And Track (65.116mm,40.388mm)(65.116mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(65.92mm,41.292mm) on Top Layer And Track (65.116mm,40.388mm)(66.499mm,40.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-1(65.92mm,41.292mm) on Top Layer And Track (65.116mm,42.191mm)(66.499mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(65.92mm,41.292mm) on Top Layer And Track (66.641mm,40.606mm)(67.098mm,40.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(65.92mm,41.292mm) on Top Layer And Track (66.641mm,41.978mm)(67.098mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Track (66.641mm,40.606mm)(67.098mm,40.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Track (66.641mm,41.978mm)(67.098mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Track (67.274mm,40.388mm)(68.616mm,40.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Track (67.274mm,42.191mm)(68.616mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(67.82mm,41.292mm) on Top Layer And Track (68.616mm,40.388mm)(68.616mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Track (109.923mm,79.214mm)(110.38mm,79.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Track (109.923mm,80.586mm)(110.38mm,80.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Track (110.555mm,78.996mm)(111.897mm,78.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Track (110.555mm,80.799mm)(111.897mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(111.102mm,79.9mm) on Top Layer And Track (111.897mm,78.996mm)(111.897mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(61.712mm,41.292mm) on Top Layer And Track (60.908mm,40.388mm)(60.908mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(61.712mm,41.292mm) on Top Layer And Track (60.908mm,40.388mm)(62.291mm,40.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-1(61.712mm,41.292mm) on Top Layer And Track (60.908mm,42.191mm)(62.291mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(61.712mm,41.292mm) on Top Layer And Track (62.433mm,40.606mm)(62.89mm,40.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(61.712mm,41.292mm) on Top Layer And Track (62.433mm,41.978mm)(62.89mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Track (62.433mm,40.606mm)(62.89mm,40.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Track (62.433mm,41.978mm)(62.89mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Track (63.066mm,40.388mm)(64.408mm,40.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Track (63.066mm,42.191mm)(64.408mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R12-2(63.612mm,41.292mm) on Top Layer And Track (64.408mm,40.388mm)(64.408mm,42.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R13-1(68.043mm,110.77mm) on Top Layer And Track (67.052mm,109.831mm)(67.052mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R13-1(68.043mm,110.77mm) on Top Layer And Track (67.052mm,109.831mm)(69.033mm,109.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R13-1(68.043mm,110.77mm) on Top Layer And Track (69.033mm,109.831mm)(69.033mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R13-2(68.043mm,113.77mm) on Top Layer And Track (67.052mm,109.831mm)(67.052mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R13-2(68.043mm,113.77mm) on Top Layer And Track (67.052mm,114.708mm)(68.246mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R13-2(68.043mm,113.77mm) on Top Layer And Track (68.246mm,114.708mm)(69.033mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R13-2(68.043mm,113.77mm) on Top Layer And Track (69.033mm,109.831mm)(69.033mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R14-1(65.354mm,110.77mm) on Top Layer And Track (64.363mm,109.831mm)(64.363mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R14-1(65.354mm,110.77mm) on Top Layer And Track (64.363mm,109.831mm)(66.344mm,109.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R14-1(65.354mm,110.77mm) on Top Layer And Track (66.344mm,109.831mm)(66.344mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R14-2(65.354mm,113.77mm) on Top Layer And Track (64.363mm,109.831mm)(64.363mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R14-2(65.354mm,113.77mm) on Top Layer And Track (64.363mm,114.708mm)(65.557mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R14-2(65.354mm,113.77mm) on Top Layer And Track (65.557mm,114.708mm)(66.344mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R14-2(65.354mm,113.77mm) on Top Layer And Track (66.344mm,109.831mm)(66.344mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R15-1(62.664mm,110.77mm) on Top Layer And Track (61.674mm,109.831mm)(61.674mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R15-1(62.664mm,110.77mm) on Top Layer And Track (61.674mm,109.831mm)(63.655mm,109.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R15-1(62.664mm,110.77mm) on Top Layer And Track (63.655mm,109.831mm)(63.655mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R15-2(62.664mm,113.77mm) on Top Layer And Track (61.674mm,109.831mm)(61.674mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R15-2(62.664mm,113.77mm) on Top Layer And Track (61.674mm,114.708mm)(62.868mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R15-2(62.664mm,113.77mm) on Top Layer And Track (62.868mm,114.708mm)(63.655mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R15-2(62.664mm,113.77mm) on Top Layer And Track (63.655mm,109.831mm)(63.655mm,114.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R2-1(134.387mm,98.832mm) on Top Layer And Track (133.396mm,97.893mm)(133.396mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R2-1(134.387mm,98.832mm) on Top Layer And Track (133.396mm,97.893mm)(135.377mm,97.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R2-1(134.387mm,98.832mm) on Top Layer And Track (135.377mm,97.893mm)(135.377mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R2-2(134.387mm,101.832mm) on Top Layer And Track (133.396mm,102.77mm)(134.59mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R2-2(134.387mm,101.832mm) on Top Layer And Track (133.396mm,97.893mm)(133.396mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R2-2(134.387mm,101.832mm) on Top Layer And Track (134.59mm,102.77mm)(135.377mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R2-2(134.387mm,101.832mm) on Top Layer And Track (135.377mm,97.893mm)(135.377mm,102.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R3-1(128.599mm,90.504mm) on Top Layer And Track (127.608mm,89.565mm)(127.608mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R3-1(128.599mm,90.504mm) on Top Layer And Track (127.608mm,89.565mm)(129.589mm,89.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R3-1(128.599mm,90.504mm) on Top Layer And Track (129.589mm,89.565mm)(129.589mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R3-2(128.599mm,93.504mm) on Top Layer And Track (127.608mm,89.565mm)(127.608mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R3-2(128.599mm,93.504mm) on Top Layer And Track (127.608mm,94.442mm)(128.802mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R3-2(128.599mm,93.504mm) on Top Layer And Track (128.802mm,94.442mm)(129.589mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R3-2(128.599mm,93.504mm) on Top Layer And Track (129.589mm,89.565mm)(129.589mm,94.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R4-1(145.288mm,75.105mm) on Top Layer And Track (144.297mm,74.167mm)(144.297mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R4-1(145.288mm,75.105mm) on Top Layer And Track (144.297mm,74.167mm)(146.279mm,74.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R4-1(145.288mm,75.105mm) on Top Layer And Track (146.279mm,74.167mm)(146.279mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R4-2(145.288mm,78.105mm) on Top Layer And Track (144.297mm,74.167mm)(144.297mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R4-2(145.288mm,78.105mm) on Top Layer And Track (144.297mm,79.043mm)(145.491mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R4-2(145.288mm,78.105mm) on Top Layer And Track (145.491mm,79.043mm)(146.279mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R4-2(145.288mm,78.105mm) on Top Layer And Track (146.279mm,74.167mm)(146.279mm,79.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(104.994mm,79.9mm) on Top Layer And Track (104.189mm,78.996mm)(104.189mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(104.994mm,79.9mm) on Top Layer And Track (104.189mm,78.996mm)(105.572mm,78.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(104.994mm,79.9mm) on Top Layer And Track (104.189mm,80.799mm)(105.572mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(104.994mm,79.9mm) on Top Layer And Track (105.715mm,79.214mm)(106.172mm,79.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(104.994mm,79.9mm) on Top Layer And Track (105.715mm,80.586mm)(106.172mm,80.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Track (105.715mm,79.214mm)(106.172mm,79.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Track (105.715mm,80.586mm)(106.172mm,80.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Track (106.347mm,78.996mm)(107.689mm,78.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Track (106.347mm,80.799mm)(107.689mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(106.894mm,79.9mm) on Top Layer And Track (107.689mm,78.996mm)(107.689mm,80.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R9-1(120.471mm,45.047mm) on Top Layer And Track (119.48mm,44.109mm)(119.48mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R9-1(120.471mm,45.047mm) on Top Layer And Track (119.48mm,44.109mm)(121.461mm,44.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R9-1(120.471mm,45.047mm) on Top Layer And Track (121.461mm,44.109mm)(121.461mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Track (119.48mm,44.109mm)(119.48mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Track (119.48mm,48.986mm)(120.674mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Track (120.674mm,48.986mm)(121.461mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R9-2(120.471mm,48.047mm) on Top Layer And Track (121.461mm,44.109mm)(121.461mm,48.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(93.041mm,107.528mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-2(94.741mm,107.528mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(96.441mm,107.528mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-4(98.141mm,107.528mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad U3-5(99.841mm,107.528mm) on Top Layer And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-5(49.005mm,105.856mm) on Top Layer And Text "C13" (47.658mm,104.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(49.005mm,105.856mm) on Top Layer And Track (46.512mm,105.869mm)(47.786mm,105.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(49.005mm,105.856mm) on Top Layer And Track (50.2mm,105.869mm)(51.973mm,105.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Track (46.512mm,113.743mm)(47.786mm,113.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Track (48.501mm,111.905mm)(49.001mm,112.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Track (49.001mm,112.605mm)(49.501mm,111.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(49.005mm,113.756mm) on Top Layer And Track (50.2mm,113.743mm)(51.998mm,113.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y2-1(121.794mm,52.495mm) on Top Layer And Text "C6" (122.334mm,49.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y2-1(121.794mm,52.495mm) on Top Layer And Text "R9" (119.645mm,49.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :296

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (93.041mm,104.928mm) on Top Overlay And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (126.382mm,47.208mm)(127.768mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (126.382mm,48.986mm)(127.768mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (127.911mm,47.408mm)(128.368mm,47.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (127.911mm,48.779mm)(128.368mm,48.779mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (128.543mm,47.208mm)(129.888mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (127.162mm,47.349mm) on Top Overlay And Track (128.543mm,48.986mm)(129.888mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (43.445mm,104.691mm) on Top Overlay And Track (43.28mm,104.548mm)(43.28mm,114.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (43.445mm,104.691mm) on Top Overlay And Track (43.28mm,104.548mm)(45.82mm,104.548mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "C11" (43.445mm,104.691mm) on Top Overlay And Track (45.82mm,104.548mm)(45.82mm,114.708mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (43.445mm,104.691mm) on Top Overlay And Track (46.512mm,105.869mm)(46.512mm,113.743mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (43.445mm,104.691mm) on Top Overlay And Track (46.512mm,105.869mm)(47.786mm,105.869mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (104.253mm,104.988mm) on Top Overlay And Text "JACK DC?" (92.989mm,104.969mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (47.658mm,104.691mm) on Top Overlay And Track (46.512mm,105.869mm)(47.786mm,105.869mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (47.658mm,104.691mm) on Top Overlay And Track (50.2mm,105.869mm)(51.973mm,105.869mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (122.169mm,47.208mm)(123.555mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (122.169mm,48.986mm)(123.555mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (123.697mm,47.408mm)(124.155mm,47.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (123.697mm,48.779mm)(124.155mm,48.779mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (124.33mm,47.208mm)(125.674mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (124.33mm,48.986mm)(125.674mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (125.674mm,47.208mm)(125.674mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (126.382mm,47.208mm)(126.382mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (126.382mm,47.208mm)(127.768mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "C2" (123.834mm,47.349mm) on Top Overlay And Track (126.382mm,48.986mm)(127.768mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (130.596mm,47.208mm)(130.596mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (130.596mm,47.208mm)(131.981mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (130.596mm,48.986mm)(131.981mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (132.124mm,47.408mm)(132.581mm,47.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (132.124mm,48.779mm)(132.581mm,48.779mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (132.756mm,47.208mm)(134.101mm,47.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (130.489mm,47.349mm) on Top Overlay And Track (132.756mm,48.986mm)(134.101mm,48.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (122.334mm,49.837mm) on Top Overlay And Text "R9" (119.645mm,49.837mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED 1" (101.956mm,81.661mm) on Top Overlay And Text "LED 2" (99.568mm,81.661mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED 1" (101.956mm,81.661mm) on Top Overlay And Text "R1" (108.56mm,81.661mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED 1" (101.956mm,81.661mm) on Top Overlay And Text "R5" (104.343mm,81.661mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED 2" (99.568mm,81.661mm) on Top Overlay And Text "R5" (104.343mm,81.661mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (58.196mm,115.57mm) on Top Overlay And Text "R15" (61.839mm,115.559mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.145mm < 0.254mm) Between Text "R11" (65.278mm,43.042mm) on Top Overlay And Text "R12" (61.07mm,43.042mm) on Top Overlay Silk Text to Silk Clearance [0.145mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (67.217mm,115.559mm) on Top Overlay And Text "R14" (64.528mm,115.559mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (64.528mm,115.559mm) on Top Overlay And Text "R15" (61.839mm,115.559mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (127.773mm,95.293mm) on Top Overlay And Track (127.608mm,95.15mm)(127.608mm,102.77mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (127.773mm,95.293mm) on Top Overlay And Track (127.608mm,95.15mm)(132.688mm,95.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (127.773mm,95.293mm) on Top Overlay And Track (130.148mm,95.15mm)(130.148mm,97.69mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.254mm) Between Text "R9" (119.645mm,49.837mm) on Top Overlay And Track (119.444mm,51.545mm)(119.444mm,62.945mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
Rule Violations :45

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02