$date
	Tue Feb 27 08:51:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! value [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
b0 !
b0 $
1"
1#
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
0#
#290
b1 !
b1 $
1"
#300
0"
#310
b10 !
b10 $
1"
#320
0"
#330
b11 !
b11 $
1"
#340
0"
#350
b100 !
b100 $
1"
#360
0"
#370
b101 !
b101 $
1"
#380
0"
#390
b110 !
b110 $
1"
#400
0"
#410
b111 !
b111 $
1"
#420
0"
#430
b1000 !
b1000 $
1"
#440
0"
#450
b1001 !
b1001 $
1"
#460
0"
#470
b1010 !
b1010 $
1"
#480
0"
#490
b1011 !
b1011 $
1"
#500
0"
#510
b1100 !
b1100 $
1"
#520
0"
#530
b1101 !
b1101 $
1"
#540
0"
#550
b1110 !
b1110 $
1"
#560
0"
#570
b0 !
b0 $
1"
1#
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
0#
#630
b1 !
b1 $
1"
#640
0"
#650
b10 !
b10 $
1"
#660
0"
#670
b11 !
b11 $
1"
#680
0"
#690
b100 !
b100 $
1"
#700
0"
#710
b101 !
b101 $
1"
#720
0"
#730
b110 !
b110 $
1"
#740
0"
#750
b111 !
b111 $
1"
#760
0"
#770
b1000 !
b1000 $
1"
#780
0"
#790
b1001 !
b1001 $
1"
#800
0"
#810
b1010 !
b1010 $
1"
#820
0"
#830
b1011 !
b1011 $
1"
#840
0"
#850
b1100 !
b1100 $
1"
#860
0"
#870
b1101 !
b1101 $
1"
#880
0"
#890
b1110 !
b1110 $
1"
#900
0"
#910
b1111 !
b1111 $
1"
#920
0"
#930
b10000 !
b10000 $
1"
#940
0"
#950
b10001 !
b10001 $
1"
#960
0"
#970
b10010 !
b10010 $
1"
#980
0"
#990
b10011 !
b10011 $
1"
#1000
0"
#1010
b10100 !
b10100 $
1"
