	component nios_sys is
		port (
			clk_clk                           : in  std_logic := 'X'; -- clk
			uart_0_external_connection_rxd    : in  std_logic := 'X'; -- rxd
			uart_0_external_connection_txd    : out std_logic;        -- txd
			reset_reset_n                     : in  std_logic := 'X'; -- reset_n
			switch_external_connection_export : in  std_logic := 'X'  -- export
		);
	end component nios_sys;

