# Lab 2: Starting with Xilinx Nexys A7



Objectives



&nbsp; 1. Set up the Nexys A7 FPGA board and configure Vivado for Artix-7 devices.

&nbsp; 2. Create a simple Verilog project to control onboard components.

&nbsp; 3. Use XDC constraints and program the FPGA with the generated bitstream.

