// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/21/2020 07:08:32"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sap1_top (
	CLOCK_50,
	KEY,
	SW,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR,
	LEDG);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LEDR;
output 	[7:0] LEDG;

// Design Ports Information
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sap1_unit|Add1~12_combout ;
wire \sap1_unit|memory_write_reg~0_combout ;
wire \sap1_unit|Mux1~1_combout ;
wire \sap1_unit|Mux1~3_combout ;
wire \sap1_unit|mem_addr[3]~4_combout ;
wire \sap1_unit|state_reg.execute_hlt~regout ;
wire \sap1_unit|pc_reg[3]~0_combout ;
wire \sap1_unit|Equal0~0_combout ;
wire \sap1_unit|Selector2~0_combout ;
wire \sap1_unit|Mux1~9_combout ;
wire \sap1_unit|state_reg.execute_hlt~0_combout ;
wire \sap1_unit|mem_addr[3]~4clkctrl_outclk ;
wire \bin2bcd_unit|Selector11~0_combout ;
wire \sap1_unit|Selector13~0_combout ;
wire \sap1_unit|state_reg.reset_pc~regout ;
wire \sap1_unit|Selector28~0_combout ;
wire \sap1_unit|state_reg.mem_write~regout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \sap1_unit|mem_read_val[0]~0_combout ;
wire \sap1_unit|Selector3~0_combout ;
wire \sap1_unit|Selector18~0_combout ;
wire \sap1_unit|state_reg.execute_sub~regout ;
wire \sap1_unit|mem_read_val[2]~2_combout ;
wire \sap1_unit|mem_read_val[3]~3_combout ;
wire \sap1_unit|Selector17~0_combout ;
wire \sap1_unit|state_reg.execute_add~regout ;
wire \sap1_unit|mem_read_val[6]~6_combout ;
wire \sap1_unit|ac_reg[6]~2_combout ;
wire \sap1_unit|Add2~1 ;
wire \sap1_unit|Add2~3 ;
wire \sap1_unit|Add2~5 ;
wire \sap1_unit|Add2~7 ;
wire \sap1_unit|Add2~9 ;
wire \sap1_unit|Add2~11 ;
wire \sap1_unit|Add2~12_combout ;
wire \sap1_unit|Mux1~2_combout ;
wire \sap1_unit|Selector21~0_combout ;
wire \sap1_unit|state_reg.execute_ldi~regout ;
wire \sap1_unit|ac_reg[1]~6_combout ;
wire \sap1_unit|Add1~11 ;
wire \sap1_unit|Add1~13 ;
wire \sap1_unit|Add1~14_combout ;
wire \sap1_unit|ac_reg[7]~3_combout ;
wire \sap1_unit|Add2~13 ;
wire \sap1_unit|Add2~14_combout ;
wire \sap1_unit|mem_read_val[7]~7_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \sap1_unit|ac_reg[1]~4_combout ;
wire \sap1_unit|ac_reg[1]~5_combout ;
wire \sap1_unit|Add1~0_combout ;
wire \sap1_unit|Selector12~0_combout ;
wire \sap1_unit|Add2~0_combout ;
wire \sap1_unit|Selector12~1_combout ;
wire \sap1_unit|Selector12~2_combout ;
wire \sap1_unit|Add1~1 ;
wire \sap1_unit|Add1~3 ;
wire \sap1_unit|Add1~5 ;
wire \sap1_unit|Add1~7 ;
wire \sap1_unit|Add1~9 ;
wire \sap1_unit|Add1~10_combout ;
wire \sap1_unit|ac_reg[5]~1_combout ;
wire \sap1_unit|Add2~10_combout ;
wire \sap1_unit|mem_read_val[5]~5_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \sap1_unit|Add1~8_combout ;
wire \sap1_unit|ac_reg[4]~0_combout ;
wire \sap1_unit|Add2~8_combout ;
wire \sap1_unit|mem_read_val[4]~4_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \sap1_unit|Mux1~4_combout ;
wire \sap1_unit|Selector27~0_combout ;
wire \sap1_unit|state_reg.execute_lda~regout ;
wire \sap1_unit|WideOr1~0_combout ;
wire \sap1_unit|Add2~2_combout ;
wire \sap1_unit|Add1~2_combout ;
wire \sap1_unit|Selector11~0_combout ;
wire \sap1_unit|Selector11~1_combout ;
wire \sap1_unit|Selector11~2_combout ;
wire \sap1_unit|mem_read_val[1]~1_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \sap1_unit|Mux1~7_combout ;
wire \sap1_unit|Selector23~0_combout ;
wire \sap1_unit|state_reg.execute_jc~regout ;
wire \sap1_unit|Mux1~8_combout ;
wire \sap1_unit|Selector22~0_combout ;
wire \sap1_unit|state_reg.execute_jmp~regout ;
wire \sap1_unit|Mux1~6_combout ;
wire \sap1_unit|Selector24~0_combout ;
wire \sap1_unit|state_reg.execute_jz~regout ;
wire \sap1_unit|pc_reg[3]~1_combout ;
wire \sap1_unit|pc_reg[3]~2_combout ;
wire \sap1_unit|Selector1~0_combout ;
wire \sap1_unit|Selector1~1_combout ;
wire \sap1_unit|Add0~0_combout ;
wire \sap1_unit|Selector0~0_combout ;
wire \sap1_unit|Add1~15 ;
wire \sap1_unit|Add1~16_combout ;
wire \sap1_unit|Add2~15 ;
wire \sap1_unit|Add2~16_combout ;
wire \sap1_unit|Selector4~0_combout ;
wire \sap1_unit|Selector4~1_combout ;
wire \sap1_unit|cf_reg~regout ;
wire \sap1_unit|mem_addr[2]~0_combout ;
wire \sap1_unit|Equal0~1_combout ;
wire \sap1_unit|Equal0~2_combout ;
wire \sap1_unit|zf_reg~regout ;
wire \sap1_unit|Mux1~5_combout ;
wire \sap1_unit|Selector19~0_combout ;
wire \sap1_unit|state_reg.execute_sta~regout ;
wire \sap1_unit|mem_addr[2]~1_combout ;
wire \sap1_unit|mem_addr[2]~2_combout ;
wire \sap1_unit|mem_addr[3]~7_combout ;
wire \sap1_unit|mem_addr_reg[3]~4_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \sap1_unit|mem_addr[2]~6_combout ;
wire \sap1_unit|mem_addr_reg[2]~3_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \sap1_unit|Selector2~1_combout ;
wire \sap1_unit|mem_addr[1]~5_combout ;
wire \sap1_unit|mem_addr_reg[1]~2_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \sap1_unit|mem_addr[0]~3_combout ;
wire \sap1_unit|mem_addr_reg[0]~1_combout ;
wire \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \sap1_unit|inst_reg[6]~feeder_combout ;
wire \sap1_unit|Mux0~0_combout ;
wire \sap1_unit|Selector14~0_combout ;
wire \sap1_unit|WideOr3~0_combout ;
wire \sap1_unit|Selector14~1_combout ;
wire \sap1_unit|state_reg.fetch~regout ;
wire \sap1_unit|state_reg.decode~regout ;
wire \sap1_unit|Mux1~0_combout ;
wire \sap1_unit|Selector25~0_combout ;
wire \sap1_unit|state_reg.execute_out~regout ;
wire \bin2bcd_unit|Selector22~1_combout ;
wire \bin2bcd_unit|Selector20~0_combout ;
wire \bin2bcd_unit|Selector20~1_combout ;
wire \bin2bcd_unit|Add0~0_combout ;
wire \bin2bcd_unit|Selector19~0_combout ;
wire \bin2bcd_unit|Equal0~0_combout ;
wire \bin2bcd_unit|state_reg.idle~feeder_combout ;
wire \bin2bcd_unit|state_reg.idle~regout ;
wire \bin2bcd_unit|Selector22~0_combout ;
wire \bin2bcd_unit|Selector21~0_combout ;
wire \bin2bcd_unit|Selector1~2_combout ;
wire \bin2bcd_unit|Selector1~3_combout ;
wire \bin2bcd_unit|state_reg.op~regout ;
wire \bin2bcd_unit|bcd3_reg[3]~0_combout ;
wire \bin2bcd_unit|Selector13~0_combout ;
wire \bin2bcd_unit|Selector12~0_combout ;
wire \bin2bcd_unit|Selector10~0_combout ;
wire \bin2bcd_unit|Selector9~0_combout ;
wire \bin2bcd_unit|Selector7~0_combout ;
wire \bin2bcd_unit|Selector6~0_combout ;
wire \bin2bcd_unit|Selector5~0_combout ;
wire \bin2bcd_unit|Selector4~0_combout ;
wire \bin2bcd_unit|Selector3~0_combout ;
wire \bcd3_unit|Mux6~0_combout ;
wire \bcd3_unit|Mux5~0_combout ;
wire \bcd3_unit|Mux4~0_combout ;
wire \bcd3_unit|Mux3~0_combout ;
wire \bcd3_unit|Mux2~0_combout ;
wire \bcd3_unit|Mux1~0_combout ;
wire \bcd3_unit|Mux0~0_combout ;
wire \bin2bcd_unit|Selector8~0_combout ;
wire \bcd2_unit|Mux6~0_combout ;
wire \bcd2_unit|Mux5~0_combout ;
wire \bcd2_unit|Mux4~0_combout ;
wire \bcd2_unit|Mux3~0_combout ;
wire \bcd2_unit|Mux2~0_combout ;
wire \bcd2_unit|Mux1~0_combout ;
wire \bcd2_unit|Mux0~0_combout ;
wire \bin2bcd_unit|Selector16~0_combout ;
wire \bin2bcd_unit|Selector17~0_combout ;
wire \bin2bcd_unit|Selector15~0_combout ;
wire \sap1_unit|Add2~6_combout ;
wire \sap1_unit|Add1~6_combout ;
wire \sap1_unit|Selector9~0_combout ;
wire \sap1_unit|Selector9~1_combout ;
wire \sap1_unit|Selector9~2_combout ;
wire \bin2bcd_unit|Selector35~0_combout ;
wire \bin2bcd_unit|Selector34~0_combout ;
wire \sap1_unit|Add1~4_combout ;
wire \sap1_unit|Add2~4_combout ;
wire \sap1_unit|Selector10~0_combout ;
wire \sap1_unit|Selector10~1_combout ;
wire \sap1_unit|Selector10~2_combout ;
wire \bin2bcd_unit|Selector33~0_combout ;
wire \bin2bcd_unit|Selector32~0_combout ;
wire \bin2bcd_unit|Selector31~0_combout ;
wire \bin2bcd_unit|Selector30~0_combout ;
wire \bin2bcd_unit|Selector29~0_combout ;
wire \bin2bcd_unit|Selector28~0_combout ;
wire \bin2bcd_unit|Selector27~0_combout ;
wire \bin2bcd_unit|Selector26~0_combout ;
wire \bin2bcd_unit|Selector25~0_combout ;
wire \bin2bcd_unit|Selector24~0_combout ;
wire \bin2bcd_unit|Selector23~0_combout ;
wire \bin2bcd_unit|Selector18~0_combout ;
wire \bin2bcd_unit|Selector14~0_combout ;
wire \bcd1_unit|Mux6~0_combout ;
wire \bcd1_unit|Mux5~0_combout ;
wire \bcd1_unit|Mux4~0_combout ;
wire \bcd1_unit|Mux3~0_combout ;
wire \bcd1_unit|Mux2~0_combout ;
wire \bcd1_unit|Mux1~0_combout ;
wire \bcd1_unit|Mux0~0_combout ;
wire \bcd0_unit|Mux6~0_combout ;
wire \bcd0_unit|Mux5~0_combout ;
wire \bcd0_unit|Mux4~0_combout ;
wire \bcd0_unit|Mux3~0_combout ;
wire \bcd0_unit|Mux2~0_combout ;
wire \bcd0_unit|Mux1~0_combout ;
wire \bcd0_unit|Mux0~0_combout ;
wire \sap1_unit|mem_addr_reg[3]~0_combout ;
wire \sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ;
wire [9:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [3:0] \bin2bcd_unit|bcd2_reg ;
wire [3:0] \sap1_unit|pc_reg ;
wire [8:0] \sap1_unit|ac_reg ;
wire [7:0] \sap1_unit|memory_leds ;
wire [12:0] \bin2bcd_unit|p2s_reg ;
wire [3:0] \bin2bcd_unit|bcd3_reg ;
wire [7:0] \sap1_unit|inst_reg ;
wire [3:0] \bin2bcd_unit|n_reg ;
wire [3:0] \sap1_unit|mem_addr ;
wire [3:0] \bin2bcd_unit|bcd1_reg ;
wire [3:0] \bin2bcd_unit|bcd0_reg ;

wire [7:0] \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \sap1_unit|Add1~12 (
// Equation(s):
// \sap1_unit|Add1~12_combout  = ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  $ (\sap1_unit|ac_reg [6] $ (!\sap1_unit|Add1~11 )))) # (GND)
// \sap1_unit|Add1~13  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  & ((\sap1_unit|ac_reg [6]) # (!\sap1_unit|Add1~11 ))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  & (\sap1_unit|ac_reg [6] & !\sap1_unit|Add1~11 )))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\sap1_unit|ac_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~11 ),
	.combout(\sap1_unit|Add1~12_combout ),
	.cout(\sap1_unit|Add1~13 ));
// synopsys translate_off
defparam \sap1_unit|Add1~12 .lut_mask = 16'h698E;
defparam \sap1_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneii_lcell_comb \sap1_unit|memory_write_reg~0 (
// Equation(s):
// \sap1_unit|memory_write_reg~0_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & (\sap1_unit|state_reg.execute_sta~regout )) # (!\SW~combout [9] & ((!\KEY~combout [1]))))) # (!\sap1_unit|state_reg.mem_write~regout  & 
// (\sap1_unit|state_reg.execute_sta~regout ))

	.dataa(\sap1_unit|state_reg.execute_sta~regout ),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\KEY~combout [1]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|memory_write_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_write_reg~0 .lut_mask = 16'hAA2E;
defparam \sap1_unit|memory_write_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneii_lcell_comb \sap1_unit|Mux1~1 (
// Equation(s):
// \sap1_unit|Mux1~1_combout  = (!\sap1_unit|inst_reg [7] & (!\sap1_unit|inst_reg [6] & (\sap1_unit|inst_reg [5] & \sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~1 .lut_mask = 16'h1000;
defparam \sap1_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneii_lcell_comb \sap1_unit|Mux1~3 (
// Equation(s):
// \sap1_unit|Mux1~3_combout  = (!\sap1_unit|inst_reg [7] & (!\sap1_unit|inst_reg [6] & (\sap1_unit|inst_reg [5] & !\sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~3 .lut_mask = 16'h0010;
defparam \sap1_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \sap1_unit|mem_addr[3]~4 (
// Equation(s):
// \sap1_unit|mem_addr[3]~4_combout  = (\sap1_unit|state_reg.execute_jz~regout ) # ((\sap1_unit|state_reg.execute_jc~regout ) # (!\sap1_unit|state_reg.mem_write~regout ))

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.execute_jz~regout ),
	.datac(\sap1_unit|state_reg.execute_jc~regout ),
	.datad(\sap1_unit|state_reg.mem_write~regout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[3]~4 .lut_mask = 16'hFCFF;
defparam \sap1_unit|mem_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N25
cycloneii_lcell_ff \sap1_unit|state_reg.execute_hlt (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|state_reg.execute_hlt~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_hlt~regout ));

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \sap1_unit|pc_reg[3]~0 (
// Equation(s):
// \sap1_unit|pc_reg[3]~0_combout  = (\sap1_unit|state_reg.execute_jz~regout  & (((!\sap1_unit|cf_reg~regout  & \sap1_unit|state_reg.execute_jc~regout )) # (!\sap1_unit|zf_reg~regout ))) # (!\sap1_unit|state_reg.execute_jz~regout  & 
// (!\sap1_unit|cf_reg~regout  & (\sap1_unit|state_reg.execute_jc~regout )))

	.dataa(\sap1_unit|state_reg.execute_jz~regout ),
	.datab(\sap1_unit|cf_reg~regout ),
	.datac(\sap1_unit|state_reg.execute_jc~regout ),
	.datad(\sap1_unit|zf_reg~regout ),
	.cin(gnd),
	.combout(\sap1_unit|pc_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|pc_reg[3]~0 .lut_mask = 16'h30BA;
defparam \sap1_unit|pc_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneii_lcell_comb \sap1_unit|Equal0~0 (
// Equation(s):
// \sap1_unit|Equal0~0_combout  = (!\sap1_unit|ac_reg [3] & (!\sap1_unit|ac_reg [2] & (!\sap1_unit|ac_reg [8] & !\sap1_unit|ac_reg [1])))

	.dataa(\sap1_unit|ac_reg [3]),
	.datab(\sap1_unit|ac_reg [2]),
	.datac(\sap1_unit|ac_reg [8]),
	.datad(\sap1_unit|ac_reg [1]),
	.cin(gnd),
	.combout(\sap1_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \sap1_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneii_lcell_comb \sap1_unit|Selector2~0 (
// Equation(s):
// \sap1_unit|Selector2~0_combout  = (\sap1_unit|state_reg.fetch~regout  & (\sap1_unit|pc_reg [1] $ (\sap1_unit|pc_reg [0])))

	.dataa(\sap1_unit|pc_reg [1]),
	.datab(\sap1_unit|state_reg.fetch~regout ),
	.datac(vcc),
	.datad(\sap1_unit|pc_reg [0]),
	.cin(gnd),
	.combout(\sap1_unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector2~0 .lut_mask = 16'h4488;
defparam \sap1_unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneii_lcell_comb \sap1_unit|Mux1~9 (
// Equation(s):
// \sap1_unit|Mux1~9_combout  = (\sap1_unit|inst_reg [7] & (\sap1_unit|inst_reg [6] & (\sap1_unit|inst_reg [5] & \sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~9 .lut_mask = 16'h8000;
defparam \sap1_unit|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneii_lcell_comb \sap1_unit|state_reg.execute_hlt~0 (
// Equation(s):
// \sap1_unit|state_reg.execute_hlt~0_combout  = (\sap1_unit|state_reg.decode~regout  & ((\sap1_unit|Mux1~9_combout ))) # (!\sap1_unit|state_reg.decode~regout  & (\sap1_unit|state_reg.execute_hlt~regout ))

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(\sap1_unit|state_reg.execute_hlt~regout ),
	.datad(\sap1_unit|Mux1~9_combout ),
	.cin(gnd),
	.combout(\sap1_unit|state_reg.execute_hlt~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|state_reg.execute_hlt~0 .lut_mask = 16'hFC30;
defparam \sap1_unit|state_reg.execute_hlt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \sap1_unit|mem_addr[3]~4clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\sap1_unit|mem_addr[3]~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sap1_unit|mem_addr[3]~4clkctrl_outclk ));
// synopsys translate_off
defparam \sap1_unit|mem_addr[3]~4clkctrl .clock_type = "global clock";
defparam \sap1_unit|mem_addr[3]~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N12
cycloneii_lcell_comb \bin2bcd_unit|Selector11~0 (
// Equation(s):
// \bin2bcd_unit|Selector11~0_combout  = (\bin2bcd_unit|bcd1_reg [2] & (!\bin2bcd_unit|bcd1_reg [0] & (!\bin2bcd_unit|bcd1_reg [1]))) # (!\bin2bcd_unit|bcd1_reg [2] & (\bin2bcd_unit|bcd1_reg [3] & ((\bin2bcd_unit|bcd1_reg [0]) # (\bin2bcd_unit|bcd1_reg 
// [1]))))

	.dataa(\bin2bcd_unit|bcd1_reg [0]),
	.datab(\bin2bcd_unit|bcd1_reg [1]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector11~0 .lut_mask = 16'h11E0;
defparam \bin2bcd_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \sap1_unit|Selector13~0 (
// Equation(s):
// \sap1_unit|Selector13~0_combout  = (!\SW~combout [9]) # (!\sap1_unit|state_reg.mem_write~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.mem_write~regout ),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector13~0 .lut_mask = 16'h0FFF;
defparam \sap1_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N15
cycloneii_lcell_ff \sap1_unit|state_reg.reset_pc (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|Selector13~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.reset_pc~regout ));

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \sap1_unit|Selector28~0 (
// Equation(s):
// \sap1_unit|Selector28~0_combout  = (!\SW~combout [9] & ((\sap1_unit|state_reg.mem_write~regout ) # (!\sap1_unit|state_reg.reset_pc~regout )))

	.dataa(\sap1_unit|state_reg.mem_write~regout ),
	.datab(\sap1_unit|state_reg.reset_pc~regout ),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector28~0 .lut_mask = 16'h00BB;
defparam \sap1_unit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \sap1_unit|state_reg.mem_write (
	.clk(\CLOCK_50~combout ),
	.datain(gnd),
	.sdata(\sap1_unit|Selector28~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.mem_write~regout ));

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \sap1_unit|mem_read_val[0]~0 (
// Equation(s):
// \sap1_unit|mem_read_val[0]~0_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & (\sap1_unit|ac_reg [0])) # (!\SW~combout [9] & ((\SW~combout [0]))))) # (!\sap1_unit|state_reg.mem_write~regout  & (\sap1_unit|ac_reg [0]))

	.dataa(\sap1_unit|ac_reg [0]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[0]~0 .lut_mask = 16'hAAE2;
defparam \sap1_unit|mem_read_val[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneii_lcell_comb \sap1_unit|Selector3~0 (
// Equation(s):
// \sap1_unit|Selector3~0_combout  = (\sap1_unit|state_reg.fetch~regout  & (((!\sap1_unit|pc_reg [0])))) # (!\sap1_unit|state_reg.fetch~regout  & (\sap1_unit|state_reg.reset_pc~regout  & ((\sap1_unit|inst_reg [0]))))

	.dataa(\sap1_unit|state_reg.reset_pc~regout ),
	.datab(\sap1_unit|state_reg.fetch~regout ),
	.datac(\sap1_unit|pc_reg [0]),
	.datad(\sap1_unit|inst_reg [0]),
	.cin(gnd),
	.combout(\sap1_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector3~0 .lut_mask = 16'h2E0C;
defparam \sap1_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneii_lcell_comb \sap1_unit|Selector18~0 (
// Equation(s):
// \sap1_unit|Selector18~0_combout  = (\sap1_unit|Mux1~1_combout  & \sap1_unit|state_reg.decode~regout )

	.dataa(\sap1_unit|Mux1~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\sap1_unit|state_reg.decode~regout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector18~0 .lut_mask = 16'hAA00;
defparam \sap1_unit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N23
cycloneii_lcell_ff \sap1_unit|state_reg.execute_sub (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_sub~regout ));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \sap1_unit|mem_read_val[2]~2 (
// Equation(s):
// \sap1_unit|mem_read_val[2]~2_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & (\sap1_unit|ac_reg [2])) # (!\SW~combout [9] & ((\SW~combout [2]))))) # (!\sap1_unit|state_reg.mem_write~regout  & (\sap1_unit|ac_reg [2]))

	.dataa(\sap1_unit|ac_reg [2]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[2]~2 .lut_mask = 16'hAAE2;
defparam \sap1_unit|mem_read_val[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneii_lcell_comb \sap1_unit|mem_read_val[3]~3 (
// Equation(s):
// \sap1_unit|mem_read_val[3]~3_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & (\sap1_unit|ac_reg [3])) # (!\SW~combout [9] & ((\SW~combout [3]))))) # (!\sap1_unit|state_reg.mem_write~regout  & (\sap1_unit|ac_reg [3]))

	.dataa(\sap1_unit|ac_reg [3]),
	.datab(\SW~combout [3]),
	.datac(\sap1_unit|state_reg.mem_write~regout ),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[3]~3 .lut_mask = 16'hAACA;
defparam \sap1_unit|mem_read_val[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneii_lcell_comb \sap1_unit|Selector17~0 (
// Equation(s):
// \sap1_unit|Selector17~0_combout  = (\sap1_unit|Mux1~3_combout  & \sap1_unit|state_reg.decode~regout )

	.dataa(\sap1_unit|Mux1~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\sap1_unit|state_reg.decode~regout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector17~0 .lut_mask = 16'hAA00;
defparam \sap1_unit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N11
cycloneii_lcell_ff \sap1_unit|state_reg.execute_add (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_add~regout ));

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \sap1_unit|mem_read_val[6]~6 (
// Equation(s):
// \sap1_unit|mem_read_val[6]~6_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & (\sap1_unit|ac_reg [6])) # (!\SW~combout [9] & ((\SW~combout [6]))))) # (!\sap1_unit|state_reg.mem_write~regout  & (\sap1_unit|ac_reg [6]))

	.dataa(\sap1_unit|ac_reg [6]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [9]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[6]~6 .lut_mask = 16'hAEA2;
defparam \sap1_unit|mem_read_val[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \sap1_unit|ac_reg[6]~2 (
// Equation(s):
// \sap1_unit|ac_reg[6]~2_combout  = (\sap1_unit|state_reg.execute_add~regout  & (\sap1_unit|Add1~12_combout )) # (!\sap1_unit|state_reg.execute_add~regout  & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\sap1_unit|Add1~12_combout ),
	.datab(\sap1_unit|state_reg.execute_add~regout ),
	.datac(vcc),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[6]~2 .lut_mask = 16'hBB88;
defparam \sap1_unit|ac_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \sap1_unit|Add2~0 (
// Equation(s):
// \sap1_unit|Add2~0_combout  = (\sap1_unit|ac_reg [0] & ((GND) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\sap1_unit|ac_reg [0] & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (GND)))
// \sap1_unit|Add2~1  = CARRY((\sap1_unit|ac_reg [0]) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\sap1_unit|ac_reg [0]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\sap1_unit|Add2~0_combout ),
	.cout(\sap1_unit|Add2~1 ));
// synopsys translate_off
defparam \sap1_unit|Add2~0 .lut_mask = 16'h66BB;
defparam \sap1_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \sap1_unit|Add2~2 (
// Equation(s):
// \sap1_unit|Add2~2_combout  = (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & ((\sap1_unit|ac_reg [1] & (!\sap1_unit|Add2~1 )) # (!\sap1_unit|ac_reg [1] & ((\sap1_unit|Add2~1 ) # (GND))))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  
// & ((\sap1_unit|ac_reg [1] & (\sap1_unit|Add2~1  & VCC)) # (!\sap1_unit|ac_reg [1] & (!\sap1_unit|Add2~1 ))))
// \sap1_unit|Add2~3  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & ((!\sap1_unit|Add2~1 ) # (!\sap1_unit|ac_reg [1]))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & (!\sap1_unit|ac_reg [1] & !\sap1_unit|Add2~1 )))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\sap1_unit|ac_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~1 ),
	.combout(\sap1_unit|Add2~2_combout ),
	.cout(\sap1_unit|Add2~3 ));
// synopsys translate_off
defparam \sap1_unit|Add2~2 .lut_mask = 16'h692B;
defparam \sap1_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \sap1_unit|Add2~4 (
// Equation(s):
// \sap1_unit|Add2~4_combout  = ((\sap1_unit|ac_reg [2] $ (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2  $ (\sap1_unit|Add2~3 )))) # (GND)
// \sap1_unit|Add2~5  = CARRY((\sap1_unit|ac_reg [2] & ((!\sap1_unit|Add2~3 ) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ))) # (!\sap1_unit|ac_reg [2] & (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2  & !\sap1_unit|Add2~3 )))

	.dataa(\sap1_unit|ac_reg [2]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~3 ),
	.combout(\sap1_unit|Add2~4_combout ),
	.cout(\sap1_unit|Add2~5 ));
// synopsys translate_off
defparam \sap1_unit|Add2~4 .lut_mask = 16'h962B;
defparam \sap1_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneii_lcell_comb \sap1_unit|Add2~6 (
// Equation(s):
// \sap1_unit|Add2~6_combout  = (\sap1_unit|ac_reg [3] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (!\sap1_unit|Add2~5 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (\sap1_unit|Add2~5  & VCC)))) # (!\sap1_unit|ac_reg [3] & 
// ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & ((\sap1_unit|Add2~5 ) # (GND))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (!\sap1_unit|Add2~5 ))))
// \sap1_unit|Add2~7  = CARRY((\sap1_unit|ac_reg [3] & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & !\sap1_unit|Add2~5 )) # (!\sap1_unit|ac_reg [3] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ) # (!\sap1_unit|Add2~5 ))))

	.dataa(\sap1_unit|ac_reg [3]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~5 ),
	.combout(\sap1_unit|Add2~6_combout ),
	.cout(\sap1_unit|Add2~7 ));
// synopsys translate_off
defparam \sap1_unit|Add2~6 .lut_mask = 16'h694D;
defparam \sap1_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \sap1_unit|Add2~8 (
// Equation(s):
// \sap1_unit|Add2~8_combout  = ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  $ (\sap1_unit|ac_reg [4] $ (\sap1_unit|Add2~7 )))) # (GND)
// \sap1_unit|Add2~9  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  & (\sap1_unit|ac_reg [4] & !\sap1_unit|Add2~7 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  & ((\sap1_unit|ac_reg [4]) # (!\sap1_unit|Add2~7 ))))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\sap1_unit|ac_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~7 ),
	.combout(\sap1_unit|Add2~8_combout ),
	.cout(\sap1_unit|Add2~9 ));
// synopsys translate_off
defparam \sap1_unit|Add2~8 .lut_mask = 16'h964D;
defparam \sap1_unit|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneii_lcell_comb \sap1_unit|Add2~10 (
// Equation(s):
// \sap1_unit|Add2~10_combout  = (\sap1_unit|ac_reg [5] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & (!\sap1_unit|Add2~9 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & (\sap1_unit|Add2~9  & VCC)))) # (!\sap1_unit|ac_reg [5] & 
// ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & ((\sap1_unit|Add2~9 ) # (GND))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & (!\sap1_unit|Add2~9 ))))
// \sap1_unit|Add2~11  = CARRY((\sap1_unit|ac_reg [5] & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & !\sap1_unit|Add2~9 )) # (!\sap1_unit|ac_reg [5] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ) # (!\sap1_unit|Add2~9 ))))

	.dataa(\sap1_unit|ac_reg [5]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~9 ),
	.combout(\sap1_unit|Add2~10_combout ),
	.cout(\sap1_unit|Add2~11 ));
// synopsys translate_off
defparam \sap1_unit|Add2~10 .lut_mask = 16'h694D;
defparam \sap1_unit|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneii_lcell_comb \sap1_unit|Add2~12 (
// Equation(s):
// \sap1_unit|Add2~12_combout  = ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  $ (\sap1_unit|ac_reg [6] $ (\sap1_unit|Add2~11 )))) # (GND)
// \sap1_unit|Add2~13  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  & (\sap1_unit|ac_reg [6] & !\sap1_unit|Add2~11 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6  & ((\sap1_unit|ac_reg [6]) # (!\sap1_unit|Add2~11 ))))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\sap1_unit|ac_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~11 ),
	.combout(\sap1_unit|Add2~12_combout ),
	.cout(\sap1_unit|Add2~13 ));
// synopsys translate_off
defparam \sap1_unit|Add2~12 .lut_mask = 16'h964D;
defparam \sap1_unit|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y11_N3
cycloneii_lcell_ff \sap1_unit|inst_reg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [4]));

// Location: LCCOMB_X13_Y11_N6
cycloneii_lcell_comb \sap1_unit|Mux1~2 (
// Equation(s):
// \sap1_unit|Mux1~2_combout  = (!\sap1_unit|inst_reg [7] & (\sap1_unit|inst_reg [6] & (!\sap1_unit|inst_reg [5] & \sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~2 .lut_mask = 16'h0400;
defparam \sap1_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneii_lcell_comb \sap1_unit|Selector21~0 (
// Equation(s):
// \sap1_unit|Selector21~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~2_combout )

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Mux1~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector21~0 .lut_mask = 16'hCC00;
defparam \sap1_unit|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N5
cycloneii_lcell_ff \sap1_unit|state_reg.execute_ldi (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_ldi~regout ));

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \sap1_unit|ac_reg[1]~6 (
// Equation(s):
// \sap1_unit|ac_reg[1]~6_combout  = (\sap1_unit|state_reg.reset_pc~regout  & (((\sap1_unit|state_reg.execute_ldi~regout )) # (!\sap1_unit|WideOr1~0_combout ))) # (!\sap1_unit|state_reg.reset_pc~regout  & (((\SW~combout [9]))))

	.dataa(\sap1_unit|WideOr1~0_combout ),
	.datab(\sap1_unit|state_reg.reset_pc~regout ),
	.datac(\SW~combout [9]),
	.datad(\sap1_unit|state_reg.execute_ldi~regout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[1]~6 .lut_mask = 16'hFC74;
defparam \sap1_unit|ac_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N31
cycloneii_lcell_ff \sap1_unit|ac_reg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|ac_reg[6]~2_combout ),
	.sdata(\sap1_unit|Add2~12_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\sap1_unit|WideOr1~0_combout ),
	.sload(\sap1_unit|state_reg.execute_sub~regout ),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [6]));

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \sap1_unit|Add1~10 (
// Equation(s):
// \sap1_unit|Add1~10_combout  = (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & ((\sap1_unit|ac_reg [5] & (\sap1_unit|Add1~9  & VCC)) # (!\sap1_unit|ac_reg [5] & (!\sap1_unit|Add1~9 )))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & 
// ((\sap1_unit|ac_reg [5] & (!\sap1_unit|Add1~9 )) # (!\sap1_unit|ac_reg [5] & ((\sap1_unit|Add1~9 ) # (GND)))))
// \sap1_unit|Add1~11  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & (!\sap1_unit|ac_reg [5] & !\sap1_unit|Add1~9 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5  & ((!\sap1_unit|Add1~9 ) # (!\sap1_unit|ac_reg [5]))))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\sap1_unit|ac_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~9 ),
	.combout(\sap1_unit|Add1~10_combout ),
	.cout(\sap1_unit|Add1~11 ));
// synopsys translate_off
defparam \sap1_unit|Add1~10 .lut_mask = 16'h9617;
defparam \sap1_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \sap1_unit|Add1~14 (
// Equation(s):
// \sap1_unit|Add1~14_combout  = (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((\sap1_unit|ac_reg [7] & (\sap1_unit|Add1~13  & VCC)) # (!\sap1_unit|ac_reg [7] & (!\sap1_unit|Add1~13 )))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & 
// ((\sap1_unit|ac_reg [7] & (!\sap1_unit|Add1~13 )) # (!\sap1_unit|ac_reg [7] & ((\sap1_unit|Add1~13 ) # (GND)))))
// \sap1_unit|Add1~15  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & (!\sap1_unit|ac_reg [7] & !\sap1_unit|Add1~13 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((!\sap1_unit|Add1~13 ) # (!\sap1_unit|ac_reg [7]))))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\sap1_unit|ac_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~13 ),
	.combout(\sap1_unit|Add1~14_combout ),
	.cout(\sap1_unit|Add1~15 ));
// synopsys translate_off
defparam \sap1_unit|Add1~14 .lut_mask = 16'h9617;
defparam \sap1_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \sap1_unit|ac_reg[7]~3 (
// Equation(s):
// \sap1_unit|ac_reg[7]~3_combout  = (\sap1_unit|state_reg.execute_add~regout  & ((\sap1_unit|Add1~14_combout ))) # (!\sap1_unit|state_reg.execute_add~regout  & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\sap1_unit|state_reg.execute_add~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[7]~3 .lut_mask = 16'hEE22;
defparam \sap1_unit|ac_reg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneii_lcell_comb \sap1_unit|Add2~14 (
// Equation(s):
// \sap1_unit|Add2~14_combout  = (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((\sap1_unit|ac_reg [7] & (!\sap1_unit|Add2~13 )) # (!\sap1_unit|ac_reg [7] & ((\sap1_unit|Add2~13 ) # (GND))))) # 
// (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((\sap1_unit|ac_reg [7] & (\sap1_unit|Add2~13  & VCC)) # (!\sap1_unit|ac_reg [7] & (!\sap1_unit|Add2~13 ))))
// \sap1_unit|Add2~15  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((!\sap1_unit|Add2~13 ) # (!\sap1_unit|ac_reg [7]))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7  & (!\sap1_unit|ac_reg [7] & !\sap1_unit|Add2~13 )))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\sap1_unit|ac_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~13 ),
	.combout(\sap1_unit|Add2~14_combout ),
	.cout(\sap1_unit|Add2~15 ));
// synopsys translate_off
defparam \sap1_unit|Add2~14 .lut_mask = 16'h692B;
defparam \sap1_unit|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \sap1_unit|ac_reg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|ac_reg[7]~3_combout ),
	.sdata(\sap1_unit|Add2~14_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\sap1_unit|WideOr1~0_combout ),
	.sload(\sap1_unit|state_reg.execute_sub~regout ),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [7]));

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \sap1_unit|mem_read_val[7]~7 (
// Equation(s):
// \sap1_unit|mem_read_val[7]~7_combout  = (\SW~combout [9] & (((\sap1_unit|ac_reg [7])))) # (!\SW~combout [9] & ((\sap1_unit|state_reg.mem_write~regout  & (\SW~combout [7])) # (!\sap1_unit|state_reg.mem_write~regout  & ((\sap1_unit|ac_reg [7])))))

	.dataa(\SW~combout [7]),
	.datab(\sap1_unit|ac_reg [7]),
	.datac(\SW~combout [9]),
	.datad(\sap1_unit|state_reg.mem_write~regout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[7]~7 .lut_mask = 16'hCACC;
defparam \sap1_unit|mem_read_val[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y11
cycloneii_ram_block \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\sap1_unit|memory_write_reg~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\sap1_unit|mem_read_val[7]~7_combout ,\sap1_unit|mem_read_val[6]~6_combout ,\sap1_unit|mem_read_val[5]~5_combout ,\sap1_unit|mem_read_val[4]~4_combout ,\sap1_unit|mem_read_val[3]~3_combout ,\sap1_unit|mem_read_val[2]~2_combout ,
\sap1_unit|mem_read_val[1]~1_combout ,\sap1_unit|mem_read_val[0]~0_combout }),
	.portaaddr({\sap1_unit|mem_addr_reg[3]~4_combout ,\sap1_unit|mem_addr_reg[2]~3_combout ,\sap1_unit|mem_addr_reg[1]~2_combout ,\sap1_unit|mem_addr_reg[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\sap1_unit|mem_addr_reg[3]~4_combout ,\sap1_unit|mem_addr_reg[2]~3_combout ,\sap1_unit|mem_addr_reg[1]~2_combout ,\sap1_unit|mem_addr_reg[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sap_1_2:sap1_unit|altera_one_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_4lg1:auto_generated|ALTSYNCRAM";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \sap1_unit|ac_reg[1]~4 (
// Equation(s):
// \sap1_unit|ac_reg[1]~4_combout  = (\sap1_unit|state_reg.execute_ldi~regout ) # (\sap1_unit|state_reg.execute_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|state_reg.execute_sub~regout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[1]~4 .lut_mask = 16'hFFF0;
defparam \sap1_unit|ac_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \sap1_unit|ac_reg[1]~5 (
// Equation(s):
// \sap1_unit|ac_reg[1]~5_combout  = (\sap1_unit|state_reg.execute_ldi~regout ) # ((!\sap1_unit|state_reg.execute_sub~regout  & \sap1_unit|state_reg.execute_add~regout ))

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.execute_sub~regout ),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|state_reg.execute_add~regout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[1]~5 .lut_mask = 16'hF3F0;
defparam \sap1_unit|ac_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \sap1_unit|Add1~0 (
// Equation(s):
// \sap1_unit|Add1~0_combout  = (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\sap1_unit|ac_reg [0] $ (VCC))) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\sap1_unit|ac_reg [0] & VCC))
// \sap1_unit|Add1~1  = CARRY((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & \sap1_unit|ac_reg [0]))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\sap1_unit|ac_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\sap1_unit|Add1~0_combout ),
	.cout(\sap1_unit|Add1~1 ));
// synopsys translate_off
defparam \sap1_unit|Add1~0 .lut_mask = 16'h6688;
defparam \sap1_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \sap1_unit|Selector12~0 (
// Equation(s):
// \sap1_unit|Selector12~0_combout  = (\sap1_unit|ac_reg[1]~5_combout  & (((\sap1_unit|ac_reg[1]~4_combout ) # (\sap1_unit|Add1~0_combout )))) # (!\sap1_unit|ac_reg[1]~5_combout  & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// (!\sap1_unit|ac_reg[1]~4_combout )))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\sap1_unit|ac_reg[1]~5_combout ),
	.datac(\sap1_unit|ac_reg[1]~4_combout ),
	.datad(\sap1_unit|Add1~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector12~0 .lut_mask = 16'hCEC2;
defparam \sap1_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \sap1_unit|Selector12~1 (
// Equation(s):
// \sap1_unit|Selector12~1_combout  = (\sap1_unit|ac_reg[1]~4_combout  & ((\sap1_unit|Selector12~0_combout  & (\sap1_unit|inst_reg [0])) # (!\sap1_unit|Selector12~0_combout  & ((\sap1_unit|Add2~0_combout ))))) # (!\sap1_unit|ac_reg[1]~4_combout  & 
// (((\sap1_unit|Selector12~0_combout ))))

	.dataa(\sap1_unit|inst_reg [0]),
	.datab(\sap1_unit|ac_reg[1]~4_combout ),
	.datac(\sap1_unit|Selector12~0_combout ),
	.datad(\sap1_unit|Add2~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector12~1 .lut_mask = 16'hBCB0;
defparam \sap1_unit|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \sap1_unit|Selector12~2 (
// Equation(s):
// \sap1_unit|Selector12~2_combout  = (\sap1_unit|Selector12~1_combout  & ((\sap1_unit|state_reg.execute_ldi~regout ) # (!\sap1_unit|WideOr1~0_combout )))

	.dataa(vcc),
	.datab(\sap1_unit|WideOr1~0_combout ),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|Selector12~1_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector12~2 .lut_mask = 16'hF300;
defparam \sap1_unit|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N17
cycloneii_lcell_ff \sap1_unit|ac_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector12~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [0]));

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \sap1_unit|Add1~2 (
// Equation(s):
// \sap1_unit|Add1~2_combout  = (\sap1_unit|ac_reg [1] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & (\sap1_unit|Add1~1  & VCC)) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & (!\sap1_unit|Add1~1 )))) # (!\sap1_unit|ac_reg [1] & 
// ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & (!\sap1_unit|Add1~1 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & ((\sap1_unit|Add1~1 ) # (GND)))))
// \sap1_unit|Add1~3  = CARRY((\sap1_unit|ac_reg [1] & (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1  & !\sap1_unit|Add1~1 )) # (!\sap1_unit|ac_reg [1] & ((!\sap1_unit|Add1~1 ) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\sap1_unit|ac_reg [1]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~1 ),
	.combout(\sap1_unit|Add1~2_combout ),
	.cout(\sap1_unit|Add1~3 ));
// synopsys translate_off
defparam \sap1_unit|Add1~2 .lut_mask = 16'h9617;
defparam \sap1_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \sap1_unit|Add1~4 (
// Equation(s):
// \sap1_unit|Add1~4_combout  = ((\sap1_unit|ac_reg [2] $ (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2  $ (!\sap1_unit|Add1~3 )))) # (GND)
// \sap1_unit|Add1~5  = CARRY((\sap1_unit|ac_reg [2] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ) # (!\sap1_unit|Add1~3 ))) # (!\sap1_unit|ac_reg [2] & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2  & !\sap1_unit|Add1~3 )))

	.dataa(\sap1_unit|ac_reg [2]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~3 ),
	.combout(\sap1_unit|Add1~4_combout ),
	.cout(\sap1_unit|Add1~5 ));
// synopsys translate_off
defparam \sap1_unit|Add1~4 .lut_mask = 16'h698E;
defparam \sap1_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \sap1_unit|Add1~6 (
// Equation(s):
// \sap1_unit|Add1~6_combout  = (\sap1_unit|ac_reg [3] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (\sap1_unit|Add1~5  & VCC)) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (!\sap1_unit|Add1~5 )))) # (!\sap1_unit|ac_reg [3] & 
// ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & (!\sap1_unit|Add1~5 )) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & ((\sap1_unit|Add1~5 ) # (GND)))))
// \sap1_unit|Add1~7  = CARRY((\sap1_unit|ac_reg [3] & (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3  & !\sap1_unit|Add1~5 )) # (!\sap1_unit|ac_reg [3] & ((!\sap1_unit|Add1~5 ) # (!\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\sap1_unit|ac_reg [3]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~5 ),
	.combout(\sap1_unit|Add1~6_combout ),
	.cout(\sap1_unit|Add1~7 ));
// synopsys translate_off
defparam \sap1_unit|Add1~6 .lut_mask = 16'h9617;
defparam \sap1_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \sap1_unit|Add1~8 (
// Equation(s):
// \sap1_unit|Add1~8_combout  = ((\sap1_unit|ac_reg [4] $ (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  $ (!\sap1_unit|Add1~7 )))) # (GND)
// \sap1_unit|Add1~9  = CARRY((\sap1_unit|ac_reg [4] & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ) # (!\sap1_unit|Add1~7 ))) # (!\sap1_unit|ac_reg [4] & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4  & !\sap1_unit|Add1~7 )))

	.dataa(\sap1_unit|ac_reg [4]),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~7 ),
	.combout(\sap1_unit|Add1~8_combout ),
	.cout(\sap1_unit|Add1~9 ));
// synopsys translate_off
defparam \sap1_unit|Add1~8 .lut_mask = 16'h698E;
defparam \sap1_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \sap1_unit|ac_reg[5]~1 (
// Equation(s):
// \sap1_unit|ac_reg[5]~1_combout  = (\sap1_unit|state_reg.execute_add~regout  & ((\sap1_unit|Add1~10_combout ))) # (!\sap1_unit|state_reg.execute_add~regout  & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\sap1_unit|Add1~10_combout ),
	.datac(vcc),
	.datad(\sap1_unit|state_reg.execute_add~regout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[5]~1 .lut_mask = 16'hCCAA;
defparam \sap1_unit|ac_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N5
cycloneii_lcell_ff \sap1_unit|ac_reg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|ac_reg[5]~1_combout ),
	.sdata(\sap1_unit|Add2~10_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\sap1_unit|WideOr1~0_combout ),
	.sload(\sap1_unit|state_reg.execute_sub~regout ),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [5]));

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \sap1_unit|mem_read_val[5]~5 (
// Equation(s):
// \sap1_unit|mem_read_val[5]~5_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|ac_reg [5]))) # (!\SW~combout [9] & (\SW~combout [5])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|ac_reg [5]))))

	.dataa(\sap1_unit|state_reg.mem_write~regout ),
	.datab(\SW~combout [5]),
	.datac(\sap1_unit|ac_reg [5]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[5]~5 .lut_mask = 16'hF0D8;
defparam \sap1_unit|mem_read_val[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneii_lcell_comb \sap1_unit|ac_reg[4]~0 (
// Equation(s):
// \sap1_unit|ac_reg[4]~0_combout  = (\sap1_unit|state_reg.execute_add~regout  & ((\sap1_unit|Add1~8_combout ))) # (!\sap1_unit|state_reg.execute_add~regout  & (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\sap1_unit|state_reg.execute_add~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\sap1_unit|ac_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|ac_reg[4]~0 .lut_mask = 16'hEE22;
defparam \sap1_unit|ac_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N5
cycloneii_lcell_ff \sap1_unit|ac_reg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|ac_reg[4]~0_combout ),
	.sdata(\sap1_unit|Add2~8_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\sap1_unit|WideOr1~0_combout ),
	.sload(\sap1_unit|state_reg.execute_sub~regout ),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [4]));

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \sap1_unit|mem_read_val[4]~4 (
// Equation(s):
// \sap1_unit|mem_read_val[4]~4_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|ac_reg [4]))) # (!\SW~combout [9] & (\SW~combout [4])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|ac_reg [4]))))

	.dataa(\sap1_unit|state_reg.mem_write~regout ),
	.datab(\SW~combout [4]),
	.datac(\sap1_unit|ac_reg [4]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[4]~4 .lut_mask = 16'hF0D8;
defparam \sap1_unit|mem_read_val[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N17
cycloneii_lcell_ff \sap1_unit|inst_reg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [5]));

// Location: LCCOMB_X13_Y11_N30
cycloneii_lcell_comb \sap1_unit|Mux1~4 (
// Equation(s):
// \sap1_unit|Mux1~4_combout  = (!\sap1_unit|inst_reg [7] & (!\sap1_unit|inst_reg [6] & (!\sap1_unit|inst_reg [5] & \sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~4 .lut_mask = 16'h0100;
defparam \sap1_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneii_lcell_comb \sap1_unit|Selector27~0 (
// Equation(s):
// \sap1_unit|Selector27~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~4_combout )

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Mux1~4_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector27~0 .lut_mask = 16'hCC00;
defparam \sap1_unit|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N17
cycloneii_lcell_ff \sap1_unit|state_reg.execute_lda (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_lda~regout ));

// Location: LCCOMB_X13_Y11_N26
cycloneii_lcell_comb \sap1_unit|WideOr1~0 (
// Equation(s):
// \sap1_unit|WideOr1~0_combout  = (!\sap1_unit|state_reg.execute_sub~regout  & (!\sap1_unit|state_reg.execute_lda~regout  & !\sap1_unit|state_reg.execute_add~regout ))

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.execute_sub~regout ),
	.datac(\sap1_unit|state_reg.execute_lda~regout ),
	.datad(\sap1_unit|state_reg.execute_add~regout ),
	.cin(gnd),
	.combout(\sap1_unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|WideOr1~0 .lut_mask = 16'h0003;
defparam \sap1_unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \sap1_unit|Selector11~0 (
// Equation(s):
// \sap1_unit|Selector11~0_combout  = (\sap1_unit|ac_reg[1]~5_combout  & ((\sap1_unit|ac_reg[1]~4_combout  & (\sap1_unit|inst_reg [1])) # (!\sap1_unit|ac_reg[1]~4_combout  & ((\sap1_unit|Add1~2_combout ))))) # (!\sap1_unit|ac_reg[1]~5_combout  & 
// (((\sap1_unit|ac_reg[1]~4_combout ))))

	.dataa(\sap1_unit|inst_reg [1]),
	.datab(\sap1_unit|ac_reg[1]~5_combout ),
	.datac(\sap1_unit|ac_reg[1]~4_combout ),
	.datad(\sap1_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector11~0 .lut_mask = 16'hBCB0;
defparam \sap1_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \sap1_unit|Selector11~1 (
// Equation(s):
// \sap1_unit|Selector11~1_combout  = (\sap1_unit|ac_reg[1]~5_combout  & (((\sap1_unit|Selector11~0_combout )))) # (!\sap1_unit|ac_reg[1]~5_combout  & ((\sap1_unit|Selector11~0_combout  & ((\sap1_unit|Add2~2_combout ))) # (!\sap1_unit|Selector11~0_combout  & 
// (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\sap1_unit|ac_reg[1]~5_combout ),
	.datab(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\sap1_unit|Add2~2_combout ),
	.datad(\sap1_unit|Selector11~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector11~1 .lut_mask = 16'hFA44;
defparam \sap1_unit|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \sap1_unit|Selector11~2 (
// Equation(s):
// \sap1_unit|Selector11~2_combout  = (\sap1_unit|Selector11~1_combout  & ((\sap1_unit|state_reg.execute_ldi~regout ) # (!\sap1_unit|WideOr1~0_combout )))

	.dataa(vcc),
	.datab(\sap1_unit|WideOr1~0_combout ),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|Selector11~1_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector11~2 .lut_mask = 16'hF300;
defparam \sap1_unit|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N23
cycloneii_lcell_ff \sap1_unit|ac_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector11~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [1]));

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \sap1_unit|mem_read_val[1]~1 (
// Equation(s):
// \sap1_unit|mem_read_val[1]~1_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|ac_reg [1]))) # (!\SW~combout [9] & (\SW~combout [1])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|ac_reg [1]))))

	.dataa(\SW~combout [1]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\sap1_unit|ac_reg [1]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_read_val[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_read_val[1]~1 .lut_mask = 16'hF0B8;
defparam \sap1_unit|mem_read_val[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N23
cycloneii_lcell_ff \sap1_unit|inst_reg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [7]));

// Location: LCCOMB_X13_Y11_N14
cycloneii_lcell_comb \sap1_unit|Mux1~7 (
// Equation(s):
// \sap1_unit|Mux1~7_combout  = (\sap1_unit|inst_reg [5] & (\sap1_unit|inst_reg [6] & (!\sap1_unit|inst_reg [7] & \sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [5]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [7]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~7 .lut_mask = 16'h0800;
defparam \sap1_unit|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneii_lcell_comb \sap1_unit|Selector23~0 (
// Equation(s):
// \sap1_unit|Selector23~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~7_combout )

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Mux1~7_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector23~0 .lut_mask = 16'hCC00;
defparam \sap1_unit|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \sap1_unit|state_reg.execute_jc (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|Selector23~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_jc~regout ));

// Location: LCCOMB_X13_Y11_N8
cycloneii_lcell_comb \sap1_unit|Mux1~8 (
// Equation(s):
// \sap1_unit|Mux1~8_combout  = (\sap1_unit|inst_reg [5] & (\sap1_unit|inst_reg [6] & (!\sap1_unit|inst_reg [7] & !\sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [5]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [7]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~8 .lut_mask = 16'h0008;
defparam \sap1_unit|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneii_lcell_comb \sap1_unit|Selector22~0 (
// Equation(s):
// \sap1_unit|Selector22~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~8_combout )

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector22~0 .lut_mask = 16'hCC00;
defparam \sap1_unit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \sap1_unit|state_reg.execute_jmp (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|Selector22~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_jmp~regout ));

// Location: LCCOMB_X14_Y11_N22
cycloneii_lcell_comb \sap1_unit|Mux1~6 (
// Equation(s):
// \sap1_unit|Mux1~6_combout  = (!\sap1_unit|inst_reg [4] & (\sap1_unit|inst_reg [7] & (!\sap1_unit|inst_reg [5] & !\sap1_unit|inst_reg [6])))

	.dataa(\sap1_unit|inst_reg [4]),
	.datab(\sap1_unit|inst_reg [7]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [6]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~6 .lut_mask = 16'h0004;
defparam \sap1_unit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \sap1_unit|Selector24~0 (
// Equation(s):
// \sap1_unit|Selector24~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.decode~regout ),
	.datad(\sap1_unit|Mux1~6_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector24~0 .lut_mask = 16'hF000;
defparam \sap1_unit|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N31
cycloneii_lcell_ff \sap1_unit|state_reg.execute_jz (
	.clk(\CLOCK_50~combout ),
	.datain(\sap1_unit|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_jz~regout ));

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \sap1_unit|pc_reg[3]~1 (
// Equation(s):
// \sap1_unit|pc_reg[3]~1_combout  = (!\sap1_unit|state_reg.fetch~regout  & (!\sap1_unit|state_reg.execute_jc~regout  & (!\sap1_unit|state_reg.execute_jmp~regout  & !\sap1_unit|state_reg.execute_jz~regout )))

	.dataa(\sap1_unit|state_reg.fetch~regout ),
	.datab(\sap1_unit|state_reg.execute_jc~regout ),
	.datac(\sap1_unit|state_reg.execute_jmp~regout ),
	.datad(\sap1_unit|state_reg.execute_jz~regout ),
	.cin(gnd),
	.combout(\sap1_unit|pc_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|pc_reg[3]~1 .lut_mask = 16'h0001;
defparam \sap1_unit|pc_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneii_lcell_comb \sap1_unit|pc_reg[3]~2 (
// Equation(s):
// \sap1_unit|pc_reg[3]~2_combout  = (!\sap1_unit|pc_reg[3]~0_combout  & ((\sap1_unit|state_reg.reset_pc~regout  & (!\sap1_unit|pc_reg[3]~1_combout )) # (!\sap1_unit|state_reg.reset_pc~regout  & ((\SW~combout [9])))))

	.dataa(\sap1_unit|pc_reg[3]~0_combout ),
	.datab(\sap1_unit|state_reg.reset_pc~regout ),
	.datac(\sap1_unit|pc_reg[3]~1_combout ),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|pc_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|pc_reg[3]~2 .lut_mask = 16'h1504;
defparam \sap1_unit|pc_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N19
cycloneii_lcell_ff \sap1_unit|pc_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|pc_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|pc_reg [0]));

// Location: LCCOMB_X14_Y11_N26
cycloneii_lcell_comb \sap1_unit|Selector1~0 (
// Equation(s):
// \sap1_unit|Selector1~0_combout  = (\sap1_unit|state_reg.fetch~regout  & (\sap1_unit|pc_reg [2] $ (((\sap1_unit|pc_reg [1] & \sap1_unit|pc_reg [0])))))

	.dataa(\sap1_unit|pc_reg [1]),
	.datab(\sap1_unit|state_reg.fetch~regout ),
	.datac(\sap1_unit|pc_reg [2]),
	.datad(\sap1_unit|pc_reg [0]),
	.cin(gnd),
	.combout(\sap1_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector1~0 .lut_mask = 16'h48C0;
defparam \sap1_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \sap1_unit|Selector1~1 (
// Equation(s):
// \sap1_unit|Selector1~1_combout  = (\sap1_unit|Selector1~0_combout ) # ((\sap1_unit|state_reg.reset_pc~regout  & (\sap1_unit|inst_reg [2] & !\sap1_unit|state_reg.fetch~regout )))

	.dataa(\sap1_unit|state_reg.reset_pc~regout ),
	.datab(\sap1_unit|inst_reg [2]),
	.datac(\sap1_unit|state_reg.fetch~regout ),
	.datad(\sap1_unit|Selector1~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector1~1 .lut_mask = 16'hFF08;
defparam \sap1_unit|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N11
cycloneii_lcell_ff \sap1_unit|pc_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|Selector1~1_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|pc_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|pc_reg [2]));

// Location: LCCOMB_X14_Y11_N4
cycloneii_lcell_comb \sap1_unit|Add0~0 (
// Equation(s):
// \sap1_unit|Add0~0_combout  = \sap1_unit|pc_reg [3] $ (((\sap1_unit|pc_reg [2] & (\sap1_unit|pc_reg [1] & \sap1_unit|pc_reg [0]))))

	.dataa(\sap1_unit|pc_reg [3]),
	.datab(\sap1_unit|pc_reg [2]),
	.datac(\sap1_unit|pc_reg [1]),
	.datad(\sap1_unit|pc_reg [0]),
	.cin(gnd),
	.combout(\sap1_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Add0~0 .lut_mask = 16'h6AAA;
defparam \sap1_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N5
cycloneii_lcell_ff \sap1_unit|inst_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [3]));

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \sap1_unit|Selector0~0 (
// Equation(s):
// \sap1_unit|Selector0~0_combout  = (\sap1_unit|state_reg.fetch~regout  & (((\sap1_unit|Add0~0_combout )))) # (!\sap1_unit|state_reg.fetch~regout  & (\sap1_unit|state_reg.reset_pc~regout  & ((\sap1_unit|inst_reg [3]))))

	.dataa(\sap1_unit|state_reg.reset_pc~regout ),
	.datab(\sap1_unit|Add0~0_combout ),
	.datac(\sap1_unit|inst_reg [3]),
	.datad(\sap1_unit|state_reg.fetch~regout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector0~0 .lut_mask = 16'hCCA0;
defparam \sap1_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N29
cycloneii_lcell_ff \sap1_unit|pc_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|pc_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|pc_reg [3]));

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \sap1_unit|Add1~16 (
// Equation(s):
// \sap1_unit|Add1~16_combout  = !\sap1_unit|Add1~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add1~15 ),
	.combout(\sap1_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Add1~16 .lut_mask = 16'h0F0F;
defparam \sap1_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \sap1_unit|Add2~16 (
// Equation(s):
// \sap1_unit|Add2~16_combout  = !\sap1_unit|Add2~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\sap1_unit|Add2~15 ),
	.combout(\sap1_unit|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Add2~16 .lut_mask = 16'h0F0F;
defparam \sap1_unit|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \sap1_unit|Selector4~0 (
// Equation(s):
// \sap1_unit|Selector4~0_combout  = (\sap1_unit|state_reg.execute_sub~regout  & (((\sap1_unit|Add1~16_combout  & \sap1_unit|state_reg.execute_add~regout )) # (!\sap1_unit|Add2~16_combout ))) # (!\sap1_unit|state_reg.execute_sub~regout  & 
// (\sap1_unit|Add1~16_combout  & (\sap1_unit|state_reg.execute_add~regout )))

	.dataa(\sap1_unit|state_reg.execute_sub~regout ),
	.datab(\sap1_unit|Add1~16_combout ),
	.datac(\sap1_unit|state_reg.execute_add~regout ),
	.datad(\sap1_unit|Add2~16_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector4~0 .lut_mask = 16'hC0EA;
defparam \sap1_unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \sap1_unit|Selector4~1 (
// Equation(s):
// \sap1_unit|Selector4~1_combout  = (\sap1_unit|Selector4~0_combout ) # ((!\sap1_unit|ac_reg[1]~6_combout  & \sap1_unit|ac_reg [8]))

	.dataa(vcc),
	.datab(\sap1_unit|ac_reg[1]~6_combout ),
	.datac(\sap1_unit|ac_reg [8]),
	.datad(\sap1_unit|Selector4~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector4~1 .lut_mask = 16'hFF30;
defparam \sap1_unit|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff \sap1_unit|ac_reg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [8]));

// Location: LCFF_X15_Y11_N19
cycloneii_lcell_ff \sap1_unit|cf_reg (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ac_reg [8]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|cf_reg~regout ));

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \sap1_unit|mem_addr[2]~0 (
// Equation(s):
// \sap1_unit|mem_addr[2]~0_combout  = (!\sap1_unit|state_reg.execute_jmp~regout  & ((\sap1_unit|state_reg.execute_jz~regout ) # ((!\sap1_unit|cf_reg~regout ) # (!\sap1_unit|state_reg.execute_jc~regout ))))

	.dataa(\sap1_unit|state_reg.execute_jz~regout ),
	.datab(\sap1_unit|state_reg.execute_jc~regout ),
	.datac(\sap1_unit|state_reg.execute_jmp~regout ),
	.datad(\sap1_unit|cf_reg~regout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[2]~0 .lut_mask = 16'h0B0F;
defparam \sap1_unit|mem_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \sap1_unit|Equal0~1 (
// Equation(s):
// \sap1_unit|Equal0~1_combout  = (!\sap1_unit|ac_reg [0] & (!\sap1_unit|ac_reg [5] & (!\sap1_unit|ac_reg [4] & !\sap1_unit|ac_reg [6])))

	.dataa(\sap1_unit|ac_reg [0]),
	.datab(\sap1_unit|ac_reg [5]),
	.datac(\sap1_unit|ac_reg [4]),
	.datad(\sap1_unit|ac_reg [6]),
	.cin(gnd),
	.combout(\sap1_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Equal0~1 .lut_mask = 16'h0001;
defparam \sap1_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \sap1_unit|Equal0~2 (
// Equation(s):
// \sap1_unit|Equal0~2_combout  = (\sap1_unit|Equal0~0_combout  & (\sap1_unit|Equal0~1_combout  & !\sap1_unit|ac_reg [7]))

	.dataa(\sap1_unit|Equal0~0_combout ),
	.datab(vcc),
	.datac(\sap1_unit|Equal0~1_combout ),
	.datad(\sap1_unit|ac_reg [7]),
	.cin(gnd),
	.combout(\sap1_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Equal0~2 .lut_mask = 16'h00A0;
defparam \sap1_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \sap1_unit|zf_reg (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|zf_reg~regout ));

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \sap1_unit|Mux1~5 (
// Equation(s):
// \sap1_unit|Mux1~5_combout  = (!\sap1_unit|inst_reg [4] & (!\sap1_unit|inst_reg [7] & (!\sap1_unit|inst_reg [5] & \sap1_unit|inst_reg [6])))

	.dataa(\sap1_unit|inst_reg [4]),
	.datab(\sap1_unit|inst_reg [7]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [6]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~5 .lut_mask = 16'h0100;
defparam \sap1_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \sap1_unit|Selector19~0 (
// Equation(s):
// \sap1_unit|Selector19~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.decode~regout ),
	.datad(\sap1_unit|Mux1~5_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector19~0 .lut_mask = 16'hF000;
defparam \sap1_unit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \sap1_unit|state_reg.execute_sta (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_sta~regout ));

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \sap1_unit|mem_addr[2]~1 (
// Equation(s):
// \sap1_unit|mem_addr[2]~1_combout  = (!\sap1_unit|state_reg.decode~regout  & (!\sap1_unit|state_reg.execute_sta~regout  & ((!\sap1_unit|zf_reg~regout ) # (!\sap1_unit|state_reg.execute_jz~regout ))))

	.dataa(\sap1_unit|state_reg.execute_jz~regout ),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(\sap1_unit|zf_reg~regout ),
	.datad(\sap1_unit|state_reg.execute_sta~regout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[2]~1 .lut_mask = 16'h0013;
defparam \sap1_unit|mem_addr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \sap1_unit|mem_addr[2]~2 (
// Equation(s):
// \sap1_unit|mem_addr[2]~2_combout  = (\sap1_unit|state_reg.fetch~regout ) # ((\sap1_unit|mem_addr[2]~0_combout  & \sap1_unit|mem_addr[2]~1_combout ))

	.dataa(\sap1_unit|state_reg.fetch~regout ),
	.datab(vcc),
	.datac(\sap1_unit|mem_addr[2]~0_combout ),
	.datad(\sap1_unit|mem_addr[2]~1_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[2]~2 .lut_mask = 16'hFAAA;
defparam \sap1_unit|mem_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneii_lcell_comb \sap1_unit|mem_addr[3]~7 (
// Equation(s):
// \sap1_unit|mem_addr[3]~7_combout  = (\sap1_unit|mem_addr[2]~2_combout  & (\sap1_unit|pc_reg [3])) # (!\sap1_unit|mem_addr[2]~2_combout  & ((\sap1_unit|inst_reg [3])))

	.dataa(vcc),
	.datab(\sap1_unit|pc_reg [3]),
	.datac(\sap1_unit|inst_reg [3]),
	.datad(\sap1_unit|mem_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[3]~7 .lut_mask = 16'hCCF0;
defparam \sap1_unit|mem_addr[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneii_lcell_comb \sap1_unit|mem_addr[3] (
// Equation(s):
// \sap1_unit|mem_addr [3] = (\sap1_unit|state_reg.reset_pc~regout  & ((GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & (\sap1_unit|mem_addr[3]~7_combout )) # (!GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & ((\sap1_unit|mem_addr [3])))))

	.dataa(\sap1_unit|mem_addr[3]~4clkctrl_outclk ),
	.datab(\sap1_unit|mem_addr[3]~7_combout ),
	.datac(\sap1_unit|state_reg.reset_pc~regout ),
	.datad(\sap1_unit|mem_addr [3]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr [3]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[3] .lut_mask = 16'hD080;
defparam \sap1_unit|mem_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneii_lcell_comb \sap1_unit|mem_addr_reg[3]~4 (
// Equation(s):
// \sap1_unit|mem_addr_reg[3]~4_combout  = (\sap1_unit|mem_addr [3] & ((\SW~combout [9]) # (!\sap1_unit|state_reg.mem_write~regout )))

	.dataa(\SW~combout [9]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(vcc),
	.datad(\sap1_unit|mem_addr [3]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[3]~4 .lut_mask = 16'hBB00;
defparam \sap1_unit|mem_addr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N31
cycloneii_lcell_ff \sap1_unit|inst_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [2]));

// Location: LCCOMB_X16_Y11_N30
cycloneii_lcell_comb \sap1_unit|mem_addr[2]~6 (
// Equation(s):
// \sap1_unit|mem_addr[2]~6_combout  = (\sap1_unit|mem_addr[2]~2_combout  & (\sap1_unit|pc_reg [2])) # (!\sap1_unit|mem_addr[2]~2_combout  & ((\sap1_unit|inst_reg [2])))

	.dataa(\sap1_unit|pc_reg [2]),
	.datab(vcc),
	.datac(\sap1_unit|inst_reg [2]),
	.datad(\sap1_unit|mem_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[2]~6 .lut_mask = 16'hAAF0;
defparam \sap1_unit|mem_addr[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneii_lcell_comb \sap1_unit|mem_addr[2] (
// Equation(s):
// \sap1_unit|mem_addr [2] = (\sap1_unit|state_reg.reset_pc~regout  & ((GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & ((\sap1_unit|mem_addr[2]~6_combout ))) # (!GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & (\sap1_unit|mem_addr [2]))))

	.dataa(\sap1_unit|mem_addr[3]~4clkctrl_outclk ),
	.datab(\sap1_unit|mem_addr [2]),
	.datac(\sap1_unit|state_reg.reset_pc~regout ),
	.datad(\sap1_unit|mem_addr[2]~6_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr [2]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[2] .lut_mask = 16'hE040;
defparam \sap1_unit|mem_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneii_lcell_comb \sap1_unit|mem_addr_reg[2]~3 (
// Equation(s):
// \sap1_unit|mem_addr_reg[2]~3_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|mem_addr [2]))) # (!\SW~combout [9] & (\SW~combout [8])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|mem_addr [2]))))

	.dataa(\SW~combout [8]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [9]),
	.datad(\sap1_unit|mem_addr [2]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[2]~3 .lut_mask = 16'hFB08;
defparam \sap1_unit|mem_addr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N25
cycloneii_lcell_ff \sap1_unit|inst_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [1]));

// Location: LCCOMB_X14_Y11_N16
cycloneii_lcell_comb \sap1_unit|Selector2~1 (
// Equation(s):
// \sap1_unit|Selector2~1_combout  = (\sap1_unit|Selector2~0_combout ) # ((!\sap1_unit|state_reg.fetch~regout  & (\sap1_unit|state_reg.reset_pc~regout  & \sap1_unit|inst_reg [1])))

	.dataa(\sap1_unit|Selector2~0_combout ),
	.datab(\sap1_unit|state_reg.fetch~regout ),
	.datac(\sap1_unit|state_reg.reset_pc~regout ),
	.datad(\sap1_unit|inst_reg [1]),
	.cin(gnd),
	.combout(\sap1_unit|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector2~1 .lut_mask = 16'hBAAA;
defparam \sap1_unit|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N17
cycloneii_lcell_ff \sap1_unit|pc_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|pc_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|pc_reg [1]));

// Location: LCCOMB_X16_Y11_N24
cycloneii_lcell_comb \sap1_unit|mem_addr[1]~5 (
// Equation(s):
// \sap1_unit|mem_addr[1]~5_combout  = (\sap1_unit|mem_addr[2]~2_combout  & (\sap1_unit|pc_reg [1])) # (!\sap1_unit|mem_addr[2]~2_combout  & ((\sap1_unit|inst_reg [1])))

	.dataa(vcc),
	.datab(\sap1_unit|pc_reg [1]),
	.datac(\sap1_unit|inst_reg [1]),
	.datad(\sap1_unit|mem_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[1]~5 .lut_mask = 16'hCCF0;
defparam \sap1_unit|mem_addr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneii_lcell_comb \sap1_unit|mem_addr[1] (
// Equation(s):
// \sap1_unit|mem_addr [1] = (\sap1_unit|state_reg.reset_pc~regout  & ((GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & ((\sap1_unit|mem_addr[1]~5_combout ))) # (!GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & (\sap1_unit|mem_addr [1]))))

	.dataa(\sap1_unit|mem_addr[3]~4clkctrl_outclk ),
	.datab(\sap1_unit|mem_addr [1]),
	.datac(\sap1_unit|state_reg.reset_pc~regout ),
	.datad(\sap1_unit|mem_addr[1]~5_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr [1]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[1] .lut_mask = 16'hE040;
defparam \sap1_unit|mem_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneii_lcell_comb \sap1_unit|mem_addr_reg[1]~2 (
// Equation(s):
// \sap1_unit|mem_addr_reg[1]~2_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|mem_addr [1]))) # (!\SW~combout [9] & (!\KEY~combout [3])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|mem_addr [1]))))

	.dataa(\KEY~combout [3]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [9]),
	.datad(\sap1_unit|mem_addr [1]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[1]~2 .lut_mask = 16'hF704;
defparam \sap1_unit|mem_addr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N1
cycloneii_lcell_ff \sap1_unit|inst_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [0]));

// Location: LCCOMB_X16_Y11_N0
cycloneii_lcell_comb \sap1_unit|mem_addr[0]~3 (
// Equation(s):
// \sap1_unit|mem_addr[0]~3_combout  = (\sap1_unit|mem_addr[2]~2_combout  & (\sap1_unit|pc_reg [0])) # (!\sap1_unit|mem_addr[2]~2_combout  & ((\sap1_unit|inst_reg [0])))

	.dataa(\sap1_unit|pc_reg [0]),
	.datab(vcc),
	.datac(\sap1_unit|inst_reg [0]),
	.datad(\sap1_unit|mem_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[0]~3 .lut_mask = 16'hAAF0;
defparam \sap1_unit|mem_addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneii_lcell_comb \sap1_unit|mem_addr[0] (
// Equation(s):
// \sap1_unit|mem_addr [0] = (\sap1_unit|state_reg.reset_pc~regout  & ((GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & ((\sap1_unit|mem_addr[0]~3_combout ))) # (!GLOBAL(\sap1_unit|mem_addr[3]~4clkctrl_outclk ) & (\sap1_unit|mem_addr [0]))))

	.dataa(\sap1_unit|mem_addr[3]~4clkctrl_outclk ),
	.datab(\sap1_unit|mem_addr [0]),
	.datac(\sap1_unit|state_reg.reset_pc~regout ),
	.datad(\sap1_unit|mem_addr[0]~3_combout ),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr [0]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr[0] .lut_mask = 16'hE040;
defparam \sap1_unit|mem_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneii_lcell_comb \sap1_unit|mem_addr_reg[0]~1 (
// Equation(s):
// \sap1_unit|mem_addr_reg[0]~1_combout  = (\sap1_unit|state_reg.mem_write~regout  & ((\SW~combout [9] & ((\sap1_unit|mem_addr [0]))) # (!\SW~combout [9] & (!\KEY~combout [2])))) # (!\sap1_unit|state_reg.mem_write~regout  & (((\sap1_unit|mem_addr [0]))))

	.dataa(\KEY~combout [2]),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\SW~combout [9]),
	.datad(\sap1_unit|mem_addr [0]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[0]~1 .lut_mask = 16'hF704;
defparam \sap1_unit|mem_addr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneii_lcell_comb \sap1_unit|inst_reg[6]~feeder (
// Equation(s):
// \sap1_unit|inst_reg[6]~feeder_combout  = \sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\sap1_unit|inst_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|inst_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \sap1_unit|inst_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N29
cycloneii_lcell_ff \sap1_unit|inst_reg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|inst_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|state_reg.fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|inst_reg [6]));

// Location: LCCOMB_X13_Y11_N12
cycloneii_lcell_comb \sap1_unit|Mux0~0 (
// Equation(s):
// \sap1_unit|Mux0~0_combout  = (\sap1_unit|inst_reg [7] & ((\sap1_unit|inst_reg [6] & (!\sap1_unit|inst_reg [5])) # (!\sap1_unit|inst_reg [6] & ((\sap1_unit|inst_reg [5]) # (\sap1_unit|inst_reg [4])))))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux0~0 .lut_mask = 16'h2A28;
defparam \sap1_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \sap1_unit|Selector14~0 (
// Equation(s):
// \sap1_unit|Selector14~0_combout  = (\sap1_unit|state_reg.reset_pc~regout  & (\sap1_unit|state_reg.decode~regout  & (\sap1_unit|Mux0~0_combout ))) # (!\sap1_unit|state_reg.reset_pc~regout  & ((\SW~combout [9]) # ((\sap1_unit|state_reg.decode~regout  & 
// \sap1_unit|Mux0~0_combout ))))

	.dataa(\sap1_unit|state_reg.reset_pc~regout ),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(\sap1_unit|Mux0~0_combout ),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector14~0 .lut_mask = 16'hD5C0;
defparam \sap1_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \sap1_unit|WideOr3~0 (
// Equation(s):
// \sap1_unit|WideOr3~0_combout  = (\sap1_unit|state_reg.reset_pc~regout  & (!\sap1_unit|state_reg.fetch~regout  & (!\sap1_unit|state_reg.decode~regout  & !\sap1_unit|state_reg.execute_sta~regout )))

	.dataa(\sap1_unit|state_reg.reset_pc~regout ),
	.datab(\sap1_unit|state_reg.fetch~regout ),
	.datac(\sap1_unit|state_reg.decode~regout ),
	.datad(\sap1_unit|state_reg.execute_sta~regout ),
	.cin(gnd),
	.combout(\sap1_unit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|WideOr3~0 .lut_mask = 16'h0002;
defparam \sap1_unit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneii_lcell_comb \sap1_unit|Selector14~1 (
// Equation(s):
// \sap1_unit|Selector14~1_combout  = (\sap1_unit|Selector14~0_combout ) # ((!\sap1_unit|state_reg.execute_hlt~regout  & (!\sap1_unit|state_reg.mem_write~regout  & \sap1_unit|WideOr3~0_combout )))

	.dataa(\sap1_unit|state_reg.execute_hlt~regout ),
	.datab(\sap1_unit|state_reg.mem_write~regout ),
	.datac(\sap1_unit|Selector14~0_combout ),
	.datad(\sap1_unit|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector14~1 .lut_mask = 16'hF1F0;
defparam \sap1_unit|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N1
cycloneii_lcell_ff \sap1_unit|state_reg.fetch (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.fetch~regout ));

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \sap1_unit|state_reg.decode (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sap1_unit|state_reg.fetch~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.decode~regout ));

// Location: LCCOMB_X13_Y11_N18
cycloneii_lcell_comb \sap1_unit|Mux1~0 (
// Equation(s):
// \sap1_unit|Mux1~0_combout  = (\sap1_unit|inst_reg [7] & (\sap1_unit|inst_reg [6] & (\sap1_unit|inst_reg [5] & !\sap1_unit|inst_reg [4])))

	.dataa(\sap1_unit|inst_reg [7]),
	.datab(\sap1_unit|inst_reg [6]),
	.datac(\sap1_unit|inst_reg [5]),
	.datad(\sap1_unit|inst_reg [4]),
	.cin(gnd),
	.combout(\sap1_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Mux1~0 .lut_mask = 16'h0080;
defparam \sap1_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneii_lcell_comb \sap1_unit|Selector25~0 (
// Equation(s):
// \sap1_unit|Selector25~0_combout  = (\sap1_unit|state_reg.decode~regout  & \sap1_unit|Mux1~0_combout )

	.dataa(vcc),
	.datab(\sap1_unit|state_reg.decode~regout ),
	.datac(vcc),
	.datad(\sap1_unit|Mux1~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector25~0 .lut_mask = 16'hCC00;
defparam \sap1_unit|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N1
cycloneii_lcell_ff \sap1_unit|state_reg.execute_out (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|state_reg.execute_out~regout ));

// Location: LCFF_X14_Y12_N25
cycloneii_lcell_ff \bin2bcd_unit|n_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bin2bcd_unit|Selector22~1_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|n_reg [0]));

// Location: LCCOMB_X13_Y12_N30
cycloneii_lcell_comb \bin2bcd_unit|Selector22~1 (
// Equation(s):
// \bin2bcd_unit|Selector22~1_combout  = (\bin2bcd_unit|state_reg.op~regout  & (((!\bin2bcd_unit|n_reg [0])))) # (!\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|n_reg [0]) # ((!\bin2bcd_unit|state_reg.idle~regout  & 
// \sap1_unit|state_reg.execute_out~regout ))))

	.dataa(\bin2bcd_unit|state_reg.idle~regout ),
	.datab(\bin2bcd_unit|state_reg.op~regout ),
	.datac(\sap1_unit|state_reg.execute_out~regout ),
	.datad(\bin2bcd_unit|n_reg [0]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector22~1 .lut_mask = 16'h33DC;
defparam \bin2bcd_unit|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N27
cycloneii_lcell_ff \bin2bcd_unit|n_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|n_reg [3]));

// Location: LCCOMB_X14_Y12_N8
cycloneii_lcell_comb \bin2bcd_unit|Selector20~0 (
// Equation(s):
// \bin2bcd_unit|Selector20~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & (\bin2bcd_unit|n_reg [2] $ (((!\bin2bcd_unit|n_reg [1] & !\bin2bcd_unit|n_reg [0])))))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(\bin2bcd_unit|n_reg [1]),
	.datac(\bin2bcd_unit|n_reg [0]),
	.datad(\bin2bcd_unit|n_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector20~0 .lut_mask = 16'hA802;
defparam \bin2bcd_unit|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneii_lcell_comb \bin2bcd_unit|Selector20~1 (
// Equation(s):
// \bin2bcd_unit|Selector20~1_combout  = (\bin2bcd_unit|Selector20~0_combout ) # ((!\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|Selector22~0_combout ) # (\bin2bcd_unit|n_reg [2]))))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(\bin2bcd_unit|Selector22~0_combout ),
	.datac(\bin2bcd_unit|n_reg [2]),
	.datad(\bin2bcd_unit|Selector20~0_combout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector20~1 .lut_mask = 16'hFF54;
defparam \bin2bcd_unit|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N21
cycloneii_lcell_ff \bin2bcd_unit|n_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|n_reg [2]));

// Location: LCCOMB_X14_Y12_N6
cycloneii_lcell_comb \bin2bcd_unit|Add0~0 (
// Equation(s):
// \bin2bcd_unit|Add0~0_combout  = \bin2bcd_unit|n_reg [3] $ (((\bin2bcd_unit|n_reg [1]) # ((\bin2bcd_unit|n_reg [0]) # (\bin2bcd_unit|n_reg [2]))))

	.dataa(\bin2bcd_unit|n_reg [3]),
	.datab(\bin2bcd_unit|n_reg [1]),
	.datac(\bin2bcd_unit|n_reg [0]),
	.datad(\bin2bcd_unit|n_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Add0~0 .lut_mask = 16'h5556;
defparam \bin2bcd_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneii_lcell_comb \bin2bcd_unit|Selector19~0 (
// Equation(s):
// \bin2bcd_unit|Selector19~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & (((!\bin2bcd_unit|Add0~0_combout )))) # (!\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|Selector22~0_combout ) # ((\bin2bcd_unit|n_reg [3]))))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(\bin2bcd_unit|Selector22~0_combout ),
	.datac(\bin2bcd_unit|n_reg [3]),
	.datad(\bin2bcd_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector19~0 .lut_mask = 16'h54FE;
defparam \bin2bcd_unit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \bin2bcd_unit|Equal0~0 (
// Equation(s):
// \bin2bcd_unit|Equal0~0_combout  = (\bin2bcd_unit|Selector20~1_combout ) # ((\bin2bcd_unit|Selector21~0_combout ) # ((\bin2bcd_unit|Selector22~1_combout ) # (\bin2bcd_unit|Selector19~0_combout )))

	.dataa(\bin2bcd_unit|Selector20~1_combout ),
	.datab(\bin2bcd_unit|Selector21~0_combout ),
	.datac(\bin2bcd_unit|Selector22~1_combout ),
	.datad(\bin2bcd_unit|Selector19~0_combout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Equal0~0 .lut_mask = 16'hFFFE;
defparam \bin2bcd_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneii_lcell_comb \bin2bcd_unit|state_reg.idle~feeder (
// Equation(s):
// \bin2bcd_unit|state_reg.idle~feeder_combout  = \bin2bcd_unit|Equal0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bin2bcd_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|state_reg.idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|state_reg.idle~feeder .lut_mask = 16'hFF00;
defparam \bin2bcd_unit|state_reg.idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N17
cycloneii_lcell_ff \bin2bcd_unit|state_reg.idle (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|state_reg.idle~feeder_combout ),
	.sdata(\sap1_unit|state_reg.execute_out~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\bin2bcd_unit|state_reg.op~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|state_reg.idle~regout ));

// Location: LCCOMB_X13_Y12_N24
cycloneii_lcell_comb \bin2bcd_unit|Selector22~0 (
// Equation(s):
// \bin2bcd_unit|Selector22~0_combout  = (!\bin2bcd_unit|state_reg.idle~regout  & \sap1_unit|state_reg.execute_out~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bin2bcd_unit|state_reg.idle~regout ),
	.datad(\sap1_unit|state_reg.execute_out~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector22~0 .lut_mask = 16'h0F00;
defparam \bin2bcd_unit|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneii_lcell_comb \bin2bcd_unit|Selector21~0 (
// Equation(s):
// \bin2bcd_unit|Selector21~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & (\bin2bcd_unit|n_reg [0] $ (((!\bin2bcd_unit|n_reg [1]))))) # (!\bin2bcd_unit|state_reg.op~regout  & (((!\bin2bcd_unit|Selector22~0_combout  & \bin2bcd_unit|n_reg [1]))))

	.dataa(\bin2bcd_unit|n_reg [0]),
	.datab(\bin2bcd_unit|Selector22~0_combout ),
	.datac(\bin2bcd_unit|n_reg [1]),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector21~0 .lut_mask = 16'hA530;
defparam \bin2bcd_unit|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N15
cycloneii_lcell_ff \bin2bcd_unit|n_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|n_reg [1]));

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \bin2bcd_unit|Selector1~2 (
// Equation(s):
// \bin2bcd_unit|Selector1~2_combout  = (\bin2bcd_unit|n_reg [3]) # ((\bin2bcd_unit|n_reg [1]) # ((\bin2bcd_unit|n_reg [2]) # (!\bin2bcd_unit|n_reg [0])))

	.dataa(\bin2bcd_unit|n_reg [3]),
	.datab(\bin2bcd_unit|n_reg [1]),
	.datac(\bin2bcd_unit|n_reg [0]),
	.datad(\bin2bcd_unit|n_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector1~2 .lut_mask = 16'hFFEF;
defparam \bin2bcd_unit|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneii_lcell_comb \bin2bcd_unit|Selector1~3 (
// Equation(s):
// \bin2bcd_unit|Selector1~3_combout  = (\bin2bcd_unit|state_reg.idle~regout  & (((\bin2bcd_unit|state_reg.op~regout  & \bin2bcd_unit|Selector1~2_combout )))) # (!\bin2bcd_unit|state_reg.idle~regout  & ((\sap1_unit|state_reg.execute_out~regout ) # 
// ((\bin2bcd_unit|state_reg.op~regout  & \bin2bcd_unit|Selector1~2_combout ))))

	.dataa(\bin2bcd_unit|state_reg.idle~regout ),
	.datab(\sap1_unit|state_reg.execute_out~regout ),
	.datac(\bin2bcd_unit|state_reg.op~regout ),
	.datad(\bin2bcd_unit|Selector1~2_combout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector1~3 .lut_mask = 16'hF444;
defparam \bin2bcd_unit|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N15
cycloneii_lcell_ff \bin2bcd_unit|state_reg.op (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector1~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|state_reg.op~regout ));

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \bin2bcd_unit|bcd3_reg[3]~0 (
// Equation(s):
// \bin2bcd_unit|bcd3_reg[3]~0_combout  = (\sap1_unit|state_reg.execute_out~regout ) # (\bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.execute_out~regout ),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|bcd3_reg[3]~0 .lut_mask = 16'hFFF0;
defparam \bin2bcd_unit|bcd3_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N13
cycloneii_lcell_ff \bin2bcd_unit|bcd1_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd1_reg [3]));

// Location: LCCOMB_X2_Y20_N4
cycloneii_lcell_comb \bin2bcd_unit|Selector13~0 (
// Equation(s):
// \bin2bcd_unit|Selector13~0_combout  = (\bin2bcd_unit|bcd1_reg [0] & (!\bin2bcd_unit|bcd1_reg [2] & ((!\bin2bcd_unit|bcd1_reg [3])))) # (!\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [3]) # ((\bin2bcd_unit|bcd1_reg [2] & \bin2bcd_unit|bcd1_reg 
// [1]))))

	.dataa(\bin2bcd_unit|bcd1_reg [0]),
	.datab(\bin2bcd_unit|bcd1_reg [2]),
	.datac(\bin2bcd_unit|bcd1_reg [1]),
	.datad(\bin2bcd_unit|bcd1_reg [3]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector13~0 .lut_mask = 16'h5562;
defparam \bin2bcd_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N5
cycloneii_lcell_ff \bin2bcd_unit|bcd1_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd1_reg [1]));

// Location: LCCOMB_X2_Y20_N18
cycloneii_lcell_comb \bin2bcd_unit|Selector12~0 (
// Equation(s):
// \bin2bcd_unit|Selector12~0_combout  = (\bin2bcd_unit|bcd1_reg [0] & (\bin2bcd_unit|bcd1_reg [1])) # (!\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [1] & (!\bin2bcd_unit|bcd1_reg [2] & !\bin2bcd_unit|bcd1_reg [3])) # (!\bin2bcd_unit|bcd1_reg [1] & 
// ((\bin2bcd_unit|bcd1_reg [3])))))

	.dataa(\bin2bcd_unit|bcd1_reg [0]),
	.datab(\bin2bcd_unit|bcd1_reg [1]),
	.datac(\bin2bcd_unit|bcd1_reg [2]),
	.datad(\bin2bcd_unit|bcd1_reg [3]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector12~0 .lut_mask = 16'h998C;
defparam \bin2bcd_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N19
cycloneii_lcell_ff \bin2bcd_unit|bcd1_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd1_reg [2]));

// Location: LCCOMB_X2_Y20_N24
cycloneii_lcell_comb \bin2bcd_unit|Selector10~0 (
// Equation(s):
// \bin2bcd_unit|Selector10~0_combout  = \bin2bcd_unit|bcd1_reg [3] $ (((\bin2bcd_unit|bcd1_reg [2] & ((\bin2bcd_unit|bcd1_reg [0]) # (\bin2bcd_unit|bcd1_reg [1])))))

	.dataa(\bin2bcd_unit|bcd1_reg [0]),
	.datab(\bin2bcd_unit|bcd1_reg [2]),
	.datac(\bin2bcd_unit|bcd1_reg [1]),
	.datad(\bin2bcd_unit|bcd1_reg [3]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector10~0 .lut_mask = 16'h37C8;
defparam \bin2bcd_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N25
cycloneii_lcell_ff \bin2bcd_unit|bcd2_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd2_reg [0]));

// Location: LCCOMB_X3_Y20_N18
cycloneii_lcell_comb \bin2bcd_unit|Selector9~0 (
// Equation(s):
// \bin2bcd_unit|Selector9~0_combout  = (\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [0] & ((\bin2bcd_unit|bcd2_reg [1]) # (\bin2bcd_unit|bcd2_reg [3])))) # (!\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [0] $ (((\bin2bcd_unit|bcd2_reg 
// [3])))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [0]),
	.datac(\bin2bcd_unit|bcd2_reg [1]),
	.datad(\bin2bcd_unit|bcd2_reg [3]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector9~0 .lut_mask = 16'h3364;
defparam \bin2bcd_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y20_N19
cycloneii_lcell_ff \bin2bcd_unit|bcd2_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd2_reg [1]));

// Location: LCCOMB_X3_Y20_N22
cycloneii_lcell_comb \bin2bcd_unit|Selector7~0 (
// Equation(s):
// \bin2bcd_unit|Selector7~0_combout  = (\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [0] & ((!\bin2bcd_unit|bcd2_reg [1])))) # (!\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [3] & ((\bin2bcd_unit|bcd2_reg [0]) # (\bin2bcd_unit|bcd2_reg 
// [1]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [0]),
	.datac(\bin2bcd_unit|bcd2_reg [3]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector7~0 .lut_mask = 16'h5062;
defparam \bin2bcd_unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y20_N23
cycloneii_lcell_ff \bin2bcd_unit|bcd2_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd2_reg [3]));

// Location: LCCOMB_X3_Y20_N16
cycloneii_lcell_comb \bin2bcd_unit|Selector6~0 (
// Equation(s):
// \bin2bcd_unit|Selector6~0_combout  = \bin2bcd_unit|bcd2_reg [3] $ (((\bin2bcd_unit|bcd2_reg [2] & ((\bin2bcd_unit|bcd2_reg [0]) # (\bin2bcd_unit|bcd2_reg [1])))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector6~0 .lut_mask = 16'h666C;
defparam \bin2bcd_unit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y20_N17
cycloneii_lcell_ff \bin2bcd_unit|bcd3_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd3_reg [0]));

// Location: LCCOMB_X4_Y20_N12
cycloneii_lcell_comb \bin2bcd_unit|Selector5~0 (
// Equation(s):
// \bin2bcd_unit|Selector5~0_combout  = (\bin2bcd_unit|bcd3_reg [3] & (!\bin2bcd_unit|bcd3_reg [0])) # (!\bin2bcd_unit|bcd3_reg [3] & ((\bin2bcd_unit|bcd3_reg [0] & ((!\bin2bcd_unit|bcd3_reg [2]))) # (!\bin2bcd_unit|bcd3_reg [0] & (\bin2bcd_unit|bcd3_reg [1] 
// & \bin2bcd_unit|bcd3_reg [2]))))

	.dataa(\bin2bcd_unit|bcd3_reg [3]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [1]),
	.datad(\bin2bcd_unit|bcd3_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector5~0 .lut_mask = 16'h3266;
defparam \bin2bcd_unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y20_N13
cycloneii_lcell_ff \bin2bcd_unit|bcd3_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd3_reg [1]));

// Location: LCCOMB_X4_Y20_N10
cycloneii_lcell_comb \bin2bcd_unit|Selector4~0 (
// Equation(s):
// \bin2bcd_unit|Selector4~0_combout  = (\bin2bcd_unit|bcd3_reg [3] & (\bin2bcd_unit|bcd3_reg [0] $ (((!\bin2bcd_unit|bcd3_reg [1]))))) # (!\bin2bcd_unit|bcd3_reg [3] & (\bin2bcd_unit|bcd3_reg [1] & ((\bin2bcd_unit|bcd3_reg [0]) # (!\bin2bcd_unit|bcd3_reg 
// [2]))))

	.dataa(\bin2bcd_unit|bcd3_reg [3]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [2]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector4~0 .lut_mask = 16'hCD22;
defparam \bin2bcd_unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y20_N11
cycloneii_lcell_ff \bin2bcd_unit|bcd3_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd3_reg [2]));

// Location: LCCOMB_X4_Y20_N20
cycloneii_lcell_comb \bin2bcd_unit|Selector3~0 (
// Equation(s):
// \bin2bcd_unit|Selector3~0_combout  = (\bin2bcd_unit|bcd3_reg [2] & (!\bin2bcd_unit|bcd3_reg [0] & ((!\bin2bcd_unit|bcd3_reg [1])))) # (!\bin2bcd_unit|bcd3_reg [2] & (\bin2bcd_unit|bcd3_reg [3] & ((\bin2bcd_unit|bcd3_reg [0]) # (\bin2bcd_unit|bcd3_reg 
// [1]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector3~0 .lut_mask = 16'h5062;
defparam \bin2bcd_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y20_N21
cycloneii_lcell_ff \bin2bcd_unit|bcd3_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd3_reg [3]));

// Location: LCCOMB_X4_Y20_N22
cycloneii_lcell_comb \bcd3_unit|Mux6~0 (
// Equation(s):
// \bcd3_unit|Mux6~0_combout  = (\bin2bcd_unit|bcd3_reg [2] & (!\bin2bcd_unit|bcd3_reg [1] & (\bin2bcd_unit|bcd3_reg [0] $ (!\bin2bcd_unit|bcd3_reg [3])))) # (!\bin2bcd_unit|bcd3_reg [2] & (\bin2bcd_unit|bcd3_reg [0] & (\bin2bcd_unit|bcd3_reg [3] $ 
// (!\bin2bcd_unit|bcd3_reg [1]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux6~0 .lut_mask = 16'h4086;
defparam \bcd3_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N0
cycloneii_lcell_comb \bcd3_unit|Mux5~0 (
// Equation(s):
// \bcd3_unit|Mux5~0_combout  = (\bin2bcd_unit|bcd3_reg [3] & ((\bin2bcd_unit|bcd3_reg [0] & ((\bin2bcd_unit|bcd3_reg [1]))) # (!\bin2bcd_unit|bcd3_reg [0] & (\bin2bcd_unit|bcd3_reg [2])))) # (!\bin2bcd_unit|bcd3_reg [3] & (\bin2bcd_unit|bcd3_reg [2] & 
// (\bin2bcd_unit|bcd3_reg [0] $ (\bin2bcd_unit|bcd3_reg [1]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux5~0 .lut_mask = 16'hE228;
defparam \bcd3_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N2
cycloneii_lcell_comb \bcd3_unit|Mux4~0 (
// Equation(s):
// \bcd3_unit|Mux4~0_combout  = (\bin2bcd_unit|bcd3_reg [2] & (\bin2bcd_unit|bcd3_reg [3] & ((\bin2bcd_unit|bcd3_reg [1]) # (!\bin2bcd_unit|bcd3_reg [0])))) # (!\bin2bcd_unit|bcd3_reg [2] & (!\bin2bcd_unit|bcd3_reg [0] & (!\bin2bcd_unit|bcd3_reg [3] & 
// \bin2bcd_unit|bcd3_reg [1])))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux4~0 .lut_mask = 16'hA120;
defparam \bcd3_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
cycloneii_lcell_comb \bcd3_unit|Mux3~0 (
// Equation(s):
// \bcd3_unit|Mux3~0_combout  = (\bin2bcd_unit|bcd3_reg [1] & ((\bin2bcd_unit|bcd3_reg [2] & (\bin2bcd_unit|bcd3_reg [0])) # (!\bin2bcd_unit|bcd3_reg [2] & (!\bin2bcd_unit|bcd3_reg [0] & \bin2bcd_unit|bcd3_reg [3])))) # (!\bin2bcd_unit|bcd3_reg [1] & 
// (!\bin2bcd_unit|bcd3_reg [3] & (\bin2bcd_unit|bcd3_reg [2] $ (\bin2bcd_unit|bcd3_reg [0]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux3~0 .lut_mask = 16'h9806;
defparam \bcd3_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cycloneii_lcell_comb \bcd3_unit|Mux2~0 (
// Equation(s):
// \bcd3_unit|Mux2~0_combout  = (\bin2bcd_unit|bcd3_reg [1] & (((\bin2bcd_unit|bcd3_reg [0] & !\bin2bcd_unit|bcd3_reg [3])))) # (!\bin2bcd_unit|bcd3_reg [1] & ((\bin2bcd_unit|bcd3_reg [2] & ((!\bin2bcd_unit|bcd3_reg [3]))) # (!\bin2bcd_unit|bcd3_reg [2] & 
// (\bin2bcd_unit|bcd3_reg [0]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux2~0 .lut_mask = 16'h0C4E;
defparam \bcd3_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N24
cycloneii_lcell_comb \bcd3_unit|Mux1~0 (
// Equation(s):
// \bcd3_unit|Mux1~0_combout  = (\bin2bcd_unit|bcd3_reg [2] & (\bin2bcd_unit|bcd3_reg [0] & (\bin2bcd_unit|bcd3_reg [3] $ (\bin2bcd_unit|bcd3_reg [1])))) # (!\bin2bcd_unit|bcd3_reg [2] & (!\bin2bcd_unit|bcd3_reg [3] & ((\bin2bcd_unit|bcd3_reg [0]) # 
// (\bin2bcd_unit|bcd3_reg [1]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux1~0 .lut_mask = 16'h0D84;
defparam \bcd3_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N6
cycloneii_lcell_comb \bcd3_unit|Mux0~0 (
// Equation(s):
// \bcd3_unit|Mux0~0_combout  = (\bin2bcd_unit|bcd3_reg [0] & ((\bin2bcd_unit|bcd3_reg [3]) # (\bin2bcd_unit|bcd3_reg [2] $ (\bin2bcd_unit|bcd3_reg [1])))) # (!\bin2bcd_unit|bcd3_reg [0] & ((\bin2bcd_unit|bcd3_reg [1]) # (\bin2bcd_unit|bcd3_reg [2] $ 
// (\bin2bcd_unit|bcd3_reg [3]))))

	.dataa(\bin2bcd_unit|bcd3_reg [2]),
	.datab(\bin2bcd_unit|bcd3_reg [0]),
	.datac(\bin2bcd_unit|bcd3_reg [3]),
	.datad(\bin2bcd_unit|bcd3_reg [1]),
	.cin(gnd),
	.combout(\bcd3_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3_unit|Mux0~0 .lut_mask = 16'hF7DA;
defparam \bcd3_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N12
cycloneii_lcell_comb \bin2bcd_unit|Selector8~0 (
// Equation(s):
// \bin2bcd_unit|Selector8~0_combout  = (\bin2bcd_unit|bcd2_reg [0] & (((\bin2bcd_unit|bcd2_reg [1])))) # (!\bin2bcd_unit|bcd2_reg [0] & ((\bin2bcd_unit|bcd2_reg [3] & ((!\bin2bcd_unit|bcd2_reg [1]))) # (!\bin2bcd_unit|bcd2_reg [3] & (!\bin2bcd_unit|bcd2_reg 
// [2] & \bin2bcd_unit|bcd2_reg [1]))))

	.dataa(\bin2bcd_unit|bcd2_reg [0]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [2]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector8~0 .lut_mask = 16'hAB44;
defparam \bin2bcd_unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y20_N13
cycloneii_lcell_ff \bin2bcd_unit|bcd2_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd2_reg [2]));

// Location: LCCOMB_X3_Y20_N0
cycloneii_lcell_comb \bcd2_unit|Mux6~0 (
// Equation(s):
// \bcd2_unit|Mux6~0_combout  = (\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [1] & (\bin2bcd_unit|bcd2_reg [3] $ (!\bin2bcd_unit|bcd2_reg [0])))) # (!\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [0] & (\bin2bcd_unit|bcd2_reg [3] $ 
// (!\bin2bcd_unit|bcd2_reg [1]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux6~0 .lut_mask = 16'h4092;
defparam \bcd2_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N10
cycloneii_lcell_comb \bcd2_unit|Mux5~0 (
// Equation(s):
// \bcd2_unit|Mux5~0_combout  = (\bin2bcd_unit|bcd2_reg [3] & ((\bin2bcd_unit|bcd2_reg [0] & ((\bin2bcd_unit|bcd2_reg [1]))) # (!\bin2bcd_unit|bcd2_reg [0] & (\bin2bcd_unit|bcd2_reg [2])))) # (!\bin2bcd_unit|bcd2_reg [3] & (\bin2bcd_unit|bcd2_reg [2] & 
// (\bin2bcd_unit|bcd2_reg [0] $ (\bin2bcd_unit|bcd2_reg [1]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux5~0 .lut_mask = 16'hCA28;
defparam \bcd2_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N28
cycloneii_lcell_comb \bcd2_unit|Mux4~0 (
// Equation(s):
// \bcd2_unit|Mux4~0_combout  = (\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [3] & ((\bin2bcd_unit|bcd2_reg [1]) # (!\bin2bcd_unit|bcd2_reg [0])))) # (!\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [3] & (!\bin2bcd_unit|bcd2_reg [0] & 
// \bin2bcd_unit|bcd2_reg [1])))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux4~0 .lut_mask = 16'h8908;
defparam \bcd2_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N2
cycloneii_lcell_comb \bcd2_unit|Mux3~0 (
// Equation(s):
// \bcd2_unit|Mux3~0_combout  = (\bin2bcd_unit|bcd2_reg [1] & ((\bin2bcd_unit|bcd2_reg [2] & ((\bin2bcd_unit|bcd2_reg [0]))) # (!\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [3] & !\bin2bcd_unit|bcd2_reg [0])))) # (!\bin2bcd_unit|bcd2_reg [1] & 
// (!\bin2bcd_unit|bcd2_reg [3] & (\bin2bcd_unit|bcd2_reg [2] $ (\bin2bcd_unit|bcd2_reg [0]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux3~0 .lut_mask = 16'hA412;
defparam \bcd2_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N24
cycloneii_lcell_comb \bcd2_unit|Mux2~0 (
// Equation(s):
// \bcd2_unit|Mux2~0_combout  = (\bin2bcd_unit|bcd2_reg [1] & (((!\bin2bcd_unit|bcd2_reg [3] & \bin2bcd_unit|bcd2_reg [0])))) # (!\bin2bcd_unit|bcd2_reg [1] & ((\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [3])) # (!\bin2bcd_unit|bcd2_reg [2] & 
// ((\bin2bcd_unit|bcd2_reg [0])))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux2~0 .lut_mask = 16'h3072;
defparam \bcd2_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N26
cycloneii_lcell_comb \bcd2_unit|Mux1~0 (
// Equation(s):
// \bcd2_unit|Mux1~0_combout  = (\bin2bcd_unit|bcd2_reg [2] & (\bin2bcd_unit|bcd2_reg [0] & (\bin2bcd_unit|bcd2_reg [3] $ (\bin2bcd_unit|bcd2_reg [1])))) # (!\bin2bcd_unit|bcd2_reg [2] & (!\bin2bcd_unit|bcd2_reg [3] & ((\bin2bcd_unit|bcd2_reg [0]) # 
// (\bin2bcd_unit|bcd2_reg [1]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux1~0 .lut_mask = 16'h3190;
defparam \bcd2_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N20
cycloneii_lcell_comb \bcd2_unit|Mux0~0 (
// Equation(s):
// \bcd2_unit|Mux0~0_combout  = (\bin2bcd_unit|bcd2_reg [0] & ((\bin2bcd_unit|bcd2_reg [3]) # (\bin2bcd_unit|bcd2_reg [2] $ (\bin2bcd_unit|bcd2_reg [1])))) # (!\bin2bcd_unit|bcd2_reg [0] & ((\bin2bcd_unit|bcd2_reg [1]) # (\bin2bcd_unit|bcd2_reg [2] $ 
// (\bin2bcd_unit|bcd2_reg [3]))))

	.dataa(\bin2bcd_unit|bcd2_reg [2]),
	.datab(\bin2bcd_unit|bcd2_reg [3]),
	.datac(\bin2bcd_unit|bcd2_reg [0]),
	.datad(\bin2bcd_unit|bcd2_reg [1]),
	.cin(gnd),
	.combout(\bcd2_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd2_unit|Mux0~0 .lut_mask = 16'hDFE6;
defparam \bcd2_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N28
cycloneii_lcell_comb \bin2bcd_unit|Selector16~0 (
// Equation(s):
// \bin2bcd_unit|Selector16~0_combout  = (\bin2bcd_unit|bcd0_reg [0] & (((\bin2bcd_unit|bcd0_reg [1])))) # (!\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [3] & ((!\bin2bcd_unit|bcd0_reg [1]))) # (!\bin2bcd_unit|bcd0_reg [3] & 
// (!\bin2bcd_unit|bcd0_reg [2] & \bin2bcd_unit|bcd0_reg [1]))))

	.dataa(\bin2bcd_unit|bcd0_reg [0]),
	.datab(\bin2bcd_unit|bcd0_reg [3]),
	.datac(\bin2bcd_unit|bcd0_reg [2]),
	.datad(\bin2bcd_unit|bcd0_reg [1]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector16~0 .lut_mask = 16'hAB44;
defparam \bin2bcd_unit|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N29
cycloneii_lcell_ff \bin2bcd_unit|bcd0_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd0_reg [2]));

// Location: LCCOMB_X2_Y20_N30
cycloneii_lcell_comb \bin2bcd_unit|Selector17~0 (
// Equation(s):
// \bin2bcd_unit|Selector17~0_combout  = (\bin2bcd_unit|bcd0_reg [0] & (!\bin2bcd_unit|bcd0_reg [3] & ((!\bin2bcd_unit|bcd0_reg [2])))) # (!\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [3]) # ((\bin2bcd_unit|bcd0_reg [1] & \bin2bcd_unit|bcd0_reg 
// [2]))))

	.dataa(\bin2bcd_unit|bcd0_reg [0]),
	.datab(\bin2bcd_unit|bcd0_reg [3]),
	.datac(\bin2bcd_unit|bcd0_reg [1]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector17~0 .lut_mask = 16'h5466;
defparam \bin2bcd_unit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N31
cycloneii_lcell_ff \bin2bcd_unit|bcd0_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd0_reg [1]));

// Location: LCCOMB_X2_Y20_N2
cycloneii_lcell_comb \bin2bcd_unit|Selector15~0 (
// Equation(s):
// \bin2bcd_unit|Selector15~0_combout  = (\bin2bcd_unit|bcd0_reg [2] & (!\bin2bcd_unit|bcd0_reg [0] & (!\bin2bcd_unit|bcd0_reg [1]))) # (!\bin2bcd_unit|bcd0_reg [2] & (\bin2bcd_unit|bcd0_reg [3] & ((\bin2bcd_unit|bcd0_reg [0]) # (\bin2bcd_unit|bcd0_reg 
// [1]))))

	.dataa(\bin2bcd_unit|bcd0_reg [0]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [3]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector15~0 .lut_mask = 16'h11E0;
defparam \bin2bcd_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N3
cycloneii_lcell_ff \bin2bcd_unit|bcd0_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd0_reg [3]));

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \sap1_unit|Selector9~0 (
// Equation(s):
// \sap1_unit|Selector9~0_combout  = (\sap1_unit|ac_reg[1]~5_combout  & ((\sap1_unit|ac_reg[1]~4_combout  & (\sap1_unit|inst_reg [3])) # (!\sap1_unit|ac_reg[1]~4_combout  & ((\sap1_unit|Add1~6_combout ))))) # (!\sap1_unit|ac_reg[1]~5_combout  & 
// (((\sap1_unit|ac_reg[1]~4_combout ))))

	.dataa(\sap1_unit|inst_reg [3]),
	.datab(\sap1_unit|ac_reg[1]~5_combout ),
	.datac(\sap1_unit|ac_reg[1]~4_combout ),
	.datad(\sap1_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector9~0 .lut_mask = 16'hBCB0;
defparam \sap1_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \sap1_unit|Selector9~1 (
// Equation(s):
// \sap1_unit|Selector9~1_combout  = (\sap1_unit|ac_reg[1]~5_combout  & (((\sap1_unit|Selector9~0_combout )))) # (!\sap1_unit|ac_reg[1]~5_combout  & ((\sap1_unit|Selector9~0_combout  & ((\sap1_unit|Add2~6_combout ))) # (!\sap1_unit|Selector9~0_combout  & 
// (\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\sap1_unit|ac_reg[1]~5_combout ),
	.datac(\sap1_unit|Add2~6_combout ),
	.datad(\sap1_unit|Selector9~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector9~1 .lut_mask = 16'hFC22;
defparam \sap1_unit|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \sap1_unit|Selector9~2 (
// Equation(s):
// \sap1_unit|Selector9~2_combout  = (\sap1_unit|Selector9~1_combout  & ((\sap1_unit|state_reg.execute_ldi~regout ) # (!\sap1_unit|WideOr1~0_combout )))

	.dataa(vcc),
	.datab(\sap1_unit|WideOr1~0_combout ),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|Selector9~1_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector9~2 .lut_mask = 16'hF300;
defparam \sap1_unit|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N11
cycloneii_lcell_ff \sap1_unit|ac_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector9~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [3]));

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \bin2bcd_unit|Selector35~0 (
// Equation(s):
// \bin2bcd_unit|Selector35~0_combout  = (!\bin2bcd_unit|state_reg.idle~regout  & ((\sap1_unit|state_reg.execute_out~regout  & (\sap1_unit|ac_reg [0])) # (!\sap1_unit|state_reg.execute_out~regout  & ((\bin2bcd_unit|p2s_reg [0])))))

	.dataa(\sap1_unit|state_reg.execute_out~regout ),
	.datab(\sap1_unit|ac_reg [0]),
	.datac(\bin2bcd_unit|p2s_reg [0]),
	.datad(\bin2bcd_unit|state_reg.idle~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector35~0 .lut_mask = 16'h00D8;
defparam \bin2bcd_unit|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N31
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector35~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [0]));

// Location: LCCOMB_X14_Y12_N16
cycloneii_lcell_comb \bin2bcd_unit|Selector34~0 (
// Equation(s):
// \bin2bcd_unit|Selector34~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|p2s_reg [0]))) # (!\bin2bcd_unit|state_reg.op~regout  & (\sap1_unit|ac_reg [1]))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\sap1_unit|ac_reg [1]),
	.datad(\bin2bcd_unit|p2s_reg [0]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector34~0 .lut_mask = 16'hFA50;
defparam \bin2bcd_unit|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N17
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector34~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [1]));

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \sap1_unit|Selector10~0 (
// Equation(s):
// \sap1_unit|Selector10~0_combout  = (\sap1_unit|ac_reg[1]~5_combout  & (((\sap1_unit|inst_reg [2])) # (!\sap1_unit|ac_reg[1]~4_combout ))) # (!\sap1_unit|ac_reg[1]~5_combout  & (\sap1_unit|ac_reg[1]~4_combout  & ((\sap1_unit|Add2~4_combout ))))

	.dataa(\sap1_unit|ac_reg[1]~5_combout ),
	.datab(\sap1_unit|ac_reg[1]~4_combout ),
	.datac(\sap1_unit|inst_reg [2]),
	.datad(\sap1_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector10~0 .lut_mask = 16'hE6A2;
defparam \sap1_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \sap1_unit|Selector10~1 (
// Equation(s):
// \sap1_unit|Selector10~1_combout  = (\sap1_unit|ac_reg[1]~4_combout  & (((\sap1_unit|Selector10~0_combout )))) # (!\sap1_unit|ac_reg[1]~4_combout  & ((\sap1_unit|Selector10~0_combout  & (\sap1_unit|Add1~4_combout )) # (!\sap1_unit|Selector10~0_combout  & 
// ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\sap1_unit|ac_reg[1]~4_combout ),
	.datab(\sap1_unit|Add1~4_combout ),
	.datac(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\sap1_unit|Selector10~0_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector10~1 .lut_mask = 16'hEE50;
defparam \sap1_unit|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \sap1_unit|Selector10~2 (
// Equation(s):
// \sap1_unit|Selector10~2_combout  = (\sap1_unit|Selector10~1_combout  & ((\sap1_unit|state_reg.execute_ldi~regout ) # (!\sap1_unit|WideOr1~0_combout )))

	.dataa(vcc),
	.datab(\sap1_unit|WideOr1~0_combout ),
	.datac(\sap1_unit|state_reg.execute_ldi~regout ),
	.datad(\sap1_unit|Selector10~1_combout ),
	.cin(gnd),
	.combout(\sap1_unit|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|Selector10~2 .lut_mask = 16'hF300;
defparam \sap1_unit|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N25
cycloneii_lcell_ff \sap1_unit|ac_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\sap1_unit|Selector10~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sap1_unit|ac_reg[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sap1_unit|ac_reg [2]));

// Location: LCCOMB_X14_Y12_N2
cycloneii_lcell_comb \bin2bcd_unit|Selector33~0 (
// Equation(s):
// \bin2bcd_unit|Selector33~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & (\bin2bcd_unit|p2s_reg [1])) # (!\bin2bcd_unit|state_reg.op~regout  & ((\sap1_unit|ac_reg [2])))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\bin2bcd_unit|p2s_reg [1]),
	.datad(\sap1_unit|ac_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector33~0 .lut_mask = 16'hF5A0;
defparam \bin2bcd_unit|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N3
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [2]));

// Location: LCCOMB_X14_Y12_N4
cycloneii_lcell_comb \bin2bcd_unit|Selector32~0 (
// Equation(s):
// \bin2bcd_unit|Selector32~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|p2s_reg [2]))) # (!\bin2bcd_unit|state_reg.op~regout  & (\sap1_unit|ac_reg [3]))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\sap1_unit|ac_reg [3]),
	.datad(\bin2bcd_unit|p2s_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector32~0 .lut_mask = 16'hFA50;
defparam \bin2bcd_unit|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N5
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [3]));

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \bin2bcd_unit|Selector31~0 (
// Equation(s):
// \bin2bcd_unit|Selector31~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & (\bin2bcd_unit|p2s_reg [3])) # (!\bin2bcd_unit|state_reg.op~regout  & ((\sap1_unit|ac_reg [4])))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\bin2bcd_unit|p2s_reg [3]),
	.datad(\sap1_unit|ac_reg [4]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector31~0 .lut_mask = 16'hF5A0;
defparam \bin2bcd_unit|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N23
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [4]));

// Location: LCCOMB_X14_Y12_N28
cycloneii_lcell_comb \bin2bcd_unit|Selector30~0 (
// Equation(s):
// \bin2bcd_unit|Selector30~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|p2s_reg [4]))) # (!\bin2bcd_unit|state_reg.op~regout  & (\sap1_unit|ac_reg [5]))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\sap1_unit|ac_reg [5]),
	.datad(\bin2bcd_unit|p2s_reg [4]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector30~0 .lut_mask = 16'hFA50;
defparam \bin2bcd_unit|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N29
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [5]));

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \bin2bcd_unit|Selector29~0 (
// Equation(s):
// \bin2bcd_unit|Selector29~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|p2s_reg [5]))) # (!\bin2bcd_unit|state_reg.op~regout  & (\sap1_unit|ac_reg [6]))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\sap1_unit|ac_reg [6]),
	.datad(\bin2bcd_unit|p2s_reg [5]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector29~0 .lut_mask = 16'hFA50;
defparam \bin2bcd_unit|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N11
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [6]));

// Location: LCCOMB_X14_Y12_N12
cycloneii_lcell_comb \bin2bcd_unit|Selector28~0 (
// Equation(s):
// \bin2bcd_unit|Selector28~0_combout  = (\bin2bcd_unit|state_reg.op~regout  & ((\bin2bcd_unit|p2s_reg [6]))) # (!\bin2bcd_unit|state_reg.op~regout  & (\sap1_unit|ac_reg [7]))

	.dataa(\bin2bcd_unit|state_reg.op~regout ),
	.datab(vcc),
	.datac(\sap1_unit|ac_reg [7]),
	.datad(\bin2bcd_unit|p2s_reg [6]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector28~0 .lut_mask = 16'hFA50;
defparam \bin2bcd_unit|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N13
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [7]));

// Location: LCCOMB_X3_Y20_N30
cycloneii_lcell_comb \bin2bcd_unit|Selector27~0 (
// Equation(s):
// \bin2bcd_unit|Selector27~0_combout  = (\bin2bcd_unit|p2s_reg [7] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bin2bcd_unit|p2s_reg [7]),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector27~0 .lut_mask = 16'hF000;
defparam \bin2bcd_unit|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y20_N31
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [8]));

// Location: LCCOMB_X2_Y20_N20
cycloneii_lcell_comb \bin2bcd_unit|Selector26~0 (
// Equation(s):
// \bin2bcd_unit|Selector26~0_combout  = (\bin2bcd_unit|p2s_reg [8] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(\bin2bcd_unit|p2s_reg [8]),
	.datac(vcc),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector26~0 .lut_mask = 16'hCC00;
defparam \bin2bcd_unit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N21
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [9]));

// Location: LCCOMB_X2_Y20_N22
cycloneii_lcell_comb \bin2bcd_unit|Selector25~0 (
// Equation(s):
// \bin2bcd_unit|Selector25~0_combout  = (\bin2bcd_unit|p2s_reg [9] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bin2bcd_unit|p2s_reg [9]),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector25~0 .lut_mask = 16'hF000;
defparam \bin2bcd_unit|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N23
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [10]));

// Location: LCCOMB_X2_Y20_N8
cycloneii_lcell_comb \bin2bcd_unit|Selector24~0 (
// Equation(s):
// \bin2bcd_unit|Selector24~0_combout  = (\bin2bcd_unit|p2s_reg [10] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(\bin2bcd_unit|p2s_reg [10]),
	.datac(vcc),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector24~0 .lut_mask = 16'hCC00;
defparam \bin2bcd_unit|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N9
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [11]));

// Location: LCCOMB_X2_Y20_N26
cycloneii_lcell_comb \bin2bcd_unit|Selector23~0 (
// Equation(s):
// \bin2bcd_unit|Selector23~0_combout  = (\bin2bcd_unit|p2s_reg [11] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bin2bcd_unit|p2s_reg [11]),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector23~0 .lut_mask = 16'hF000;
defparam \bin2bcd_unit|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N27
cycloneii_lcell_ff \bin2bcd_unit|p2s_reg[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|p2s_reg [12]));

// Location: LCCOMB_X2_Y20_N0
cycloneii_lcell_comb \bin2bcd_unit|Selector18~0 (
// Equation(s):
// \bin2bcd_unit|Selector18~0_combout  = (\bin2bcd_unit|p2s_reg [12] & \bin2bcd_unit|state_reg.op~regout )

	.dataa(vcc),
	.datab(\bin2bcd_unit|p2s_reg [12]),
	.datac(vcc),
	.datad(\bin2bcd_unit|state_reg.op~regout ),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector18~0 .lut_mask = 16'hCC00;
defparam \bin2bcd_unit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N1
cycloneii_lcell_ff \bin2bcd_unit|bcd0_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd0_reg [0]));

// Location: LCCOMB_X2_Y20_N10
cycloneii_lcell_comb \bin2bcd_unit|Selector14~0 (
// Equation(s):
// \bin2bcd_unit|Selector14~0_combout  = \bin2bcd_unit|bcd0_reg [3] $ (((\bin2bcd_unit|bcd0_reg [2] & ((\bin2bcd_unit|bcd0_reg [1]) # (\bin2bcd_unit|bcd0_reg [0])))))

	.dataa(\bin2bcd_unit|bcd0_reg [1]),
	.datab(\bin2bcd_unit|bcd0_reg [3]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bin2bcd_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bin2bcd_unit|Selector14~0 .lut_mask = 16'h36CC;
defparam \bin2bcd_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y20_N11
cycloneii_lcell_ff \bin2bcd_unit|bcd1_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\bin2bcd_unit|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(!\bin2bcd_unit|state_reg.op~regout ),
	.sload(gnd),
	.ena(\bin2bcd_unit|bcd3_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bin2bcd_unit|bcd1_reg [0]));

// Location: LCCOMB_X1_Y20_N12
cycloneii_lcell_comb \bcd1_unit|Mux6~0 (
// Equation(s):
// \bcd1_unit|Mux6~0_combout  = (\bin2bcd_unit|bcd1_reg [3] & (\bin2bcd_unit|bcd1_reg [0] & (\bin2bcd_unit|bcd1_reg [1] $ (\bin2bcd_unit|bcd1_reg [2])))) # (!\bin2bcd_unit|bcd1_reg [3] & (!\bin2bcd_unit|bcd1_reg [1] & (\bin2bcd_unit|bcd1_reg [0] $ 
// (\bin2bcd_unit|bcd1_reg [2]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux6~0 .lut_mask = 16'h4184;
defparam \bcd1_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N10
cycloneii_lcell_comb \bcd1_unit|Mux5~0 (
// Equation(s):
// \bcd1_unit|Mux5~0_combout  = (\bin2bcd_unit|bcd1_reg [1] & ((\bin2bcd_unit|bcd1_reg [0] & (\bin2bcd_unit|bcd1_reg [3])) # (!\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [2]))))) # (!\bin2bcd_unit|bcd1_reg [1] & (\bin2bcd_unit|bcd1_reg [2] & 
// (\bin2bcd_unit|bcd1_reg [0] $ (\bin2bcd_unit|bcd1_reg [3]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux5~0 .lut_mask = 16'hB680;
defparam \bcd1_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N24
cycloneii_lcell_comb \bcd1_unit|Mux4~0 (
// Equation(s):
// \bcd1_unit|Mux4~0_combout  = (\bin2bcd_unit|bcd1_reg [3] & (\bin2bcd_unit|bcd1_reg [2] & ((\bin2bcd_unit|bcd1_reg [1]) # (!\bin2bcd_unit|bcd1_reg [0])))) # (!\bin2bcd_unit|bcd1_reg [3] & (\bin2bcd_unit|bcd1_reg [1] & (!\bin2bcd_unit|bcd1_reg [0] & 
// !\bin2bcd_unit|bcd1_reg [2])))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux4~0 .lut_mask = 16'hB002;
defparam \bcd1_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N2
cycloneii_lcell_comb \bcd1_unit|Mux3~0 (
// Equation(s):
// \bcd1_unit|Mux3~0_combout  = (\bin2bcd_unit|bcd1_reg [1] & ((\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [2]))) # (!\bin2bcd_unit|bcd1_reg [0] & (\bin2bcd_unit|bcd1_reg [3] & !\bin2bcd_unit|bcd1_reg [2])))) # (!\bin2bcd_unit|bcd1_reg [1] & 
// (!\bin2bcd_unit|bcd1_reg [3] & (\bin2bcd_unit|bcd1_reg [0] $ (\bin2bcd_unit|bcd1_reg [2]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux3~0 .lut_mask = 16'h8924;
defparam \bcd1_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N4
cycloneii_lcell_comb \bcd1_unit|Mux2~0 (
// Equation(s):
// \bcd1_unit|Mux2~0_combout  = (\bin2bcd_unit|bcd1_reg [1] & (\bin2bcd_unit|bcd1_reg [0] & (!\bin2bcd_unit|bcd1_reg [3]))) # (!\bin2bcd_unit|bcd1_reg [1] & ((\bin2bcd_unit|bcd1_reg [2] & ((!\bin2bcd_unit|bcd1_reg [3]))) # (!\bin2bcd_unit|bcd1_reg [2] & 
// (\bin2bcd_unit|bcd1_reg [0]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux2~0 .lut_mask = 16'h0D4C;
defparam \bcd1_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N6
cycloneii_lcell_comb \bcd1_unit|Mux1~0 (
// Equation(s):
// \bcd1_unit|Mux1~0_combout  = (\bin2bcd_unit|bcd1_reg [1] & (!\bin2bcd_unit|bcd1_reg [3] & ((\bin2bcd_unit|bcd1_reg [0]) # (!\bin2bcd_unit|bcd1_reg [2])))) # (!\bin2bcd_unit|bcd1_reg [1] & (\bin2bcd_unit|bcd1_reg [0] & (\bin2bcd_unit|bcd1_reg [3] $ 
// (!\bin2bcd_unit|bcd1_reg [2]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux1~0 .lut_mask = 16'h480E;
defparam \bcd1_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N8
cycloneii_lcell_comb \bcd1_unit|Mux0~0 (
// Equation(s):
// \bcd1_unit|Mux0~0_combout  = (\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [3]) # (\bin2bcd_unit|bcd1_reg [1] $ (\bin2bcd_unit|bcd1_reg [2])))) # (!\bin2bcd_unit|bcd1_reg [0] & ((\bin2bcd_unit|bcd1_reg [1]) # (\bin2bcd_unit|bcd1_reg [3] $ 
// (\bin2bcd_unit|bcd1_reg [2]))))

	.dataa(\bin2bcd_unit|bcd1_reg [1]),
	.datab(\bin2bcd_unit|bcd1_reg [0]),
	.datac(\bin2bcd_unit|bcd1_reg [3]),
	.datad(\bin2bcd_unit|bcd1_reg [2]),
	.cin(gnd),
	.combout(\bcd1_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd1_unit|Mux0~0 .lut_mask = 16'hE7FA;
defparam \bcd1_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N26
cycloneii_lcell_comb \bcd0_unit|Mux6~0 (
// Equation(s):
// \bcd0_unit|Mux6~0_combout  = (\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [0] & (\bin2bcd_unit|bcd0_reg [1] $ (\bin2bcd_unit|bcd0_reg [2])))) # (!\bin2bcd_unit|bcd0_reg [3] & (!\bin2bcd_unit|bcd0_reg [1] & (\bin2bcd_unit|bcd0_reg [0] $ 
// (\bin2bcd_unit|bcd0_reg [2]))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux6~0 .lut_mask = 16'h2190;
defparam \bcd0_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneii_lcell_comb \bcd0_unit|Mux5~0 (
// Equation(s):
// \bcd0_unit|Mux5~0_combout  = (\bin2bcd_unit|bcd0_reg [3] & ((\bin2bcd_unit|bcd0_reg [0] & (\bin2bcd_unit|bcd0_reg [1])) # (!\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [2]))))) # (!\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [2] & 
// (\bin2bcd_unit|bcd0_reg [1] $ (\bin2bcd_unit|bcd0_reg [0]))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux5~0 .lut_mask = 16'h9E80;
defparam \bcd0_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N22
cycloneii_lcell_comb \bcd0_unit|Mux4~0 (
// Equation(s):
// \bcd0_unit|Mux4~0_combout  = (\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [2] & ((\bin2bcd_unit|bcd0_reg [1]) # (!\bin2bcd_unit|bcd0_reg [0])))) # (!\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [1] & (!\bin2bcd_unit|bcd0_reg [0] & 
// !\bin2bcd_unit|bcd0_reg [2])))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux4~0 .lut_mask = 16'h8A04;
defparam \bcd0_unit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneii_lcell_comb \bcd0_unit|Mux3~0 (
// Equation(s):
// \bcd0_unit|Mux3~0_combout  = (\bin2bcd_unit|bcd0_reg [1] & ((\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [2]))) # (!\bin2bcd_unit|bcd0_reg [0] & (\bin2bcd_unit|bcd0_reg [3] & !\bin2bcd_unit|bcd0_reg [2])))) # (!\bin2bcd_unit|bcd0_reg [1] & 
// (!\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [0] $ (\bin2bcd_unit|bcd0_reg [2]))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux3~0 .lut_mask = 16'hC118;
defparam \bcd0_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N30
cycloneii_lcell_comb \bcd0_unit|Mux2~0 (
// Equation(s):
// \bcd0_unit|Mux2~0_combout  = (\bin2bcd_unit|bcd0_reg [1] & (!\bin2bcd_unit|bcd0_reg [3] & (\bin2bcd_unit|bcd0_reg [0]))) # (!\bin2bcd_unit|bcd0_reg [1] & ((\bin2bcd_unit|bcd0_reg [2] & (!\bin2bcd_unit|bcd0_reg [3])) # (!\bin2bcd_unit|bcd0_reg [2] & 
// ((\bin2bcd_unit|bcd0_reg [0])))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux2~0 .lut_mask = 16'h5170;
defparam \bcd0_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N20
cycloneii_lcell_comb \bcd0_unit|Mux1~0 (
// Equation(s):
// \bcd0_unit|Mux1~0_combout  = (\bin2bcd_unit|bcd0_reg [1] & (!\bin2bcd_unit|bcd0_reg [3] & ((\bin2bcd_unit|bcd0_reg [0]) # (!\bin2bcd_unit|bcd0_reg [2])))) # (!\bin2bcd_unit|bcd0_reg [1] & (\bin2bcd_unit|bcd0_reg [0] & (\bin2bcd_unit|bcd0_reg [3] $ 
// (!\bin2bcd_unit|bcd0_reg [2]))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux1~0 .lut_mask = 16'h6054;
defparam \bcd0_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N18
cycloneii_lcell_comb \bcd0_unit|Mux0~0 (
// Equation(s):
// \bcd0_unit|Mux0~0_combout  = (\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [3]) # (\bin2bcd_unit|bcd0_reg [1] $ (\bin2bcd_unit|bcd0_reg [2])))) # (!\bin2bcd_unit|bcd0_reg [0] & ((\bin2bcd_unit|bcd0_reg [1]) # (\bin2bcd_unit|bcd0_reg [3] $ 
// (\bin2bcd_unit|bcd0_reg [2]))))

	.dataa(\bin2bcd_unit|bcd0_reg [3]),
	.datab(\bin2bcd_unit|bcd0_reg [1]),
	.datac(\bin2bcd_unit|bcd0_reg [0]),
	.datad(\bin2bcd_unit|bcd0_reg [2]),
	.cin(gnd),
	.combout(\bcd0_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd0_unit|Mux0~0 .lut_mask = 16'hBDEE;
defparam \bcd0_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \sap1_unit|mem_addr_reg[3]~0 (
// Equation(s):
// \sap1_unit|mem_addr_reg[3]~0_combout  = (\sap1_unit|state_reg.mem_write~regout  & !\SW~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\sap1_unit|state_reg.mem_write~regout ),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\sap1_unit|mem_addr_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[3]~0 .lut_mask = 16'h00F0;
defparam \sap1_unit|mem_addr_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \sap1_unit|mem_addr_reg[3]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\sap1_unit|mem_addr_reg[3]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ));
// synopsys translate_off
defparam \sap1_unit|mem_addr_reg[3]~0clkctrl .clock_type = "global clock";
defparam \sap1_unit|mem_addr_reg[3]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneii_lcell_comb \sap1_unit|memory_leds[0] (
// Equation(s):
// \sap1_unit|memory_leds [0] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [0]))

	.dataa(\sap1_unit|memory_leds [0]),
	.datab(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [0]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[0] .lut_mask = 16'hEE22;
defparam \sap1_unit|memory_leds[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \sap1_unit|memory_leds[1] (
// Equation(s):
// \sap1_unit|memory_leds [1] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [1]))

	.dataa(vcc),
	.datab(\sap1_unit|memory_leds [1]),
	.datac(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [1]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[1] .lut_mask = 16'hFC0C;
defparam \sap1_unit|memory_leds[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \sap1_unit|memory_leds[2] (
// Equation(s):
// \sap1_unit|memory_leds [2] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [2]))

	.dataa(\sap1_unit|memory_leds [2]),
	.datab(vcc),
	.datac(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [2]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[2] .lut_mask = 16'hFA0A;
defparam \sap1_unit|memory_leds[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneii_lcell_comb \sap1_unit|memory_leds[3] (
// Equation(s):
// \sap1_unit|memory_leds [3] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [3]))

	.dataa(\sap1_unit|memory_leds [3]),
	.datab(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [3]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[3] .lut_mask = 16'hEE22;
defparam \sap1_unit|memory_leds[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \sap1_unit|memory_leds[4] (
// Equation(s):
// \sap1_unit|memory_leds [4] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [4]))

	.dataa(vcc),
	.datab(\sap1_unit|memory_leds [4]),
	.datac(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [4]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[4] .lut_mask = 16'hFC0C;
defparam \sap1_unit|memory_leds[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \sap1_unit|memory_leds[5] (
// Equation(s):
// \sap1_unit|memory_leds [5] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [5]))

	.dataa(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datab(\sap1_unit|memory_leds [5]),
	.datac(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [5]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[5] .lut_mask = 16'hE4E4;
defparam \sap1_unit|memory_leds[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \sap1_unit|memory_leds[6] (
// Equation(s):
// \sap1_unit|memory_leds [6] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [6]))

	.dataa(\sap1_unit|memory_leds [6]),
	.datab(vcc),
	.datac(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.datad(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [6]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[6] .lut_mask = 16'hFA0A;
defparam \sap1_unit|memory_leds[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneii_lcell_comb \sap1_unit|memory_leds[7] (
// Equation(s):
// \sap1_unit|memory_leds [7] = (GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & ((\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ))) # (!GLOBAL(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ) & (\sap1_unit|memory_leds [7]))

	.dataa(vcc),
	.datab(\sap1_unit|memory_leds [7]),
	.datac(\sap1_unit|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\sap1_unit|mem_addr_reg[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\sap1_unit|memory_leds [7]),
	.cout());
// synopsys translate_off
defparam \sap1_unit|memory_leds[7] .lut_mask = 16'hF0CC;
defparam \sap1_unit|memory_leds[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\bcd3_unit|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\bcd3_unit|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\bcd3_unit|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\bcd3_unit|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\bcd3_unit|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\bcd3_unit|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\bcd3_unit|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\bcd2_unit|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\bcd2_unit|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\bcd2_unit|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\bcd2_unit|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\bcd2_unit|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\bcd2_unit|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\bcd2_unit|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\bcd1_unit|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\bcd1_unit|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\bcd1_unit|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\bcd1_unit|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\bcd1_unit|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\bcd1_unit|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\bcd1_unit|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\bcd0_unit|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\bcd0_unit|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\bcd0_unit|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\bcd0_unit|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\bcd0_unit|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\bcd0_unit|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\bcd0_unit|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\sap1_unit|ac_reg [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\sap1_unit|ac_reg [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\sap1_unit|ac_reg [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\sap1_unit|ac_reg [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\sap1_unit|ac_reg [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\sap1_unit|ac_reg [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\sap1_unit|ac_reg [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\sap1_unit|ac_reg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\sap1_unit|memory_leds [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\sap1_unit|memory_leds [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\sap1_unit|memory_leds [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\sap1_unit|memory_leds [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\sap1_unit|memory_leds [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\sap1_unit|memory_leds [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\sap1_unit|memory_leds [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\sap1_unit|memory_leds [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
