# conversion-and-compression-algorithms

![Language](https://img.shields.io/badge/Language-SystemVerilog-blue)
![License](https://img.shields.io/badge/License-MIT-lightgrey)

Lightweight Verilog utilities for converting and compressing ML-KEM data streams. The RTL modules handle bit-to-byte packing, byte-to-bit unpacking, and simple byte-level encode/decode helpers suitable for integrating ML-KEM key encapsulation flows into FPGA or ASIC designs.