module RegisterFile(
	input clk,
	input RegWrite,
	input [4:0] ReadReg1,
	input [4:0] ReadReg2,
	input [4:0] WriteReg,
	input [31:0] WriteData,
	output reg [31:0] ReadData1,
	output reg [31:0] ReadData2);
	
	reg [31:0] gpreg [0:31];
	integer i;
	
	initial begin
		for (i = 0; i < 32; i = i+1) begin
			registers[i] = 0;
		end
	end
	
	always @(posedge clk)
	begin
		if (RegWrite == 1'b1)
		begin
			gpreg[WriteReg] <= WriteData;
		end
	end
	
	assign ReadData1 = gpreg[ReadReg1];
	assign ReadData2 = gpreg[ReadReg2];
	
endmodule
