###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:44:15 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |   -0.091 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |   -0.091 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.034 | 0.139 |   0.139 |    0.048 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M                          | 0.034 | 0.000 |   0.139 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |    0.091 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |    0.091 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |    0.091 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M                          | 0.000 | 0.000 |   0.000 |    0.091 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |   -0.093 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |   -0.093 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.037 | 0.140 |   0.140 |    0.048 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M                          | 0.037 | 0.000 |   0.141 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |    0.093 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |    0.093 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |    0.093 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |    0.093 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |    0.093 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |    0.093 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M                          | 0.000 | 0.000 |   0.000 |    0.093 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.144
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |   -0.096 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |   -0.096 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.041 | 0.143 |   0.143 |    0.047 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M                          | 0.041 | 0.000 |   0.144 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |    0.096 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |    0.096 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |    0.096 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |    0.096 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |    0.096 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |    0.096 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M                          | 0.000 | 0.000 |   0.000 |    0.096 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.140
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |   -0.097 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |   -0.097 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.036 | 0.140 |   0.140 |    0.044 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | D ^         | SDFFRQX1M                          | 0.036 | 0.000 |   0.140 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     | UART_TX_ClkDiv/U15                        | Y ^         |                                    | 0.000 |       |   0.000 |    0.097 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.000 |    0.097 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.000 | 0.000 |   0.000 |    0.097 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.000 | 0.000 |   0.000 |    0.097 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.000 | 0.000 |   0.000 |    0.097 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.000 | 0.000 |   0.000 |    0.097 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | CK ^        | SDFFRQX1M                          | 0.000 | 0.000 |   0.000 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: Data_SYNC/\en_sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.146
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.098 | 
     | REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.146 |   0.146 |    0.048 | 
     | Data_SYNC/\en_sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.146 |    0.048 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.098 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.098 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin UART_RX/U7/Data_Valid_reg/CK 
Endpoint:   UART_RX/U7/Data_Valid_reg/SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_RX/U6/Stp_err_reg/QN    (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.137
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |            | 0.050 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0           | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L2_I0           | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L3_I1           | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L4_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L5_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L6_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L7_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L8_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L9_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L10_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L11_I0          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | scan_clk__L12_I1          | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | RX_CLK_MUX/U1             | B ^ -> Y ^   | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | RX_CLK_M__L1_I0           | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | RX_CLK_M__L2_I0           | A ^ -> Y v   | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | RX_CLK_M__L3_I1           | A v -> Y ^   | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | UART_RX/U6/Stp_err_reg    | CK ^ -> QN ^ | SDFFRX1M   | 0.066 | 0.137 |   0.137 |    0.039 | 
     | UART_RX/U7/Data_Valid_reg | SI ^         | SDFFRQX2M  | 0.066 | 0.000 |   0.137 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | scan_clk__L12_I1          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | RX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.098 | 
     | RX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | RX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | RX_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | UART_RX/U7/Data_Valid_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.098 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.147 |   0.147 |    0.048 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.147 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.048 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.147 |    0.048 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.147 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.100 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.100 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.141 |   0.141 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[11]   | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.141 |   0.141 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[13]   | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: REF_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.149
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.101 | 
     | REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.148 |    0.048 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.149 |    0.048 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.101 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.101 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_ALU/OUT_Valid_reg/CK 
Endpoint:   U0_ALU/OUT_Valid_reg/SI    (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.141 |   0.141 |    0.040 | 
     | U0_ALU/OUT_Valid_reg      | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.141 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.101 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.101 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_ALU/OUT_Valid_reg      | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.149
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.101 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.047 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.101 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.149
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.102 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.047 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.102 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.150
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.047 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.150
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.102 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.047 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.102 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.102 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.150
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.047 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.103 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.103 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.143 |   0.143 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[15]   | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.144 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.103 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.103 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.103 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.103 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.103 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: UART_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.148
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |            | 0.050 |       |   0.000 |   -0.104 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.104 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.148 |    0.044 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.148 |    0.044 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.104 | 
     | UART_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.104 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.104 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[14]   | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: Data_SYNC/\en_sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.146 |   0.146 |    0.041 | 
     | Data_SYNC/\en_sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.146 |    0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.146 |   0.146 |    0.041 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.146 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[3]    | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.147 |   0.147 |    0.040 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[4]    | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.106 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.106 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.041 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.107 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.107 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[12]   | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.107 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.107 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.107 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.107 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /Q         (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.147 |    0.041 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.147 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.107 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.107 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.148 |    0.040 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.148 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[5]    | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[2]    | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: REF_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.108 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.148 |    0.040 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.149 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.108 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.108 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[7]    | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.108 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.040 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.040 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.149 |   0.149 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[9]    | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[10]   | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_RX/U2/\P_out_reg[2] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[2] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_RX/U2/\P_out_reg[1] /QN (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.143
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^   |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0          | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I1          | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L10_I1         | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L11_I0         | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L12_I1         | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^   | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v   | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^   | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | UART_RX/U2/\P_out_reg[1] | CK ^ -> QN ^ | SDFFRX1M   | 0.075 | 0.142 |   0.142 |    0.033 | 
     | UART_RX/U2/\P_out_reg[2] | SI ^         | SDFFRX1M   | 0.075 | 0.000 |   0.143 |    0.033 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | UART_RX/U2/\P_out_reg[2] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |    0.109 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /CK 
Endpoint:   UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.040 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.040 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.110 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.149 |   0.149 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[6]    | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.110 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.110 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.040 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.040 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /CK 
Endpoint:   UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.150 |   0.150 |    0.040 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.150 |    0.040 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.157
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.157 |   0.157 |    0.046 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.050 | 0.000 |   0.157 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.111 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.151 |   0.151 |    0.040 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.151 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.111 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: UART_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.148
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.148 |    0.036 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.148 |    0.036 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.050 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.111 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.158
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.111 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.158 |   0.158 |    0.046 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.051 | 0.000 |   0.158 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.111 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.111 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.112 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.112 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.151 |   0.151 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[1]    | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.112 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.112 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |    0.112 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.112 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.148
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.148 |    0.036 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.148 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.112 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.112 | 
     +----------------------------------------------------------------------------------------------------------+ 

