
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000396c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  0000396c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f4  2000009c  00003a08  0002009c  2**2
                  ALLOC
  3 .stack        00002000  20000190  00003afc  0002009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00037473  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004c3e  00000000  00000000  00057590  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005935  00000000  00000000  0005c1ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000618  00000000  00000000  00061b03  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005d8  00000000  00000000  0006211b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001c640  00000000  00000000  000626f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011344  00000000  00000000  0007ed33  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a631  00000000  00000000  00090077  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001048  00000000  00000000  0011a6a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	90 21 00 20 19 01 00 00 15 01 00 00 15 01 00 00     .!. ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 45 06 00 00 15 01 00 00 15 01 00 00     ....E...........
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 95 02 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000009c 	.word	0x2000009c
      d4:	00000000 	.word	0x00000000
      d8:	0000396c 	.word	0x0000396c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a0 	.word	0x200000a0
     108:	0000396c 	.word	0x0000396c
     10c:	0000396c 	.word	0x0000396c
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	0000396c 	.word	0x0000396c
     1c8:	20000000 	.word	0x20000000
     1cc:	2000009c 	.word	0x2000009c
     1d0:	20000004 	.word	0x20000004
     1d4:	2000009c 	.word	0x2000009c
     1d8:	20000190 	.word	0x20000190
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	000036bd 	.word	0x000036bd
     1f8:	00001c61 	.word	0x00001c61

000001fc <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     1fc:	1c93      	adds	r3, r2, #2
     1fe:	009b      	lsls	r3, r3, #2
     200:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     202:	2a02      	cmp	r2, #2
     204:	d009      	beq.n	21a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     206:	2a03      	cmp	r2, #3
     208:	d00c      	beq.n	224 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     20a:	2301      	movs	r3, #1
     20c:	4093      	lsls	r3, r2
     20e:	001a      	movs	r2, r3
     210:	7e03      	ldrb	r3, [r0, #24]
     212:	4313      	orrs	r3, r2
     214:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
     216:	2000      	movs	r0, #0
     218:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     21a:	7e03      	ldrb	r3, [r0, #24]
     21c:	2210      	movs	r2, #16
     21e:	4313      	orrs	r3, r2
     220:	7603      	strb	r3, [r0, #24]
     222:	e7f8      	b.n	216 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     224:	7e03      	ldrb	r3, [r0, #24]
     226:	2220      	movs	r2, #32
     228:	4313      	orrs	r3, r2
     22a:	7603      	strb	r3, [r0, #24]
     22c:	e7f3      	b.n	216 <tc_register_callback+0x1a>
	...

00000230 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     230:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     232:	0080      	lsls	r0, r0, #2
     234:	4b16      	ldr	r3, [pc, #88]	; (290 <_tc_interrupt_handler+0x60>)
     236:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     238:	6823      	ldr	r3, [r4, #0]
     23a:	7b9d      	ldrb	r5, [r3, #14]
     23c:	7e22      	ldrb	r2, [r4, #24]
     23e:	7e63      	ldrb	r3, [r4, #25]
     240:	4013      	ands	r3, r2
     242:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     244:	07eb      	lsls	r3, r5, #31
     246:	d406      	bmi.n	256 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     248:	07ab      	lsls	r3, r5, #30
     24a:	d40b      	bmi.n	264 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     24c:	06eb      	lsls	r3, r5, #27
     24e:	d410      	bmi.n	272 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     250:	06ab      	lsls	r3, r5, #26
     252:	d415      	bmi.n	280 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
     254:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     256:	0020      	movs	r0, r4
     258:	68a3      	ldr	r3, [r4, #8]
     25a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     25c:	2301      	movs	r3, #1
     25e:	6822      	ldr	r2, [r4, #0]
     260:	7393      	strb	r3, [r2, #14]
     262:	e7f1      	b.n	248 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
     264:	0020      	movs	r0, r4
     266:	68e3      	ldr	r3, [r4, #12]
     268:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     26a:	2302      	movs	r3, #2
     26c:	6822      	ldr	r2, [r4, #0]
     26e:	7393      	strb	r3, [r2, #14]
     270:	e7ec      	b.n	24c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     272:	0020      	movs	r0, r4
     274:	6923      	ldr	r3, [r4, #16]
     276:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     278:	2310      	movs	r3, #16
     27a:	6822      	ldr	r2, [r4, #0]
     27c:	7393      	strb	r3, [r2, #14]
     27e:	e7e7      	b.n	250 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     280:	0020      	movs	r0, r4
     282:	6963      	ldr	r3, [r4, #20]
     284:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     286:	6823      	ldr	r3, [r4, #0]
     288:	2220      	movs	r2, #32
     28a:	739a      	strb	r2, [r3, #14]
}
     28c:	e7e2      	b.n	254 <_tc_interrupt_handler+0x24>
     28e:	46c0      	nop			; (mov r8, r8)
     290:	200000e8 	.word	0x200000e8

00000294 <TC3_Handler>:
	_TC_INTERRUPT_HANDLER(3,0)
     294:	b510      	push	{r4, lr}
     296:	2000      	movs	r0, #0
     298:	4b01      	ldr	r3, [pc, #4]	; (2a0 <TC3_Handler+0xc>)
     29a:	4798      	blx	r3
     29c:	bd10      	pop	{r4, pc}
     29e:	46c0      	nop			; (mov r8, r8)
     2a0:	00000231 	.word	0x00000231

000002a4 <_tc_get_inst_index>:
 */

#include <LED.h>
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     2a4:	b530      	push	{r4, r5, lr}
     2a6:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     2a8:	a901      	add	r1, sp, #4
     2aa:	4b0c      	ldr	r3, [pc, #48]	; (2dc <_tc_get_inst_index+0x38>)
     2ac:	000a      	movs	r2, r1
     2ae:	cb32      	ldmia	r3!, {r1, r4, r5}
     2b0:	c232      	stmia	r2!, {r1, r4, r5}
     2b2:	cb12      	ldmia	r3!, {r1, r4}
     2b4:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     2b6:	9b01      	ldr	r3, [sp, #4]
     2b8:	4298      	cmp	r0, r3
     2ba:	d00b      	beq.n	2d4 <_tc_get_inst_index+0x30>
     2bc:	2301      	movs	r3, #1
     2be:	a901      	add	r1, sp, #4
     2c0:	009a      	lsls	r2, r3, #2
     2c2:	5852      	ldr	r2, [r2, r1]
     2c4:	4282      	cmp	r2, r0
     2c6:	d006      	beq.n	2d6 <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     2c8:	3301      	adds	r3, #1
     2ca:	2b05      	cmp	r3, #5
     2cc:	d1f8      	bne.n	2c0 <_tc_get_inst_index+0x1c>
			return i;
		}
	}
	/* Invalid data given. */
	Assert(false);
	return 0;
     2ce:	2000      	movs	r0, #0
}
     2d0:	b007      	add	sp, #28
     2d2:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     2d4:	2300      	movs	r3, #0
			return i;
     2d6:	b2d8      	uxtb	r0, r3
     2d8:	e7fa      	b.n	2d0 <_tc_get_inst_index+0x2c>
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	00003858 	.word	0x00003858

000002e0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     2e0:	b570      	push	{r4, r5, r6, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	0004      	movs	r4, r0
     2e6:	000d      	movs	r5, r1
     2e8:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     2ea:	0008      	movs	r0, r1
     2ec:	4b7a      	ldr	r3, [pc, #488]	; (4d8 <tc_init+0x1f8>)
     2ee:	4798      	blx	r3
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     2f0:	2300      	movs	r3, #0
     2f2:	60a3      	str	r3, [r4, #8]
     2f4:	60e3      	str	r3, [r4, #12]
     2f6:	6123      	str	r3, [r4, #16]
     2f8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     2fa:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     2fc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     2fe:	0082      	lsls	r2, r0, #2
     300:	4b76      	ldr	r3, [pc, #472]	; (4dc <tc_init+0x1fc>)
     302:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     304:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     306:	78b3      	ldrb	r3, [r6, #2]
     308:	2b08      	cmp	r3, #8
     30a:	d007      	beq.n	31c <tc_init+0x3c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     30c:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     30e:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     310:	2205      	movs	r2, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     312:	07db      	lsls	r3, r3, #31
     314:	d506      	bpl.n	324 <tc_init+0x44>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     316:	0010      	movs	r0, r2
     318:	b002      	add	sp, #8
     31a:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     31c:	2217      	movs	r2, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     31e:	07c1      	lsls	r1, r0, #31
     320:	d5f9      	bpl.n	316 <tc_init+0x36>
     322:	e7f3      	b.n	30c <tc_init+0x2c>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     324:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
     326:	3217      	adds	r2, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     328:	06db      	lsls	r3, r3, #27
     32a:	d4f4      	bmi.n	316 <tc_init+0x36>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     32c:	882b      	ldrh	r3, [r5, #0]
     32e:	079b      	lsls	r3, r3, #30
     330:	d4f1      	bmi.n	316 <tc_init+0x36>
	if (config->pwm_channel[0].enabled) {
     332:	7c33      	ldrb	r3, [r6, #16]
     334:	2b00      	cmp	r3, #0
     336:	d15f      	bne.n	3f8 <tc_init+0x118>
	if (config->pwm_channel[1].enabled) {
     338:	7f33      	ldrb	r3, [r6, #28]
     33a:	2b00      	cmp	r3, #0
     33c:	d168      	bne.n	410 <tc_init+0x130>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     33e:	4a68      	ldr	r2, [pc, #416]	; (4e0 <tc_init+0x200>)
     340:	6a11      	ldr	r1, [r2, #32]
     342:	2380      	movs	r3, #128	; 0x80
     344:	011b      	lsls	r3, r3, #4
     346:	430b      	orrs	r3, r1
     348:	6213      	str	r3, [r2, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     34a:	78b3      	ldrb	r3, [r6, #2]
     34c:	2b08      	cmp	r3, #8
     34e:	d06f      	beq.n	430 <tc_init+0x150>
	gclk_chan_config.source_generator = config->clock_source;
     350:	7833      	ldrb	r3, [r6, #0]
     352:	466a      	mov	r2, sp
     354:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     356:	4669      	mov	r1, sp
     358:	201b      	movs	r0, #27
     35a:	4b62      	ldr	r3, [pc, #392]	; (4e4 <tc_init+0x204>)
     35c:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     35e:	201b      	movs	r0, #27
     360:	4b61      	ldr	r3, [pc, #388]	; (4e8 <tc_init+0x208>)
     362:	4798      	blx	r3
	ctrla_tmp =
     364:	8931      	ldrh	r1, [r6, #8]
     366:	88b3      	ldrh	r3, [r6, #4]
     368:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
     36a:	78b1      	ldrb	r1, [r6, #2]
     36c:	79b2      	ldrb	r2, [r6, #6]
     36e:	4311      	orrs	r1, r2
	ctrla_tmp =
     370:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
     372:	7873      	ldrb	r3, [r6, #1]
     374:	2b00      	cmp	r3, #0
     376:	d002      	beq.n	37e <tc_init+0x9e>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     378:	2380      	movs	r3, #128	; 0x80
     37a:	011b      	lsls	r3, r3, #4
     37c:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     37e:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     380:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     382:	b25b      	sxtb	r3, r3
     384:	2b00      	cmp	r3, #0
     386:	dbfb      	blt.n	380 <tc_init+0xa0>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     388:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
     38a:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
     38c:	1e4b      	subs	r3, r1, #1
     38e:	4199      	sbcs	r1, r3
     390:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
     392:	7bb3      	ldrb	r3, [r6, #14]
     394:	2b00      	cmp	r3, #0
     396:	d001      	beq.n	39c <tc_init+0xbc>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     398:	2301      	movs	r3, #1
     39a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     39c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     39e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3a0:	b25b      	sxtb	r3, r3
     3a2:	2b00      	cmp	r3, #0
     3a4:	dbfb      	blt.n	39e <tc_init+0xbe>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     3a6:	23ff      	movs	r3, #255	; 0xff
     3a8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
     3aa:	2900      	cmp	r1, #0
     3ac:	d005      	beq.n	3ba <tc_init+0xda>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3ae:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3b0:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
     3b2:	b25b      	sxtb	r3, r3
     3b4:	2b00      	cmp	r3, #0
     3b6:	dbfb      	blt.n	3b0 <tc_init+0xd0>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     3b8:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
     3ba:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
     3bc:	7af3      	ldrb	r3, [r6, #11]
     3be:	2b00      	cmp	r3, #0
     3c0:	d001      	beq.n	3c6 <tc_init+0xe6>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     3c2:	2310      	movs	r3, #16
     3c4:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
     3c6:	7b33      	ldrb	r3, [r6, #12]
     3c8:	2b00      	cmp	r3, #0
     3ca:	d001      	beq.n	3d0 <tc_init+0xf0>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     3cc:	2320      	movs	r3, #32
     3ce:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3d0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3d2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3d4:	b25b      	sxtb	r3, r3
     3d6:	2b00      	cmp	r3, #0
     3d8:	dbfb      	blt.n	3d2 <tc_init+0xf2>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     3da:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3dc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3de:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3e0:	b25b      	sxtb	r3, r3
     3e2:	2b00      	cmp	r3, #0
     3e4:	dbfb      	blt.n	3de <tc_init+0xfe>
	switch (module_inst->counter_size) {
     3e6:	7923      	ldrb	r3, [r4, #4]
     3e8:	2b04      	cmp	r3, #4
     3ea:	d027      	beq.n	43c <tc_init+0x15c>
     3ec:	2b08      	cmp	r3, #8
     3ee:	d05c      	beq.n	4aa <tc_init+0x1ca>
     3f0:	2b00      	cmp	r3, #0
     3f2:	d044      	beq.n	47e <tc_init+0x19e>
	return STATUS_ERR_INVALID_ARG;
     3f4:	2217      	movs	r2, #23
     3f6:	e78e      	b.n	316 <tc_init+0x36>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     3f8:	a901      	add	r1, sp, #4
     3fa:	2301      	movs	r3, #1
     3fc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     3fe:	2200      	movs	r2, #0
     400:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     402:	7e32      	ldrb	r2, [r6, #24]
     404:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     406:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     408:	7d30      	ldrb	r0, [r6, #20]
     40a:	4b38      	ldr	r3, [pc, #224]	; (4ec <tc_init+0x20c>)
     40c:	4798      	blx	r3
     40e:	e793      	b.n	338 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     410:	a901      	add	r1, sp, #4
     412:	2301      	movs	r3, #1
     414:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     416:	2200      	movs	r2, #0
     418:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     41a:	3224      	adds	r2, #36	; 0x24
     41c:	18b2      	adds	r2, r6, r2
     41e:	7812      	ldrb	r2, [r2, #0]
     420:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     422:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     424:	331f      	adds	r3, #31
     426:	18f3      	adds	r3, r6, r3
     428:	7818      	ldrb	r0, [r3, #0]
     42a:	4b30      	ldr	r3, [pc, #192]	; (4ec <tc_init+0x20c>)
     42c:	4798      	blx	r3
     42e:	e786      	b.n	33e <tc_init+0x5e>
     430:	6a11      	ldr	r1, [r2, #32]
     432:	2380      	movs	r3, #128	; 0x80
     434:	011b      	lsls	r3, r3, #4
     436:	430b      	orrs	r3, r1
     438:	6213      	str	r3, [r2, #32]
     43a:	e789      	b.n	350 <tc_init+0x70>
     43c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     43e:	b25b      	sxtb	r3, r3
     440:	2b00      	cmp	r3, #0
     442:	dbfb      	blt.n	43c <tc_init+0x15c>
					config->counter_8_bit.value;
     444:	2328      	movs	r3, #40	; 0x28
     446:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
     448:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     44a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     44c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     44e:	b25b      	sxtb	r3, r3
     450:	2b00      	cmp	r3, #0
     452:	dbfb      	blt.n	44c <tc_init+0x16c>
					config->counter_8_bit.period;
     454:	2329      	movs	r3, #41	; 0x29
     456:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
     458:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     45a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     45c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     45e:	b25b      	sxtb	r3, r3
     460:	2b00      	cmp	r3, #0
     462:	dbfb      	blt.n	45c <tc_init+0x17c>
					config->counter_8_bit.compare_capture_channel[0];
     464:	232a      	movs	r3, #42	; 0x2a
     466:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
     468:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     46a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     46c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     46e:	b25b      	sxtb	r3, r3
     470:	2b00      	cmp	r3, #0
     472:	dbfb      	blt.n	46c <tc_init+0x18c>
					config->counter_8_bit.compare_capture_channel[1];
     474:	232b      	movs	r3, #43	; 0x2b
     476:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
     478:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
     47a:	2200      	movs	r2, #0
     47c:	e74b      	b.n	316 <tc_init+0x36>
     47e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     480:	b25b      	sxtb	r3, r3
     482:	2b00      	cmp	r3, #0
     484:	dbfb      	blt.n	47e <tc_init+0x19e>
				= config->counter_16_bit.value;
     486:	8d33      	ldrh	r3, [r6, #40]	; 0x28
     488:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     48a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     48c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     48e:	b25b      	sxtb	r3, r3
     490:	2b00      	cmp	r3, #0
     492:	dbfb      	blt.n	48c <tc_init+0x1ac>
					config->counter_16_bit.compare_capture_channel[0];
     494:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
     496:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     498:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     49a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     49c:	b25b      	sxtb	r3, r3
     49e:	2b00      	cmp	r3, #0
     4a0:	dbfb      	blt.n	49a <tc_init+0x1ba>
					config->counter_16_bit.compare_capture_channel[1];
     4a2:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
     4a4:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
     4a6:	2200      	movs	r2, #0
     4a8:	e735      	b.n	316 <tc_init+0x36>
     4aa:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4ac:	b25b      	sxtb	r3, r3
     4ae:	2b00      	cmp	r3, #0
     4b0:	dbfb      	blt.n	4aa <tc_init+0x1ca>
				= config->counter_32_bit.value;
     4b2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     4b4:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     4b6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     4b8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4ba:	b25b      	sxtb	r3, r3
     4bc:	2b00      	cmp	r3, #0
     4be:	dbfb      	blt.n	4b8 <tc_init+0x1d8>
			hw->COUNT32.CC[0].reg =
     4c0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     4c2:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     4c4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     4c6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4c8:	b25b      	sxtb	r3, r3
     4ca:	2b00      	cmp	r3, #0
     4cc:	dbfb      	blt.n	4c6 <tc_init+0x1e6>
					config->counter_32_bit.compare_capture_channel[1];
     4ce:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
     4d0:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
     4d2:	2200      	movs	r2, #0
     4d4:	e71f      	b.n	316 <tc_init+0x36>
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	000002a5 	.word	0x000002a5
     4dc:	200000e8 	.word	0x200000e8
     4e0:	40000400 	.word	0x40000400
     4e4:	00001851 	.word	0x00001851
     4e8:	000017c5 	.word	0x000017c5
     4ec:	00001949 	.word	0x00001949

000004f0 <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     4f0:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     4f2:	2203      	movs	r2, #3
     4f4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     4f6:	421a      	tst	r2, r3
     4f8:	d1fc      	bne.n	4f4 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     4fa:	4770      	bx	lr

000004fc <master_election>:
#include "Master.h"
#include "interrupt.h"


uint8_t master_election(void)
{
     4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     4fe:	4c14      	ldr	r4, [pc, #80]	; (550 <master_election+0x54>)
     500:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     502:	0020      	movs	r0, r4
     504:	4f13      	ldr	r7, [pc, #76]	; (554 <master_election+0x58>)
     506:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     508:	682b      	ldr	r3, [r5, #0]
     50a:	2602      	movs	r6, #2
     50c:	43b3      	bics	r3, r6
     50e:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     510:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     512:	0020      	movs	r0, r4
     514:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     516:	682b      	ldr	r3, [r5, #0]
     518:	4333      	orrs	r3, r6
     51a:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     51c:	4b0e      	ldr	r3, [pc, #56]	; (558 <master_election+0x5c>)
     51e:	4798      	blx	r3
	uint8_t i_am_master = 0;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     520:	0020      	movs	r0, r4
     522:	4b0e      	ldr	r3, [pc, #56]	; (55c <master_election+0x60>)
     524:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     526:	2802      	cmp	r0, #2
     528:	d003      	beq.n	532 <master_election+0x36>
		configure_i2c_master();
		i_am_master = 1;
	}	
	else
	{
		init_irq_pin();
     52a:	4b0d      	ldr	r3, [pc, #52]	; (560 <master_election+0x64>)
     52c:	4798      	blx	r3
	uint8_t i_am_master = 0;
     52e:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     532:	4b0c      	ldr	r3, [pc, #48]	; (564 <master_election+0x68>)
     534:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     536:	4806      	ldr	r0, [pc, #24]	; (550 <master_election+0x54>)
     538:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     53a:	4b06      	ldr	r3, [pc, #24]	; (554 <master_election+0x58>)
     53c:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     53e:	6823      	ldr	r3, [r4, #0]
     540:	2202      	movs	r2, #2
     542:	4393      	bics	r3, r2
     544:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     546:	4b08      	ldr	r3, [pc, #32]	; (568 <master_election+0x6c>)
     548:	4798      	blx	r3
		i_am_master = 1;
     54a:	2001      	movs	r0, #1
     54c:	e7f0      	b.n	530 <master_election+0x34>
     54e:	46c0      	nop			; (mov r8, r8)
     550:	20000180 	.word	0x20000180
     554:	000004f1 	.word	0x000004f1
     558:	00001a61 	.word	0x00001a61
     55c:	00000ead 	.word	0x00000ead
     560:	00001b55 	.word	0x00001b55
     564:	00001b05 	.word	0x00001b05
     568:	000019cd 	.word	0x000019cd

0000056c <send_master>:

void send_master(enum messages msg_type, uint8_t data)
{
     56c:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     56e:	4b07      	ldr	r3, [pc, #28]	; (58c <send_master+0x20>)
     570:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     572:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     574:	4a06      	ldr	r2, [pc, #24]	; (590 <send_master+0x24>)
     576:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     578:	0016      	movs	r6, r2
     57a:	4d06      	ldr	r5, [pc, #24]	; (594 <send_master+0x28>)
     57c:	4c06      	ldr	r4, [pc, #24]	; (598 <send_master+0x2c>)
     57e:	0031      	movs	r1, r6
     580:	0028      	movs	r0, r5
     582:	47a0      	blx	r4
	while (status != STATUS_OK)
     584:	2800      	cmp	r0, #0
     586:	d1fa      	bne.n	57e <send_master+0x12>
	}
}
     588:	bd70      	pop	{r4, r5, r6, pc}
     58a:	46c0      	nop			; (mov r8, r8)
     58c:	20000020 	.word	0x20000020
     590:	2000000c 	.word	0x2000000c
     594:	20000140 	.word	0x20000140
     598:	00000bed 	.word	0x00000bed

0000059c <read_slave>:
#include "Slave.h"

void read_slave(enum messages msg_type)
{
     59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     59e:	0006      	movs	r6, r0
	packet_slave.data = read_buffer_slave;
     5a0:	4b08      	ldr	r3, [pc, #32]	; (5c4 <read_slave+0x28>)
     5a2:	4a09      	ldr	r2, [pc, #36]	; (5c8 <read_slave+0x2c>)
     5a4:	6053      	str	r3, [r2, #4]
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     5a6:	781b      	ldrb	r3, [r3, #0]
     5a8:	4283      	cmp	r3, r0
     5aa:	d009      	beq.n	5c0 <read_slave+0x24>
	{
		i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
     5ac:	0015      	movs	r5, r2
     5ae:	4c07      	ldr	r4, [pc, #28]	; (5cc <read_slave+0x30>)
     5b0:	4f07      	ldr	r7, [pc, #28]	; (5d0 <read_slave+0x34>)
     5b2:	0029      	movs	r1, r5
     5b4:	0020      	movs	r0, r4
     5b6:	47b8      	blx	r7
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     5b8:	4b02      	ldr	r3, [pc, #8]	; (5c4 <read_slave+0x28>)
     5ba:	781b      	ldrb	r3, [r3, #0]
     5bc:	42b3      	cmp	r3, r6
     5be:	d1f8      	bne.n	5b2 <read_slave+0x16>
	}
}
     5c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5c2:	46c0      	nop			; (mov r8, r8)
     5c4:	20000158 	.word	0x20000158
     5c8:	20000018 	.word	0x20000018
     5cc:	20000180 	.word	0x20000180
     5d0:	00000d95 	.word	0x00000d95

000005d4 <unique_id>:
	}
}

unsigned int unique_id(void)
{
	uint32_t word0 = *(volatile uint32_t *)WORD0_ADDRESS;
     5d4:	4b04      	ldr	r3, [pc, #16]	; (5e8 <unique_id+0x14>)
     5d6:	681b      	ldr	r3, [r3, #0]
	uint32_t word1 = *(volatile uint32_t *)WORD1_ADDRESS;
     5d8:	4b04      	ldr	r3, [pc, #16]	; (5ec <unique_id+0x18>)
     5da:	6818      	ldr	r0, [r3, #0]
	uint32_t word2 = *(volatile uint32_t *)WORD2_ADDRESS;
     5dc:	4b04      	ldr	r3, [pc, #16]	; (5f0 <unique_id+0x1c>)
     5de:	681b      	ldr	r3, [r3, #0]
	uint32_t word3 = *(volatile uint32_t *)WORD3_ADDRESS;
     5e0:	4b04      	ldr	r3, [pc, #16]	; (5f4 <unique_id+0x20>)
     5e2:	681b      	ldr	r3, [r3, #0]

	uint64_t high_part = ((uint64_t)word0 << 32) | word1;
	uint64_t low_part = ((uint64_t)word2 << 32) | word3;

	unsigned int id = (unsigned int)high_part ^ (unsigned int)low_part;
     5e4:	4058      	eors	r0, r3
	
	return id;
}
     5e6:	4770      	bx	lr
     5e8:	0080a00c 	.word	0x0080a00c
     5ec:	0080a040 	.word	0x0080a040
     5f0:	0080a044 	.word	0x0080a044
     5f4:	0080a048 	.word	0x0080a048

000005f8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     5f8:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     5fa:	2a00      	cmp	r2, #0
     5fc:	d001      	beq.n	602 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     5fe:	0018      	movs	r0, r3
     600:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     602:	008b      	lsls	r3, r1, #2
     604:	4a06      	ldr	r2, [pc, #24]	; (620 <extint_register_callback+0x28>)
     606:	589b      	ldr	r3, [r3, r2]
     608:	2b00      	cmp	r3, #0
     60a:	d003      	beq.n	614 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     60c:	4283      	cmp	r3, r0
     60e:	d005      	beq.n	61c <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     610:	231d      	movs	r3, #29
     612:	e7f4      	b.n	5fe <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     614:	0089      	lsls	r1, r1, #2
     616:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     618:	2300      	movs	r3, #0
     61a:	e7f0      	b.n	5fe <extint_register_callback+0x6>
		return STATUS_OK;
     61c:	2300      	movs	r3, #0
     61e:	e7ee      	b.n	5fe <extint_register_callback+0x6>
     620:	20000100 	.word	0x20000100

00000624 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     624:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     626:	2900      	cmp	r1, #0
     628:	d001      	beq.n	62e <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     62a:	0018      	movs	r0, r3
     62c:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     62e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     630:	281f      	cmp	r0, #31
     632:	d800      	bhi.n	636 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     634:	4a02      	ldr	r2, [pc, #8]	; (640 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     636:	2301      	movs	r3, #1
     638:	4083      	lsls	r3, r0
     63a:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     63c:	2300      	movs	r3, #0
     63e:	e7f4      	b.n	62a <extint_chan_enable_callback+0x6>
     640:	40001800 	.word	0x40001800

00000644 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     644:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     646:	2200      	movs	r2, #0
     648:	4b10      	ldr	r3, [pc, #64]	; (68c <EIC_Handler+0x48>)
     64a:	701a      	strb	r2, [r3, #0]
     64c:	2300      	movs	r3, #0
     64e:	4910      	ldr	r1, [pc, #64]	; (690 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     650:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     652:	4e10      	ldr	r6, [pc, #64]	; (694 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     654:	4c0d      	ldr	r4, [pc, #52]	; (68c <EIC_Handler+0x48>)
     656:	e00a      	b.n	66e <EIC_Handler+0x2a>
		return eics[eic_index];
     658:	490d      	ldr	r1, [pc, #52]	; (690 <EIC_Handler+0x4c>)
     65a:	e008      	b.n	66e <EIC_Handler+0x2a>
     65c:	7823      	ldrb	r3, [r4, #0]
     65e:	3301      	adds	r3, #1
     660:	b2db      	uxtb	r3, r3
     662:	7023      	strb	r3, [r4, #0]
     664:	2b0f      	cmp	r3, #15
     666:	d810      	bhi.n	68a <EIC_Handler+0x46>
		return NULL;
     668:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     66a:	2b1f      	cmp	r3, #31
     66c:	d9f4      	bls.n	658 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     66e:	0028      	movs	r0, r5
     670:	4018      	ands	r0, r3
     672:	2201      	movs	r2, #1
     674:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     676:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     678:	4210      	tst	r0, r2
     67a:	d0ef      	beq.n	65c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     67c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     67e:	009b      	lsls	r3, r3, #2
     680:	599b      	ldr	r3, [r3, r6]
     682:	2b00      	cmp	r3, #0
     684:	d0ea      	beq.n	65c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     686:	4798      	blx	r3
     688:	e7e8      	b.n	65c <EIC_Handler+0x18>
			}
		}
	}
}
     68a:	bd70      	pop	{r4, r5, r6, pc}
     68c:	200000fc 	.word	0x200000fc
     690:	40001800 	.word	0x40001800
     694:	20000100 	.word	0x20000100

00000698 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     698:	4a04      	ldr	r2, [pc, #16]	; (6ac <_extint_enable+0x14>)
     69a:	7813      	ldrb	r3, [r2, #0]
     69c:	2102      	movs	r1, #2
     69e:	430b      	orrs	r3, r1
     6a0:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     6a2:	7853      	ldrb	r3, [r2, #1]
     6a4:	b25b      	sxtb	r3, r3
     6a6:	2b00      	cmp	r3, #0
     6a8:	dbfb      	blt.n	6a2 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     6aa:	4770      	bx	lr
     6ac:	40001800 	.word	0x40001800

000006b0 <_system_extint_init>:
{
     6b0:	b500      	push	{lr}
     6b2:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     6b4:	4a12      	ldr	r2, [pc, #72]	; (700 <_system_extint_init+0x50>)
     6b6:	6993      	ldr	r3, [r2, #24]
     6b8:	2140      	movs	r1, #64	; 0x40
     6ba:	430b      	orrs	r3, r1
     6bc:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     6be:	a901      	add	r1, sp, #4
     6c0:	2300      	movs	r3, #0
     6c2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     6c4:	2005      	movs	r0, #5
     6c6:	4b0f      	ldr	r3, [pc, #60]	; (704 <_system_extint_init+0x54>)
     6c8:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     6ca:	2005      	movs	r0, #5
     6cc:	4b0e      	ldr	r3, [pc, #56]	; (708 <_system_extint_init+0x58>)
     6ce:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     6d0:	4a0e      	ldr	r2, [pc, #56]	; (70c <_system_extint_init+0x5c>)
     6d2:	7813      	ldrb	r3, [r2, #0]
     6d4:	2101      	movs	r1, #1
     6d6:	430b      	orrs	r3, r1
     6d8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     6da:	7853      	ldrb	r3, [r2, #1]
     6dc:	b25b      	sxtb	r3, r3
     6de:	2b00      	cmp	r3, #0
     6e0:	dbfb      	blt.n	6da <_system_extint_init+0x2a>
     6e2:	4b0b      	ldr	r3, [pc, #44]	; (710 <_system_extint_init+0x60>)
     6e4:	0019      	movs	r1, r3
     6e6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     6e8:	2200      	movs	r2, #0
     6ea:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     6ec:	4299      	cmp	r1, r3
     6ee:	d1fc      	bne.n	6ea <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6f0:	2210      	movs	r2, #16
     6f2:	4b08      	ldr	r3, [pc, #32]	; (714 <_system_extint_init+0x64>)
     6f4:	601a      	str	r2, [r3, #0]
	_extint_enable();
     6f6:	4b08      	ldr	r3, [pc, #32]	; (718 <_system_extint_init+0x68>)
     6f8:	4798      	blx	r3
}
     6fa:	b003      	add	sp, #12
     6fc:	bd00      	pop	{pc}
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	40000400 	.word	0x40000400
     704:	00001851 	.word	0x00001851
     708:	000017c5 	.word	0x000017c5
     70c:	40001800 	.word	0x40001800
     710:	20000100 	.word	0x20000100
     714:	e000e100 	.word	0xe000e100
     718:	00000699 	.word	0x00000699

0000071c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     71c:	2300      	movs	r3, #0
     71e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     720:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     722:	2201      	movs	r2, #1
     724:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     726:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     728:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     72a:	3302      	adds	r3, #2
     72c:	72c3      	strb	r3, [r0, #11]
}
     72e:	4770      	bx	lr

00000730 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     730:	b5f0      	push	{r4, r5, r6, r7, lr}
     732:	b083      	sub	sp, #12
     734:	0005      	movs	r5, r0
     736:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     738:	a901      	add	r1, sp, #4
     73a:	2300      	movs	r3, #0
     73c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     73e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     740:	7923      	ldrb	r3, [r4, #4]
     742:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     744:	7a23      	ldrb	r3, [r4, #8]
     746:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     748:	7820      	ldrb	r0, [r4, #0]
     74a:	4b15      	ldr	r3, [pc, #84]	; (7a0 <extint_chan_set_config+0x70>)
     74c:	4798      	blx	r3
		return NULL;
     74e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     750:	2d1f      	cmp	r5, #31
     752:	d800      	bhi.n	756 <extint_chan_set_config+0x26>
		return eics[eic_index];
     754:	4813      	ldr	r0, [pc, #76]	; (7a4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     756:	2207      	movs	r2, #7
     758:	402a      	ands	r2, r5
     75a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     75c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     75e:	7aa3      	ldrb	r3, [r4, #10]
     760:	2b00      	cmp	r3, #0
     762:	d001      	beq.n	768 <extint_chan_set_config+0x38>
     764:	2308      	movs	r3, #8
     766:	431f      	orrs	r7, r3
     768:	08eb      	lsrs	r3, r5, #3
     76a:	009b      	lsls	r3, r3, #2
     76c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     76e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     770:	260f      	movs	r6, #15
     772:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     774:	43b1      	bics	r1, r6
			(new_config << config_pos);
     776:	4097      	lsls	r7, r2
     778:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     77a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     77c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     77e:	7a63      	ldrb	r3, [r4, #9]
     780:	2b00      	cmp	r3, #0
     782:	d106      	bne.n	792 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     784:	6943      	ldr	r3, [r0, #20]
     786:	2201      	movs	r2, #1
     788:	40aa      	lsls	r2, r5
     78a:	4393      	bics	r3, r2
     78c:	6143      	str	r3, [r0, #20]
	}
}
     78e:	b003      	add	sp, #12
     790:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     792:	6942      	ldr	r2, [r0, #20]
     794:	2301      	movs	r3, #1
     796:	40ab      	lsls	r3, r5
     798:	4313      	orrs	r3, r2
     79a:	6143      	str	r3, [r0, #20]
     79c:	e7f7      	b.n	78e <extint_chan_set_config+0x5e>
     79e:	46c0      	nop			; (mov r8, r8)
     7a0:	00001949 	.word	0x00001949
     7a4:	40001800 	.word	0x40001800

000007a8 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     7a8:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     7aa:	2207      	movs	r2, #7
     7ac:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     7ae:	421a      	tst	r2, r3
     7b0:	d1fc      	bne.n	7ac <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     7b2:	4770      	bx	lr

000007b4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     7b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7b6:	46d6      	mov	lr, sl
     7b8:	464f      	mov	r7, r9
     7ba:	4646      	mov	r6, r8
     7bc:	b5c0      	push	{r6, r7, lr}
     7be:	b08a      	sub	sp, #40	; 0x28
     7c0:	0006      	movs	r6, r0
     7c2:	000f      	movs	r7, r1
     7c4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     7c6:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7c8:	0008      	movs	r0, r1
     7ca:	4b97      	ldr	r3, [pc, #604]	; (a28 <i2c_master_init+0x274>)
     7cc:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
     7ce:	4a97      	ldr	r2, [pc, #604]	; (a2c <i2c_master_init+0x278>)
     7d0:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     7d2:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     7d4:	2301      	movs	r3, #1
     7d6:	40ab      	lsls	r3, r5
     7d8:	430b      	orrs	r3, r1
     7da:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     7dc:	a909      	add	r1, sp, #36	; 0x24
     7de:	7b23      	ldrb	r3, [r4, #12]
     7e0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     7e2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     7e4:	b2c5      	uxtb	r5, r0
     7e6:	0028      	movs	r0, r5
     7e8:	4b91      	ldr	r3, [pc, #580]	; (a30 <i2c_master_init+0x27c>)
     7ea:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     7ec:	0028      	movs	r0, r5
     7ee:	4b91      	ldr	r3, [pc, #580]	; (a34 <i2c_master_init+0x280>)
     7f0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     7f2:	7b20      	ldrb	r0, [r4, #12]
     7f4:	2100      	movs	r1, #0
     7f6:	4b90      	ldr	r3, [pc, #576]	; (a38 <i2c_master_init+0x284>)
     7f8:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     7fa:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     7fc:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     7fe:	079b      	lsls	r3, r3, #30
     800:	d505      	bpl.n	80e <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     802:	b00a      	add	sp, #40	; 0x28
     804:	bc1c      	pop	{r2, r3, r4}
     806:	4690      	mov	r8, r2
     808:	4699      	mov	r9, r3
     80a:	46a2      	mov	sl, r4
     80c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     80e:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     810:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     812:	07db      	lsls	r3, r3, #31
     814:	d4f5      	bmi.n	802 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     816:	2314      	movs	r3, #20
     818:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     81a:	6833      	ldr	r3, [r6, #0]
     81c:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     81e:	0018      	movs	r0, r3
     820:	4b81      	ldr	r3, [pc, #516]	; (a28 <i2c_master_init+0x274>)
     822:	4798      	blx	r3
     824:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     826:	2380      	movs	r3, #128	; 0x80
     828:	aa08      	add	r2, sp, #32
     82a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     82c:	2300      	movs	r3, #0
     82e:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     830:	2201      	movs	r2, #1
     832:	a908      	add	r1, sp, #32
     834:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     836:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     838:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     83a:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     83c:	2800      	cmp	r0, #0
     83e:	d100      	bne.n	842 <i2c_master_init+0x8e>
     840:	e0af      	b.n	9a2 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     842:	ab08      	add	r3, sp, #32
     844:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     846:	2302      	movs	r3, #2
     848:	aa08      	add	r2, sp, #32
     84a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     84c:	0c00      	lsrs	r0, r0, #16
     84e:	b2c0      	uxtb	r0, r0
     850:	0011      	movs	r1, r2
     852:	4b7a      	ldr	r3, [pc, #488]	; (a3c <i2c_master_init+0x288>)
     854:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     856:	2f00      	cmp	r7, #0
     858:	d100      	bne.n	85c <i2c_master_init+0xa8>
     85a:	e0a7      	b.n	9ac <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     85c:	ab08      	add	r3, sp, #32
     85e:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     860:	2302      	movs	r3, #2
     862:	aa08      	add	r2, sp, #32
     864:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     866:	0c3f      	lsrs	r7, r7, #16
     868:	b2f8      	uxtb	r0, r7
     86a:	0011      	movs	r1, r2
     86c:	4b73      	ldr	r3, [pc, #460]	; (a3c <i2c_master_init+0x288>)
     86e:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     870:	8aa3      	ldrh	r3, [r4, #20]
     872:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     874:	8ae3      	ldrh	r3, [r4, #22]
     876:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     878:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     87a:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     87c:	2b00      	cmp	r3, #0
     87e:	d104      	bne.n	88a <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     880:	4b6f      	ldr	r3, [pc, #444]	; (a40 <i2c_master_init+0x28c>)
     882:	789b      	ldrb	r3, [r3, #2]
     884:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     886:	0fdb      	lsrs	r3, r3, #31
     888:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     88a:	68a1      	ldr	r1, [r4, #8]
     88c:	6923      	ldr	r3, [r4, #16]
     88e:	430b      	orrs	r3, r1
     890:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     892:	2224      	movs	r2, #36	; 0x24
     894:	5ca2      	ldrb	r2, [r4, r2]
     896:	2a00      	cmp	r2, #0
     898:	d002      	beq.n	8a0 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     89a:	2280      	movs	r2, #128	; 0x80
     89c:	05d2      	lsls	r2, r2, #23
     89e:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     8a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     8a2:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     8a4:	222c      	movs	r2, #44	; 0x2c
     8a6:	5ca2      	ldrb	r2, [r4, r2]
     8a8:	2a00      	cmp	r2, #0
     8aa:	d103      	bne.n	8b4 <i2c_master_init+0x100>
     8ac:	2280      	movs	r2, #128	; 0x80
     8ae:	0492      	lsls	r2, r2, #18
     8b0:	4291      	cmp	r1, r2
     8b2:	d102      	bne.n	8ba <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     8b4:	2280      	movs	r2, #128	; 0x80
     8b6:	0512      	lsls	r2, r2, #20
     8b8:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     8ba:	222d      	movs	r2, #45	; 0x2d
     8bc:	5ca2      	ldrb	r2, [r4, r2]
     8be:	2a00      	cmp	r2, #0
     8c0:	d002      	beq.n	8c8 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     8c2:	2280      	movs	r2, #128	; 0x80
     8c4:	0412      	lsls	r2, r2, #16
     8c6:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     8c8:	222e      	movs	r2, #46	; 0x2e
     8ca:	5ca2      	ldrb	r2, [r4, r2]
     8cc:	2a00      	cmp	r2, #0
     8ce:	d002      	beq.n	8d6 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     8d0:	2280      	movs	r2, #128	; 0x80
     8d2:	03d2      	lsls	r2, r2, #15
     8d4:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     8d6:	4642      	mov	r2, r8
     8d8:	6812      	ldr	r2, [r2, #0]
     8da:	4313      	orrs	r3, r2
     8dc:	4642      	mov	r2, r8
     8de:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     8e0:	2380      	movs	r3, #128	; 0x80
     8e2:	005b      	lsls	r3, r3, #1
     8e4:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     8e6:	0028      	movs	r0, r5
     8e8:	3014      	adds	r0, #20
     8ea:	b2c0      	uxtb	r0, r0
     8ec:	4b55      	ldr	r3, [pc, #340]	; (a44 <i2c_master_init+0x290>)
     8ee:	4798      	blx	r3
     8f0:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     8f2:	23fa      	movs	r3, #250	; 0xfa
     8f4:	009b      	lsls	r3, r3, #2
     8f6:	6822      	ldr	r2, [r4, #0]
     8f8:	435a      	muls	r2, r3
     8fa:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     8fc:	6863      	ldr	r3, [r4, #4]
     8fe:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     900:	4d51      	ldr	r5, [pc, #324]	; (a48 <i2c_master_init+0x294>)
     902:	47a8      	blx	r5
     904:	9000      	str	r0, [sp, #0]
     906:	9101      	str	r1, [sp, #4]
     908:	464b      	mov	r3, r9
     90a:	0058      	lsls	r0, r3, #1
     90c:	47a8      	blx	r5
     90e:	9002      	str	r0, [sp, #8]
     910:	9103      	str	r1, [sp, #12]
     912:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     914:	47a8      	blx	r5
     916:	9004      	str	r0, [sp, #16]
     918:	9105      	str	r1, [sp, #20]
     91a:	4f4c      	ldr	r7, [pc, #304]	; (a4c <i2c_master_init+0x298>)
     91c:	4a4c      	ldr	r2, [pc, #304]	; (a50 <i2c_master_init+0x29c>)
     91e:	4b4d      	ldr	r3, [pc, #308]	; (a54 <i2c_master_init+0x2a0>)
     920:	9800      	ldr	r0, [sp, #0]
     922:	9901      	ldr	r1, [sp, #4]
     924:	47b8      	blx	r7
     926:	0002      	movs	r2, r0
     928:	000b      	movs	r3, r1
     92a:	9804      	ldr	r0, [sp, #16]
     92c:	9905      	ldr	r1, [sp, #20]
     92e:	47b8      	blx	r7
     930:	4e49      	ldr	r6, [pc, #292]	; (a58 <i2c_master_init+0x2a4>)
     932:	2200      	movs	r2, #0
     934:	4b49      	ldr	r3, [pc, #292]	; (a5c <i2c_master_init+0x2a8>)
     936:	47b0      	blx	r6
     938:	9004      	str	r0, [sp, #16]
     93a:	9105      	str	r1, [sp, #20]
     93c:	4648      	mov	r0, r9
     93e:	47a8      	blx	r5
     940:	0002      	movs	r2, r0
     942:	000b      	movs	r3, r1
     944:	9804      	ldr	r0, [sp, #16]
     946:	9905      	ldr	r1, [sp, #20]
     948:	47b8      	blx	r7
     94a:	0002      	movs	r2, r0
     94c:	000b      	movs	r3, r1
     94e:	4d44      	ldr	r5, [pc, #272]	; (a60 <i2c_master_init+0x2ac>)
     950:	9800      	ldr	r0, [sp, #0]
     952:	9901      	ldr	r1, [sp, #4]
     954:	47a8      	blx	r5
     956:	9a02      	ldr	r2, [sp, #8]
     958:	9b03      	ldr	r3, [sp, #12]
     95a:	47b0      	blx	r6
     95c:	2200      	movs	r2, #0
     95e:	4b41      	ldr	r3, [pc, #260]	; (a64 <i2c_master_init+0x2b0>)
     960:	47a8      	blx	r5
     962:	9a02      	ldr	r2, [sp, #8]
     964:	9b03      	ldr	r3, [sp, #12]
     966:	4d40      	ldr	r5, [pc, #256]	; (a68 <i2c_master_init+0x2b4>)
     968:	47a8      	blx	r5
     96a:	4b40      	ldr	r3, [pc, #256]	; (a6c <i2c_master_init+0x2b8>)
     96c:	4798      	blx	r3
     96e:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     970:	2380      	movs	r3, #128	; 0x80
     972:	049b      	lsls	r3, r3, #18
     974:	68a2      	ldr	r2, [r4, #8]
     976:	429a      	cmp	r2, r3
     978:	d01e      	beq.n	9b8 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     97a:	0003      	movs	r3, r0
     97c:	2040      	movs	r0, #64	; 0x40
     97e:	2dff      	cmp	r5, #255	; 0xff
     980:	d900      	bls.n	984 <i2c_master_init+0x1d0>
     982:	e73e      	b.n	802 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     984:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     986:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     988:	25ff      	movs	r5, #255	; 0xff
     98a:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     98c:	0624      	lsls	r4, r4, #24
     98e:	4325      	orrs	r5, r4
     990:	0400      	lsls	r0, r0, #16
     992:	23ff      	movs	r3, #255	; 0xff
     994:	041b      	lsls	r3, r3, #16
     996:	4018      	ands	r0, r3
     998:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     99a:	4643      	mov	r3, r8
     99c:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     99e:	2000      	movs	r0, #0
     9a0:	e72f      	b.n	802 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     9a2:	2100      	movs	r1, #0
     9a4:	4640      	mov	r0, r8
     9a6:	4b32      	ldr	r3, [pc, #200]	; (a70 <i2c_master_init+0x2bc>)
     9a8:	4798      	blx	r3
     9aa:	e74a      	b.n	842 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     9ac:	2101      	movs	r1, #1
     9ae:	4640      	mov	r0, r8
     9b0:	4b2f      	ldr	r3, [pc, #188]	; (a70 <i2c_master_init+0x2bc>)
     9b2:	4798      	blx	r3
     9b4:	0007      	movs	r7, r0
     9b6:	e751      	b.n	85c <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     9b8:	26fa      	movs	r6, #250	; 0xfa
     9ba:	00b6      	lsls	r6, r6, #2
     9bc:	4653      	mov	r3, sl
     9be:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     9c0:	9800      	ldr	r0, [sp, #0]
     9c2:	9901      	ldr	r1, [sp, #4]
     9c4:	0002      	movs	r2, r0
     9c6:	000b      	movs	r3, r1
     9c8:	4c23      	ldr	r4, [pc, #140]	; (a58 <i2c_master_init+0x2a4>)
     9ca:	47a0      	blx	r4
     9cc:	9000      	str	r0, [sp, #0]
     9ce:	9101      	str	r1, [sp, #4]
     9d0:	0030      	movs	r0, r6
     9d2:	4b1d      	ldr	r3, [pc, #116]	; (a48 <i2c_master_init+0x294>)
     9d4:	4798      	blx	r3
     9d6:	2200      	movs	r2, #0
     9d8:	4b26      	ldr	r3, [pc, #152]	; (a74 <i2c_master_init+0x2c0>)
     9da:	47b8      	blx	r7
     9dc:	0002      	movs	r2, r0
     9de:	000b      	movs	r3, r1
     9e0:	9800      	ldr	r0, [sp, #0]
     9e2:	9901      	ldr	r1, [sp, #4]
     9e4:	4c20      	ldr	r4, [pc, #128]	; (a68 <i2c_master_init+0x2b4>)
     9e6:	47a0      	blx	r4
     9e8:	2200      	movs	r2, #0
     9ea:	4b1e      	ldr	r3, [pc, #120]	; (a64 <i2c_master_init+0x2b0>)
     9ec:	4c1c      	ldr	r4, [pc, #112]	; (a60 <i2c_master_init+0x2ac>)
     9ee:	47a0      	blx	r4
     9f0:	4b1e      	ldr	r3, [pc, #120]	; (a6c <i2c_master_init+0x2b8>)
     9f2:	4798      	blx	r3
     9f4:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     9f6:	d00c      	beq.n	a12 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     9f8:	0031      	movs	r1, r6
     9fa:	9807      	ldr	r0, [sp, #28]
     9fc:	4b1e      	ldr	r3, [pc, #120]	; (a78 <i2c_master_init+0x2c4>)
     9fe:	4798      	blx	r3
     a00:	3802      	subs	r0, #2
     a02:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     a04:	002b      	movs	r3, r5
     a06:	2dff      	cmp	r5, #255	; 0xff
     a08:	d80c      	bhi.n	a24 <i2c_master_init+0x270>
     a0a:	28ff      	cmp	r0, #255	; 0xff
     a0c:	d9bc      	bls.n	988 <i2c_master_init+0x1d4>
     a0e:	2040      	movs	r0, #64	; 0x40
     a10:	e6f7      	b.n	802 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     a12:	0071      	lsls	r1, r6, #1
     a14:	1e48      	subs	r0, r1, #1
     a16:	9b07      	ldr	r3, [sp, #28]
     a18:	469c      	mov	ip, r3
     a1a:	4460      	add	r0, ip
     a1c:	4b16      	ldr	r3, [pc, #88]	; (a78 <i2c_master_init+0x2c4>)
     a1e:	4798      	blx	r3
     a20:	3801      	subs	r0, #1
     a22:	e7ef      	b.n	a04 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     a24:	2040      	movs	r0, #64	; 0x40
     a26:	e6ec      	b.n	802 <i2c_master_init+0x4e>
     a28:	00001095 	.word	0x00001095
     a2c:	40000400 	.word	0x40000400
     a30:	00001851 	.word	0x00001851
     a34:	000017c5 	.word	0x000017c5
     a38:	00000ed1 	.word	0x00000ed1
     a3c:	00001949 	.word	0x00001949
     a40:	41002000 	.word	0x41002000
     a44:	0000186d 	.word	0x0000186d
     a48:	00003611 	.word	0x00003611
     a4c:	00002a7d 	.word	0x00002a7d
     a50:	e826d695 	.word	0xe826d695
     a54:	3e112e0b 	.word	0x3e112e0b
     a58:	00001df5 	.word	0x00001df5
     a5c:	40240000 	.word	0x40240000
     a60:	00002f7d 	.word	0x00002f7d
     a64:	3ff00000 	.word	0x3ff00000
     a68:	00002415 	.word	0x00002415
     a6c:	000035a9 	.word	0x000035a9
     a70:	00000f1d 	.word	0x00000f1d
     a74:	40080000 	.word	0x40080000
     a78:	00001cdd 	.word	0x00001cdd

00000a7c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a7c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     a7e:	7e1a      	ldrb	r2, [r3, #24]
     a80:	0792      	lsls	r2, r2, #30
     a82:	d507      	bpl.n	a94 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     a84:	2202      	movs	r2, #2
     a86:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     a88:	8b5b      	ldrh	r3, [r3, #26]
     a8a:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     a8c:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     a8e:	17db      	asrs	r3, r3, #31
     a90:	4018      	ands	r0, r3
}
     a92:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a94:	8b5a      	ldrh	r2, [r3, #26]
     a96:	0752      	lsls	r2, r2, #29
     a98:	d506      	bpl.n	aa8 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a9a:	6859      	ldr	r1, [r3, #4]
     a9c:	22c0      	movs	r2, #192	; 0xc0
     a9e:	0292      	lsls	r2, r2, #10
     aa0:	430a      	orrs	r2, r1
     aa2:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     aa4:	2018      	movs	r0, #24
     aa6:	e7f4      	b.n	a92 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     aa8:	2000      	movs	r0, #0
     aaa:	e7f2      	b.n	a92 <_i2c_master_address_response+0x16>

00000aac <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     aac:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     aae:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     ab0:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     ab2:	2401      	movs	r4, #1
     ab4:	2502      	movs	r5, #2
     ab6:	7e11      	ldrb	r1, [r2, #24]
     ab8:	4221      	tst	r1, r4
     aba:	d10b      	bne.n	ad4 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     abc:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     abe:	4229      	tst	r1, r5
     ac0:	d106      	bne.n	ad0 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     ac2:	3301      	adds	r3, #1
     ac4:	b29b      	uxth	r3, r3
     ac6:	8901      	ldrh	r1, [r0, #8]
     ac8:	4299      	cmp	r1, r3
     aca:	d8f4      	bhi.n	ab6 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     acc:	2012      	movs	r0, #18
     ace:	e002      	b.n	ad6 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     ad0:	2000      	movs	r0, #0
     ad2:	e000      	b.n	ad6 <_i2c_master_wait_for_bus+0x2a>
     ad4:	2000      	movs	r0, #0
}
     ad6:	bd30      	pop	{r4, r5, pc}

00000ad8 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     ad8:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ada:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     adc:	6862      	ldr	r2, [r4, #4]
     ade:	2380      	movs	r3, #128	; 0x80
     ae0:	02db      	lsls	r3, r3, #11
     ae2:	4313      	orrs	r3, r2
     ae4:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     ae6:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     ae8:	4b02      	ldr	r3, [pc, #8]	; (af4 <_i2c_master_send_hs_master_code+0x1c>)
     aea:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     aec:	2301      	movs	r3, #1
     aee:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     af0:	bd10      	pop	{r4, pc}
     af2:	46c0      	nop			; (mov r8, r8)
     af4:	00000aad 	.word	0x00000aad

00000af8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     af8:	b5f0      	push	{r4, r5, r6, r7, lr}
     afa:	46de      	mov	lr, fp
     afc:	4657      	mov	r7, sl
     afe:	464e      	mov	r6, r9
     b00:	4645      	mov	r5, r8
     b02:	b5e0      	push	{r5, r6, r7, lr}
     b04:	b083      	sub	sp, #12
     b06:	0006      	movs	r6, r0
     b08:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b0a:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     b0c:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     b0e:	4b32      	ldr	r3, [pc, #200]	; (bd8 <_i2c_master_write_packet+0xe0>)
     b10:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     b12:	7a7b      	ldrb	r3, [r7, #9]
     b14:	2b00      	cmp	r3, #0
     b16:	d11d      	bne.n	b54 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     b18:	686b      	ldr	r3, [r5, #4]
     b1a:	4a30      	ldr	r2, [pc, #192]	; (bdc <_i2c_master_write_packet+0xe4>)
     b1c:	4013      	ands	r3, r2
     b1e:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     b20:	7a3b      	ldrb	r3, [r7, #8]
     b22:	2b00      	cmp	r3, #0
     b24:	d01b      	beq.n	b5e <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     b26:	883b      	ldrh	r3, [r7, #0]
     b28:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     b2a:	7a7a      	ldrb	r2, [r7, #9]
     b2c:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     b2e:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     b30:	2280      	movs	r2, #128	; 0x80
     b32:	0212      	lsls	r2, r2, #8
     b34:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     b36:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     b38:	0030      	movs	r0, r6
     b3a:	4b29      	ldr	r3, [pc, #164]	; (be0 <_i2c_master_write_packet+0xe8>)
     b3c:	4798      	blx	r3
     b3e:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     b40:	2800      	cmp	r0, #0
     b42:	d013      	beq.n	b6c <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     b44:	9801      	ldr	r0, [sp, #4]
     b46:	b003      	add	sp, #12
     b48:	bc3c      	pop	{r2, r3, r4, r5}
     b4a:	4690      	mov	r8, r2
     b4c:	4699      	mov	r9, r3
     b4e:	46a2      	mov	sl, r4
     b50:	46ab      	mov	fp, r5
     b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     b54:	7ab9      	ldrb	r1, [r7, #10]
     b56:	0030      	movs	r0, r6
     b58:	4b22      	ldr	r3, [pc, #136]	; (be4 <_i2c_master_write_packet+0xec>)
     b5a:	4798      	blx	r3
     b5c:	e7dc      	b.n	b18 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     b5e:	883b      	ldrh	r3, [r7, #0]
     b60:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     b62:	7a7a      	ldrb	r2, [r7, #9]
     b64:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     b66:	4313      	orrs	r3, r2
     b68:	626b      	str	r3, [r5, #36]	; 0x24
     b6a:	e7e5      	b.n	b38 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     b6c:	0030      	movs	r0, r6
     b6e:	4b1e      	ldr	r3, [pc, #120]	; (be8 <_i2c_master_write_packet+0xf0>)
     b70:	4798      	blx	r3
     b72:	1e03      	subs	r3, r0, #0
     b74:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     b76:	d1e5      	bne.n	b44 <_i2c_master_write_packet+0x4c>
     b78:	46a0      	mov	r8, r4
     b7a:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     b7c:	3320      	adds	r3, #32
     b7e:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     b80:	4b15      	ldr	r3, [pc, #84]	; (bd8 <_i2c_master_write_packet+0xe0>)
     b82:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     b84:	4b16      	ldr	r3, [pc, #88]	; (be0 <_i2c_master_write_packet+0xe8>)
     b86:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     b88:	4544      	cmp	r4, r8
     b8a:	d015      	beq.n	bb8 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     b8c:	8b6b      	ldrh	r3, [r5, #26]
     b8e:	464a      	mov	r2, r9
     b90:	4213      	tst	r3, r2
     b92:	d01d      	beq.n	bd0 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     b94:	0030      	movs	r0, r6
     b96:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     b98:	687b      	ldr	r3, [r7, #4]
     b9a:	5d1a      	ldrb	r2, [r3, r4]
     b9c:	2328      	movs	r3, #40	; 0x28
     b9e:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     ba0:	0030      	movs	r0, r6
     ba2:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     ba4:	2800      	cmp	r0, #0
     ba6:	d106      	bne.n	bb6 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     ba8:	8b6b      	ldrh	r3, [r5, #26]
     baa:	3401      	adds	r4, #1
     bac:	075b      	lsls	r3, r3, #29
     bae:	d5eb      	bpl.n	b88 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     bb0:	231e      	movs	r3, #30
     bb2:	9301      	str	r3, [sp, #4]
     bb4:	e000      	b.n	bb8 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     bb6:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     bb8:	7ab3      	ldrb	r3, [r6, #10]
     bba:	2b00      	cmp	r3, #0
     bbc:	d0c2      	beq.n	b44 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     bbe:	0030      	movs	r0, r6
     bc0:	4b05      	ldr	r3, [pc, #20]	; (bd8 <_i2c_master_write_packet+0xe0>)
     bc2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     bc4:	686a      	ldr	r2, [r5, #4]
     bc6:	23c0      	movs	r3, #192	; 0xc0
     bc8:	029b      	lsls	r3, r3, #10
     bca:	4313      	orrs	r3, r2
     bcc:	606b      	str	r3, [r5, #4]
     bce:	e7b9      	b.n	b44 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     bd0:	2341      	movs	r3, #65	; 0x41
     bd2:	9301      	str	r3, [sp, #4]
     bd4:	e7b6      	b.n	b44 <_i2c_master_write_packet+0x4c>
     bd6:	46c0      	nop			; (mov r8, r8)
     bd8:	000007a9 	.word	0x000007a9
     bdc:	fffbffff 	.word	0xfffbffff
     be0:	00000aad 	.word	0x00000aad
     be4:	00000ad9 	.word	0x00000ad9
     be8:	00000a7d 	.word	0x00000a7d

00000bec <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     bec:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     bee:	2301      	movs	r3, #1
     bf0:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     bf2:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     bf4:	4b01      	ldr	r3, [pc, #4]	; (bfc <i2c_master_write_packet_wait+0x10>)
     bf6:	4798      	blx	r3
}
     bf8:	bd10      	pop	{r4, pc}
     bfa:	46c0      	nop			; (mov r8, r8)
     bfc:	00000af9 	.word	0x00000af9

00000c00 <_i2c_slave_wait_for_sync>:
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c00:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     c02:	2203      	movs	r2, #3
     c04:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
     c06:	421a      	tst	r2, r3
     c08:	d1fc      	bne.n	c04 <_i2c_slave_wait_for_sync+0x4>
}
     c0a:	4770      	bx	lr

00000c0c <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     c0c:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c0e:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     c10:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     c12:	2404      	movs	r4, #4
     c14:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     c16:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     c18:	7e11      	ldrb	r1, [r2, #24]
     c1a:	4221      	tst	r1, r4
     c1c:	d10e      	bne.n	c3c <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     c1e:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     c20:	4229      	tst	r1, r5
     c22:	d10d      	bne.n	c40 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     c24:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     c26:	4231      	tst	r1, r6
     c28:	d106      	bne.n	c38 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     c2a:	3301      	adds	r3, #1
     c2c:	b29b      	uxth	r3, r3
     c2e:	88c1      	ldrh	r1, [r0, #6]
     c30:	4299      	cmp	r1, r3
     c32:	d8f1      	bhi.n	c18 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     c34:	2012      	movs	r0, #18
     c36:	e002      	b.n	c3e <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     c38:	2000      	movs	r0, #0
     c3a:	e000      	b.n	c3e <_i2c_slave_wait_for_bus+0x32>
     c3c:	2000      	movs	r0, #0
}
     c3e:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     c40:	2000      	movs	r0, #0
     c42:	e7fc      	b.n	c3e <_i2c_slave_wait_for_bus+0x32>

00000c44 <i2c_slave_init>:
{
     c44:	b5f0      	push	{r4, r5, r6, r7, lr}
     c46:	b085      	sub	sp, #20
     c48:	0005      	movs	r5, r0
     c4a:	000c      	movs	r4, r1
     c4c:	0016      	movs	r6, r2
	module->hw = hw;
     c4e:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     c50:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     c52:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     c54:	079b      	lsls	r3, r3, #30
     c56:	d501      	bpl.n	c5c <i2c_slave_init+0x18>
}
     c58:	b005      	add	sp, #20
     c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     c5c:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     c5e:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     c60:	07db      	lsls	r3, r3, #31
     c62:	d4f9      	bmi.n	c58 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c64:	0008      	movs	r0, r1
     c66:	4b43      	ldr	r3, [pc, #268]	; (d74 <i2c_slave_init+0x130>)
     c68:	4798      	blx	r3
     c6a:	4b43      	ldr	r3, [pc, #268]	; (d78 <i2c_slave_init+0x134>)
     c6c:	469c      	mov	ip, r3
     c6e:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     c70:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     c72:	2701      	movs	r7, #1
     c74:	003a      	movs	r2, r7
     c76:	409a      	lsls	r2, r3
     c78:	0013      	movs	r3, r2
     c7a:	430b      	orrs	r3, r1
     c7c:	4662      	mov	r2, ip
     c7e:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     c80:	a903      	add	r1, sp, #12
     c82:	7e33      	ldrb	r3, [r6, #24]
     c84:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c86:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     c88:	b2c3      	uxtb	r3, r0
     c8a:	9301      	str	r3, [sp, #4]
     c8c:	0018      	movs	r0, r3
     c8e:	4b3b      	ldr	r3, [pc, #236]	; (d7c <i2c_slave_init+0x138>)
     c90:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     c92:	9801      	ldr	r0, [sp, #4]
     c94:	4b3a      	ldr	r3, [pc, #232]	; (d80 <i2c_slave_init+0x13c>)
     c96:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     c98:	7e30      	ldrb	r0, [r6, #24]
     c9a:	2100      	movs	r1, #0
     c9c:	4b39      	ldr	r3, [pc, #228]	; (d84 <i2c_slave_init+0x140>)
     c9e:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     ca0:	2310      	movs	r3, #16
     ca2:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     ca4:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     ca6:	8933      	ldrh	r3, [r6, #8]
     ca8:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     caa:	7c33      	ldrb	r3, [r6, #16]
     cac:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     cae:	2380      	movs	r3, #128	; 0x80
     cb0:	aa02      	add	r2, sp, #8
     cb2:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     cb4:	2300      	movs	r3, #0
     cb6:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     cb8:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     cba:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     cbc:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     cbe:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     cc0:	2800      	cmp	r0, #0
     cc2:	d04b      	beq.n	d5c <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     cc4:	ab02      	add	r3, sp, #8
     cc6:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     cc8:	2302      	movs	r3, #2
     cca:	aa02      	add	r2, sp, #8
     ccc:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     cce:	0c00      	lsrs	r0, r0, #16
     cd0:	b2c0      	uxtb	r0, r0
     cd2:	0011      	movs	r1, r2
     cd4:	4b2c      	ldr	r3, [pc, #176]	; (d88 <i2c_slave_init+0x144>)
     cd6:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     cd8:	2d00      	cmp	r5, #0
     cda:	d044      	beq.n	d66 <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     cdc:	ab02      	add	r3, sp, #8
     cde:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     ce0:	2302      	movs	r3, #2
     ce2:	aa02      	add	r2, sp, #8
     ce4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     ce6:	0c2d      	lsrs	r5, r5, #16
     ce8:	b2e8      	uxtb	r0, r5
     cea:	0011      	movs	r1, r2
     cec:	4b26      	ldr	r3, [pc, #152]	; (d88 <i2c_slave_init+0x144>)
     cee:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     cf0:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     cf2:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     cf4:	2b00      	cmp	r3, #0
     cf6:	d104      	bne.n	d02 <i2c_slave_init+0xbe>
     cf8:	4b24      	ldr	r3, [pc, #144]	; (d8c <i2c_slave_init+0x148>)
     cfa:	789b      	ldrb	r3, [r3, #2]
     cfc:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     cfe:	0fdb      	lsrs	r3, r3, #31
     d00:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     d02:	2325      	movs	r3, #37	; 0x25
     d04:	5cf3      	ldrb	r3, [r6, r3]
     d06:	2b00      	cmp	r3, #0
     d08:	d104      	bne.n	d14 <i2c_slave_init+0xd0>
     d0a:	2380      	movs	r3, #128	; 0x80
     d0c:	049b      	lsls	r3, r3, #18
     d0e:	6971      	ldr	r1, [r6, #20]
     d10:	4299      	cmp	r1, r3
     d12:	d102      	bne.n	d1a <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     d14:	2380      	movs	r3, #128	; 0x80
     d16:	051b      	lsls	r3, r3, #20
     d18:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     d1a:	6820      	ldr	r0, [r4, #0]
     d1c:	6873      	ldr	r3, [r6, #4]
     d1e:	6971      	ldr	r1, [r6, #20]
     d20:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     d22:	2124      	movs	r1, #36	; 0x24
     d24:	5c71      	ldrb	r1, [r6, r1]
     d26:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     d28:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     d2a:	2126      	movs	r1, #38	; 0x26
     d2c:	5c71      	ldrb	r1, [r6, r1]
     d2e:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     d30:	430b      	orrs	r3, r1
     d32:	4303      	orrs	r3, r0
     d34:	4313      	orrs	r3, r2
     d36:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     d38:	8972      	ldrh	r2, [r6, #10]
     d3a:	2380      	movs	r3, #128	; 0x80
     d3c:	005b      	lsls	r3, r3, #1
     d3e:	4313      	orrs	r3, r2
     d40:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     d42:	89b3      	ldrh	r3, [r6, #12]
     d44:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     d46:	89f2      	ldrh	r2, [r6, #14]
     d48:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     d4a:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     d4c:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     d4e:	4313      	orrs	r3, r2
     d50:	7c32      	ldrb	r2, [r6, #16]
     d52:	03d2      	lsls	r2, r2, #15
     d54:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     d56:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     d58:	2000      	movs	r0, #0
     d5a:	e77d      	b.n	c58 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     d5c:	2100      	movs	r1, #0
     d5e:	0020      	movs	r0, r4
     d60:	4b0b      	ldr	r3, [pc, #44]	; (d90 <i2c_slave_init+0x14c>)
     d62:	4798      	blx	r3
     d64:	e7ae      	b.n	cc4 <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     d66:	2101      	movs	r1, #1
     d68:	0020      	movs	r0, r4
     d6a:	4b09      	ldr	r3, [pc, #36]	; (d90 <i2c_slave_init+0x14c>)
     d6c:	4798      	blx	r3
     d6e:	0005      	movs	r5, r0
     d70:	e7b4      	b.n	cdc <i2c_slave_init+0x98>
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	00001095 	.word	0x00001095
     d78:	40000400 	.word	0x40000400
     d7c:	00001851 	.word	0x00001851
     d80:	000017c5 	.word	0x000017c5
     d84:	00000ed1 	.word	0x00000ed1
     d88:	00001949 	.word	0x00001949
     d8c:	41002000 	.word	0x41002000
     d90:	00000f1d 	.word	0x00000f1d

00000d94 <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d96:	46de      	mov	lr, fp
     d98:	4657      	mov	r7, sl
     d9a:	464e      	mov	r6, r9
     d9c:	4645      	mov	r5, r8
     d9e:	b5e0      	push	{r5, r6, r7, lr}
     da0:	0007      	movs	r7, r0
     da2:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     da4:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     da6:	2417      	movs	r4, #23
	if (length == 0) {
     da8:	2d00      	cmp	r5, #0
     daa:	d106      	bne.n	dba <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
     dac:	0020      	movs	r0, r4
     dae:	bc3c      	pop	{r2, r3, r4, r5}
     db0:	4690      	mov	r8, r2
     db2:	4699      	mov	r9, r3
     db4:	46a2      	mov	sl, r4
     db6:	46ab      	mov	fp, r5
     db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     dba:	6803      	ldr	r3, [r0, #0]
     dbc:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
     dbe:	4b38      	ldr	r3, [pc, #224]	; (ea0 <i2c_slave_read_packet_wait+0x10c>)
     dc0:	4798      	blx	r3
     dc2:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
     dc4:	d1f2      	bne.n	dac <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     dc6:	4643      	mov	r3, r8
     dc8:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
     dca:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     dcc:	079b      	lsls	r3, r3, #30
     dce:	d5ed      	bpl.n	dac <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     dd0:	4643      	mov	r3, r8
     dd2:	8b5a      	ldrh	r2, [r3, #26]
     dd4:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     dd6:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     dd8:	421a      	tst	r2, r3
     dda:	d1e7      	bne.n	dac <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     ddc:	4643      	mov	r3, r8
     dde:	8b5b      	ldrh	r3, [r3, #26]
     de0:	071b      	lsls	r3, r3, #28
     de2:	d50e      	bpl.n	e02 <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     de4:	4643      	mov	r3, r8
     de6:	685a      	ldr	r2, [r3, #4]
     de8:	2380      	movs	r3, #128	; 0x80
     dea:	02db      	lsls	r3, r3, #11
     dec:	4313      	orrs	r3, r2
     dee:	4642      	mov	r2, r8
     df0:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     df2:	6852      	ldr	r2, [r2, #4]
     df4:	23c0      	movs	r3, #192	; 0xc0
     df6:	029b      	lsls	r3, r3, #10
     df8:	4313      	orrs	r3, r2
     dfa:	4642      	mov	r2, r8
     dfc:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
     dfe:	340a      	adds	r4, #10
     e00:	e7d4      	b.n	dac <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     e02:	4643      	mov	r3, r8
     e04:	685b      	ldr	r3, [r3, #4]
     e06:	4a27      	ldr	r2, [pc, #156]	; (ea4 <i2c_slave_read_packet_wait+0x110>)
     e08:	4013      	ands	r3, r2
     e0a:	4642      	mov	r2, r8
     e0c:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     e0e:	6852      	ldr	r2, [r2, #4]
     e10:	23c0      	movs	r3, #192	; 0xc0
     e12:	029b      	lsls	r3, r3, #10
     e14:	4313      	orrs	r3, r2
     e16:	4642      	mov	r2, r8
     e18:	6053      	str	r3, [r2, #4]
	while (length--) {
     e1a:	3d01      	subs	r5, #1
     e1c:	b2ad      	uxth	r5, r5
     e1e:	1c6b      	adds	r3, r5, #1
     e20:	4699      	mov	r9, r3
     e22:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
     e24:	4b1e      	ldr	r3, [pc, #120]	; (ea0 <i2c_slave_read_packet_wait+0x10c>)
     e26:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     e28:	2301      	movs	r3, #1
     e2a:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
     e2c:	0038      	movs	r0, r7
     e2e:	47d0      	blx	sl
     e30:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
     e32:	d1bb      	bne.n	dac <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     e34:	4643      	mov	r3, r8
     e36:	7e1b      	ldrb	r3, [r3, #24]
     e38:	465a      	mov	r2, fp
     e3a:	4213      	tst	r3, r2
     e3c:	d12b      	bne.n	e96 <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     e3e:	4643      	mov	r3, r8
     e40:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     e42:	079b      	lsls	r3, r3, #30
     e44:	d427      	bmi.n	e96 <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
     e46:	0038      	movs	r0, r7
     e48:	4b17      	ldr	r3, [pc, #92]	; (ea8 <i2c_slave_read_packet_wait+0x114>)
     e4a:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
     e4c:	2328      	movs	r3, #40	; 0x28
     e4e:	4642      	mov	r2, r8
     e50:	5cd3      	ldrb	r3, [r2, r3]
     e52:	6872      	ldr	r2, [r6, #4]
     e54:	5553      	strb	r3, [r2, r5]
     e56:	3501      	adds	r5, #1
	while (length--) {
     e58:	454d      	cmp	r5, r9
     e5a:	d1e7      	bne.n	e2c <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
     e5c:	0038      	movs	r0, r7
     e5e:	4b10      	ldr	r3, [pc, #64]	; (ea0 <i2c_slave_read_packet_wait+0x10c>)
     e60:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     e62:	4643      	mov	r3, r8
     e64:	7e1b      	ldrb	r3, [r3, #24]
     e66:	075b      	lsls	r3, r3, #29
     e68:	d50c      	bpl.n	e84 <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     e6a:	4643      	mov	r3, r8
     e6c:	685a      	ldr	r2, [r3, #4]
     e6e:	2380      	movs	r3, #128	; 0x80
     e70:	02db      	lsls	r3, r3, #11
     e72:	4313      	orrs	r3, r2
     e74:	4642      	mov	r2, r8
     e76:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     e78:	6852      	ldr	r2, [r2, #4]
     e7a:	2380      	movs	r3, #128	; 0x80
     e7c:	029b      	lsls	r3, r3, #10
     e7e:	4313      	orrs	r3, r2
     e80:	4642      	mov	r2, r8
     e82:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     e84:	4643      	mov	r3, r8
     e86:	7e1b      	ldrb	r3, [r3, #24]
     e88:	07db      	lsls	r3, r3, #31
     e8a:	d400      	bmi.n	e8e <i2c_slave_read_packet_wait+0xfa>
     e8c:	e78e      	b.n	dac <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     e8e:	2301      	movs	r3, #1
     e90:	4642      	mov	r2, r8
     e92:	7613      	strb	r3, [r2, #24]
     e94:	e78a      	b.n	dac <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     e96:	2301      	movs	r3, #1
     e98:	4642      	mov	r2, r8
     e9a:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
     e9c:	2404      	movs	r4, #4
     e9e:	e785      	b.n	dac <i2c_slave_read_packet_wait+0x18>
     ea0:	00000c0d 	.word	0x00000c0d
     ea4:	fffbffff 	.word	0xfffbffff
     ea8:	00000c01 	.word	0x00000c01

00000eac <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     eac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     eae:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     eb0:	4b06      	ldr	r3, [pc, #24]	; (ecc <i2c_slave_get_direction_wait+0x20>)
     eb2:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     eb4:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     eb6:	2800      	cmp	r0, #0
     eb8:	d001      	beq.n	ebe <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     eba:	0018      	movs	r0, r3
     ebc:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     ebe:	7e22      	ldrb	r2, [r4, #24]
     ec0:	0792      	lsls	r2, r2, #30
     ec2:	d5fa      	bpl.n	eba <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     ec4:	8b63      	ldrh	r3, [r4, #26]
     ec6:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     ec8:	0fdb      	lsrs	r3, r3, #31
     eca:	e7f6      	b.n	eba <i2c_slave_get_direction_wait+0xe>
     ecc:	00000c0d 	.word	0x00000c0d

00000ed0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     ed0:	b510      	push	{r4, lr}
     ed2:	b082      	sub	sp, #8
     ed4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     ed6:	4b0e      	ldr	r3, [pc, #56]	; (f10 <sercom_set_gclk_generator+0x40>)
     ed8:	781b      	ldrb	r3, [r3, #0]
     eda:	2b00      	cmp	r3, #0
     edc:	d007      	beq.n	eee <sercom_set_gclk_generator+0x1e>
     ede:	2900      	cmp	r1, #0
     ee0:	d105      	bne.n	eee <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     ee2:	4b0b      	ldr	r3, [pc, #44]	; (f10 <sercom_set_gclk_generator+0x40>)
     ee4:	785b      	ldrb	r3, [r3, #1]
     ee6:	4283      	cmp	r3, r0
     ee8:	d010      	beq.n	f0c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     eea:	201d      	movs	r0, #29
     eec:	e00c      	b.n	f08 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     eee:	a901      	add	r1, sp, #4
     ef0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     ef2:	2013      	movs	r0, #19
     ef4:	4b07      	ldr	r3, [pc, #28]	; (f14 <sercom_set_gclk_generator+0x44>)
     ef6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     ef8:	2013      	movs	r0, #19
     efa:	4b07      	ldr	r3, [pc, #28]	; (f18 <sercom_set_gclk_generator+0x48>)
     efc:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     efe:	4b04      	ldr	r3, [pc, #16]	; (f10 <sercom_set_gclk_generator+0x40>)
     f00:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     f02:	2201      	movs	r2, #1
     f04:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     f06:	2000      	movs	r0, #0
}
     f08:	b002      	add	sp, #8
     f0a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     f0c:	2000      	movs	r0, #0
     f0e:	e7fb      	b.n	f08 <sercom_set_gclk_generator+0x38>
     f10:	200000b8 	.word	0x200000b8
     f14:	00001851 	.word	0x00001851
     f18:	000017c5 	.word	0x000017c5

00000f1c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     f1c:	4b40      	ldr	r3, [pc, #256]	; (1020 <_sercom_get_default_pad+0x104>)
     f1e:	4298      	cmp	r0, r3
     f20:	d031      	beq.n	f86 <_sercom_get_default_pad+0x6a>
     f22:	d90a      	bls.n	f3a <_sercom_get_default_pad+0x1e>
     f24:	4b3f      	ldr	r3, [pc, #252]	; (1024 <_sercom_get_default_pad+0x108>)
     f26:	4298      	cmp	r0, r3
     f28:	d04d      	beq.n	fc6 <_sercom_get_default_pad+0xaa>
     f2a:	4b3f      	ldr	r3, [pc, #252]	; (1028 <_sercom_get_default_pad+0x10c>)
     f2c:	4298      	cmp	r0, r3
     f2e:	d05a      	beq.n	fe6 <_sercom_get_default_pad+0xca>
     f30:	4b3e      	ldr	r3, [pc, #248]	; (102c <_sercom_get_default_pad+0x110>)
     f32:	4298      	cmp	r0, r3
     f34:	d037      	beq.n	fa6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     f36:	2000      	movs	r0, #0
}
     f38:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     f3a:	4b3d      	ldr	r3, [pc, #244]	; (1030 <_sercom_get_default_pad+0x114>)
     f3c:	4298      	cmp	r0, r3
     f3e:	d00c      	beq.n	f5a <_sercom_get_default_pad+0x3e>
     f40:	4b3c      	ldr	r3, [pc, #240]	; (1034 <_sercom_get_default_pad+0x118>)
     f42:	4298      	cmp	r0, r3
     f44:	d1f7      	bne.n	f36 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f46:	2901      	cmp	r1, #1
     f48:	d017      	beq.n	f7a <_sercom_get_default_pad+0x5e>
     f4a:	2900      	cmp	r1, #0
     f4c:	d05d      	beq.n	100a <_sercom_get_default_pad+0xee>
     f4e:	2902      	cmp	r1, #2
     f50:	d015      	beq.n	f7e <_sercom_get_default_pad+0x62>
     f52:	2903      	cmp	r1, #3
     f54:	d015      	beq.n	f82 <_sercom_get_default_pad+0x66>
	return 0;
     f56:	2000      	movs	r0, #0
     f58:	e7ee      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f5a:	2901      	cmp	r1, #1
     f5c:	d007      	beq.n	f6e <_sercom_get_default_pad+0x52>
     f5e:	2900      	cmp	r1, #0
     f60:	d051      	beq.n	1006 <_sercom_get_default_pad+0xea>
     f62:	2902      	cmp	r1, #2
     f64:	d005      	beq.n	f72 <_sercom_get_default_pad+0x56>
     f66:	2903      	cmp	r1, #3
     f68:	d005      	beq.n	f76 <_sercom_get_default_pad+0x5a>
	return 0;
     f6a:	2000      	movs	r0, #0
     f6c:	e7e4      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f6e:	4832      	ldr	r0, [pc, #200]	; (1038 <_sercom_get_default_pad+0x11c>)
     f70:	e7e2      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f72:	4832      	ldr	r0, [pc, #200]	; (103c <_sercom_get_default_pad+0x120>)
     f74:	e7e0      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f76:	4832      	ldr	r0, [pc, #200]	; (1040 <_sercom_get_default_pad+0x124>)
     f78:	e7de      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f7a:	4832      	ldr	r0, [pc, #200]	; (1044 <_sercom_get_default_pad+0x128>)
     f7c:	e7dc      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f7e:	4832      	ldr	r0, [pc, #200]	; (1048 <_sercom_get_default_pad+0x12c>)
     f80:	e7da      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f82:	4832      	ldr	r0, [pc, #200]	; (104c <_sercom_get_default_pad+0x130>)
     f84:	e7d8      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f86:	2901      	cmp	r1, #1
     f88:	d007      	beq.n	f9a <_sercom_get_default_pad+0x7e>
     f8a:	2900      	cmp	r1, #0
     f8c:	d03f      	beq.n	100e <_sercom_get_default_pad+0xf2>
     f8e:	2902      	cmp	r1, #2
     f90:	d005      	beq.n	f9e <_sercom_get_default_pad+0x82>
     f92:	2903      	cmp	r1, #3
     f94:	d005      	beq.n	fa2 <_sercom_get_default_pad+0x86>
	return 0;
     f96:	2000      	movs	r0, #0
     f98:	e7ce      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f9a:	482d      	ldr	r0, [pc, #180]	; (1050 <_sercom_get_default_pad+0x134>)
     f9c:	e7cc      	b.n	f38 <_sercom_get_default_pad+0x1c>
     f9e:	482d      	ldr	r0, [pc, #180]	; (1054 <_sercom_get_default_pad+0x138>)
     fa0:	e7ca      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fa2:	482d      	ldr	r0, [pc, #180]	; (1058 <_sercom_get_default_pad+0x13c>)
     fa4:	e7c8      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fa6:	2901      	cmp	r1, #1
     fa8:	d007      	beq.n	fba <_sercom_get_default_pad+0x9e>
     faa:	2900      	cmp	r1, #0
     fac:	d031      	beq.n	1012 <_sercom_get_default_pad+0xf6>
     fae:	2902      	cmp	r1, #2
     fb0:	d005      	beq.n	fbe <_sercom_get_default_pad+0xa2>
     fb2:	2903      	cmp	r1, #3
     fb4:	d005      	beq.n	fc2 <_sercom_get_default_pad+0xa6>
	return 0;
     fb6:	2000      	movs	r0, #0
     fb8:	e7be      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fba:	4828      	ldr	r0, [pc, #160]	; (105c <_sercom_get_default_pad+0x140>)
     fbc:	e7bc      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fbe:	4828      	ldr	r0, [pc, #160]	; (1060 <_sercom_get_default_pad+0x144>)
     fc0:	e7ba      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fc2:	4828      	ldr	r0, [pc, #160]	; (1064 <_sercom_get_default_pad+0x148>)
     fc4:	e7b8      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fc6:	2901      	cmp	r1, #1
     fc8:	d007      	beq.n	fda <_sercom_get_default_pad+0xbe>
     fca:	2900      	cmp	r1, #0
     fcc:	d023      	beq.n	1016 <_sercom_get_default_pad+0xfa>
     fce:	2902      	cmp	r1, #2
     fd0:	d005      	beq.n	fde <_sercom_get_default_pad+0xc2>
     fd2:	2903      	cmp	r1, #3
     fd4:	d005      	beq.n	fe2 <_sercom_get_default_pad+0xc6>
	return 0;
     fd6:	2000      	movs	r0, #0
     fd8:	e7ae      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fda:	4823      	ldr	r0, [pc, #140]	; (1068 <_sercom_get_default_pad+0x14c>)
     fdc:	e7ac      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fde:	4823      	ldr	r0, [pc, #140]	; (106c <_sercom_get_default_pad+0x150>)
     fe0:	e7aa      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fe2:	4823      	ldr	r0, [pc, #140]	; (1070 <_sercom_get_default_pad+0x154>)
     fe4:	e7a8      	b.n	f38 <_sercom_get_default_pad+0x1c>
     fe6:	2901      	cmp	r1, #1
     fe8:	d007      	beq.n	ffa <_sercom_get_default_pad+0xde>
     fea:	2900      	cmp	r1, #0
     fec:	d015      	beq.n	101a <_sercom_get_default_pad+0xfe>
     fee:	2902      	cmp	r1, #2
     ff0:	d005      	beq.n	ffe <_sercom_get_default_pad+0xe2>
     ff2:	2903      	cmp	r1, #3
     ff4:	d005      	beq.n	1002 <_sercom_get_default_pad+0xe6>
	return 0;
     ff6:	2000      	movs	r0, #0
     ff8:	e79e      	b.n	f38 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ffa:	481e      	ldr	r0, [pc, #120]	; (1074 <_sercom_get_default_pad+0x158>)
     ffc:	e79c      	b.n	f38 <_sercom_get_default_pad+0x1c>
     ffe:	481e      	ldr	r0, [pc, #120]	; (1078 <_sercom_get_default_pad+0x15c>)
    1000:	e79a      	b.n	f38 <_sercom_get_default_pad+0x1c>
    1002:	481e      	ldr	r0, [pc, #120]	; (107c <_sercom_get_default_pad+0x160>)
    1004:	e798      	b.n	f38 <_sercom_get_default_pad+0x1c>
    1006:	481e      	ldr	r0, [pc, #120]	; (1080 <_sercom_get_default_pad+0x164>)
    1008:	e796      	b.n	f38 <_sercom_get_default_pad+0x1c>
    100a:	2003      	movs	r0, #3
    100c:	e794      	b.n	f38 <_sercom_get_default_pad+0x1c>
    100e:	481d      	ldr	r0, [pc, #116]	; (1084 <_sercom_get_default_pad+0x168>)
    1010:	e792      	b.n	f38 <_sercom_get_default_pad+0x1c>
    1012:	481d      	ldr	r0, [pc, #116]	; (1088 <_sercom_get_default_pad+0x16c>)
    1014:	e790      	b.n	f38 <_sercom_get_default_pad+0x1c>
    1016:	481d      	ldr	r0, [pc, #116]	; (108c <_sercom_get_default_pad+0x170>)
    1018:	e78e      	b.n	f38 <_sercom_get_default_pad+0x1c>
    101a:	481d      	ldr	r0, [pc, #116]	; (1090 <_sercom_get_default_pad+0x174>)
    101c:	e78c      	b.n	f38 <_sercom_get_default_pad+0x1c>
    101e:	46c0      	nop			; (mov r8, r8)
    1020:	42001000 	.word	0x42001000
    1024:	42001800 	.word	0x42001800
    1028:	42001c00 	.word	0x42001c00
    102c:	42001400 	.word	0x42001400
    1030:	42000800 	.word	0x42000800
    1034:	42000c00 	.word	0x42000c00
    1038:	00050003 	.word	0x00050003
    103c:	00060003 	.word	0x00060003
    1040:	00070003 	.word	0x00070003
    1044:	00010003 	.word	0x00010003
    1048:	001e0003 	.word	0x001e0003
    104c:	001f0003 	.word	0x001f0003
    1050:	000d0002 	.word	0x000d0002
    1054:	000e0002 	.word	0x000e0002
    1058:	000f0002 	.word	0x000f0002
    105c:	00110003 	.word	0x00110003
    1060:	00120003 	.word	0x00120003
    1064:	00130003 	.word	0x00130003
    1068:	003f0005 	.word	0x003f0005
    106c:	003e0005 	.word	0x003e0005
    1070:	00520005 	.word	0x00520005
    1074:	00170003 	.word	0x00170003
    1078:	00180003 	.word	0x00180003
    107c:	00190003 	.word	0x00190003
    1080:	00040003 	.word	0x00040003
    1084:	000c0002 	.word	0x000c0002
    1088:	00100003 	.word	0x00100003
    108c:	00530005 	.word	0x00530005
    1090:	00160003 	.word	0x00160003

00001094 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1094:	b530      	push	{r4, r5, lr}
    1096:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1098:	4b0b      	ldr	r3, [pc, #44]	; (10c8 <_sercom_get_sercom_inst_index+0x34>)
    109a:	466a      	mov	r2, sp
    109c:	cb32      	ldmia	r3!, {r1, r4, r5}
    109e:	c232      	stmia	r2!, {r1, r4, r5}
    10a0:	cb32      	ldmia	r3!, {r1, r4, r5}
    10a2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    10a4:	9b00      	ldr	r3, [sp, #0]
    10a6:	4283      	cmp	r3, r0
    10a8:	d00b      	beq.n	10c2 <_sercom_get_sercom_inst_index+0x2e>
    10aa:	2301      	movs	r3, #1
    10ac:	009a      	lsls	r2, r3, #2
    10ae:	4669      	mov	r1, sp
    10b0:	5852      	ldr	r2, [r2, r1]
    10b2:	4282      	cmp	r2, r0
    10b4:	d006      	beq.n	10c4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10b6:	3301      	adds	r3, #1
    10b8:	2b06      	cmp	r3, #6
    10ba:	d1f7      	bne.n	10ac <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    10bc:	2000      	movs	r0, #0
}
    10be:	b007      	add	sp, #28
    10c0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10c2:	2300      	movs	r3, #0
			return i;
    10c4:	b2d8      	uxtb	r0, r3
    10c6:	e7fa      	b.n	10be <_sercom_get_sercom_inst_index+0x2a>
    10c8:	0000386c 	.word	0x0000386c

000010cc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    10cc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    10ce:	2000      	movs	r0, #0
    10d0:	4b08      	ldr	r3, [pc, #32]	; (10f4 <delay_init+0x28>)
    10d2:	4798      	blx	r3
    10d4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    10d6:	4c08      	ldr	r4, [pc, #32]	; (10f8 <delay_init+0x2c>)
    10d8:	21fa      	movs	r1, #250	; 0xfa
    10da:	0089      	lsls	r1, r1, #2
    10dc:	47a0      	blx	r4
    10de:	4b07      	ldr	r3, [pc, #28]	; (10fc <delay_init+0x30>)
    10e0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    10e2:	4907      	ldr	r1, [pc, #28]	; (1100 <delay_init+0x34>)
    10e4:	0028      	movs	r0, r5
    10e6:	47a0      	blx	r4
    10e8:	4b06      	ldr	r3, [pc, #24]	; (1104 <delay_init+0x38>)
    10ea:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    10ec:	2205      	movs	r2, #5
    10ee:	4b06      	ldr	r3, [pc, #24]	; (1108 <delay_init+0x3c>)
    10f0:	601a      	str	r2, [r3, #0]
}
    10f2:	bd70      	pop	{r4, r5, r6, pc}
    10f4:	00001739 	.word	0x00001739
    10f8:	00001cdd 	.word	0x00001cdd
    10fc:	20000000 	.word	0x20000000
    1100:	000f4240 	.word	0x000f4240
    1104:	20000004 	.word	0x20000004
    1108:	e000e010 	.word	0xe000e010

0000110c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    110c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    110e:	4b08      	ldr	r3, [pc, #32]	; (1130 <delay_cycles_ms+0x24>)
    1110:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1112:	4a08      	ldr	r2, [pc, #32]	; (1134 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1114:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1116:	2180      	movs	r1, #128	; 0x80
    1118:	0249      	lsls	r1, r1, #9
	while (n--) {
    111a:	3801      	subs	r0, #1
    111c:	d307      	bcc.n	112e <delay_cycles_ms+0x22>
	if (n > 0) {
    111e:	2c00      	cmp	r4, #0
    1120:	d0fb      	beq.n	111a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    1122:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1124:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1126:	6813      	ldr	r3, [r2, #0]
    1128:	420b      	tst	r3, r1
    112a:	d0fc      	beq.n	1126 <delay_cycles_ms+0x1a>
    112c:	e7f5      	b.n	111a <delay_cycles_ms+0xe>
	}
}
    112e:	bd30      	pop	{r4, r5, pc}
    1130:	20000000 	.word	0x20000000
    1134:	e000e010 	.word	0xe000e010

00001138 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1138:	4b0c      	ldr	r3, [pc, #48]	; (116c <cpu_irq_enter_critical+0x34>)
    113a:	681b      	ldr	r3, [r3, #0]
    113c:	2b00      	cmp	r3, #0
    113e:	d106      	bne.n	114e <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1140:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1144:	2b00      	cmp	r3, #0
    1146:	d007      	beq.n	1158 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1148:	2200      	movs	r2, #0
    114a:	4b09      	ldr	r3, [pc, #36]	; (1170 <cpu_irq_enter_critical+0x38>)
    114c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    114e:	4a07      	ldr	r2, [pc, #28]	; (116c <cpu_irq_enter_critical+0x34>)
    1150:	6813      	ldr	r3, [r2, #0]
    1152:	3301      	adds	r3, #1
    1154:	6013      	str	r3, [r2, #0]
}
    1156:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1158:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    115a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    115e:	2200      	movs	r2, #0
    1160:	4b04      	ldr	r3, [pc, #16]	; (1174 <cpu_irq_enter_critical+0x3c>)
    1162:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1164:	3201      	adds	r2, #1
    1166:	4b02      	ldr	r3, [pc, #8]	; (1170 <cpu_irq_enter_critical+0x38>)
    1168:	701a      	strb	r2, [r3, #0]
    116a:	e7f0      	b.n	114e <cpu_irq_enter_critical+0x16>
    116c:	200000bc 	.word	0x200000bc
    1170:	200000c0 	.word	0x200000c0
    1174:	20000008 	.word	0x20000008

00001178 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1178:	4b08      	ldr	r3, [pc, #32]	; (119c <cpu_irq_leave_critical+0x24>)
    117a:	681a      	ldr	r2, [r3, #0]
    117c:	3a01      	subs	r2, #1
    117e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1180:	681b      	ldr	r3, [r3, #0]
    1182:	2b00      	cmp	r3, #0
    1184:	d109      	bne.n	119a <cpu_irq_leave_critical+0x22>
    1186:	4b06      	ldr	r3, [pc, #24]	; (11a0 <cpu_irq_leave_critical+0x28>)
    1188:	781b      	ldrb	r3, [r3, #0]
    118a:	2b00      	cmp	r3, #0
    118c:	d005      	beq.n	119a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    118e:	2201      	movs	r2, #1
    1190:	4b04      	ldr	r3, [pc, #16]	; (11a4 <cpu_irq_leave_critical+0x2c>)
    1192:	701a      	strb	r2, [r3, #0]
    1194:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1198:	b662      	cpsie	i
	}
}
    119a:	4770      	bx	lr
    119c:	200000bc 	.word	0x200000bc
    11a0:	200000c0 	.word	0x200000c0
    11a4:	20000008 	.word	0x20000008

000011a8 <system_board_init>:




void system_board_init(void)
{
    11a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11aa:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    11ac:	ac01      	add	r4, sp, #4
    11ae:	2501      	movs	r5, #1
    11b0:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    11b2:	2700      	movs	r7, #0
    11b4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    11b6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    11b8:	0021      	movs	r1, r4
    11ba:	2013      	movs	r0, #19
    11bc:	4e06      	ldr	r6, [pc, #24]	; (11d8 <system_board_init+0x30>)
    11be:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    11c0:	2280      	movs	r2, #128	; 0x80
    11c2:	0312      	lsls	r2, r2, #12
    11c4:	4b05      	ldr	r3, [pc, #20]	; (11dc <system_board_init+0x34>)
    11c6:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    11c8:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    11ca:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    11cc:	0021      	movs	r1, r4
    11ce:	201c      	movs	r0, #28
    11d0:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    11d2:	b003      	add	sp, #12
    11d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11d6:	46c0      	nop			; (mov r8, r8)
    11d8:	000011e1 	.word	0x000011e1
    11dc:	41004400 	.word	0x41004400

000011e0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    11e0:	b500      	push	{lr}
    11e2:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    11e4:	ab01      	add	r3, sp, #4
    11e6:	2280      	movs	r2, #128	; 0x80
    11e8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    11ea:	780a      	ldrb	r2, [r1, #0]
    11ec:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    11ee:	784a      	ldrb	r2, [r1, #1]
    11f0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    11f2:	788a      	ldrb	r2, [r1, #2]
    11f4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    11f6:	0019      	movs	r1, r3
    11f8:	4b01      	ldr	r3, [pc, #4]	; (1200 <port_pin_set_config+0x20>)
    11fa:	4798      	blx	r3
}
    11fc:	b003      	add	sp, #12
    11fe:	bd00      	pop	{pc}
    1200:	00001949 	.word	0x00001949

00001204 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1204:	b510      	push	{r4, lr}
	switch (clock_source) {
    1206:	2808      	cmp	r0, #8
    1208:	d803      	bhi.n	1212 <system_clock_source_get_hz+0xe>
    120a:	0080      	lsls	r0, r0, #2
    120c:	4b1c      	ldr	r3, [pc, #112]	; (1280 <system_clock_source_get_hz+0x7c>)
    120e:	581b      	ldr	r3, [r3, r0]
    1210:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1212:	2000      	movs	r0, #0
    1214:	e032      	b.n	127c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    1216:	4b1b      	ldr	r3, [pc, #108]	; (1284 <system_clock_source_get_hz+0x80>)
    1218:	6918      	ldr	r0, [r3, #16]
    121a:	e02f      	b.n	127c <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    121c:	4b1a      	ldr	r3, [pc, #104]	; (1288 <system_clock_source_get_hz+0x84>)
    121e:	6a1b      	ldr	r3, [r3, #32]
    1220:	059b      	lsls	r3, r3, #22
    1222:	0f9b      	lsrs	r3, r3, #30
    1224:	4819      	ldr	r0, [pc, #100]	; (128c <system_clock_source_get_hz+0x88>)
    1226:	40d8      	lsrs	r0, r3
    1228:	e028      	b.n	127c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    122a:	4b16      	ldr	r3, [pc, #88]	; (1284 <system_clock_source_get_hz+0x80>)
    122c:	6958      	ldr	r0, [r3, #20]
    122e:	e025      	b.n	127c <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1230:	4b14      	ldr	r3, [pc, #80]	; (1284 <system_clock_source_get_hz+0x80>)
    1232:	681b      	ldr	r3, [r3, #0]
			return 0;
    1234:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1236:	079b      	lsls	r3, r3, #30
    1238:	d520      	bpl.n	127c <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    123a:	4913      	ldr	r1, [pc, #76]	; (1288 <system_clock_source_get_hz+0x84>)
    123c:	2210      	movs	r2, #16
    123e:	68cb      	ldr	r3, [r1, #12]
    1240:	421a      	tst	r2, r3
    1242:	d0fc      	beq.n	123e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1244:	4b0f      	ldr	r3, [pc, #60]	; (1284 <system_clock_source_get_hz+0x80>)
    1246:	681a      	ldr	r2, [r3, #0]
    1248:	2324      	movs	r3, #36	; 0x24
    124a:	4013      	ands	r3, r2
    124c:	2b04      	cmp	r3, #4
    124e:	d001      	beq.n	1254 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    1250:	480f      	ldr	r0, [pc, #60]	; (1290 <system_clock_source_get_hz+0x8c>)
    1252:	e013      	b.n	127c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1254:	2000      	movs	r0, #0
    1256:	4b0f      	ldr	r3, [pc, #60]	; (1294 <system_clock_source_get_hz+0x90>)
    1258:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    125a:	4b0a      	ldr	r3, [pc, #40]	; (1284 <system_clock_source_get_hz+0x80>)
    125c:	689b      	ldr	r3, [r3, #8]
    125e:	041b      	lsls	r3, r3, #16
    1260:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1262:	4358      	muls	r0, r3
    1264:	e00a      	b.n	127c <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1266:	2350      	movs	r3, #80	; 0x50
    1268:	4a07      	ldr	r2, [pc, #28]	; (1288 <system_clock_source_get_hz+0x84>)
    126a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    126c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    126e:	075b      	lsls	r3, r3, #29
    1270:	d504      	bpl.n	127c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    1272:	4b04      	ldr	r3, [pc, #16]	; (1284 <system_clock_source_get_hz+0x80>)
    1274:	68d8      	ldr	r0, [r3, #12]
    1276:	e001      	b.n	127c <system_clock_source_get_hz+0x78>
		return 32768UL;
    1278:	2080      	movs	r0, #128	; 0x80
    127a:	0200      	lsls	r0, r0, #8
	}
}
    127c:	bd10      	pop	{r4, pc}
    127e:	46c0      	nop			; (mov r8, r8)
    1280:	00003884 	.word	0x00003884
    1284:	200000c4 	.word	0x200000c4
    1288:	40000800 	.word	0x40000800
    128c:	007a1200 	.word	0x007a1200
    1290:	02dc6c00 	.word	0x02dc6c00
    1294:	0000186d 	.word	0x0000186d

00001298 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1298:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    129a:	490c      	ldr	r1, [pc, #48]	; (12cc <system_clock_source_osc8m_set_config+0x34>)
    129c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    129e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    12a0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    12a2:	7840      	ldrb	r0, [r0, #1]
    12a4:	2201      	movs	r2, #1
    12a6:	4010      	ands	r0, r2
    12a8:	0180      	lsls	r0, r0, #6
    12aa:	2640      	movs	r6, #64	; 0x40
    12ac:	43b3      	bics	r3, r6
    12ae:	4303      	orrs	r3, r0
    12b0:	402a      	ands	r2, r5
    12b2:	01d2      	lsls	r2, r2, #7
    12b4:	2080      	movs	r0, #128	; 0x80
    12b6:	4383      	bics	r3, r0
    12b8:	4313      	orrs	r3, r2
    12ba:	2203      	movs	r2, #3
    12bc:	4022      	ands	r2, r4
    12be:	0212      	lsls	r2, r2, #8
    12c0:	4803      	ldr	r0, [pc, #12]	; (12d0 <system_clock_source_osc8m_set_config+0x38>)
    12c2:	4003      	ands	r3, r0
    12c4:	4313      	orrs	r3, r2
    12c6:	620b      	str	r3, [r1, #32]
}
    12c8:	bd70      	pop	{r4, r5, r6, pc}
    12ca:	46c0      	nop			; (mov r8, r8)
    12cc:	40000800 	.word	0x40000800
    12d0:	fffffcff 	.word	0xfffffcff

000012d4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    12d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    12d6:	46de      	mov	lr, fp
    12d8:	4657      	mov	r7, sl
    12da:	464e      	mov	r6, r9
    12dc:	4645      	mov	r5, r8
    12de:	b5e0      	push	{r5, r6, r7, lr}
    12e0:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    12e2:	4b26      	ldr	r3, [pc, #152]	; (137c <system_clock_source_xosc32k_set_config+0xa8>)
    12e4:	469b      	mov	fp, r3
    12e6:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    12e8:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    12ea:	7800      	ldrb	r0, [r0, #0]
    12ec:	4242      	negs	r2, r0
    12ee:	4142      	adcs	r2, r0
    12f0:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    12f2:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    12f4:	78ca      	ldrb	r2, [r1, #3]
    12f6:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    12f8:	790a      	ldrb	r2, [r1, #4]
    12fa:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    12fc:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    12fe:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    1300:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1302:	688a      	ldr	r2, [r1, #8]
    1304:	491e      	ldr	r1, [pc, #120]	; (1380 <system_clock_source_xosc32k_set_config+0xac>)
    1306:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    1308:	2101      	movs	r1, #1
    130a:	464a      	mov	r2, r9
    130c:	0092      	lsls	r2, r2, #2
    130e:	4691      	mov	r9, r2
    1310:	2204      	movs	r2, #4
    1312:	4393      	bics	r3, r2
    1314:	464a      	mov	r2, r9
    1316:	4313      	orrs	r3, r2
    1318:	4642      	mov	r2, r8
    131a:	400a      	ands	r2, r1
    131c:	00d2      	lsls	r2, r2, #3
    131e:	4690      	mov	r8, r2
    1320:	2208      	movs	r2, #8
    1322:	4393      	bics	r3, r2
    1324:	4642      	mov	r2, r8
    1326:	4313      	orrs	r3, r2
    1328:	4662      	mov	r2, ip
    132a:	400a      	ands	r2, r1
    132c:	0112      	lsls	r2, r2, #4
    132e:	4694      	mov	ip, r2
    1330:	2210      	movs	r2, #16
    1332:	4393      	bics	r3, r2
    1334:	4662      	mov	r2, ip
    1336:	4313      	orrs	r3, r2
    1338:	4008      	ands	r0, r1
    133a:	0140      	lsls	r0, r0, #5
    133c:	2220      	movs	r2, #32
    133e:	4393      	bics	r3, r2
    1340:	4303      	orrs	r3, r0
    1342:	400f      	ands	r7, r1
    1344:	01bf      	lsls	r7, r7, #6
    1346:	2040      	movs	r0, #64	; 0x40
    1348:	4383      	bics	r3, r0
    134a:	433b      	orrs	r3, r7
    134c:	400e      	ands	r6, r1
    134e:	01f6      	lsls	r6, r6, #7
    1350:	3040      	adds	r0, #64	; 0x40
    1352:	4383      	bics	r3, r0
    1354:	4333      	orrs	r3, r6
    1356:	3879      	subs	r0, #121	; 0x79
    1358:	4005      	ands	r5, r0
    135a:	022d      	lsls	r5, r5, #8
    135c:	4809      	ldr	r0, [pc, #36]	; (1384 <system_clock_source_xosc32k_set_config+0xb0>)
    135e:	4003      	ands	r3, r0
    1360:	432b      	orrs	r3, r5
    1362:	4021      	ands	r1, r4
    1364:	0309      	lsls	r1, r1, #12
    1366:	4808      	ldr	r0, [pc, #32]	; (1388 <system_clock_source_xosc32k_set_config+0xb4>)
    1368:	4003      	ands	r3, r0
    136a:	430b      	orrs	r3, r1
    136c:	465a      	mov	r2, fp
    136e:	8293      	strh	r3, [r2, #20]
}
    1370:	bc3c      	pop	{r2, r3, r4, r5}
    1372:	4690      	mov	r8, r2
    1374:	4699      	mov	r9, r3
    1376:	46a2      	mov	sl, r4
    1378:	46ab      	mov	fp, r5
    137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    137c:	40000800 	.word	0x40000800
    1380:	200000c4 	.word	0x200000c4
    1384:	fffff8ff 	.word	0xfffff8ff
    1388:	ffffefff 	.word	0xffffefff

0000138c <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    138e:	0005      	movs	r5, r0

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    1390:	68c4      	ldr	r4, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    1392:	7d03      	ldrb	r3, [r0, #20]
    1394:	2b01      	cmp	r3, #1
    1396:	d03b      	beq.n	1410 <system_clock_source_dpll_set_config+0x84>
		refclk = refclk / (2 * (config->reference_divider + 1));
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    1398:	68ab      	ldr	r3, [r5, #8]
    139a:	0118      	lsls	r0, r3, #4
    139c:	0021      	movs	r1, r4
    139e:	4b20      	ldr	r3, [pc, #128]	; (1420 <system_clock_source_dpll_set_config+0x94>)
    13a0:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
    13a2:	220f      	movs	r2, #15
    13a4:	4002      	ands	r2, r0
	tmpldr = (tmpldr >> 4) - 1;
    13a6:	0903      	lsrs	r3, r0, #4

	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    13a8:	782e      	ldrb	r6, [r5, #0]
    13aa:	01f6      	lsls	r6, r6, #7
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);
    13ac:	7869      	ldrb	r1, [r5, #1]
    13ae:	0189      	lsls	r1, r1, #6
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    13b0:	430e      	orrs	r6, r1
    13b2:	b2f6      	uxtb	r6, r6
	SYSCTRL->DPLLCTRLA.reg =
    13b4:	491b      	ldr	r1, [pc, #108]	; (1424 <system_clock_source_dpll_set_config+0x98>)
    13b6:	2744      	movs	r7, #68	; 0x44
    13b8:	55ce      	strb	r6, [r1, r7]

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    13ba:	0416      	lsls	r6, r2, #16
	tmpldr = (tmpldr >> 4) - 1;
    13bc:	3b01      	subs	r3, #1
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
    13be:	051b      	lsls	r3, r3, #20
    13c0:	0d1b      	lsrs	r3, r3, #20
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    13c2:	4333      	orrs	r3, r6
	SYSCTRL->DPLLRATIO.reg =
    13c4:	648b      	str	r3, [r1, #72]	; 0x48

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    13c6:	78ab      	ldrb	r3, [r5, #2]
    13c8:	031b      	lsls	r3, r3, #12
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    13ca:	78ee      	ldrb	r6, [r5, #3]
    13cc:	00f6      	lsls	r6, r6, #3
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    13ce:	4333      	orrs	r3, r6
    13d0:	792e      	ldrb	r6, [r5, #4]
    13d2:	00b6      	lsls	r6, r6, #2
    13d4:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
    13d6:	7caf      	ldrb	r7, [r5, #18]
    13d8:	2603      	movs	r6, #3
    13da:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    13dc:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    13de:	8a2e      	ldrh	r6, [r5, #16]
    13e0:	0436      	lsls	r6, r6, #16
    13e2:	4f11      	ldr	r7, [pc, #68]	; (1428 <system_clock_source_dpll_set_config+0x9c>)
    13e4:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    13e6:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    13e8:	7cee      	ldrb	r6, [r5, #19]
    13ea:	0236      	lsls	r6, r6, #8
    13ec:	27e0      	movs	r7, #224	; 0xe0
    13ee:	00ff      	lsls	r7, r7, #3
    13f0:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    13f2:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    13f4:	7d2e      	ldrb	r6, [r5, #20]
    13f6:	0136      	lsls	r6, r6, #4
    13f8:	2530      	movs	r5, #48	; 0x30
    13fa:	4035      	ands	r5, r6
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    13fc:	432b      	orrs	r3, r5
	SYSCTRL->DPLLCTRLB.reg =
    13fe:	64cb      	str	r3, [r1, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
    1400:	230f      	movs	r3, #15
    1402:	4398      	bics	r0, r3
    1404:	1880      	adds	r0, r0, r2
    1406:	4344      	muls	r4, r0
    1408:	0924      	lsrs	r4, r4, #4
	_system_clock_inst.dpll.frequency =
    140a:	4b08      	ldr	r3, [pc, #32]	; (142c <system_clock_source_dpll_set_config+0xa0>)
    140c:	60dc      	str	r4, [r3, #12]
}
    140e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		refclk = refclk / (2 * (config->reference_divider + 1));
    1410:	8a01      	ldrh	r1, [r0, #16]
    1412:	3101      	adds	r1, #1
    1414:	0049      	lsls	r1, r1, #1
    1416:	0020      	movs	r0, r4
    1418:	4b01      	ldr	r3, [pc, #4]	; (1420 <system_clock_source_dpll_set_config+0x94>)
    141a:	4798      	blx	r3
    141c:	0004      	movs	r4, r0
    141e:	e7bb      	b.n	1398 <system_clock_source_dpll_set_config+0xc>
    1420:	00001cdd 	.word	0x00001cdd
    1424:	40000800 	.word	0x40000800
    1428:	07ff0000 	.word	0x07ff0000
    142c:	200000c4 	.word	0x200000c4

00001430 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1430:	2808      	cmp	r0, #8
    1432:	d803      	bhi.n	143c <system_clock_source_enable+0xc>
    1434:	0080      	lsls	r0, r0, #2
    1436:	4b25      	ldr	r3, [pc, #148]	; (14cc <system_clock_source_enable+0x9c>)
    1438:	581b      	ldr	r3, [r3, r0]
    143a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    143c:	2017      	movs	r0, #23
    143e:	e044      	b.n	14ca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1440:	4a23      	ldr	r2, [pc, #140]	; (14d0 <system_clock_source_enable+0xa0>)
    1442:	6a13      	ldr	r3, [r2, #32]
    1444:	2102      	movs	r1, #2
    1446:	430b      	orrs	r3, r1
    1448:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    144a:	2000      	movs	r0, #0
    144c:	e03d      	b.n	14ca <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    144e:	4a20      	ldr	r2, [pc, #128]	; (14d0 <system_clock_source_enable+0xa0>)
    1450:	6993      	ldr	r3, [r2, #24]
    1452:	2102      	movs	r1, #2
    1454:	430b      	orrs	r3, r1
    1456:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1458:	2000      	movs	r0, #0
		break;
    145a:	e036      	b.n	14ca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    145c:	4a1c      	ldr	r2, [pc, #112]	; (14d0 <system_clock_source_enable+0xa0>)
    145e:	8a13      	ldrh	r3, [r2, #16]
    1460:	2102      	movs	r1, #2
    1462:	430b      	orrs	r3, r1
    1464:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1466:	2000      	movs	r0, #0
		break;
    1468:	e02f      	b.n	14ca <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    146a:	4a19      	ldr	r2, [pc, #100]	; (14d0 <system_clock_source_enable+0xa0>)
    146c:	8a93      	ldrh	r3, [r2, #20]
    146e:	2102      	movs	r1, #2
    1470:	430b      	orrs	r3, r1
    1472:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1474:	2000      	movs	r0, #0
		break;
    1476:	e028      	b.n	14ca <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1478:	4916      	ldr	r1, [pc, #88]	; (14d4 <system_clock_source_enable+0xa4>)
    147a:	680b      	ldr	r3, [r1, #0]
    147c:	2202      	movs	r2, #2
    147e:	4313      	orrs	r3, r2
    1480:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1482:	4b13      	ldr	r3, [pc, #76]	; (14d0 <system_clock_source_enable+0xa0>)
    1484:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1486:	0019      	movs	r1, r3
    1488:	320e      	adds	r2, #14
    148a:	68cb      	ldr	r3, [r1, #12]
    148c:	421a      	tst	r2, r3
    148e:	d0fc      	beq.n	148a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1490:	4a10      	ldr	r2, [pc, #64]	; (14d4 <system_clock_source_enable+0xa4>)
    1492:	6891      	ldr	r1, [r2, #8]
    1494:	4b0e      	ldr	r3, [pc, #56]	; (14d0 <system_clock_source_enable+0xa0>)
    1496:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1498:	6852      	ldr	r2, [r2, #4]
    149a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    149c:	2200      	movs	r2, #0
    149e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    14a0:	0019      	movs	r1, r3
    14a2:	3210      	adds	r2, #16
    14a4:	68cb      	ldr	r3, [r1, #12]
    14a6:	421a      	tst	r2, r3
    14a8:	d0fc      	beq.n	14a4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    14aa:	4b0a      	ldr	r3, [pc, #40]	; (14d4 <system_clock_source_enable+0xa4>)
    14ac:	681b      	ldr	r3, [r3, #0]
    14ae:	b29b      	uxth	r3, r3
    14b0:	4a07      	ldr	r2, [pc, #28]	; (14d0 <system_clock_source_enable+0xa0>)
    14b2:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    14b4:	2000      	movs	r0, #0
    14b6:	e008      	b.n	14ca <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    14b8:	4905      	ldr	r1, [pc, #20]	; (14d0 <system_clock_source_enable+0xa0>)
    14ba:	2244      	movs	r2, #68	; 0x44
    14bc:	5c8b      	ldrb	r3, [r1, r2]
    14be:	2002      	movs	r0, #2
    14c0:	4303      	orrs	r3, r0
    14c2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    14c4:	2000      	movs	r0, #0
		break;
    14c6:	e000      	b.n	14ca <system_clock_source_enable+0x9a>
		return STATUS_OK;
    14c8:	2000      	movs	r0, #0
}
    14ca:	4770      	bx	lr
    14cc:	000038a8 	.word	0x000038a8
    14d0:	40000800 	.word	0x40000800
    14d4:	200000c4 	.word	0x200000c4

000014d8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    14d8:	b570      	push	{r4, r5, r6, lr}
    14da:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    14dc:	22c2      	movs	r2, #194	; 0xc2
    14de:	00d2      	lsls	r2, r2, #3
    14e0:	4b41      	ldr	r3, [pc, #260]	; (15e8 <system_clock_init+0x110>)
    14e2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    14e4:	4a41      	ldr	r2, [pc, #260]	; (15ec <system_clock_init+0x114>)
    14e6:	6853      	ldr	r3, [r2, #4]
    14e8:	211e      	movs	r1, #30
    14ea:	438b      	bics	r3, r1
    14ec:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    14ee:	2302      	movs	r3, #2
    14f0:	466a      	mov	r2, sp
    14f2:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    14f4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    14f6:	4d3e      	ldr	r5, [pc, #248]	; (15f0 <system_clock_init+0x118>)
    14f8:	b2e0      	uxtb	r0, r4
    14fa:	4669      	mov	r1, sp
    14fc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    14fe:	3401      	adds	r4, #1
    1500:	2c25      	cmp	r4, #37	; 0x25
    1502:	d1f9      	bne.n	14f8 <system_clock_init+0x20>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1504:	a80a      	add	r0, sp, #40	; 0x28
    1506:	2300      	movs	r3, #0
    1508:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    150a:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    150c:	2280      	movs	r2, #128	; 0x80
    150e:	0212      	lsls	r2, r2, #8
    1510:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1512:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    1514:	2201      	movs	r2, #1
    1516:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1518:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    151a:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    151c:	3205      	adds	r2, #5
    151e:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1520:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1522:	4b34      	ldr	r3, [pc, #208]	; (15f4 <system_clock_init+0x11c>)
    1524:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1526:	2005      	movs	r0, #5
    1528:	4b33      	ldr	r3, [pc, #204]	; (15f8 <system_clock_init+0x120>)
    152a:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    152c:	492e      	ldr	r1, [pc, #184]	; (15e8 <system_clock_init+0x110>)
    152e:	2202      	movs	r2, #2
    1530:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1532:	421a      	tst	r2, r3
    1534:	d0fc      	beq.n	1530 <system_clock_init+0x58>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    1536:	4a2c      	ldr	r2, [pc, #176]	; (15e8 <system_clock_init+0x110>)
    1538:	8a93      	ldrh	r3, [r2, #20]
    153a:	2180      	movs	r1, #128	; 0x80
    153c:	430b      	orrs	r3, r1
    153e:	8293      	strh	r3, [r2, #20]
	config->run_in_standby  = false;
    1540:	a809      	add	r0, sp, #36	; 0x24
    1542:	2400      	movs	r4, #0
    1544:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1546:	2501      	movs	r5, #1
    1548:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    154a:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    154c:	4b2b      	ldr	r3, [pc, #172]	; (15fc <system_clock_init+0x124>)
    154e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1550:	2006      	movs	r0, #6
    1552:	4e29      	ldr	r6, [pc, #164]	; (15f8 <system_clock_init+0x120>)
    1554:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1556:	4b2a      	ldr	r3, [pc, #168]	; (1600 <system_clock_init+0x128>)
    1558:	4798      	blx	r3
	config->division_factor    = 1;
    155a:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    155c:	466b      	mov	r3, sp
    155e:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    1560:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1562:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1564:	2305      	movs	r3, #5
    1566:	466a      	mov	r2, sp
    1568:	7013      	strb	r3, [r2, #0]
    156a:	4669      	mov	r1, sp
    156c:	2001      	movs	r0, #1
    156e:	4b25      	ldr	r3, [pc, #148]	; (1604 <system_clock_init+0x12c>)
    1570:	4798      	blx	r3
    1572:	2001      	movs	r0, #1
    1574:	4b24      	ldr	r3, [pc, #144]	; (1608 <system_clock_init+0x130>)
    1576:	4798      	blx	r3
	config->run_in_standby      = false;
    1578:	a803      	add	r0, sp, #12
    157a:	7044      	strb	r4, [r0, #1]
	config->lock_bypass         = false;
    157c:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
    157e:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
    1580:	7104      	strb	r4, [r0, #4]
	config->output_frequency    = 48000000;
    1582:	4b22      	ldr	r3, [pc, #136]	; (160c <system_clock_init+0x134>)
    1584:	6083      	str	r3, [r0, #8]
	config->reference_frequency = 32768;
    1586:	2380      	movs	r3, #128	; 0x80
    1588:	021b      	lsls	r3, r3, #8
    158a:	60c3      	str	r3, [r0, #12]
	config->reference_divider   = 1;
    158c:	8205      	strh	r5, [r0, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
    158e:	7504      	strb	r4, [r0, #20]
	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    1590:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    1592:	7484      	strb	r4, [r0, #18]
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
    1594:	7004      	strb	r4, [r0, #0]
	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;

	system_clock_source_dpll_set_config(&dpll_config);
    1596:	4b1e      	ldr	r3, [pc, #120]	; (1610 <system_clock_init+0x138>)
    1598:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    159a:	2008      	movs	r0, #8
    159c:	47b0      	blx	r6
		return ((SYSCTRL->DPLLSTATUS.reg &
    159e:	4812      	ldr	r0, [pc, #72]	; (15e8 <system_clock_init+0x110>)
    15a0:	2150      	movs	r1, #80	; 0x50
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    15a2:	2203      	movs	r2, #3
		return ((SYSCTRL->DPLLSTATUS.reg &
    15a4:	5c43      	ldrb	r3, [r0, r1]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    15a6:	4013      	ands	r3, r2
    15a8:	2b03      	cmp	r3, #3
    15aa:	d1fb      	bne.n	15a4 <system_clock_init+0xcc>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
    15ac:	490e      	ldr	r1, [pc, #56]	; (15e8 <system_clock_init+0x110>)
    15ae:	2244      	movs	r2, #68	; 0x44
    15b0:	5c88      	ldrb	r0, [r1, r2]
    15b2:	3b83      	subs	r3, #131	; 0x83
    15b4:	4303      	orrs	r3, r0
    15b6:	548b      	strb	r3, [r1, r2]
	PM->CPUSEL.reg = (uint32_t)divider;
    15b8:	4a16      	ldr	r2, [pc, #88]	; (1614 <system_clock_init+0x13c>)
    15ba:	2300      	movs	r3, #0
    15bc:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    15be:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    15c0:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    15c2:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    15c4:	2201      	movs	r2, #1
    15c6:	9201      	str	r2, [sp, #4]
	config->high_when_disabled = false;
    15c8:	466a      	mov	r2, sp
    15ca:	7053      	strb	r3, [r2, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    15cc:	2206      	movs	r2, #6
    15ce:	4669      	mov	r1, sp
    15d0:	700a      	strb	r2, [r1, #0]
	config->run_in_standby     = false;
    15d2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    15d4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    15d6:	2000      	movs	r0, #0
    15d8:	4b0a      	ldr	r3, [pc, #40]	; (1604 <system_clock_init+0x12c>)
    15da:	4798      	blx	r3
    15dc:	2000      	movs	r0, #0
    15de:	4b0a      	ldr	r3, [pc, #40]	; (1608 <system_clock_init+0x130>)
    15e0:	4798      	blx	r3
#endif
}
    15e2:	b00e      	add	sp, #56	; 0x38
    15e4:	bd70      	pop	{r4, r5, r6, pc}
    15e6:	46c0      	nop			; (mov r8, r8)
    15e8:	40000800 	.word	0x40000800
    15ec:	41004000 	.word	0x41004000
    15f0:	00001851 	.word	0x00001851
    15f4:	000012d5 	.word	0x000012d5
    15f8:	00001431 	.word	0x00001431
    15fc:	00001299 	.word	0x00001299
    1600:	00001619 	.word	0x00001619
    1604:	0000163d 	.word	0x0000163d
    1608:	000016f5 	.word	0x000016f5
    160c:	02dc6c00 	.word	0x02dc6c00
    1610:	0000138d 	.word	0x0000138d
    1614:	40000400 	.word	0x40000400

00001618 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1618:	4a06      	ldr	r2, [pc, #24]	; (1634 <system_gclk_init+0x1c>)
    161a:	6993      	ldr	r3, [r2, #24]
    161c:	2108      	movs	r1, #8
    161e:	430b      	orrs	r3, r1
    1620:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1622:	2201      	movs	r2, #1
    1624:	4b04      	ldr	r3, [pc, #16]	; (1638 <system_gclk_init+0x20>)
    1626:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1628:	0019      	movs	r1, r3
    162a:	780b      	ldrb	r3, [r1, #0]
    162c:	4213      	tst	r3, r2
    162e:	d1fc      	bne.n	162a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1630:	4770      	bx	lr
    1632:	46c0      	nop			; (mov r8, r8)
    1634:	40000400 	.word	0x40000400
    1638:	40000c00 	.word	0x40000c00

0000163c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    163c:	b570      	push	{r4, r5, r6, lr}
    163e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1640:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1642:	780d      	ldrb	r5, [r1, #0]
    1644:	022d      	lsls	r5, r5, #8
    1646:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1648:	784b      	ldrb	r3, [r1, #1]
    164a:	2b00      	cmp	r3, #0
    164c:	d002      	beq.n	1654 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    164e:	2380      	movs	r3, #128	; 0x80
    1650:	02db      	lsls	r3, r3, #11
    1652:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1654:	7a4b      	ldrb	r3, [r1, #9]
    1656:	2b00      	cmp	r3, #0
    1658:	d002      	beq.n	1660 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    165a:	2380      	movs	r3, #128	; 0x80
    165c:	031b      	lsls	r3, r3, #12
    165e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1660:	6848      	ldr	r0, [r1, #4]
    1662:	2801      	cmp	r0, #1
    1664:	d910      	bls.n	1688 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1666:	1e43      	subs	r3, r0, #1
    1668:	4218      	tst	r0, r3
    166a:	d134      	bne.n	16d6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    166c:	2802      	cmp	r0, #2
    166e:	d930      	bls.n	16d2 <system_gclk_gen_set_config+0x96>
    1670:	2302      	movs	r3, #2
    1672:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1674:	3201      	adds	r2, #1
						mask <<= 1) {
    1676:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1678:	4298      	cmp	r0, r3
    167a:	d8fb      	bhi.n	1674 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    167c:	0212      	lsls	r2, r2, #8
    167e:	4332      	orrs	r2, r6
    1680:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1682:	2380      	movs	r3, #128	; 0x80
    1684:	035b      	lsls	r3, r3, #13
    1686:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1688:	7a0b      	ldrb	r3, [r1, #8]
    168a:	2b00      	cmp	r3, #0
    168c:	d002      	beq.n	1694 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    168e:	2380      	movs	r3, #128	; 0x80
    1690:	039b      	lsls	r3, r3, #14
    1692:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1694:	4a13      	ldr	r2, [pc, #76]	; (16e4 <system_gclk_gen_set_config+0xa8>)
    1696:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1698:	b25b      	sxtb	r3, r3
    169a:	2b00      	cmp	r3, #0
    169c:	dbfb      	blt.n	1696 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    169e:	4b12      	ldr	r3, [pc, #72]	; (16e8 <system_gclk_gen_set_config+0xac>)
    16a0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    16a2:	4b12      	ldr	r3, [pc, #72]	; (16ec <system_gclk_gen_set_config+0xb0>)
    16a4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16a6:	4a0f      	ldr	r2, [pc, #60]	; (16e4 <system_gclk_gen_set_config+0xa8>)
    16a8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    16aa:	b25b      	sxtb	r3, r3
    16ac:	2b00      	cmp	r3, #0
    16ae:	dbfb      	blt.n	16a8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    16b0:	4b0c      	ldr	r3, [pc, #48]	; (16e4 <system_gclk_gen_set_config+0xa8>)
    16b2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16b4:	001a      	movs	r2, r3
    16b6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    16b8:	b25b      	sxtb	r3, r3
    16ba:	2b00      	cmp	r3, #0
    16bc:	dbfb      	blt.n	16b6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    16be:	4a09      	ldr	r2, [pc, #36]	; (16e4 <system_gclk_gen_set_config+0xa8>)
    16c0:	6853      	ldr	r3, [r2, #4]
    16c2:	2180      	movs	r1, #128	; 0x80
    16c4:	0249      	lsls	r1, r1, #9
    16c6:	400b      	ands	r3, r1
    16c8:	431d      	orrs	r5, r3
    16ca:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    16cc:	4b08      	ldr	r3, [pc, #32]	; (16f0 <system_gclk_gen_set_config+0xb4>)
    16ce:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16d0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    16d2:	2200      	movs	r2, #0
    16d4:	e7d2      	b.n	167c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    16d6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    16d8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    16da:	2380      	movs	r3, #128	; 0x80
    16dc:	029b      	lsls	r3, r3, #10
    16de:	431d      	orrs	r5, r3
    16e0:	e7d2      	b.n	1688 <system_gclk_gen_set_config+0x4c>
    16e2:	46c0      	nop			; (mov r8, r8)
    16e4:	40000c00 	.word	0x40000c00
    16e8:	00001139 	.word	0x00001139
    16ec:	40000c08 	.word	0x40000c08
    16f0:	00001179 	.word	0x00001179

000016f4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    16f4:	b510      	push	{r4, lr}
    16f6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    16f8:	4a0b      	ldr	r2, [pc, #44]	; (1728 <system_gclk_gen_enable+0x34>)
    16fa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    16fc:	b25b      	sxtb	r3, r3
    16fe:	2b00      	cmp	r3, #0
    1700:	dbfb      	blt.n	16fa <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1702:	4b0a      	ldr	r3, [pc, #40]	; (172c <system_gclk_gen_enable+0x38>)
    1704:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1706:	4b0a      	ldr	r3, [pc, #40]	; (1730 <system_gclk_gen_enable+0x3c>)
    1708:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    170a:	4a07      	ldr	r2, [pc, #28]	; (1728 <system_gclk_gen_enable+0x34>)
    170c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    170e:	b25b      	sxtb	r3, r3
    1710:	2b00      	cmp	r3, #0
    1712:	dbfb      	blt.n	170c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1714:	4a04      	ldr	r2, [pc, #16]	; (1728 <system_gclk_gen_enable+0x34>)
    1716:	6851      	ldr	r1, [r2, #4]
    1718:	2380      	movs	r3, #128	; 0x80
    171a:	025b      	lsls	r3, r3, #9
    171c:	430b      	orrs	r3, r1
    171e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1720:	4b04      	ldr	r3, [pc, #16]	; (1734 <system_gclk_gen_enable+0x40>)
    1722:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1724:	bd10      	pop	{r4, pc}
    1726:	46c0      	nop			; (mov r8, r8)
    1728:	40000c00 	.word	0x40000c00
    172c:	00001139 	.word	0x00001139
    1730:	40000c04 	.word	0x40000c04
    1734:	00001179 	.word	0x00001179

00001738 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1738:	b570      	push	{r4, r5, r6, lr}
    173a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    173c:	4a1a      	ldr	r2, [pc, #104]	; (17a8 <system_gclk_gen_get_hz+0x70>)
    173e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1740:	b25b      	sxtb	r3, r3
    1742:	2b00      	cmp	r3, #0
    1744:	dbfb      	blt.n	173e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1746:	4b19      	ldr	r3, [pc, #100]	; (17ac <system_gclk_gen_get_hz+0x74>)
    1748:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    174a:	4b19      	ldr	r3, [pc, #100]	; (17b0 <system_gclk_gen_get_hz+0x78>)
    174c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    174e:	4a16      	ldr	r2, [pc, #88]	; (17a8 <system_gclk_gen_get_hz+0x70>)
    1750:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1752:	b25b      	sxtb	r3, r3
    1754:	2b00      	cmp	r3, #0
    1756:	dbfb      	blt.n	1750 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1758:	4e13      	ldr	r6, [pc, #76]	; (17a8 <system_gclk_gen_get_hz+0x70>)
    175a:	6870      	ldr	r0, [r6, #4]
    175c:	04c0      	lsls	r0, r0, #19
    175e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1760:	4b14      	ldr	r3, [pc, #80]	; (17b4 <system_gclk_gen_get_hz+0x7c>)
    1762:	4798      	blx	r3
    1764:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1766:	4b12      	ldr	r3, [pc, #72]	; (17b0 <system_gclk_gen_get_hz+0x78>)
    1768:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    176a:	6876      	ldr	r6, [r6, #4]
    176c:	02f6      	lsls	r6, r6, #11
    176e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1770:	4b11      	ldr	r3, [pc, #68]	; (17b8 <system_gclk_gen_get_hz+0x80>)
    1772:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1774:	4a0c      	ldr	r2, [pc, #48]	; (17a8 <system_gclk_gen_get_hz+0x70>)
    1776:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1778:	b25b      	sxtb	r3, r3
    177a:	2b00      	cmp	r3, #0
    177c:	dbfb      	blt.n	1776 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    177e:	4b0a      	ldr	r3, [pc, #40]	; (17a8 <system_gclk_gen_get_hz+0x70>)
    1780:	689c      	ldr	r4, [r3, #8]
    1782:	0224      	lsls	r4, r4, #8
    1784:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1786:	4b0d      	ldr	r3, [pc, #52]	; (17bc <system_gclk_gen_get_hz+0x84>)
    1788:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    178a:	2e00      	cmp	r6, #0
    178c:	d107      	bne.n	179e <system_gclk_gen_get_hz+0x66>
    178e:	2c01      	cmp	r4, #1
    1790:	d907      	bls.n	17a2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1792:	0021      	movs	r1, r4
    1794:	0028      	movs	r0, r5
    1796:	4b0a      	ldr	r3, [pc, #40]	; (17c0 <system_gclk_gen_get_hz+0x88>)
    1798:	4798      	blx	r3
    179a:	0005      	movs	r5, r0
    179c:	e001      	b.n	17a2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    179e:	3401      	adds	r4, #1
    17a0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    17a2:	0028      	movs	r0, r5
    17a4:	bd70      	pop	{r4, r5, r6, pc}
    17a6:	46c0      	nop			; (mov r8, r8)
    17a8:	40000c00 	.word	0x40000c00
    17ac:	00001139 	.word	0x00001139
    17b0:	40000c04 	.word	0x40000c04
    17b4:	00001205 	.word	0x00001205
    17b8:	40000c08 	.word	0x40000c08
    17bc:	00001179 	.word	0x00001179
    17c0:	00001cdd 	.word	0x00001cdd

000017c4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    17c4:	b510      	push	{r4, lr}
    17c6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    17c8:	4b06      	ldr	r3, [pc, #24]	; (17e4 <system_gclk_chan_enable+0x20>)
    17ca:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    17cc:	4b06      	ldr	r3, [pc, #24]	; (17e8 <system_gclk_chan_enable+0x24>)
    17ce:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    17d0:	4a06      	ldr	r2, [pc, #24]	; (17ec <system_gclk_chan_enable+0x28>)
    17d2:	8853      	ldrh	r3, [r2, #2]
    17d4:	2180      	movs	r1, #128	; 0x80
    17d6:	01c9      	lsls	r1, r1, #7
    17d8:	430b      	orrs	r3, r1
    17da:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    17dc:	4b04      	ldr	r3, [pc, #16]	; (17f0 <system_gclk_chan_enable+0x2c>)
    17de:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17e0:	bd10      	pop	{r4, pc}
    17e2:	46c0      	nop			; (mov r8, r8)
    17e4:	00001139 	.word	0x00001139
    17e8:	40000c02 	.word	0x40000c02
    17ec:	40000c00 	.word	0x40000c00
    17f0:	00001179 	.word	0x00001179

000017f4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    17f4:	b510      	push	{r4, lr}
    17f6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    17f8:	4b0f      	ldr	r3, [pc, #60]	; (1838 <system_gclk_chan_disable+0x44>)
    17fa:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    17fc:	4b0f      	ldr	r3, [pc, #60]	; (183c <system_gclk_chan_disable+0x48>)
    17fe:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1800:	4a0f      	ldr	r2, [pc, #60]	; (1840 <system_gclk_chan_disable+0x4c>)
    1802:	8853      	ldrh	r3, [r2, #2]
    1804:	051b      	lsls	r3, r3, #20
    1806:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1808:	8853      	ldrh	r3, [r2, #2]
    180a:	490e      	ldr	r1, [pc, #56]	; (1844 <system_gclk_chan_disable+0x50>)
    180c:	400b      	ands	r3, r1
    180e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1810:	8853      	ldrh	r3, [r2, #2]
    1812:	490d      	ldr	r1, [pc, #52]	; (1848 <system_gclk_chan_disable+0x54>)
    1814:	400b      	ands	r3, r1
    1816:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1818:	0011      	movs	r1, r2
    181a:	2280      	movs	r2, #128	; 0x80
    181c:	01d2      	lsls	r2, r2, #7
    181e:	884b      	ldrh	r3, [r1, #2]
    1820:	4213      	tst	r3, r2
    1822:	d1fc      	bne.n	181e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1824:	4906      	ldr	r1, [pc, #24]	; (1840 <system_gclk_chan_disable+0x4c>)
    1826:	884a      	ldrh	r2, [r1, #2]
    1828:	0203      	lsls	r3, r0, #8
    182a:	4806      	ldr	r0, [pc, #24]	; (1844 <system_gclk_chan_disable+0x50>)
    182c:	4002      	ands	r2, r0
    182e:	4313      	orrs	r3, r2
    1830:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1832:	4b06      	ldr	r3, [pc, #24]	; (184c <system_gclk_chan_disable+0x58>)
    1834:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1836:	bd10      	pop	{r4, pc}
    1838:	00001139 	.word	0x00001139
    183c:	40000c02 	.word	0x40000c02
    1840:	40000c00 	.word	0x40000c00
    1844:	fffff0ff 	.word	0xfffff0ff
    1848:	ffffbfff 	.word	0xffffbfff
    184c:	00001179 	.word	0x00001179

00001850 <system_gclk_chan_set_config>:
{
    1850:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1852:	780c      	ldrb	r4, [r1, #0]
    1854:	0224      	lsls	r4, r4, #8
    1856:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1858:	4b02      	ldr	r3, [pc, #8]	; (1864 <system_gclk_chan_set_config+0x14>)
    185a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    185c:	b2a4      	uxth	r4, r4
    185e:	4b02      	ldr	r3, [pc, #8]	; (1868 <system_gclk_chan_set_config+0x18>)
    1860:	805c      	strh	r4, [r3, #2]
}
    1862:	bd10      	pop	{r4, pc}
    1864:	000017f5 	.word	0x000017f5
    1868:	40000c00 	.word	0x40000c00

0000186c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    186c:	b510      	push	{r4, lr}
    186e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1870:	4b06      	ldr	r3, [pc, #24]	; (188c <system_gclk_chan_get_hz+0x20>)
    1872:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1874:	4b06      	ldr	r3, [pc, #24]	; (1890 <system_gclk_chan_get_hz+0x24>)
    1876:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1878:	4b06      	ldr	r3, [pc, #24]	; (1894 <system_gclk_chan_get_hz+0x28>)
    187a:	885c      	ldrh	r4, [r3, #2]
    187c:	0524      	lsls	r4, r4, #20
    187e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1880:	4b05      	ldr	r3, [pc, #20]	; (1898 <system_gclk_chan_get_hz+0x2c>)
    1882:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1884:	0020      	movs	r0, r4
    1886:	4b05      	ldr	r3, [pc, #20]	; (189c <system_gclk_chan_get_hz+0x30>)
    1888:	4798      	blx	r3
}
    188a:	bd10      	pop	{r4, pc}
    188c:	00001139 	.word	0x00001139
    1890:	40000c02 	.word	0x40000c02
    1894:	40000c00 	.word	0x40000c00
    1898:	00001179 	.word	0x00001179
    189c:	00001739 	.word	0x00001739

000018a0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    18a0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    18a2:	78d3      	ldrb	r3, [r2, #3]
    18a4:	2b00      	cmp	r3, #0
    18a6:	d135      	bne.n	1914 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    18a8:	7813      	ldrb	r3, [r2, #0]
    18aa:	2b80      	cmp	r3, #128	; 0x80
    18ac:	d029      	beq.n	1902 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    18ae:	061b      	lsls	r3, r3, #24
    18b0:	2480      	movs	r4, #128	; 0x80
    18b2:	0264      	lsls	r4, r4, #9
    18b4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    18b6:	7854      	ldrb	r4, [r2, #1]
    18b8:	2502      	movs	r5, #2
    18ba:	43ac      	bics	r4, r5
    18bc:	d106      	bne.n	18cc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    18be:	7894      	ldrb	r4, [r2, #2]
    18c0:	2c00      	cmp	r4, #0
    18c2:	d120      	bne.n	1906 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    18c4:	2480      	movs	r4, #128	; 0x80
    18c6:	02a4      	lsls	r4, r4, #10
    18c8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    18ca:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    18cc:	7854      	ldrb	r4, [r2, #1]
    18ce:	3c01      	subs	r4, #1
    18d0:	2c01      	cmp	r4, #1
    18d2:	d91c      	bls.n	190e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    18d4:	040d      	lsls	r5, r1, #16
    18d6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    18d8:	24a0      	movs	r4, #160	; 0xa0
    18da:	05e4      	lsls	r4, r4, #23
    18dc:	432c      	orrs	r4, r5
    18de:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    18e0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    18e2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    18e4:	24d0      	movs	r4, #208	; 0xd0
    18e6:	0624      	lsls	r4, r4, #24
    18e8:	432c      	orrs	r4, r5
    18ea:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    18ec:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    18ee:	78d4      	ldrb	r4, [r2, #3]
    18f0:	2c00      	cmp	r4, #0
    18f2:	d122      	bne.n	193a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    18f4:	035b      	lsls	r3, r3, #13
    18f6:	d51c      	bpl.n	1932 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    18f8:	7893      	ldrb	r3, [r2, #2]
    18fa:	2b01      	cmp	r3, #1
    18fc:	d01e      	beq.n	193c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    18fe:	6141      	str	r1, [r0, #20]
    1900:	e017      	b.n	1932 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1902:	2300      	movs	r3, #0
    1904:	e7d7      	b.n	18b6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1906:	24c0      	movs	r4, #192	; 0xc0
    1908:	02e4      	lsls	r4, r4, #11
    190a:	4323      	orrs	r3, r4
    190c:	e7dd      	b.n	18ca <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    190e:	4c0d      	ldr	r4, [pc, #52]	; (1944 <_system_pinmux_config+0xa4>)
    1910:	4023      	ands	r3, r4
    1912:	e7df      	b.n	18d4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1914:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1916:	040c      	lsls	r4, r1, #16
    1918:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    191a:	23a0      	movs	r3, #160	; 0xa0
    191c:	05db      	lsls	r3, r3, #23
    191e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1920:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1922:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1924:	23d0      	movs	r3, #208	; 0xd0
    1926:	061b      	lsls	r3, r3, #24
    1928:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    192a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    192c:	78d3      	ldrb	r3, [r2, #3]
    192e:	2b00      	cmp	r3, #0
    1930:	d103      	bne.n	193a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1932:	7853      	ldrb	r3, [r2, #1]
    1934:	3b01      	subs	r3, #1
    1936:	2b01      	cmp	r3, #1
    1938:	d902      	bls.n	1940 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    193a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    193c:	6181      	str	r1, [r0, #24]
    193e:	e7f8      	b.n	1932 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1940:	6081      	str	r1, [r0, #8]
}
    1942:	e7fa      	b.n	193a <_system_pinmux_config+0x9a>
    1944:	fffbffff 	.word	0xfffbffff

00001948 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1948:	b510      	push	{r4, lr}
    194a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    194c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    194e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1950:	2900      	cmp	r1, #0
    1952:	d104      	bne.n	195e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1954:	0943      	lsrs	r3, r0, #5
    1956:	01db      	lsls	r3, r3, #7
    1958:	4905      	ldr	r1, [pc, #20]	; (1970 <system_pinmux_pin_set_config+0x28>)
    195a:	468c      	mov	ip, r1
    195c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    195e:	241f      	movs	r4, #31
    1960:	4020      	ands	r0, r4
    1962:	2101      	movs	r1, #1
    1964:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1966:	0018      	movs	r0, r3
    1968:	4b02      	ldr	r3, [pc, #8]	; (1974 <system_pinmux_pin_set_config+0x2c>)
    196a:	4798      	blx	r3
}
    196c:	bd10      	pop	{r4, pc}
    196e:	46c0      	nop			; (mov r8, r8)
    1970:	41004400 	.word	0x41004400
    1974:	000018a1 	.word	0x000018a1

00001978 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1978:	4770      	bx	lr
	...

0000197c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    197c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    197e:	4b05      	ldr	r3, [pc, #20]	; (1994 <system_init+0x18>)
    1980:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1982:	4b05      	ldr	r3, [pc, #20]	; (1998 <system_init+0x1c>)
    1984:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1986:	4b05      	ldr	r3, [pc, #20]	; (199c <system_init+0x20>)
    1988:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    198a:	4b05      	ldr	r3, [pc, #20]	; (19a0 <system_init+0x24>)
    198c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    198e:	4b05      	ldr	r3, [pc, #20]	; (19a4 <system_init+0x28>)
    1990:	4798      	blx	r3
}
    1992:	bd10      	pop	{r4, pc}
    1994:	000014d9 	.word	0x000014d9
    1998:	000011a9 	.word	0x000011a9
    199c:	00001979 	.word	0x00001979
    19a0:	000006b1 	.word	0x000006b1
    19a4:	00001979 	.word	0x00001979

000019a8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    19a8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    19aa:	4a06      	ldr	r2, [pc, #24]	; (19c4 <_sbrk+0x1c>)
    19ac:	6812      	ldr	r2, [r2, #0]
    19ae:	2a00      	cmp	r2, #0
    19b0:	d004      	beq.n	19bc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    19b2:	4a04      	ldr	r2, [pc, #16]	; (19c4 <_sbrk+0x1c>)
    19b4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    19b6:	18c3      	adds	r3, r0, r3
    19b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    19ba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    19bc:	4902      	ldr	r1, [pc, #8]	; (19c8 <_sbrk+0x20>)
    19be:	4a01      	ldr	r2, [pc, #4]	; (19c4 <_sbrk+0x1c>)
    19c0:	6011      	str	r1, [r2, #0]
    19c2:	e7f6      	b.n	19b2 <_sbrk+0xa>
    19c4:	200000dc 	.word	0x200000dc
    19c8:	20002190 	.word	0x20002190

000019cc <configure_i2c_master>:
#include "I2C.h"

void configure_i2c_master(void)
{
    19cc:	b510      	push	{r4, lr}
    19ce:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    19d0:	aa01      	add	r2, sp, #4
    19d2:	2364      	movs	r3, #100	; 0x64
    19d4:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    19d6:	4b1c      	ldr	r3, [pc, #112]	; (1a48 <configure_i2c_master+0x7c>)
    19d8:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    19da:	2300      	movs	r3, #0
    19dc:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    19de:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    19e0:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    19e2:	2180      	movs	r1, #128	; 0x80
    19e4:	0389      	lsls	r1, r1, #14
    19e6:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    19e8:	2101      	movs	r1, #1
    19ea:	4249      	negs	r1, r1
    19ec:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    19ee:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    19f0:	3125      	adds	r1, #37	; 0x25
    19f2:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    19f4:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    19f6:	3108      	adds	r1, #8
    19f8:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    19fa:	3101      	adds	r1, #1
    19fc:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    19fe:	3101      	adds	r1, #1
    1a00:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1a02:	33d7      	adds	r3, #215	; 0xd7
    1a04:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1a06:	4b11      	ldr	r3, [pc, #68]	; (1a4c <configure_i2c_master+0x80>)
    1a08:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1a0a:	4b11      	ldr	r3, [pc, #68]	; (1a50 <configure_i2c_master+0x84>)
    1a0c:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    1a0e:	4c11      	ldr	r4, [pc, #68]	; (1a54 <configure_i2c_master+0x88>)
    1a10:	4911      	ldr	r1, [pc, #68]	; (1a58 <configure_i2c_master+0x8c>)
    1a12:	0020      	movs	r0, r4
    1a14:	4b11      	ldr	r3, [pc, #68]	; (1a5c <configure_i2c_master+0x90>)
    1a16:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1a18:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1a1a:	2107      	movs	r1, #7
    1a1c:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    1a1e:	4219      	tst	r1, r3
    1a20:	d1fc      	bne.n	1a1c <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1a22:	6813      	ldr	r3, [r2, #0]
    1a24:	2102      	movs	r1, #2
    1a26:	430b      	orrs	r3, r1
    1a28:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1a2a:	4b0a      	ldr	r3, [pc, #40]	; (1a54 <configure_i2c_master+0x88>)
    1a2c:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    1a2e:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1a30:	2010      	movs	r0, #16
    1a32:	8b51      	ldrh	r1, [r2, #26]
    1a34:	4201      	tst	r1, r0
    1a36:	d104      	bne.n	1a42 <configure_i2c_master+0x76>
		timeout_counter++;
    1a38:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1a3a:	42a3      	cmp	r3, r4
    1a3c:	d3f9      	bcc.n	1a32 <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    1a3e:	2310      	movs	r3, #16
    1a40:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    1a42:	b00e      	add	sp, #56	; 0x38
    1a44:	bd10      	pop	{r4, pc}
    1a46:	46c0      	nop			; (mov r8, r8)
    1a48:	00000d48 	.word	0x00000d48
    1a4c:	00100002 	.word	0x00100002
    1a50:	00110002 	.word	0x00110002
    1a54:	20000140 	.word	0x20000140
    1a58:	42000c00 	.word	0x42000c00
    1a5c:	000007b5 	.word	0x000007b5

00001a60 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    1a60:	b510      	push	{r4, lr}
    1a62:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    1a64:	2200      	movs	r2, #0
    1a66:	466b      	mov	r3, sp
    1a68:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    1a6a:	2380      	movs	r3, #128	; 0x80
    1a6c:	039b      	lsls	r3, r3, #14
    1a6e:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    1a70:	2300      	movs	r3, #0
    1a72:	4669      	mov	r1, sp
    1a74:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    1a76:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    1a78:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    1a7a:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    1a7c:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    1a7e:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    1a80:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    1a82:	2224      	movs	r2, #36	; 0x24
    1a84:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    1a86:	3201      	adds	r2, #1
    1a88:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    1a8a:	3201      	adds	r2, #1
    1a8c:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    1a8e:	2301      	movs	r3, #1
    1a90:	466a      	mov	r2, sp
    1a92:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1a94:	4b0b      	ldr	r3, [pc, #44]	; (1ac4 <configure_i2c_slave+0x64>)
    1a96:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1a98:	4b0b      	ldr	r3, [pc, #44]	; (1ac8 <configure_i2c_slave+0x68>)
    1a9a:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    1a9c:	23fa      	movs	r3, #250	; 0xfa
    1a9e:	009b      	lsls	r3, r3, #2
    1aa0:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    1aa2:	4c0a      	ldr	r4, [pc, #40]	; (1acc <configure_i2c_slave+0x6c>)
    1aa4:	490a      	ldr	r1, [pc, #40]	; (1ad0 <configure_i2c_slave+0x70>)
    1aa6:	0020      	movs	r0, r4
    1aa8:	4b0a      	ldr	r3, [pc, #40]	; (1ad4 <configure_i2c_slave+0x74>)
    1aaa:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    1aac:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    1aae:	2103      	movs	r1, #3
    1ab0:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    1ab2:	4219      	tst	r1, r3
    1ab4:	d1fc      	bne.n	1ab0 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    1ab6:	6813      	ldr	r3, [r2, #0]
    1ab8:	2102      	movs	r1, #2
    1aba:	430b      	orrs	r3, r1
    1abc:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    1abe:	b00a      	add	sp, #40	; 0x28
    1ac0:	bd10      	pop	{r4, pc}
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	00100002 	.word	0x00100002
    1ac8:	00110002 	.word	0x00110002
    1acc:	20000180 	.word	0x20000180
    1ad0:	42000c00 	.word	0x42000c00
    1ad4:	00000c45 	.word	0x00000c45

00001ad8 <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    1ad8:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    1adc:	4a03      	ldr	r2, [pc, #12]	; (1aec <irq_handler+0x14>)
    1ade:	4b04      	ldr	r3, [pc, #16]	; (1af0 <irq_handler+0x18>)
    1ae0:	60da      	str	r2, [r3, #12]
    1ae2:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1ae6:	46c0      	nop			; (mov r8, r8)
    1ae8:	e7fd      	b.n	1ae6 <irq_handler+0xe>
    1aea:	46c0      	nop			; (mov r8, r8)
    1aec:	05fa0004 	.word	0x05fa0004
    1af0:	e000ed00 	.word	0xe000ed00

00001af4 <tc_callback_heartbeat>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    1af4:	2280      	movs	r2, #128	; 0x80
    1af6:	0312      	lsls	r2, r2, #12
    1af8:	4b01      	ldr	r3, [pc, #4]	; (1b00 <tc_callback_heartbeat+0xc>)
    1afa:	61da      	str	r2, [r3, #28]
}

void tc_callback_heartbeat(struct tc_module *const module_inst)
{
	port_pin_toggle_output_level(LED0_PIN);
}
    1afc:	4770      	bx	lr
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	41004400 	.word	0x41004400

00001b04 <init_irq_interrupt>:
{
    1b04:	b510      	push	{r4, lr}
    1b06:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
    1b08:	ac01      	add	r4, sp, #4
    1b0a:	0020      	movs	r0, r4
    1b0c:	4b0c      	ldr	r3, [pc, #48]	; (1b40 <init_irq_interrupt+0x3c>)
    1b0e:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    1b10:	2307      	movs	r3, #7
    1b12:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    1b14:	2300      	movs	r3, #0
    1b16:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    1b18:	3302      	adds	r3, #2
    1b1a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    1b1c:	3b01      	subs	r3, #1
    1b1e:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    1b20:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    1b22:	0021      	movs	r1, r4
    1b24:	2007      	movs	r0, #7
    1b26:	4b07      	ldr	r3, [pc, #28]	; (1b44 <init_irq_interrupt+0x40>)
    1b28:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    1b2a:	2200      	movs	r2, #0
    1b2c:	2107      	movs	r1, #7
    1b2e:	4806      	ldr	r0, [pc, #24]	; (1b48 <init_irq_interrupt+0x44>)
    1b30:	4b06      	ldr	r3, [pc, #24]	; (1b4c <init_irq_interrupt+0x48>)
    1b32:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    1b34:	2100      	movs	r1, #0
    1b36:	2007      	movs	r0, #7
    1b38:	4b05      	ldr	r3, [pc, #20]	; (1b50 <init_irq_interrupt+0x4c>)
    1b3a:	4798      	blx	r3
}
    1b3c:	b004      	add	sp, #16
    1b3e:	bd10      	pop	{r4, pc}
    1b40:	0000071d 	.word	0x0000071d
    1b44:	00000731 	.word	0x00000731
    1b48:	00001ad9 	.word	0x00001ad9
    1b4c:	000005f9 	.word	0x000005f9
    1b50:	00000625 	.word	0x00000625

00001b54 <init_irq_pin>:
{
    1b54:	b500      	push	{lr}
    1b56:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1b58:	a901      	add	r1, sp, #4
    1b5a:	2301      	movs	r3, #1
    1b5c:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1b5e:	2200      	movs	r2, #0
    1b60:	708a      	strb	r2, [r1, #2]
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    1b62:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    1b64:	2007      	movs	r0, #7
    1b66:	4b03      	ldr	r3, [pc, #12]	; (1b74 <init_irq_pin+0x20>)
    1b68:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    1b6a:	2280      	movs	r2, #128	; 0x80
    1b6c:	4b02      	ldr	r3, [pc, #8]	; (1b78 <init_irq_pin+0x24>)
    1b6e:	615a      	str	r2, [r3, #20]
}
    1b70:	b003      	add	sp, #12
    1b72:	bd00      	pop	{pc}
    1b74:	000011e1 	.word	0x000011e1
    1b78:	41004400 	.word	0x41004400

00001b7c <configure_tc>:

void configure_tc(void)
{
    1b7c:	b510      	push	{r4, lr}
    1b7e:	b08e      	sub	sp, #56	; 0x38

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1b80:	aa01      	add	r2, sp, #4
    1b82:	2300      	movs	r3, #0
    1b84:	2100      	movs	r1, #0
    1b86:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1b88:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1b8a:	2000      	movs	r0, #0
    1b8c:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1b8e:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1b90:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1b92:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1b94:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1b96:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1b98:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1b9a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1b9c:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1b9e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1ba0:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1ba2:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1ba4:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1ba6:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    1ba8:	3304      	adds	r3, #4
    1baa:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_1;
    1bac:	3b03      	subs	r3, #3
    1bae:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024;
    1bb0:	23e0      	movs	r3, #224	; 0xe0
    1bb2:	00db      	lsls	r3, r3, #3
    1bb4:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 100;
    1bb6:	2164      	movs	r1, #100	; 0x64
    1bb8:	2329      	movs	r3, #41	; 0x29
    1bba:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[0] = 50;
    1bbc:	3932      	subs	r1, #50	; 0x32
    1bbe:	3301      	adds	r3, #1
    1bc0:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[1] = 54;
    1bc2:	3104      	adds	r1, #4
    1bc4:	3301      	adds	r3, #1
    1bc6:	54d1      	strb	r1, [r2, r3]
	tc_init(&tc_instance, CONF_TC_MODULE, &config_tc);
    1bc8:	4c07      	ldr	r4, [pc, #28]	; (1be8 <configure_tc+0x6c>)
    1bca:	4908      	ldr	r1, [pc, #32]	; (1bec <configure_tc+0x70>)
    1bcc:	0020      	movs	r0, r4
    1bce:	4b08      	ldr	r3, [pc, #32]	; (1bf0 <configure_tc+0x74>)
    1bd0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1bd2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1bd4:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1bd6:	b25b      	sxtb	r3, r3
    1bd8:	2b00      	cmp	r3, #0
    1bda:	dbfb      	blt.n	1bd4 <configure_tc+0x58>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1bdc:	8813      	ldrh	r3, [r2, #0]
    1bde:	2102      	movs	r1, #2
    1be0:	430b      	orrs	r3, r1
    1be2:	8013      	strh	r3, [r2, #0]
	tc_enable(&tc_instance);
}
    1be4:	b00e      	add	sp, #56	; 0x38
    1be6:	bd10      	pop	{r4, pc}
    1be8:	20000164 	.word	0x20000164
    1bec:	42002c00 	.word	0x42002c00
    1bf0:	000002e1 	.word	0x000002e1

00001bf4 <configure_tc_callbacks>:

void configure_tc_callbacks(void)
{
    1bf4:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, tc_callback_heartbeat,TC_CALLBACK_OVERFLOW);
    1bf6:	4c0a      	ldr	r4, [pc, #40]	; (1c20 <configure_tc_callbacks+0x2c>)
    1bf8:	2200      	movs	r2, #0
    1bfa:	490a      	ldr	r1, [pc, #40]	; (1c24 <configure_tc_callbacks+0x30>)
    1bfc:	0020      	movs	r0, r4
    1bfe:	4b0a      	ldr	r3, [pc, #40]	; (1c28 <configure_tc_callbacks+0x34>)
    1c00:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1c02:	6820      	ldr	r0, [r4, #0]
    1c04:	4b09      	ldr	r3, [pc, #36]	; (1c2c <configure_tc_callbacks+0x38>)
    1c06:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1c08:	2280      	movs	r2, #128	; 0x80
    1c0a:	02d2      	lsls	r2, r2, #11
    1c0c:	4b08      	ldr	r3, [pc, #32]	; (1c30 <configure_tc_callbacks+0x3c>)
    1c0e:	601a      	str	r2, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1c10:	7e63      	ldrb	r3, [r4, #25]
    1c12:	2201      	movs	r2, #1
    1c14:	4313      	orrs	r3, r2
    1c16:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1c18:	6823      	ldr	r3, [r4, #0]
    1c1a:	2201      	movs	r2, #1
    1c1c:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}
    1c1e:	bd10      	pop	{r4, pc}
    1c20:	20000164 	.word	0x20000164
    1c24:	00001af5 	.word	0x00001af5
    1c28:	000001fd 	.word	0x000001fd
    1c2c:	000002a5 	.word	0x000002a5
    1c30:	e000e100 	.word	0xe000e100

00001c34 <config_led>:
#include "LED.h"

void config_led(void)
{
    1c34:	b500      	push	{lr}
    1c36:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1c38:	a901      	add	r1, sp, #4
    1c3a:	2301      	movs	r3, #1
    1c3c:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1c3e:	2200      	movs	r2, #0
    1c40:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1c42:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1c44:	2013      	movs	r0, #19
    1c46:	4b04      	ldr	r3, [pc, #16]	; (1c58 <config_led+0x24>)
    1c48:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    1c4a:	2280      	movs	r2, #128	; 0x80
    1c4c:	0312      	lsls	r2, r2, #12
    1c4e:	4b03      	ldr	r3, [pc, #12]	; (1c5c <config_led+0x28>)
    1c50:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    1c52:	b003      	add	sp, #12
    1c54:	bd00      	pop	{pc}
    1c56:	46c0      	nop			; (mov r8, r8)
    1c58:	000011e1 	.word	0x000011e1
    1c5c:	41004400 	.word	0x41004400

00001c60 <main>:
uint8_t write_buffer_slave[DATA_LENGTH] = {
	NO_DATA, NO_DATA,
};

int main (void)
{
    1c60:	b510      	push	{r4, lr}
	system_init();
    1c62:	4b12      	ldr	r3, [pc, #72]	; (1cac <main+0x4c>)
    1c64:	4798      	blx	r3
	delay_init();
    1c66:	4b12      	ldr	r3, [pc, #72]	; (1cb0 <main+0x50>)
    1c68:	4798      	blx	r3
	config_led();
    1c6a:	4b12      	ldr	r3, [pc, #72]	; (1cb4 <main+0x54>)
    1c6c:	4798      	blx	r3
	configure_tc();
    1c6e:	4b12      	ldr	r3, [pc, #72]	; (1cb8 <main+0x58>)
    1c70:	4798      	blx	r3
	configure_tc_callbacks();
    1c72:	4b12      	ldr	r3, [pc, #72]	; (1cbc <main+0x5c>)
    1c74:	4798      	blx	r3
	cpu_irq_enable();
    1c76:	2201      	movs	r2, #1
    1c78:	4b11      	ldr	r3, [pc, #68]	; (1cc0 <main+0x60>)
    1c7a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    1c7c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1c80:	b662      	cpsie	i
	system_interrupt_enable_global();
	uint8_t run = 1;
	uint8_t i_am_master = 0;
	
	unsigned id = unique_id();
    1c82:	4b10      	ldr	r3, [pc, #64]	; (1cc4 <main+0x64>)
    1c84:	4798      	blx	r3
	srand(id);
    1c86:	4b10      	ldr	r3, [pc, #64]	; (1cc8 <main+0x68>)
    1c88:	4798      	blx	r3
	delay_ms(100);
    1c8a:	2064      	movs	r0, #100	; 0x64
    1c8c:	4b0f      	ldr	r3, [pc, #60]	; (1ccc <main+0x6c>)
    1c8e:	4798      	blx	r3
	//port_pin_set_output_level(LED_0_PIN,LED_0_ACTIVE);
	i_am_master = master_election();
    1c90:	4b0f      	ldr	r3, [pc, #60]	; (1cd0 <main+0x70>)
    1c92:	4798      	blx	r3

	while (run)
	{
		while(i_am_master)
    1c94:	2800      	cmp	r0, #0
    1c96:	d004      	beq.n	1ca2 <main+0x42>
		{
			//port_pin_set_output_level(LED_0_PIN,LED_0_ACTIVE);
			send_master(I_AM_MASTER,MY_ADDRESS);
    1c98:	4c0e      	ldr	r4, [pc, #56]	; (1cd4 <main+0x74>)
    1c9a:	2100      	movs	r1, #0
    1c9c:	20a0      	movs	r0, #160	; 0xa0
    1c9e:	47a0      	blx	r4
    1ca0:	e7fb      	b.n	1c9a <main+0x3a>
		}
		while(!i_am_master)
		{
			read_slave(I_AM_MASTER);
    1ca2:	4c0d      	ldr	r4, [pc, #52]	; (1cd8 <main+0x78>)
    1ca4:	20a0      	movs	r0, #160	; 0xa0
    1ca6:	47a0      	blx	r4
    1ca8:	e7fc      	b.n	1ca4 <main+0x44>
    1caa:	46c0      	nop			; (mov r8, r8)
    1cac:	0000197d 	.word	0x0000197d
    1cb0:	000010cd 	.word	0x000010cd
    1cb4:	00001c35 	.word	0x00001c35
    1cb8:	00001b7d 	.word	0x00001b7d
    1cbc:	00001bf5 	.word	0x00001bf5
    1cc0:	20000008 	.word	0x20000008
    1cc4:	000005d5 	.word	0x000005d5
    1cc8:	00003705 	.word	0x00003705
    1ccc:	0000110d 	.word	0x0000110d
    1cd0:	000004fd 	.word	0x000004fd
    1cd4:	0000056d 	.word	0x0000056d
    1cd8:	0000059d 	.word	0x0000059d

00001cdc <__udivsi3>:
    1cdc:	2200      	movs	r2, #0
    1cde:	0843      	lsrs	r3, r0, #1
    1ce0:	428b      	cmp	r3, r1
    1ce2:	d374      	bcc.n	1dce <__udivsi3+0xf2>
    1ce4:	0903      	lsrs	r3, r0, #4
    1ce6:	428b      	cmp	r3, r1
    1ce8:	d35f      	bcc.n	1daa <__udivsi3+0xce>
    1cea:	0a03      	lsrs	r3, r0, #8
    1cec:	428b      	cmp	r3, r1
    1cee:	d344      	bcc.n	1d7a <__udivsi3+0x9e>
    1cf0:	0b03      	lsrs	r3, r0, #12
    1cf2:	428b      	cmp	r3, r1
    1cf4:	d328      	bcc.n	1d48 <__udivsi3+0x6c>
    1cf6:	0c03      	lsrs	r3, r0, #16
    1cf8:	428b      	cmp	r3, r1
    1cfa:	d30d      	bcc.n	1d18 <__udivsi3+0x3c>
    1cfc:	22ff      	movs	r2, #255	; 0xff
    1cfe:	0209      	lsls	r1, r1, #8
    1d00:	ba12      	rev	r2, r2
    1d02:	0c03      	lsrs	r3, r0, #16
    1d04:	428b      	cmp	r3, r1
    1d06:	d302      	bcc.n	1d0e <__udivsi3+0x32>
    1d08:	1212      	asrs	r2, r2, #8
    1d0a:	0209      	lsls	r1, r1, #8
    1d0c:	d065      	beq.n	1dda <__udivsi3+0xfe>
    1d0e:	0b03      	lsrs	r3, r0, #12
    1d10:	428b      	cmp	r3, r1
    1d12:	d319      	bcc.n	1d48 <__udivsi3+0x6c>
    1d14:	e000      	b.n	1d18 <__udivsi3+0x3c>
    1d16:	0a09      	lsrs	r1, r1, #8
    1d18:	0bc3      	lsrs	r3, r0, #15
    1d1a:	428b      	cmp	r3, r1
    1d1c:	d301      	bcc.n	1d22 <__udivsi3+0x46>
    1d1e:	03cb      	lsls	r3, r1, #15
    1d20:	1ac0      	subs	r0, r0, r3
    1d22:	4152      	adcs	r2, r2
    1d24:	0b83      	lsrs	r3, r0, #14
    1d26:	428b      	cmp	r3, r1
    1d28:	d301      	bcc.n	1d2e <__udivsi3+0x52>
    1d2a:	038b      	lsls	r3, r1, #14
    1d2c:	1ac0      	subs	r0, r0, r3
    1d2e:	4152      	adcs	r2, r2
    1d30:	0b43      	lsrs	r3, r0, #13
    1d32:	428b      	cmp	r3, r1
    1d34:	d301      	bcc.n	1d3a <__udivsi3+0x5e>
    1d36:	034b      	lsls	r3, r1, #13
    1d38:	1ac0      	subs	r0, r0, r3
    1d3a:	4152      	adcs	r2, r2
    1d3c:	0b03      	lsrs	r3, r0, #12
    1d3e:	428b      	cmp	r3, r1
    1d40:	d301      	bcc.n	1d46 <__udivsi3+0x6a>
    1d42:	030b      	lsls	r3, r1, #12
    1d44:	1ac0      	subs	r0, r0, r3
    1d46:	4152      	adcs	r2, r2
    1d48:	0ac3      	lsrs	r3, r0, #11
    1d4a:	428b      	cmp	r3, r1
    1d4c:	d301      	bcc.n	1d52 <__udivsi3+0x76>
    1d4e:	02cb      	lsls	r3, r1, #11
    1d50:	1ac0      	subs	r0, r0, r3
    1d52:	4152      	adcs	r2, r2
    1d54:	0a83      	lsrs	r3, r0, #10
    1d56:	428b      	cmp	r3, r1
    1d58:	d301      	bcc.n	1d5e <__udivsi3+0x82>
    1d5a:	028b      	lsls	r3, r1, #10
    1d5c:	1ac0      	subs	r0, r0, r3
    1d5e:	4152      	adcs	r2, r2
    1d60:	0a43      	lsrs	r3, r0, #9
    1d62:	428b      	cmp	r3, r1
    1d64:	d301      	bcc.n	1d6a <__udivsi3+0x8e>
    1d66:	024b      	lsls	r3, r1, #9
    1d68:	1ac0      	subs	r0, r0, r3
    1d6a:	4152      	adcs	r2, r2
    1d6c:	0a03      	lsrs	r3, r0, #8
    1d6e:	428b      	cmp	r3, r1
    1d70:	d301      	bcc.n	1d76 <__udivsi3+0x9a>
    1d72:	020b      	lsls	r3, r1, #8
    1d74:	1ac0      	subs	r0, r0, r3
    1d76:	4152      	adcs	r2, r2
    1d78:	d2cd      	bcs.n	1d16 <__udivsi3+0x3a>
    1d7a:	09c3      	lsrs	r3, r0, #7
    1d7c:	428b      	cmp	r3, r1
    1d7e:	d301      	bcc.n	1d84 <__udivsi3+0xa8>
    1d80:	01cb      	lsls	r3, r1, #7
    1d82:	1ac0      	subs	r0, r0, r3
    1d84:	4152      	adcs	r2, r2
    1d86:	0983      	lsrs	r3, r0, #6
    1d88:	428b      	cmp	r3, r1
    1d8a:	d301      	bcc.n	1d90 <__udivsi3+0xb4>
    1d8c:	018b      	lsls	r3, r1, #6
    1d8e:	1ac0      	subs	r0, r0, r3
    1d90:	4152      	adcs	r2, r2
    1d92:	0943      	lsrs	r3, r0, #5
    1d94:	428b      	cmp	r3, r1
    1d96:	d301      	bcc.n	1d9c <__udivsi3+0xc0>
    1d98:	014b      	lsls	r3, r1, #5
    1d9a:	1ac0      	subs	r0, r0, r3
    1d9c:	4152      	adcs	r2, r2
    1d9e:	0903      	lsrs	r3, r0, #4
    1da0:	428b      	cmp	r3, r1
    1da2:	d301      	bcc.n	1da8 <__udivsi3+0xcc>
    1da4:	010b      	lsls	r3, r1, #4
    1da6:	1ac0      	subs	r0, r0, r3
    1da8:	4152      	adcs	r2, r2
    1daa:	08c3      	lsrs	r3, r0, #3
    1dac:	428b      	cmp	r3, r1
    1dae:	d301      	bcc.n	1db4 <__udivsi3+0xd8>
    1db0:	00cb      	lsls	r3, r1, #3
    1db2:	1ac0      	subs	r0, r0, r3
    1db4:	4152      	adcs	r2, r2
    1db6:	0883      	lsrs	r3, r0, #2
    1db8:	428b      	cmp	r3, r1
    1dba:	d301      	bcc.n	1dc0 <__udivsi3+0xe4>
    1dbc:	008b      	lsls	r3, r1, #2
    1dbe:	1ac0      	subs	r0, r0, r3
    1dc0:	4152      	adcs	r2, r2
    1dc2:	0843      	lsrs	r3, r0, #1
    1dc4:	428b      	cmp	r3, r1
    1dc6:	d301      	bcc.n	1dcc <__udivsi3+0xf0>
    1dc8:	004b      	lsls	r3, r1, #1
    1dca:	1ac0      	subs	r0, r0, r3
    1dcc:	4152      	adcs	r2, r2
    1dce:	1a41      	subs	r1, r0, r1
    1dd0:	d200      	bcs.n	1dd4 <__udivsi3+0xf8>
    1dd2:	4601      	mov	r1, r0
    1dd4:	4152      	adcs	r2, r2
    1dd6:	4610      	mov	r0, r2
    1dd8:	4770      	bx	lr
    1dda:	e7ff      	b.n	1ddc <__udivsi3+0x100>
    1ddc:	b501      	push	{r0, lr}
    1dde:	2000      	movs	r0, #0
    1de0:	f000 f806 	bl	1df0 <__aeabi_idiv0>
    1de4:	bd02      	pop	{r1, pc}
    1de6:	46c0      	nop			; (mov r8, r8)

00001de8 <__aeabi_uidivmod>:
    1de8:	2900      	cmp	r1, #0
    1dea:	d0f7      	beq.n	1ddc <__udivsi3+0x100>
    1dec:	e776      	b.n	1cdc <__udivsi3>
    1dee:	4770      	bx	lr

00001df0 <__aeabi_idiv0>:
    1df0:	4770      	bx	lr
    1df2:	46c0      	nop			; (mov r8, r8)

00001df4 <__aeabi_dadd>:
    1df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1df6:	4645      	mov	r5, r8
    1df8:	46de      	mov	lr, fp
    1dfa:	4657      	mov	r7, sl
    1dfc:	464e      	mov	r6, r9
    1dfe:	030c      	lsls	r4, r1, #12
    1e00:	b5e0      	push	{r5, r6, r7, lr}
    1e02:	004e      	lsls	r6, r1, #1
    1e04:	0fc9      	lsrs	r1, r1, #31
    1e06:	4688      	mov	r8, r1
    1e08:	000d      	movs	r5, r1
    1e0a:	0a61      	lsrs	r1, r4, #9
    1e0c:	0f44      	lsrs	r4, r0, #29
    1e0e:	430c      	orrs	r4, r1
    1e10:	00c7      	lsls	r7, r0, #3
    1e12:	0319      	lsls	r1, r3, #12
    1e14:	0058      	lsls	r0, r3, #1
    1e16:	0fdb      	lsrs	r3, r3, #31
    1e18:	469b      	mov	fp, r3
    1e1a:	0a4b      	lsrs	r3, r1, #9
    1e1c:	0f51      	lsrs	r1, r2, #29
    1e1e:	430b      	orrs	r3, r1
    1e20:	0d76      	lsrs	r6, r6, #21
    1e22:	0d40      	lsrs	r0, r0, #21
    1e24:	0019      	movs	r1, r3
    1e26:	00d2      	lsls	r2, r2, #3
    1e28:	45d8      	cmp	r8, fp
    1e2a:	d100      	bne.n	1e2e <__aeabi_dadd+0x3a>
    1e2c:	e0ae      	b.n	1f8c <__aeabi_dadd+0x198>
    1e2e:	1a35      	subs	r5, r6, r0
    1e30:	2d00      	cmp	r5, #0
    1e32:	dc00      	bgt.n	1e36 <__aeabi_dadd+0x42>
    1e34:	e0f6      	b.n	2024 <STACK_SIZE+0x24>
    1e36:	2800      	cmp	r0, #0
    1e38:	d10f      	bne.n	1e5a <__aeabi_dadd+0x66>
    1e3a:	4313      	orrs	r3, r2
    1e3c:	d100      	bne.n	1e40 <__aeabi_dadd+0x4c>
    1e3e:	e0db      	b.n	1ff8 <__aeabi_dadd+0x204>
    1e40:	1e6b      	subs	r3, r5, #1
    1e42:	2b00      	cmp	r3, #0
    1e44:	d000      	beq.n	1e48 <__aeabi_dadd+0x54>
    1e46:	e137      	b.n	20b8 <STACK_SIZE+0xb8>
    1e48:	1aba      	subs	r2, r7, r2
    1e4a:	4297      	cmp	r7, r2
    1e4c:	41bf      	sbcs	r7, r7
    1e4e:	1a64      	subs	r4, r4, r1
    1e50:	427f      	negs	r7, r7
    1e52:	1be4      	subs	r4, r4, r7
    1e54:	2601      	movs	r6, #1
    1e56:	0017      	movs	r7, r2
    1e58:	e024      	b.n	1ea4 <__aeabi_dadd+0xb0>
    1e5a:	4bc6      	ldr	r3, [pc, #792]	; (2174 <STACK_SIZE+0x174>)
    1e5c:	429e      	cmp	r6, r3
    1e5e:	d04d      	beq.n	1efc <__aeabi_dadd+0x108>
    1e60:	2380      	movs	r3, #128	; 0x80
    1e62:	041b      	lsls	r3, r3, #16
    1e64:	4319      	orrs	r1, r3
    1e66:	2d38      	cmp	r5, #56	; 0x38
    1e68:	dd00      	ble.n	1e6c <__aeabi_dadd+0x78>
    1e6a:	e107      	b.n	207c <STACK_SIZE+0x7c>
    1e6c:	2d1f      	cmp	r5, #31
    1e6e:	dd00      	ble.n	1e72 <__aeabi_dadd+0x7e>
    1e70:	e138      	b.n	20e4 <STACK_SIZE+0xe4>
    1e72:	2020      	movs	r0, #32
    1e74:	1b43      	subs	r3, r0, r5
    1e76:	469a      	mov	sl, r3
    1e78:	000b      	movs	r3, r1
    1e7a:	4650      	mov	r0, sl
    1e7c:	4083      	lsls	r3, r0
    1e7e:	4699      	mov	r9, r3
    1e80:	0013      	movs	r3, r2
    1e82:	4648      	mov	r0, r9
    1e84:	40eb      	lsrs	r3, r5
    1e86:	4318      	orrs	r0, r3
    1e88:	0003      	movs	r3, r0
    1e8a:	4650      	mov	r0, sl
    1e8c:	4082      	lsls	r2, r0
    1e8e:	1e50      	subs	r0, r2, #1
    1e90:	4182      	sbcs	r2, r0
    1e92:	40e9      	lsrs	r1, r5
    1e94:	431a      	orrs	r2, r3
    1e96:	1aba      	subs	r2, r7, r2
    1e98:	1a61      	subs	r1, r4, r1
    1e9a:	4297      	cmp	r7, r2
    1e9c:	41a4      	sbcs	r4, r4
    1e9e:	0017      	movs	r7, r2
    1ea0:	4264      	negs	r4, r4
    1ea2:	1b0c      	subs	r4, r1, r4
    1ea4:	0223      	lsls	r3, r4, #8
    1ea6:	d562      	bpl.n	1f6e <__aeabi_dadd+0x17a>
    1ea8:	0264      	lsls	r4, r4, #9
    1eaa:	0a65      	lsrs	r5, r4, #9
    1eac:	2d00      	cmp	r5, #0
    1eae:	d100      	bne.n	1eb2 <__aeabi_dadd+0xbe>
    1eb0:	e0df      	b.n	2072 <STACK_SIZE+0x72>
    1eb2:	0028      	movs	r0, r5
    1eb4:	f001 fbe4 	bl	3680 <__clzsi2>
    1eb8:	0003      	movs	r3, r0
    1eba:	3b08      	subs	r3, #8
    1ebc:	2b1f      	cmp	r3, #31
    1ebe:	dd00      	ble.n	1ec2 <__aeabi_dadd+0xce>
    1ec0:	e0d2      	b.n	2068 <STACK_SIZE+0x68>
    1ec2:	2220      	movs	r2, #32
    1ec4:	003c      	movs	r4, r7
    1ec6:	1ad2      	subs	r2, r2, r3
    1ec8:	409d      	lsls	r5, r3
    1eca:	40d4      	lsrs	r4, r2
    1ecc:	409f      	lsls	r7, r3
    1ece:	4325      	orrs	r5, r4
    1ed0:	429e      	cmp	r6, r3
    1ed2:	dd00      	ble.n	1ed6 <__aeabi_dadd+0xe2>
    1ed4:	e0c4      	b.n	2060 <STACK_SIZE+0x60>
    1ed6:	1b9e      	subs	r6, r3, r6
    1ed8:	1c73      	adds	r3, r6, #1
    1eda:	2b1f      	cmp	r3, #31
    1edc:	dd00      	ble.n	1ee0 <__aeabi_dadd+0xec>
    1ede:	e0f1      	b.n	20c4 <STACK_SIZE+0xc4>
    1ee0:	2220      	movs	r2, #32
    1ee2:	0038      	movs	r0, r7
    1ee4:	0029      	movs	r1, r5
    1ee6:	1ad2      	subs	r2, r2, r3
    1ee8:	40d8      	lsrs	r0, r3
    1eea:	4091      	lsls	r1, r2
    1eec:	4097      	lsls	r7, r2
    1eee:	002c      	movs	r4, r5
    1ef0:	4301      	orrs	r1, r0
    1ef2:	1e78      	subs	r0, r7, #1
    1ef4:	4187      	sbcs	r7, r0
    1ef6:	40dc      	lsrs	r4, r3
    1ef8:	2600      	movs	r6, #0
    1efa:	430f      	orrs	r7, r1
    1efc:	077b      	lsls	r3, r7, #29
    1efe:	d009      	beq.n	1f14 <__aeabi_dadd+0x120>
    1f00:	230f      	movs	r3, #15
    1f02:	403b      	ands	r3, r7
    1f04:	2b04      	cmp	r3, #4
    1f06:	d005      	beq.n	1f14 <__aeabi_dadd+0x120>
    1f08:	1d3b      	adds	r3, r7, #4
    1f0a:	42bb      	cmp	r3, r7
    1f0c:	41bf      	sbcs	r7, r7
    1f0e:	427f      	negs	r7, r7
    1f10:	19e4      	adds	r4, r4, r7
    1f12:	001f      	movs	r7, r3
    1f14:	0223      	lsls	r3, r4, #8
    1f16:	d52c      	bpl.n	1f72 <__aeabi_dadd+0x17e>
    1f18:	4b96      	ldr	r3, [pc, #600]	; (2174 <STACK_SIZE+0x174>)
    1f1a:	3601      	adds	r6, #1
    1f1c:	429e      	cmp	r6, r3
    1f1e:	d100      	bne.n	1f22 <__aeabi_dadd+0x12e>
    1f20:	e09a      	b.n	2058 <STACK_SIZE+0x58>
    1f22:	4645      	mov	r5, r8
    1f24:	4b94      	ldr	r3, [pc, #592]	; (2178 <STACK_SIZE+0x178>)
    1f26:	08ff      	lsrs	r7, r7, #3
    1f28:	401c      	ands	r4, r3
    1f2a:	0760      	lsls	r0, r4, #29
    1f2c:	0576      	lsls	r6, r6, #21
    1f2e:	0264      	lsls	r4, r4, #9
    1f30:	4307      	orrs	r7, r0
    1f32:	0b24      	lsrs	r4, r4, #12
    1f34:	0d76      	lsrs	r6, r6, #21
    1f36:	2100      	movs	r1, #0
    1f38:	0324      	lsls	r4, r4, #12
    1f3a:	0b23      	lsrs	r3, r4, #12
    1f3c:	0d0c      	lsrs	r4, r1, #20
    1f3e:	4a8f      	ldr	r2, [pc, #572]	; (217c <STACK_SIZE+0x17c>)
    1f40:	0524      	lsls	r4, r4, #20
    1f42:	431c      	orrs	r4, r3
    1f44:	4014      	ands	r4, r2
    1f46:	0533      	lsls	r3, r6, #20
    1f48:	4323      	orrs	r3, r4
    1f4a:	005b      	lsls	r3, r3, #1
    1f4c:	07ed      	lsls	r5, r5, #31
    1f4e:	085b      	lsrs	r3, r3, #1
    1f50:	432b      	orrs	r3, r5
    1f52:	0038      	movs	r0, r7
    1f54:	0019      	movs	r1, r3
    1f56:	bc3c      	pop	{r2, r3, r4, r5}
    1f58:	4690      	mov	r8, r2
    1f5a:	4699      	mov	r9, r3
    1f5c:	46a2      	mov	sl, r4
    1f5e:	46ab      	mov	fp, r5
    1f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f62:	4664      	mov	r4, ip
    1f64:	4304      	orrs	r4, r0
    1f66:	d100      	bne.n	1f6a <__aeabi_dadd+0x176>
    1f68:	e211      	b.n	238e <STACK_SIZE+0x38e>
    1f6a:	0004      	movs	r4, r0
    1f6c:	4667      	mov	r7, ip
    1f6e:	077b      	lsls	r3, r7, #29
    1f70:	d1c6      	bne.n	1f00 <__aeabi_dadd+0x10c>
    1f72:	4645      	mov	r5, r8
    1f74:	0760      	lsls	r0, r4, #29
    1f76:	08ff      	lsrs	r7, r7, #3
    1f78:	4307      	orrs	r7, r0
    1f7a:	08e4      	lsrs	r4, r4, #3
    1f7c:	4b7d      	ldr	r3, [pc, #500]	; (2174 <STACK_SIZE+0x174>)
    1f7e:	429e      	cmp	r6, r3
    1f80:	d030      	beq.n	1fe4 <__aeabi_dadd+0x1f0>
    1f82:	0324      	lsls	r4, r4, #12
    1f84:	0576      	lsls	r6, r6, #21
    1f86:	0b24      	lsrs	r4, r4, #12
    1f88:	0d76      	lsrs	r6, r6, #21
    1f8a:	e7d4      	b.n	1f36 <__aeabi_dadd+0x142>
    1f8c:	1a33      	subs	r3, r6, r0
    1f8e:	469a      	mov	sl, r3
    1f90:	2b00      	cmp	r3, #0
    1f92:	dd78      	ble.n	2086 <STACK_SIZE+0x86>
    1f94:	2800      	cmp	r0, #0
    1f96:	d031      	beq.n	1ffc <__aeabi_dadd+0x208>
    1f98:	4876      	ldr	r0, [pc, #472]	; (2174 <STACK_SIZE+0x174>)
    1f9a:	4286      	cmp	r6, r0
    1f9c:	d0ae      	beq.n	1efc <__aeabi_dadd+0x108>
    1f9e:	2080      	movs	r0, #128	; 0x80
    1fa0:	0400      	lsls	r0, r0, #16
    1fa2:	4301      	orrs	r1, r0
    1fa4:	4653      	mov	r3, sl
    1fa6:	2b38      	cmp	r3, #56	; 0x38
    1fa8:	dc00      	bgt.n	1fac <__aeabi_dadd+0x1b8>
    1faa:	e0e9      	b.n	2180 <STACK_SIZE+0x180>
    1fac:	430a      	orrs	r2, r1
    1fae:	1e51      	subs	r1, r2, #1
    1fb0:	418a      	sbcs	r2, r1
    1fb2:	2100      	movs	r1, #0
    1fb4:	19d2      	adds	r2, r2, r7
    1fb6:	42ba      	cmp	r2, r7
    1fb8:	41bf      	sbcs	r7, r7
    1fba:	1909      	adds	r1, r1, r4
    1fbc:	427c      	negs	r4, r7
    1fbe:	0017      	movs	r7, r2
    1fc0:	190c      	adds	r4, r1, r4
    1fc2:	0223      	lsls	r3, r4, #8
    1fc4:	d5d3      	bpl.n	1f6e <__aeabi_dadd+0x17a>
    1fc6:	4b6b      	ldr	r3, [pc, #428]	; (2174 <STACK_SIZE+0x174>)
    1fc8:	3601      	adds	r6, #1
    1fca:	429e      	cmp	r6, r3
    1fcc:	d100      	bne.n	1fd0 <__aeabi_dadd+0x1dc>
    1fce:	e13a      	b.n	2246 <STACK_SIZE+0x246>
    1fd0:	2001      	movs	r0, #1
    1fd2:	4b69      	ldr	r3, [pc, #420]	; (2178 <STACK_SIZE+0x178>)
    1fd4:	401c      	ands	r4, r3
    1fd6:	087b      	lsrs	r3, r7, #1
    1fd8:	4007      	ands	r7, r0
    1fda:	431f      	orrs	r7, r3
    1fdc:	07e0      	lsls	r0, r4, #31
    1fde:	4307      	orrs	r7, r0
    1fe0:	0864      	lsrs	r4, r4, #1
    1fe2:	e78b      	b.n	1efc <__aeabi_dadd+0x108>
    1fe4:	0023      	movs	r3, r4
    1fe6:	433b      	orrs	r3, r7
    1fe8:	d100      	bne.n	1fec <__aeabi_dadd+0x1f8>
    1fea:	e1cb      	b.n	2384 <STACK_SIZE+0x384>
    1fec:	2280      	movs	r2, #128	; 0x80
    1fee:	0312      	lsls	r2, r2, #12
    1ff0:	4314      	orrs	r4, r2
    1ff2:	0324      	lsls	r4, r4, #12
    1ff4:	0b24      	lsrs	r4, r4, #12
    1ff6:	e79e      	b.n	1f36 <__aeabi_dadd+0x142>
    1ff8:	002e      	movs	r6, r5
    1ffa:	e77f      	b.n	1efc <__aeabi_dadd+0x108>
    1ffc:	0008      	movs	r0, r1
    1ffe:	4310      	orrs	r0, r2
    2000:	d100      	bne.n	2004 <STACK_SIZE+0x4>
    2002:	e0b4      	b.n	216e <STACK_SIZE+0x16e>
    2004:	1e58      	subs	r0, r3, #1
    2006:	2800      	cmp	r0, #0
    2008:	d000      	beq.n	200c <STACK_SIZE+0xc>
    200a:	e0de      	b.n	21ca <STACK_SIZE+0x1ca>
    200c:	18ba      	adds	r2, r7, r2
    200e:	42ba      	cmp	r2, r7
    2010:	419b      	sbcs	r3, r3
    2012:	1864      	adds	r4, r4, r1
    2014:	425b      	negs	r3, r3
    2016:	18e4      	adds	r4, r4, r3
    2018:	0017      	movs	r7, r2
    201a:	2601      	movs	r6, #1
    201c:	0223      	lsls	r3, r4, #8
    201e:	d5a6      	bpl.n	1f6e <__aeabi_dadd+0x17a>
    2020:	2602      	movs	r6, #2
    2022:	e7d5      	b.n	1fd0 <__aeabi_dadd+0x1dc>
    2024:	2d00      	cmp	r5, #0
    2026:	d16e      	bne.n	2106 <STACK_SIZE+0x106>
    2028:	1c70      	adds	r0, r6, #1
    202a:	0540      	lsls	r0, r0, #21
    202c:	0d40      	lsrs	r0, r0, #21
    202e:	2801      	cmp	r0, #1
    2030:	dc00      	bgt.n	2034 <STACK_SIZE+0x34>
    2032:	e0f9      	b.n	2228 <STACK_SIZE+0x228>
    2034:	1ab8      	subs	r0, r7, r2
    2036:	4684      	mov	ip, r0
    2038:	4287      	cmp	r7, r0
    203a:	4180      	sbcs	r0, r0
    203c:	1ae5      	subs	r5, r4, r3
    203e:	4240      	negs	r0, r0
    2040:	1a2d      	subs	r5, r5, r0
    2042:	0228      	lsls	r0, r5, #8
    2044:	d400      	bmi.n	2048 <STACK_SIZE+0x48>
    2046:	e089      	b.n	215c <STACK_SIZE+0x15c>
    2048:	1bd7      	subs	r7, r2, r7
    204a:	42ba      	cmp	r2, r7
    204c:	4192      	sbcs	r2, r2
    204e:	1b1c      	subs	r4, r3, r4
    2050:	4252      	negs	r2, r2
    2052:	1aa5      	subs	r5, r4, r2
    2054:	46d8      	mov	r8, fp
    2056:	e729      	b.n	1eac <__aeabi_dadd+0xb8>
    2058:	4645      	mov	r5, r8
    205a:	2400      	movs	r4, #0
    205c:	2700      	movs	r7, #0
    205e:	e76a      	b.n	1f36 <__aeabi_dadd+0x142>
    2060:	4c45      	ldr	r4, [pc, #276]	; (2178 <STACK_SIZE+0x178>)
    2062:	1af6      	subs	r6, r6, r3
    2064:	402c      	ands	r4, r5
    2066:	e749      	b.n	1efc <__aeabi_dadd+0x108>
    2068:	003d      	movs	r5, r7
    206a:	3828      	subs	r0, #40	; 0x28
    206c:	4085      	lsls	r5, r0
    206e:	2700      	movs	r7, #0
    2070:	e72e      	b.n	1ed0 <__aeabi_dadd+0xdc>
    2072:	0038      	movs	r0, r7
    2074:	f001 fb04 	bl	3680 <__clzsi2>
    2078:	3020      	adds	r0, #32
    207a:	e71d      	b.n	1eb8 <__aeabi_dadd+0xc4>
    207c:	430a      	orrs	r2, r1
    207e:	1e51      	subs	r1, r2, #1
    2080:	418a      	sbcs	r2, r1
    2082:	2100      	movs	r1, #0
    2084:	e707      	b.n	1e96 <__aeabi_dadd+0xa2>
    2086:	2b00      	cmp	r3, #0
    2088:	d000      	beq.n	208c <STACK_SIZE+0x8c>
    208a:	e0f3      	b.n	2274 <STACK_SIZE+0x274>
    208c:	1c70      	adds	r0, r6, #1
    208e:	0543      	lsls	r3, r0, #21
    2090:	0d5b      	lsrs	r3, r3, #21
    2092:	2b01      	cmp	r3, #1
    2094:	dc00      	bgt.n	2098 <STACK_SIZE+0x98>
    2096:	e0ad      	b.n	21f4 <STACK_SIZE+0x1f4>
    2098:	4b36      	ldr	r3, [pc, #216]	; (2174 <STACK_SIZE+0x174>)
    209a:	4298      	cmp	r0, r3
    209c:	d100      	bne.n	20a0 <STACK_SIZE+0xa0>
    209e:	e0d1      	b.n	2244 <STACK_SIZE+0x244>
    20a0:	18ba      	adds	r2, r7, r2
    20a2:	42ba      	cmp	r2, r7
    20a4:	41bf      	sbcs	r7, r7
    20a6:	1864      	adds	r4, r4, r1
    20a8:	427f      	negs	r7, r7
    20aa:	19e4      	adds	r4, r4, r7
    20ac:	07e7      	lsls	r7, r4, #31
    20ae:	0852      	lsrs	r2, r2, #1
    20b0:	4317      	orrs	r7, r2
    20b2:	0864      	lsrs	r4, r4, #1
    20b4:	0006      	movs	r6, r0
    20b6:	e721      	b.n	1efc <__aeabi_dadd+0x108>
    20b8:	482e      	ldr	r0, [pc, #184]	; (2174 <STACK_SIZE+0x174>)
    20ba:	4285      	cmp	r5, r0
    20bc:	d100      	bne.n	20c0 <STACK_SIZE+0xc0>
    20be:	e093      	b.n	21e8 <STACK_SIZE+0x1e8>
    20c0:	001d      	movs	r5, r3
    20c2:	e6d0      	b.n	1e66 <__aeabi_dadd+0x72>
    20c4:	0029      	movs	r1, r5
    20c6:	3e1f      	subs	r6, #31
    20c8:	40f1      	lsrs	r1, r6
    20ca:	2b20      	cmp	r3, #32
    20cc:	d100      	bne.n	20d0 <STACK_SIZE+0xd0>
    20ce:	e08d      	b.n	21ec <STACK_SIZE+0x1ec>
    20d0:	2240      	movs	r2, #64	; 0x40
    20d2:	1ad3      	subs	r3, r2, r3
    20d4:	409d      	lsls	r5, r3
    20d6:	432f      	orrs	r7, r5
    20d8:	1e7d      	subs	r5, r7, #1
    20da:	41af      	sbcs	r7, r5
    20dc:	2400      	movs	r4, #0
    20de:	430f      	orrs	r7, r1
    20e0:	2600      	movs	r6, #0
    20e2:	e744      	b.n	1f6e <__aeabi_dadd+0x17a>
    20e4:	002b      	movs	r3, r5
    20e6:	0008      	movs	r0, r1
    20e8:	3b20      	subs	r3, #32
    20ea:	40d8      	lsrs	r0, r3
    20ec:	0003      	movs	r3, r0
    20ee:	2d20      	cmp	r5, #32
    20f0:	d100      	bne.n	20f4 <STACK_SIZE+0xf4>
    20f2:	e07d      	b.n	21f0 <STACK_SIZE+0x1f0>
    20f4:	2040      	movs	r0, #64	; 0x40
    20f6:	1b45      	subs	r5, r0, r5
    20f8:	40a9      	lsls	r1, r5
    20fa:	430a      	orrs	r2, r1
    20fc:	1e51      	subs	r1, r2, #1
    20fe:	418a      	sbcs	r2, r1
    2100:	2100      	movs	r1, #0
    2102:	431a      	orrs	r2, r3
    2104:	e6c7      	b.n	1e96 <__aeabi_dadd+0xa2>
    2106:	2e00      	cmp	r6, #0
    2108:	d050      	beq.n	21ac <STACK_SIZE+0x1ac>
    210a:	4e1a      	ldr	r6, [pc, #104]	; (2174 <STACK_SIZE+0x174>)
    210c:	42b0      	cmp	r0, r6
    210e:	d057      	beq.n	21c0 <STACK_SIZE+0x1c0>
    2110:	2680      	movs	r6, #128	; 0x80
    2112:	426b      	negs	r3, r5
    2114:	4699      	mov	r9, r3
    2116:	0436      	lsls	r6, r6, #16
    2118:	4334      	orrs	r4, r6
    211a:	464b      	mov	r3, r9
    211c:	2b38      	cmp	r3, #56	; 0x38
    211e:	dd00      	ble.n	2122 <STACK_SIZE+0x122>
    2120:	e0d6      	b.n	22d0 <STACK_SIZE+0x2d0>
    2122:	2b1f      	cmp	r3, #31
    2124:	dd00      	ble.n	2128 <STACK_SIZE+0x128>
    2126:	e135      	b.n	2394 <STACK_SIZE+0x394>
    2128:	2620      	movs	r6, #32
    212a:	1af5      	subs	r5, r6, r3
    212c:	0026      	movs	r6, r4
    212e:	40ae      	lsls	r6, r5
    2130:	46b2      	mov	sl, r6
    2132:	003e      	movs	r6, r7
    2134:	40de      	lsrs	r6, r3
    2136:	46ac      	mov	ip, r5
    2138:	0035      	movs	r5, r6
    213a:	4656      	mov	r6, sl
    213c:	432e      	orrs	r6, r5
    213e:	4665      	mov	r5, ip
    2140:	40af      	lsls	r7, r5
    2142:	1e7d      	subs	r5, r7, #1
    2144:	41af      	sbcs	r7, r5
    2146:	40dc      	lsrs	r4, r3
    2148:	4337      	orrs	r7, r6
    214a:	1bd7      	subs	r7, r2, r7
    214c:	42ba      	cmp	r2, r7
    214e:	4192      	sbcs	r2, r2
    2150:	1b0c      	subs	r4, r1, r4
    2152:	4252      	negs	r2, r2
    2154:	1aa4      	subs	r4, r4, r2
    2156:	0006      	movs	r6, r0
    2158:	46d8      	mov	r8, fp
    215a:	e6a3      	b.n	1ea4 <__aeabi_dadd+0xb0>
    215c:	4664      	mov	r4, ip
    215e:	4667      	mov	r7, ip
    2160:	432c      	orrs	r4, r5
    2162:	d000      	beq.n	2166 <STACK_SIZE+0x166>
    2164:	e6a2      	b.n	1eac <__aeabi_dadd+0xb8>
    2166:	2500      	movs	r5, #0
    2168:	2600      	movs	r6, #0
    216a:	2700      	movs	r7, #0
    216c:	e706      	b.n	1f7c <__aeabi_dadd+0x188>
    216e:	001e      	movs	r6, r3
    2170:	e6c4      	b.n	1efc <__aeabi_dadd+0x108>
    2172:	46c0      	nop			; (mov r8, r8)
    2174:	000007ff 	.word	0x000007ff
    2178:	ff7fffff 	.word	0xff7fffff
    217c:	800fffff 	.word	0x800fffff
    2180:	2b1f      	cmp	r3, #31
    2182:	dc63      	bgt.n	224c <STACK_SIZE+0x24c>
    2184:	2020      	movs	r0, #32
    2186:	1ac3      	subs	r3, r0, r3
    2188:	0008      	movs	r0, r1
    218a:	4098      	lsls	r0, r3
    218c:	469c      	mov	ip, r3
    218e:	4683      	mov	fp, r0
    2190:	4653      	mov	r3, sl
    2192:	0010      	movs	r0, r2
    2194:	40d8      	lsrs	r0, r3
    2196:	0003      	movs	r3, r0
    2198:	4658      	mov	r0, fp
    219a:	4318      	orrs	r0, r3
    219c:	4663      	mov	r3, ip
    219e:	409a      	lsls	r2, r3
    21a0:	1e53      	subs	r3, r2, #1
    21a2:	419a      	sbcs	r2, r3
    21a4:	4653      	mov	r3, sl
    21a6:	4302      	orrs	r2, r0
    21a8:	40d9      	lsrs	r1, r3
    21aa:	e703      	b.n	1fb4 <__aeabi_dadd+0x1c0>
    21ac:	0026      	movs	r6, r4
    21ae:	433e      	orrs	r6, r7
    21b0:	d006      	beq.n	21c0 <STACK_SIZE+0x1c0>
    21b2:	43eb      	mvns	r3, r5
    21b4:	4699      	mov	r9, r3
    21b6:	2b00      	cmp	r3, #0
    21b8:	d0c7      	beq.n	214a <STACK_SIZE+0x14a>
    21ba:	4e94      	ldr	r6, [pc, #592]	; (240c <STACK_SIZE+0x40c>)
    21bc:	42b0      	cmp	r0, r6
    21be:	d1ac      	bne.n	211a <STACK_SIZE+0x11a>
    21c0:	000c      	movs	r4, r1
    21c2:	0017      	movs	r7, r2
    21c4:	0006      	movs	r6, r0
    21c6:	46d8      	mov	r8, fp
    21c8:	e698      	b.n	1efc <__aeabi_dadd+0x108>
    21ca:	4b90      	ldr	r3, [pc, #576]	; (240c <STACK_SIZE+0x40c>)
    21cc:	459a      	cmp	sl, r3
    21ce:	d00b      	beq.n	21e8 <STACK_SIZE+0x1e8>
    21d0:	4682      	mov	sl, r0
    21d2:	e6e7      	b.n	1fa4 <__aeabi_dadd+0x1b0>
    21d4:	2800      	cmp	r0, #0
    21d6:	d000      	beq.n	21da <STACK_SIZE+0x1da>
    21d8:	e09e      	b.n	2318 <STACK_SIZE+0x318>
    21da:	0018      	movs	r0, r3
    21dc:	4310      	orrs	r0, r2
    21de:	d100      	bne.n	21e2 <STACK_SIZE+0x1e2>
    21e0:	e0e9      	b.n	23b6 <STACK_SIZE+0x3b6>
    21e2:	001c      	movs	r4, r3
    21e4:	0017      	movs	r7, r2
    21e6:	46d8      	mov	r8, fp
    21e8:	4e88      	ldr	r6, [pc, #544]	; (240c <STACK_SIZE+0x40c>)
    21ea:	e687      	b.n	1efc <__aeabi_dadd+0x108>
    21ec:	2500      	movs	r5, #0
    21ee:	e772      	b.n	20d6 <STACK_SIZE+0xd6>
    21f0:	2100      	movs	r1, #0
    21f2:	e782      	b.n	20fa <STACK_SIZE+0xfa>
    21f4:	0023      	movs	r3, r4
    21f6:	433b      	orrs	r3, r7
    21f8:	2e00      	cmp	r6, #0
    21fa:	d000      	beq.n	21fe <STACK_SIZE+0x1fe>
    21fc:	e0ab      	b.n	2356 <STACK_SIZE+0x356>
    21fe:	2b00      	cmp	r3, #0
    2200:	d100      	bne.n	2204 <STACK_SIZE+0x204>
    2202:	e0e7      	b.n	23d4 <STACK_SIZE+0x3d4>
    2204:	000b      	movs	r3, r1
    2206:	4313      	orrs	r3, r2
    2208:	d100      	bne.n	220c <STACK_SIZE+0x20c>
    220a:	e677      	b.n	1efc <__aeabi_dadd+0x108>
    220c:	18ba      	adds	r2, r7, r2
    220e:	42ba      	cmp	r2, r7
    2210:	41bf      	sbcs	r7, r7
    2212:	1864      	adds	r4, r4, r1
    2214:	427f      	negs	r7, r7
    2216:	19e4      	adds	r4, r4, r7
    2218:	0223      	lsls	r3, r4, #8
    221a:	d400      	bmi.n	221e <STACK_SIZE+0x21e>
    221c:	e0f2      	b.n	2404 <STACK_SIZE+0x404>
    221e:	4b7c      	ldr	r3, [pc, #496]	; (2410 <STACK_SIZE+0x410>)
    2220:	0017      	movs	r7, r2
    2222:	401c      	ands	r4, r3
    2224:	0006      	movs	r6, r0
    2226:	e669      	b.n	1efc <__aeabi_dadd+0x108>
    2228:	0020      	movs	r0, r4
    222a:	4338      	orrs	r0, r7
    222c:	2e00      	cmp	r6, #0
    222e:	d1d1      	bne.n	21d4 <STACK_SIZE+0x1d4>
    2230:	2800      	cmp	r0, #0
    2232:	d15b      	bne.n	22ec <STACK_SIZE+0x2ec>
    2234:	001c      	movs	r4, r3
    2236:	4314      	orrs	r4, r2
    2238:	d100      	bne.n	223c <STACK_SIZE+0x23c>
    223a:	e0a8      	b.n	238e <STACK_SIZE+0x38e>
    223c:	001c      	movs	r4, r3
    223e:	0017      	movs	r7, r2
    2240:	46d8      	mov	r8, fp
    2242:	e65b      	b.n	1efc <__aeabi_dadd+0x108>
    2244:	0006      	movs	r6, r0
    2246:	2400      	movs	r4, #0
    2248:	2700      	movs	r7, #0
    224a:	e697      	b.n	1f7c <__aeabi_dadd+0x188>
    224c:	4650      	mov	r0, sl
    224e:	000b      	movs	r3, r1
    2250:	3820      	subs	r0, #32
    2252:	40c3      	lsrs	r3, r0
    2254:	4699      	mov	r9, r3
    2256:	4653      	mov	r3, sl
    2258:	2b20      	cmp	r3, #32
    225a:	d100      	bne.n	225e <STACK_SIZE+0x25e>
    225c:	e095      	b.n	238a <STACK_SIZE+0x38a>
    225e:	2340      	movs	r3, #64	; 0x40
    2260:	4650      	mov	r0, sl
    2262:	1a1b      	subs	r3, r3, r0
    2264:	4099      	lsls	r1, r3
    2266:	430a      	orrs	r2, r1
    2268:	1e51      	subs	r1, r2, #1
    226a:	418a      	sbcs	r2, r1
    226c:	464b      	mov	r3, r9
    226e:	2100      	movs	r1, #0
    2270:	431a      	orrs	r2, r3
    2272:	e69f      	b.n	1fb4 <__aeabi_dadd+0x1c0>
    2274:	2e00      	cmp	r6, #0
    2276:	d130      	bne.n	22da <STACK_SIZE+0x2da>
    2278:	0026      	movs	r6, r4
    227a:	433e      	orrs	r6, r7
    227c:	d067      	beq.n	234e <STACK_SIZE+0x34e>
    227e:	43db      	mvns	r3, r3
    2280:	469a      	mov	sl, r3
    2282:	2b00      	cmp	r3, #0
    2284:	d01c      	beq.n	22c0 <STACK_SIZE+0x2c0>
    2286:	4e61      	ldr	r6, [pc, #388]	; (240c <STACK_SIZE+0x40c>)
    2288:	42b0      	cmp	r0, r6
    228a:	d060      	beq.n	234e <STACK_SIZE+0x34e>
    228c:	4653      	mov	r3, sl
    228e:	2b38      	cmp	r3, #56	; 0x38
    2290:	dd00      	ble.n	2294 <STACK_SIZE+0x294>
    2292:	e096      	b.n	23c2 <STACK_SIZE+0x3c2>
    2294:	2b1f      	cmp	r3, #31
    2296:	dd00      	ble.n	229a <STACK_SIZE+0x29a>
    2298:	e09f      	b.n	23da <STACK_SIZE+0x3da>
    229a:	2620      	movs	r6, #32
    229c:	1af3      	subs	r3, r6, r3
    229e:	0026      	movs	r6, r4
    22a0:	409e      	lsls	r6, r3
    22a2:	469c      	mov	ip, r3
    22a4:	46b3      	mov	fp, r6
    22a6:	4653      	mov	r3, sl
    22a8:	003e      	movs	r6, r7
    22aa:	40de      	lsrs	r6, r3
    22ac:	0033      	movs	r3, r6
    22ae:	465e      	mov	r6, fp
    22b0:	431e      	orrs	r6, r3
    22b2:	4663      	mov	r3, ip
    22b4:	409f      	lsls	r7, r3
    22b6:	1e7b      	subs	r3, r7, #1
    22b8:	419f      	sbcs	r7, r3
    22ba:	4653      	mov	r3, sl
    22bc:	40dc      	lsrs	r4, r3
    22be:	4337      	orrs	r7, r6
    22c0:	18bf      	adds	r7, r7, r2
    22c2:	4297      	cmp	r7, r2
    22c4:	4192      	sbcs	r2, r2
    22c6:	1864      	adds	r4, r4, r1
    22c8:	4252      	negs	r2, r2
    22ca:	18a4      	adds	r4, r4, r2
    22cc:	0006      	movs	r6, r0
    22ce:	e678      	b.n	1fc2 <__aeabi_dadd+0x1ce>
    22d0:	4327      	orrs	r7, r4
    22d2:	1e7c      	subs	r4, r7, #1
    22d4:	41a7      	sbcs	r7, r4
    22d6:	2400      	movs	r4, #0
    22d8:	e737      	b.n	214a <STACK_SIZE+0x14a>
    22da:	4e4c      	ldr	r6, [pc, #304]	; (240c <STACK_SIZE+0x40c>)
    22dc:	42b0      	cmp	r0, r6
    22de:	d036      	beq.n	234e <STACK_SIZE+0x34e>
    22e0:	2680      	movs	r6, #128	; 0x80
    22e2:	425b      	negs	r3, r3
    22e4:	0436      	lsls	r6, r6, #16
    22e6:	469a      	mov	sl, r3
    22e8:	4334      	orrs	r4, r6
    22ea:	e7cf      	b.n	228c <STACK_SIZE+0x28c>
    22ec:	0018      	movs	r0, r3
    22ee:	4310      	orrs	r0, r2
    22f0:	d100      	bne.n	22f4 <STACK_SIZE+0x2f4>
    22f2:	e603      	b.n	1efc <__aeabi_dadd+0x108>
    22f4:	1ab8      	subs	r0, r7, r2
    22f6:	4684      	mov	ip, r0
    22f8:	4567      	cmp	r7, ip
    22fa:	41ad      	sbcs	r5, r5
    22fc:	1ae0      	subs	r0, r4, r3
    22fe:	426d      	negs	r5, r5
    2300:	1b40      	subs	r0, r0, r5
    2302:	0205      	lsls	r5, r0, #8
    2304:	d400      	bmi.n	2308 <STACK_SIZE+0x308>
    2306:	e62c      	b.n	1f62 <__aeabi_dadd+0x16e>
    2308:	1bd7      	subs	r7, r2, r7
    230a:	42ba      	cmp	r2, r7
    230c:	4192      	sbcs	r2, r2
    230e:	1b1c      	subs	r4, r3, r4
    2310:	4252      	negs	r2, r2
    2312:	1aa4      	subs	r4, r4, r2
    2314:	46d8      	mov	r8, fp
    2316:	e5f1      	b.n	1efc <__aeabi_dadd+0x108>
    2318:	0018      	movs	r0, r3
    231a:	4310      	orrs	r0, r2
    231c:	d100      	bne.n	2320 <STACK_SIZE+0x320>
    231e:	e763      	b.n	21e8 <STACK_SIZE+0x1e8>
    2320:	08f8      	lsrs	r0, r7, #3
    2322:	0767      	lsls	r7, r4, #29
    2324:	4307      	orrs	r7, r0
    2326:	2080      	movs	r0, #128	; 0x80
    2328:	08e4      	lsrs	r4, r4, #3
    232a:	0300      	lsls	r0, r0, #12
    232c:	4204      	tst	r4, r0
    232e:	d008      	beq.n	2342 <STACK_SIZE+0x342>
    2330:	08dd      	lsrs	r5, r3, #3
    2332:	4205      	tst	r5, r0
    2334:	d105      	bne.n	2342 <STACK_SIZE+0x342>
    2336:	08d2      	lsrs	r2, r2, #3
    2338:	0759      	lsls	r1, r3, #29
    233a:	4311      	orrs	r1, r2
    233c:	000f      	movs	r7, r1
    233e:	002c      	movs	r4, r5
    2340:	46d8      	mov	r8, fp
    2342:	0f7b      	lsrs	r3, r7, #29
    2344:	00e4      	lsls	r4, r4, #3
    2346:	431c      	orrs	r4, r3
    2348:	00ff      	lsls	r7, r7, #3
    234a:	4e30      	ldr	r6, [pc, #192]	; (240c <STACK_SIZE+0x40c>)
    234c:	e5d6      	b.n	1efc <__aeabi_dadd+0x108>
    234e:	000c      	movs	r4, r1
    2350:	0017      	movs	r7, r2
    2352:	0006      	movs	r6, r0
    2354:	e5d2      	b.n	1efc <__aeabi_dadd+0x108>
    2356:	2b00      	cmp	r3, #0
    2358:	d038      	beq.n	23cc <STACK_SIZE+0x3cc>
    235a:	000b      	movs	r3, r1
    235c:	4313      	orrs	r3, r2
    235e:	d100      	bne.n	2362 <STACK_SIZE+0x362>
    2360:	e742      	b.n	21e8 <STACK_SIZE+0x1e8>
    2362:	08f8      	lsrs	r0, r7, #3
    2364:	0767      	lsls	r7, r4, #29
    2366:	4307      	orrs	r7, r0
    2368:	2080      	movs	r0, #128	; 0x80
    236a:	08e4      	lsrs	r4, r4, #3
    236c:	0300      	lsls	r0, r0, #12
    236e:	4204      	tst	r4, r0
    2370:	d0e7      	beq.n	2342 <STACK_SIZE+0x342>
    2372:	08cb      	lsrs	r3, r1, #3
    2374:	4203      	tst	r3, r0
    2376:	d1e4      	bne.n	2342 <STACK_SIZE+0x342>
    2378:	08d2      	lsrs	r2, r2, #3
    237a:	0749      	lsls	r1, r1, #29
    237c:	4311      	orrs	r1, r2
    237e:	000f      	movs	r7, r1
    2380:	001c      	movs	r4, r3
    2382:	e7de      	b.n	2342 <STACK_SIZE+0x342>
    2384:	2700      	movs	r7, #0
    2386:	2400      	movs	r4, #0
    2388:	e5d5      	b.n	1f36 <__aeabi_dadd+0x142>
    238a:	2100      	movs	r1, #0
    238c:	e76b      	b.n	2266 <STACK_SIZE+0x266>
    238e:	2500      	movs	r5, #0
    2390:	2700      	movs	r7, #0
    2392:	e5f3      	b.n	1f7c <__aeabi_dadd+0x188>
    2394:	464e      	mov	r6, r9
    2396:	0025      	movs	r5, r4
    2398:	3e20      	subs	r6, #32
    239a:	40f5      	lsrs	r5, r6
    239c:	464b      	mov	r3, r9
    239e:	002e      	movs	r6, r5
    23a0:	2b20      	cmp	r3, #32
    23a2:	d02d      	beq.n	2400 <STACK_SIZE+0x400>
    23a4:	2540      	movs	r5, #64	; 0x40
    23a6:	1aed      	subs	r5, r5, r3
    23a8:	40ac      	lsls	r4, r5
    23aa:	4327      	orrs	r7, r4
    23ac:	1e7c      	subs	r4, r7, #1
    23ae:	41a7      	sbcs	r7, r4
    23b0:	2400      	movs	r4, #0
    23b2:	4337      	orrs	r7, r6
    23b4:	e6c9      	b.n	214a <STACK_SIZE+0x14a>
    23b6:	2480      	movs	r4, #128	; 0x80
    23b8:	2500      	movs	r5, #0
    23ba:	0324      	lsls	r4, r4, #12
    23bc:	4e13      	ldr	r6, [pc, #76]	; (240c <STACK_SIZE+0x40c>)
    23be:	2700      	movs	r7, #0
    23c0:	e5dc      	b.n	1f7c <__aeabi_dadd+0x188>
    23c2:	4327      	orrs	r7, r4
    23c4:	1e7c      	subs	r4, r7, #1
    23c6:	41a7      	sbcs	r7, r4
    23c8:	2400      	movs	r4, #0
    23ca:	e779      	b.n	22c0 <STACK_SIZE+0x2c0>
    23cc:	000c      	movs	r4, r1
    23ce:	0017      	movs	r7, r2
    23d0:	4e0e      	ldr	r6, [pc, #56]	; (240c <STACK_SIZE+0x40c>)
    23d2:	e593      	b.n	1efc <__aeabi_dadd+0x108>
    23d4:	000c      	movs	r4, r1
    23d6:	0017      	movs	r7, r2
    23d8:	e590      	b.n	1efc <__aeabi_dadd+0x108>
    23da:	4656      	mov	r6, sl
    23dc:	0023      	movs	r3, r4
    23de:	3e20      	subs	r6, #32
    23e0:	40f3      	lsrs	r3, r6
    23e2:	4699      	mov	r9, r3
    23e4:	4653      	mov	r3, sl
    23e6:	2b20      	cmp	r3, #32
    23e8:	d00e      	beq.n	2408 <STACK_SIZE+0x408>
    23ea:	2340      	movs	r3, #64	; 0x40
    23ec:	4656      	mov	r6, sl
    23ee:	1b9b      	subs	r3, r3, r6
    23f0:	409c      	lsls	r4, r3
    23f2:	4327      	orrs	r7, r4
    23f4:	1e7c      	subs	r4, r7, #1
    23f6:	41a7      	sbcs	r7, r4
    23f8:	464b      	mov	r3, r9
    23fa:	2400      	movs	r4, #0
    23fc:	431f      	orrs	r7, r3
    23fe:	e75f      	b.n	22c0 <STACK_SIZE+0x2c0>
    2400:	2400      	movs	r4, #0
    2402:	e7d2      	b.n	23aa <STACK_SIZE+0x3aa>
    2404:	0017      	movs	r7, r2
    2406:	e5b2      	b.n	1f6e <__aeabi_dadd+0x17a>
    2408:	2400      	movs	r4, #0
    240a:	e7f2      	b.n	23f2 <STACK_SIZE+0x3f2>
    240c:	000007ff 	.word	0x000007ff
    2410:	ff7fffff 	.word	0xff7fffff

00002414 <__aeabi_ddiv>:
    2414:	b5f0      	push	{r4, r5, r6, r7, lr}
    2416:	4657      	mov	r7, sl
    2418:	4645      	mov	r5, r8
    241a:	46de      	mov	lr, fp
    241c:	464e      	mov	r6, r9
    241e:	b5e0      	push	{r5, r6, r7, lr}
    2420:	004c      	lsls	r4, r1, #1
    2422:	030e      	lsls	r6, r1, #12
    2424:	b087      	sub	sp, #28
    2426:	4683      	mov	fp, r0
    2428:	4692      	mov	sl, r2
    242a:	001d      	movs	r5, r3
    242c:	4680      	mov	r8, r0
    242e:	0b36      	lsrs	r6, r6, #12
    2430:	0d64      	lsrs	r4, r4, #21
    2432:	0fcf      	lsrs	r7, r1, #31
    2434:	2c00      	cmp	r4, #0
    2436:	d04f      	beq.n	24d8 <__aeabi_ddiv+0xc4>
    2438:	4b6f      	ldr	r3, [pc, #444]	; (25f8 <__aeabi_ddiv+0x1e4>)
    243a:	429c      	cmp	r4, r3
    243c:	d035      	beq.n	24aa <__aeabi_ddiv+0x96>
    243e:	2380      	movs	r3, #128	; 0x80
    2440:	0f42      	lsrs	r2, r0, #29
    2442:	041b      	lsls	r3, r3, #16
    2444:	00f6      	lsls	r6, r6, #3
    2446:	4313      	orrs	r3, r2
    2448:	4333      	orrs	r3, r6
    244a:	4699      	mov	r9, r3
    244c:	00c3      	lsls	r3, r0, #3
    244e:	4698      	mov	r8, r3
    2450:	4b6a      	ldr	r3, [pc, #424]	; (25fc <__aeabi_ddiv+0x1e8>)
    2452:	2600      	movs	r6, #0
    2454:	469c      	mov	ip, r3
    2456:	2300      	movs	r3, #0
    2458:	4464      	add	r4, ip
    245a:	9303      	str	r3, [sp, #12]
    245c:	032b      	lsls	r3, r5, #12
    245e:	0b1b      	lsrs	r3, r3, #12
    2460:	469b      	mov	fp, r3
    2462:	006b      	lsls	r3, r5, #1
    2464:	0fed      	lsrs	r5, r5, #31
    2466:	4650      	mov	r0, sl
    2468:	0d5b      	lsrs	r3, r3, #21
    246a:	9501      	str	r5, [sp, #4]
    246c:	d05e      	beq.n	252c <__aeabi_ddiv+0x118>
    246e:	4a62      	ldr	r2, [pc, #392]	; (25f8 <__aeabi_ddiv+0x1e4>)
    2470:	4293      	cmp	r3, r2
    2472:	d053      	beq.n	251c <__aeabi_ddiv+0x108>
    2474:	465a      	mov	r2, fp
    2476:	00d1      	lsls	r1, r2, #3
    2478:	2280      	movs	r2, #128	; 0x80
    247a:	0f40      	lsrs	r0, r0, #29
    247c:	0412      	lsls	r2, r2, #16
    247e:	4302      	orrs	r2, r0
    2480:	430a      	orrs	r2, r1
    2482:	4693      	mov	fp, r2
    2484:	4652      	mov	r2, sl
    2486:	00d1      	lsls	r1, r2, #3
    2488:	4a5c      	ldr	r2, [pc, #368]	; (25fc <__aeabi_ddiv+0x1e8>)
    248a:	4694      	mov	ip, r2
    248c:	2200      	movs	r2, #0
    248e:	4463      	add	r3, ip
    2490:	0038      	movs	r0, r7
    2492:	4068      	eors	r0, r5
    2494:	4684      	mov	ip, r0
    2496:	9002      	str	r0, [sp, #8]
    2498:	1ae4      	subs	r4, r4, r3
    249a:	4316      	orrs	r6, r2
    249c:	2e0f      	cmp	r6, #15
    249e:	d900      	bls.n	24a2 <__aeabi_ddiv+0x8e>
    24a0:	e0b4      	b.n	260c <__aeabi_ddiv+0x1f8>
    24a2:	4b57      	ldr	r3, [pc, #348]	; (2600 <__aeabi_ddiv+0x1ec>)
    24a4:	00b6      	lsls	r6, r6, #2
    24a6:	599b      	ldr	r3, [r3, r6]
    24a8:	469f      	mov	pc, r3
    24aa:	0003      	movs	r3, r0
    24ac:	4333      	orrs	r3, r6
    24ae:	4699      	mov	r9, r3
    24b0:	d16c      	bne.n	258c <__aeabi_ddiv+0x178>
    24b2:	2300      	movs	r3, #0
    24b4:	4698      	mov	r8, r3
    24b6:	3302      	adds	r3, #2
    24b8:	2608      	movs	r6, #8
    24ba:	9303      	str	r3, [sp, #12]
    24bc:	e7ce      	b.n	245c <__aeabi_ddiv+0x48>
    24be:	46cb      	mov	fp, r9
    24c0:	4641      	mov	r1, r8
    24c2:	9a03      	ldr	r2, [sp, #12]
    24c4:	9701      	str	r7, [sp, #4]
    24c6:	2a02      	cmp	r2, #2
    24c8:	d165      	bne.n	2596 <__aeabi_ddiv+0x182>
    24ca:	9b01      	ldr	r3, [sp, #4]
    24cc:	4c4a      	ldr	r4, [pc, #296]	; (25f8 <__aeabi_ddiv+0x1e4>)
    24ce:	469c      	mov	ip, r3
    24d0:	2300      	movs	r3, #0
    24d2:	2200      	movs	r2, #0
    24d4:	4698      	mov	r8, r3
    24d6:	e06b      	b.n	25b0 <__aeabi_ddiv+0x19c>
    24d8:	0003      	movs	r3, r0
    24da:	4333      	orrs	r3, r6
    24dc:	4699      	mov	r9, r3
    24de:	d04e      	beq.n	257e <__aeabi_ddiv+0x16a>
    24e0:	2e00      	cmp	r6, #0
    24e2:	d100      	bne.n	24e6 <__aeabi_ddiv+0xd2>
    24e4:	e1bc      	b.n	2860 <__aeabi_ddiv+0x44c>
    24e6:	0030      	movs	r0, r6
    24e8:	f001 f8ca 	bl	3680 <__clzsi2>
    24ec:	0003      	movs	r3, r0
    24ee:	3b0b      	subs	r3, #11
    24f0:	2b1c      	cmp	r3, #28
    24f2:	dd00      	ble.n	24f6 <__aeabi_ddiv+0xe2>
    24f4:	e1ac      	b.n	2850 <__aeabi_ddiv+0x43c>
    24f6:	221d      	movs	r2, #29
    24f8:	1ad3      	subs	r3, r2, r3
    24fa:	465a      	mov	r2, fp
    24fc:	0001      	movs	r1, r0
    24fe:	40da      	lsrs	r2, r3
    2500:	3908      	subs	r1, #8
    2502:	408e      	lsls	r6, r1
    2504:	0013      	movs	r3, r2
    2506:	4333      	orrs	r3, r6
    2508:	4699      	mov	r9, r3
    250a:	465b      	mov	r3, fp
    250c:	408b      	lsls	r3, r1
    250e:	4698      	mov	r8, r3
    2510:	2300      	movs	r3, #0
    2512:	4c3c      	ldr	r4, [pc, #240]	; (2604 <__aeabi_ddiv+0x1f0>)
    2514:	2600      	movs	r6, #0
    2516:	1a24      	subs	r4, r4, r0
    2518:	9303      	str	r3, [sp, #12]
    251a:	e79f      	b.n	245c <__aeabi_ddiv+0x48>
    251c:	4651      	mov	r1, sl
    251e:	465a      	mov	r2, fp
    2520:	4311      	orrs	r1, r2
    2522:	d129      	bne.n	2578 <__aeabi_ddiv+0x164>
    2524:	2200      	movs	r2, #0
    2526:	4693      	mov	fp, r2
    2528:	3202      	adds	r2, #2
    252a:	e7b1      	b.n	2490 <__aeabi_ddiv+0x7c>
    252c:	4659      	mov	r1, fp
    252e:	4301      	orrs	r1, r0
    2530:	d01e      	beq.n	2570 <__aeabi_ddiv+0x15c>
    2532:	465b      	mov	r3, fp
    2534:	2b00      	cmp	r3, #0
    2536:	d100      	bne.n	253a <__aeabi_ddiv+0x126>
    2538:	e19e      	b.n	2878 <__aeabi_ddiv+0x464>
    253a:	4658      	mov	r0, fp
    253c:	f001 f8a0 	bl	3680 <__clzsi2>
    2540:	0003      	movs	r3, r0
    2542:	3b0b      	subs	r3, #11
    2544:	2b1c      	cmp	r3, #28
    2546:	dd00      	ble.n	254a <__aeabi_ddiv+0x136>
    2548:	e18f      	b.n	286a <__aeabi_ddiv+0x456>
    254a:	0002      	movs	r2, r0
    254c:	4659      	mov	r1, fp
    254e:	3a08      	subs	r2, #8
    2550:	4091      	lsls	r1, r2
    2552:	468b      	mov	fp, r1
    2554:	211d      	movs	r1, #29
    2556:	1acb      	subs	r3, r1, r3
    2558:	4651      	mov	r1, sl
    255a:	40d9      	lsrs	r1, r3
    255c:	000b      	movs	r3, r1
    255e:	4659      	mov	r1, fp
    2560:	430b      	orrs	r3, r1
    2562:	4651      	mov	r1, sl
    2564:	469b      	mov	fp, r3
    2566:	4091      	lsls	r1, r2
    2568:	4b26      	ldr	r3, [pc, #152]	; (2604 <__aeabi_ddiv+0x1f0>)
    256a:	2200      	movs	r2, #0
    256c:	1a1b      	subs	r3, r3, r0
    256e:	e78f      	b.n	2490 <__aeabi_ddiv+0x7c>
    2570:	2300      	movs	r3, #0
    2572:	2201      	movs	r2, #1
    2574:	469b      	mov	fp, r3
    2576:	e78b      	b.n	2490 <__aeabi_ddiv+0x7c>
    2578:	4651      	mov	r1, sl
    257a:	2203      	movs	r2, #3
    257c:	e788      	b.n	2490 <__aeabi_ddiv+0x7c>
    257e:	2300      	movs	r3, #0
    2580:	4698      	mov	r8, r3
    2582:	3301      	adds	r3, #1
    2584:	2604      	movs	r6, #4
    2586:	2400      	movs	r4, #0
    2588:	9303      	str	r3, [sp, #12]
    258a:	e767      	b.n	245c <__aeabi_ddiv+0x48>
    258c:	2303      	movs	r3, #3
    258e:	46b1      	mov	r9, r6
    2590:	9303      	str	r3, [sp, #12]
    2592:	260c      	movs	r6, #12
    2594:	e762      	b.n	245c <__aeabi_ddiv+0x48>
    2596:	2a03      	cmp	r2, #3
    2598:	d100      	bne.n	259c <__aeabi_ddiv+0x188>
    259a:	e25c      	b.n	2a56 <__aeabi_ddiv+0x642>
    259c:	9b01      	ldr	r3, [sp, #4]
    259e:	2a01      	cmp	r2, #1
    25a0:	d000      	beq.n	25a4 <__aeabi_ddiv+0x190>
    25a2:	e1e4      	b.n	296e <__aeabi_ddiv+0x55a>
    25a4:	4013      	ands	r3, r2
    25a6:	469c      	mov	ip, r3
    25a8:	2300      	movs	r3, #0
    25aa:	2400      	movs	r4, #0
    25ac:	2200      	movs	r2, #0
    25ae:	4698      	mov	r8, r3
    25b0:	2100      	movs	r1, #0
    25b2:	0312      	lsls	r2, r2, #12
    25b4:	0b13      	lsrs	r3, r2, #12
    25b6:	0d0a      	lsrs	r2, r1, #20
    25b8:	0512      	lsls	r2, r2, #20
    25ba:	431a      	orrs	r2, r3
    25bc:	0523      	lsls	r3, r4, #20
    25be:	4c12      	ldr	r4, [pc, #72]	; (2608 <__aeabi_ddiv+0x1f4>)
    25c0:	4640      	mov	r0, r8
    25c2:	4022      	ands	r2, r4
    25c4:	4313      	orrs	r3, r2
    25c6:	4662      	mov	r2, ip
    25c8:	005b      	lsls	r3, r3, #1
    25ca:	07d2      	lsls	r2, r2, #31
    25cc:	085b      	lsrs	r3, r3, #1
    25ce:	4313      	orrs	r3, r2
    25d0:	0019      	movs	r1, r3
    25d2:	b007      	add	sp, #28
    25d4:	bc3c      	pop	{r2, r3, r4, r5}
    25d6:	4690      	mov	r8, r2
    25d8:	4699      	mov	r9, r3
    25da:	46a2      	mov	sl, r4
    25dc:	46ab      	mov	fp, r5
    25de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25e0:	2300      	movs	r3, #0
    25e2:	2280      	movs	r2, #128	; 0x80
    25e4:	469c      	mov	ip, r3
    25e6:	0312      	lsls	r2, r2, #12
    25e8:	4698      	mov	r8, r3
    25ea:	4c03      	ldr	r4, [pc, #12]	; (25f8 <__aeabi_ddiv+0x1e4>)
    25ec:	e7e0      	b.n	25b0 <__aeabi_ddiv+0x19c>
    25ee:	2300      	movs	r3, #0
    25f0:	4c01      	ldr	r4, [pc, #4]	; (25f8 <__aeabi_ddiv+0x1e4>)
    25f2:	2200      	movs	r2, #0
    25f4:	4698      	mov	r8, r3
    25f6:	e7db      	b.n	25b0 <__aeabi_ddiv+0x19c>
    25f8:	000007ff 	.word	0x000007ff
    25fc:	fffffc01 	.word	0xfffffc01
    2600:	000038cc 	.word	0x000038cc
    2604:	fffffc0d 	.word	0xfffffc0d
    2608:	800fffff 	.word	0x800fffff
    260c:	45d9      	cmp	r9, fp
    260e:	d900      	bls.n	2612 <__aeabi_ddiv+0x1fe>
    2610:	e139      	b.n	2886 <__aeabi_ddiv+0x472>
    2612:	d100      	bne.n	2616 <__aeabi_ddiv+0x202>
    2614:	e134      	b.n	2880 <__aeabi_ddiv+0x46c>
    2616:	2300      	movs	r3, #0
    2618:	4646      	mov	r6, r8
    261a:	464d      	mov	r5, r9
    261c:	469a      	mov	sl, r3
    261e:	3c01      	subs	r4, #1
    2620:	465b      	mov	r3, fp
    2622:	0e0a      	lsrs	r2, r1, #24
    2624:	021b      	lsls	r3, r3, #8
    2626:	431a      	orrs	r2, r3
    2628:	020b      	lsls	r3, r1, #8
    262a:	0c17      	lsrs	r7, r2, #16
    262c:	9303      	str	r3, [sp, #12]
    262e:	0413      	lsls	r3, r2, #16
    2630:	0c1b      	lsrs	r3, r3, #16
    2632:	0039      	movs	r1, r7
    2634:	0028      	movs	r0, r5
    2636:	4690      	mov	r8, r2
    2638:	9301      	str	r3, [sp, #4]
    263a:	f7ff fb4f 	bl	1cdc <__udivsi3>
    263e:	0002      	movs	r2, r0
    2640:	9b01      	ldr	r3, [sp, #4]
    2642:	4683      	mov	fp, r0
    2644:	435a      	muls	r2, r3
    2646:	0028      	movs	r0, r5
    2648:	0039      	movs	r1, r7
    264a:	4691      	mov	r9, r2
    264c:	f7ff fbcc 	bl	1de8 <__aeabi_uidivmod>
    2650:	0c35      	lsrs	r5, r6, #16
    2652:	0409      	lsls	r1, r1, #16
    2654:	430d      	orrs	r5, r1
    2656:	45a9      	cmp	r9, r5
    2658:	d90d      	bls.n	2676 <__aeabi_ddiv+0x262>
    265a:	465b      	mov	r3, fp
    265c:	4445      	add	r5, r8
    265e:	3b01      	subs	r3, #1
    2660:	45a8      	cmp	r8, r5
    2662:	d900      	bls.n	2666 <__aeabi_ddiv+0x252>
    2664:	e13a      	b.n	28dc <__aeabi_ddiv+0x4c8>
    2666:	45a9      	cmp	r9, r5
    2668:	d800      	bhi.n	266c <__aeabi_ddiv+0x258>
    266a:	e137      	b.n	28dc <__aeabi_ddiv+0x4c8>
    266c:	2302      	movs	r3, #2
    266e:	425b      	negs	r3, r3
    2670:	469c      	mov	ip, r3
    2672:	4445      	add	r5, r8
    2674:	44e3      	add	fp, ip
    2676:	464b      	mov	r3, r9
    2678:	1aeb      	subs	r3, r5, r3
    267a:	0039      	movs	r1, r7
    267c:	0018      	movs	r0, r3
    267e:	9304      	str	r3, [sp, #16]
    2680:	f7ff fb2c 	bl	1cdc <__udivsi3>
    2684:	9b01      	ldr	r3, [sp, #4]
    2686:	0005      	movs	r5, r0
    2688:	4343      	muls	r3, r0
    268a:	0039      	movs	r1, r7
    268c:	9804      	ldr	r0, [sp, #16]
    268e:	4699      	mov	r9, r3
    2690:	f7ff fbaa 	bl	1de8 <__aeabi_uidivmod>
    2694:	0433      	lsls	r3, r6, #16
    2696:	0409      	lsls	r1, r1, #16
    2698:	0c1b      	lsrs	r3, r3, #16
    269a:	430b      	orrs	r3, r1
    269c:	4599      	cmp	r9, r3
    269e:	d909      	bls.n	26b4 <__aeabi_ddiv+0x2a0>
    26a0:	4443      	add	r3, r8
    26a2:	1e6a      	subs	r2, r5, #1
    26a4:	4598      	cmp	r8, r3
    26a6:	d900      	bls.n	26aa <__aeabi_ddiv+0x296>
    26a8:	e11a      	b.n	28e0 <__aeabi_ddiv+0x4cc>
    26aa:	4599      	cmp	r9, r3
    26ac:	d800      	bhi.n	26b0 <__aeabi_ddiv+0x29c>
    26ae:	e117      	b.n	28e0 <__aeabi_ddiv+0x4cc>
    26b0:	3d02      	subs	r5, #2
    26b2:	4443      	add	r3, r8
    26b4:	464a      	mov	r2, r9
    26b6:	1a9b      	subs	r3, r3, r2
    26b8:	465a      	mov	r2, fp
    26ba:	0412      	lsls	r2, r2, #16
    26bc:	432a      	orrs	r2, r5
    26be:	9903      	ldr	r1, [sp, #12]
    26c0:	4693      	mov	fp, r2
    26c2:	0c10      	lsrs	r0, r2, #16
    26c4:	0c0a      	lsrs	r2, r1, #16
    26c6:	4691      	mov	r9, r2
    26c8:	0409      	lsls	r1, r1, #16
    26ca:	465a      	mov	r2, fp
    26cc:	0c09      	lsrs	r1, r1, #16
    26ce:	464e      	mov	r6, r9
    26d0:	000d      	movs	r5, r1
    26d2:	0412      	lsls	r2, r2, #16
    26d4:	0c12      	lsrs	r2, r2, #16
    26d6:	4345      	muls	r5, r0
    26d8:	9105      	str	r1, [sp, #20]
    26da:	4351      	muls	r1, r2
    26dc:	4372      	muls	r2, r6
    26de:	4370      	muls	r0, r6
    26e0:	1952      	adds	r2, r2, r5
    26e2:	0c0e      	lsrs	r6, r1, #16
    26e4:	18b2      	adds	r2, r6, r2
    26e6:	4295      	cmp	r5, r2
    26e8:	d903      	bls.n	26f2 <__aeabi_ddiv+0x2de>
    26ea:	2580      	movs	r5, #128	; 0x80
    26ec:	026d      	lsls	r5, r5, #9
    26ee:	46ac      	mov	ip, r5
    26f0:	4460      	add	r0, ip
    26f2:	0c15      	lsrs	r5, r2, #16
    26f4:	0409      	lsls	r1, r1, #16
    26f6:	0412      	lsls	r2, r2, #16
    26f8:	0c09      	lsrs	r1, r1, #16
    26fa:	1828      	adds	r0, r5, r0
    26fc:	1852      	adds	r2, r2, r1
    26fe:	4283      	cmp	r3, r0
    2700:	d200      	bcs.n	2704 <__aeabi_ddiv+0x2f0>
    2702:	e0ce      	b.n	28a2 <__aeabi_ddiv+0x48e>
    2704:	d100      	bne.n	2708 <__aeabi_ddiv+0x2f4>
    2706:	e0c8      	b.n	289a <__aeabi_ddiv+0x486>
    2708:	1a1d      	subs	r5, r3, r0
    270a:	4653      	mov	r3, sl
    270c:	1a9e      	subs	r6, r3, r2
    270e:	45b2      	cmp	sl, r6
    2710:	4192      	sbcs	r2, r2
    2712:	4252      	negs	r2, r2
    2714:	1aab      	subs	r3, r5, r2
    2716:	469a      	mov	sl, r3
    2718:	4598      	cmp	r8, r3
    271a:	d100      	bne.n	271e <__aeabi_ddiv+0x30a>
    271c:	e117      	b.n	294e <__aeabi_ddiv+0x53a>
    271e:	0039      	movs	r1, r7
    2720:	0018      	movs	r0, r3
    2722:	f7ff fadb 	bl	1cdc <__udivsi3>
    2726:	9b01      	ldr	r3, [sp, #4]
    2728:	0005      	movs	r5, r0
    272a:	4343      	muls	r3, r0
    272c:	0039      	movs	r1, r7
    272e:	4650      	mov	r0, sl
    2730:	9304      	str	r3, [sp, #16]
    2732:	f7ff fb59 	bl	1de8 <__aeabi_uidivmod>
    2736:	9804      	ldr	r0, [sp, #16]
    2738:	040b      	lsls	r3, r1, #16
    273a:	0c31      	lsrs	r1, r6, #16
    273c:	4319      	orrs	r1, r3
    273e:	4288      	cmp	r0, r1
    2740:	d909      	bls.n	2756 <__aeabi_ddiv+0x342>
    2742:	4441      	add	r1, r8
    2744:	1e6b      	subs	r3, r5, #1
    2746:	4588      	cmp	r8, r1
    2748:	d900      	bls.n	274c <__aeabi_ddiv+0x338>
    274a:	e107      	b.n	295c <__aeabi_ddiv+0x548>
    274c:	4288      	cmp	r0, r1
    274e:	d800      	bhi.n	2752 <__aeabi_ddiv+0x33e>
    2750:	e104      	b.n	295c <__aeabi_ddiv+0x548>
    2752:	3d02      	subs	r5, #2
    2754:	4441      	add	r1, r8
    2756:	9b04      	ldr	r3, [sp, #16]
    2758:	1acb      	subs	r3, r1, r3
    275a:	0018      	movs	r0, r3
    275c:	0039      	movs	r1, r7
    275e:	9304      	str	r3, [sp, #16]
    2760:	f7ff fabc 	bl	1cdc <__udivsi3>
    2764:	9b01      	ldr	r3, [sp, #4]
    2766:	4682      	mov	sl, r0
    2768:	4343      	muls	r3, r0
    276a:	0039      	movs	r1, r7
    276c:	9804      	ldr	r0, [sp, #16]
    276e:	9301      	str	r3, [sp, #4]
    2770:	f7ff fb3a 	bl	1de8 <__aeabi_uidivmod>
    2774:	9801      	ldr	r0, [sp, #4]
    2776:	040b      	lsls	r3, r1, #16
    2778:	0431      	lsls	r1, r6, #16
    277a:	0c09      	lsrs	r1, r1, #16
    277c:	4319      	orrs	r1, r3
    277e:	4288      	cmp	r0, r1
    2780:	d90d      	bls.n	279e <__aeabi_ddiv+0x38a>
    2782:	4653      	mov	r3, sl
    2784:	4441      	add	r1, r8
    2786:	3b01      	subs	r3, #1
    2788:	4588      	cmp	r8, r1
    278a:	d900      	bls.n	278e <__aeabi_ddiv+0x37a>
    278c:	e0e8      	b.n	2960 <__aeabi_ddiv+0x54c>
    278e:	4288      	cmp	r0, r1
    2790:	d800      	bhi.n	2794 <__aeabi_ddiv+0x380>
    2792:	e0e5      	b.n	2960 <__aeabi_ddiv+0x54c>
    2794:	2302      	movs	r3, #2
    2796:	425b      	negs	r3, r3
    2798:	469c      	mov	ip, r3
    279a:	4441      	add	r1, r8
    279c:	44e2      	add	sl, ip
    279e:	9b01      	ldr	r3, [sp, #4]
    27a0:	042d      	lsls	r5, r5, #16
    27a2:	1ace      	subs	r6, r1, r3
    27a4:	4651      	mov	r1, sl
    27a6:	4329      	orrs	r1, r5
    27a8:	9d05      	ldr	r5, [sp, #20]
    27aa:	464f      	mov	r7, r9
    27ac:	002a      	movs	r2, r5
    27ae:	040b      	lsls	r3, r1, #16
    27b0:	0c08      	lsrs	r0, r1, #16
    27b2:	0c1b      	lsrs	r3, r3, #16
    27b4:	435a      	muls	r2, r3
    27b6:	4345      	muls	r5, r0
    27b8:	437b      	muls	r3, r7
    27ba:	4378      	muls	r0, r7
    27bc:	195b      	adds	r3, r3, r5
    27be:	0c17      	lsrs	r7, r2, #16
    27c0:	18fb      	adds	r3, r7, r3
    27c2:	429d      	cmp	r5, r3
    27c4:	d903      	bls.n	27ce <__aeabi_ddiv+0x3ba>
    27c6:	2580      	movs	r5, #128	; 0x80
    27c8:	026d      	lsls	r5, r5, #9
    27ca:	46ac      	mov	ip, r5
    27cc:	4460      	add	r0, ip
    27ce:	0c1d      	lsrs	r5, r3, #16
    27d0:	0412      	lsls	r2, r2, #16
    27d2:	041b      	lsls	r3, r3, #16
    27d4:	0c12      	lsrs	r2, r2, #16
    27d6:	1828      	adds	r0, r5, r0
    27d8:	189b      	adds	r3, r3, r2
    27da:	4286      	cmp	r6, r0
    27dc:	d200      	bcs.n	27e0 <__aeabi_ddiv+0x3cc>
    27de:	e093      	b.n	2908 <__aeabi_ddiv+0x4f4>
    27e0:	d100      	bne.n	27e4 <__aeabi_ddiv+0x3d0>
    27e2:	e08e      	b.n	2902 <__aeabi_ddiv+0x4ee>
    27e4:	2301      	movs	r3, #1
    27e6:	4319      	orrs	r1, r3
    27e8:	4ba0      	ldr	r3, [pc, #640]	; (2a6c <__aeabi_ddiv+0x658>)
    27ea:	18e3      	adds	r3, r4, r3
    27ec:	2b00      	cmp	r3, #0
    27ee:	dc00      	bgt.n	27f2 <__aeabi_ddiv+0x3de>
    27f0:	e099      	b.n	2926 <__aeabi_ddiv+0x512>
    27f2:	074a      	lsls	r2, r1, #29
    27f4:	d000      	beq.n	27f8 <__aeabi_ddiv+0x3e4>
    27f6:	e09e      	b.n	2936 <__aeabi_ddiv+0x522>
    27f8:	465a      	mov	r2, fp
    27fa:	01d2      	lsls	r2, r2, #7
    27fc:	d506      	bpl.n	280c <__aeabi_ddiv+0x3f8>
    27fe:	465a      	mov	r2, fp
    2800:	4b9b      	ldr	r3, [pc, #620]	; (2a70 <__aeabi_ddiv+0x65c>)
    2802:	401a      	ands	r2, r3
    2804:	2380      	movs	r3, #128	; 0x80
    2806:	4693      	mov	fp, r2
    2808:	00db      	lsls	r3, r3, #3
    280a:	18e3      	adds	r3, r4, r3
    280c:	4a99      	ldr	r2, [pc, #612]	; (2a74 <__aeabi_ddiv+0x660>)
    280e:	4293      	cmp	r3, r2
    2810:	dd68      	ble.n	28e4 <__aeabi_ddiv+0x4d0>
    2812:	2301      	movs	r3, #1
    2814:	9a02      	ldr	r2, [sp, #8]
    2816:	4c98      	ldr	r4, [pc, #608]	; (2a78 <__aeabi_ddiv+0x664>)
    2818:	401a      	ands	r2, r3
    281a:	2300      	movs	r3, #0
    281c:	4694      	mov	ip, r2
    281e:	4698      	mov	r8, r3
    2820:	2200      	movs	r2, #0
    2822:	e6c5      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2824:	2280      	movs	r2, #128	; 0x80
    2826:	464b      	mov	r3, r9
    2828:	0312      	lsls	r2, r2, #12
    282a:	4213      	tst	r3, r2
    282c:	d00a      	beq.n	2844 <__aeabi_ddiv+0x430>
    282e:	465b      	mov	r3, fp
    2830:	4213      	tst	r3, r2
    2832:	d106      	bne.n	2842 <__aeabi_ddiv+0x42e>
    2834:	431a      	orrs	r2, r3
    2836:	0312      	lsls	r2, r2, #12
    2838:	0b12      	lsrs	r2, r2, #12
    283a:	46ac      	mov	ip, r5
    283c:	4688      	mov	r8, r1
    283e:	4c8e      	ldr	r4, [pc, #568]	; (2a78 <__aeabi_ddiv+0x664>)
    2840:	e6b6      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2842:	464b      	mov	r3, r9
    2844:	431a      	orrs	r2, r3
    2846:	0312      	lsls	r2, r2, #12
    2848:	0b12      	lsrs	r2, r2, #12
    284a:	46bc      	mov	ip, r7
    284c:	4c8a      	ldr	r4, [pc, #552]	; (2a78 <__aeabi_ddiv+0x664>)
    284e:	e6af      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2850:	0003      	movs	r3, r0
    2852:	465a      	mov	r2, fp
    2854:	3b28      	subs	r3, #40	; 0x28
    2856:	409a      	lsls	r2, r3
    2858:	2300      	movs	r3, #0
    285a:	4691      	mov	r9, r2
    285c:	4698      	mov	r8, r3
    285e:	e657      	b.n	2510 <__aeabi_ddiv+0xfc>
    2860:	4658      	mov	r0, fp
    2862:	f000 ff0d 	bl	3680 <__clzsi2>
    2866:	3020      	adds	r0, #32
    2868:	e640      	b.n	24ec <__aeabi_ddiv+0xd8>
    286a:	0003      	movs	r3, r0
    286c:	4652      	mov	r2, sl
    286e:	3b28      	subs	r3, #40	; 0x28
    2870:	409a      	lsls	r2, r3
    2872:	2100      	movs	r1, #0
    2874:	4693      	mov	fp, r2
    2876:	e677      	b.n	2568 <__aeabi_ddiv+0x154>
    2878:	f000 ff02 	bl	3680 <__clzsi2>
    287c:	3020      	adds	r0, #32
    287e:	e65f      	b.n	2540 <__aeabi_ddiv+0x12c>
    2880:	4588      	cmp	r8, r1
    2882:	d200      	bcs.n	2886 <__aeabi_ddiv+0x472>
    2884:	e6c7      	b.n	2616 <__aeabi_ddiv+0x202>
    2886:	464b      	mov	r3, r9
    2888:	07de      	lsls	r6, r3, #31
    288a:	085d      	lsrs	r5, r3, #1
    288c:	4643      	mov	r3, r8
    288e:	085b      	lsrs	r3, r3, #1
    2890:	431e      	orrs	r6, r3
    2892:	4643      	mov	r3, r8
    2894:	07db      	lsls	r3, r3, #31
    2896:	469a      	mov	sl, r3
    2898:	e6c2      	b.n	2620 <__aeabi_ddiv+0x20c>
    289a:	2500      	movs	r5, #0
    289c:	4592      	cmp	sl, r2
    289e:	d300      	bcc.n	28a2 <__aeabi_ddiv+0x48e>
    28a0:	e733      	b.n	270a <__aeabi_ddiv+0x2f6>
    28a2:	9e03      	ldr	r6, [sp, #12]
    28a4:	4659      	mov	r1, fp
    28a6:	46b4      	mov	ip, r6
    28a8:	44e2      	add	sl, ip
    28aa:	45b2      	cmp	sl, r6
    28ac:	41ad      	sbcs	r5, r5
    28ae:	426d      	negs	r5, r5
    28b0:	4445      	add	r5, r8
    28b2:	18eb      	adds	r3, r5, r3
    28b4:	3901      	subs	r1, #1
    28b6:	4598      	cmp	r8, r3
    28b8:	d207      	bcs.n	28ca <__aeabi_ddiv+0x4b6>
    28ba:	4298      	cmp	r0, r3
    28bc:	d900      	bls.n	28c0 <__aeabi_ddiv+0x4ac>
    28be:	e07f      	b.n	29c0 <__aeabi_ddiv+0x5ac>
    28c0:	d100      	bne.n	28c4 <__aeabi_ddiv+0x4b0>
    28c2:	e0bc      	b.n	2a3e <__aeabi_ddiv+0x62a>
    28c4:	1a1d      	subs	r5, r3, r0
    28c6:	468b      	mov	fp, r1
    28c8:	e71f      	b.n	270a <__aeabi_ddiv+0x2f6>
    28ca:	4598      	cmp	r8, r3
    28cc:	d1fa      	bne.n	28c4 <__aeabi_ddiv+0x4b0>
    28ce:	9d03      	ldr	r5, [sp, #12]
    28d0:	4555      	cmp	r5, sl
    28d2:	d9f2      	bls.n	28ba <__aeabi_ddiv+0x4a6>
    28d4:	4643      	mov	r3, r8
    28d6:	468b      	mov	fp, r1
    28d8:	1a1d      	subs	r5, r3, r0
    28da:	e716      	b.n	270a <__aeabi_ddiv+0x2f6>
    28dc:	469b      	mov	fp, r3
    28de:	e6ca      	b.n	2676 <__aeabi_ddiv+0x262>
    28e0:	0015      	movs	r5, r2
    28e2:	e6e7      	b.n	26b4 <__aeabi_ddiv+0x2a0>
    28e4:	465a      	mov	r2, fp
    28e6:	08c9      	lsrs	r1, r1, #3
    28e8:	0752      	lsls	r2, r2, #29
    28ea:	430a      	orrs	r2, r1
    28ec:	055b      	lsls	r3, r3, #21
    28ee:	4690      	mov	r8, r2
    28f0:	0d5c      	lsrs	r4, r3, #21
    28f2:	465a      	mov	r2, fp
    28f4:	2301      	movs	r3, #1
    28f6:	9902      	ldr	r1, [sp, #8]
    28f8:	0252      	lsls	r2, r2, #9
    28fa:	4019      	ands	r1, r3
    28fc:	0b12      	lsrs	r2, r2, #12
    28fe:	468c      	mov	ip, r1
    2900:	e656      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2902:	2b00      	cmp	r3, #0
    2904:	d100      	bne.n	2908 <__aeabi_ddiv+0x4f4>
    2906:	e76f      	b.n	27e8 <__aeabi_ddiv+0x3d4>
    2908:	4446      	add	r6, r8
    290a:	1e4a      	subs	r2, r1, #1
    290c:	45b0      	cmp	r8, r6
    290e:	d929      	bls.n	2964 <__aeabi_ddiv+0x550>
    2910:	0011      	movs	r1, r2
    2912:	4286      	cmp	r6, r0
    2914:	d000      	beq.n	2918 <__aeabi_ddiv+0x504>
    2916:	e765      	b.n	27e4 <__aeabi_ddiv+0x3d0>
    2918:	9a03      	ldr	r2, [sp, #12]
    291a:	4293      	cmp	r3, r2
    291c:	d000      	beq.n	2920 <__aeabi_ddiv+0x50c>
    291e:	e761      	b.n	27e4 <__aeabi_ddiv+0x3d0>
    2920:	e762      	b.n	27e8 <__aeabi_ddiv+0x3d4>
    2922:	2101      	movs	r1, #1
    2924:	4249      	negs	r1, r1
    2926:	2001      	movs	r0, #1
    2928:	1ac2      	subs	r2, r0, r3
    292a:	2a38      	cmp	r2, #56	; 0x38
    292c:	dd21      	ble.n	2972 <__aeabi_ddiv+0x55e>
    292e:	9b02      	ldr	r3, [sp, #8]
    2930:	4003      	ands	r3, r0
    2932:	469c      	mov	ip, r3
    2934:	e638      	b.n	25a8 <__aeabi_ddiv+0x194>
    2936:	220f      	movs	r2, #15
    2938:	400a      	ands	r2, r1
    293a:	2a04      	cmp	r2, #4
    293c:	d100      	bne.n	2940 <__aeabi_ddiv+0x52c>
    293e:	e75b      	b.n	27f8 <__aeabi_ddiv+0x3e4>
    2940:	000a      	movs	r2, r1
    2942:	1d11      	adds	r1, r2, #4
    2944:	4291      	cmp	r1, r2
    2946:	4192      	sbcs	r2, r2
    2948:	4252      	negs	r2, r2
    294a:	4493      	add	fp, r2
    294c:	e754      	b.n	27f8 <__aeabi_ddiv+0x3e4>
    294e:	4b47      	ldr	r3, [pc, #284]	; (2a6c <__aeabi_ddiv+0x658>)
    2950:	18e3      	adds	r3, r4, r3
    2952:	2b00      	cmp	r3, #0
    2954:	dde5      	ble.n	2922 <__aeabi_ddiv+0x50e>
    2956:	2201      	movs	r2, #1
    2958:	4252      	negs	r2, r2
    295a:	e7f2      	b.n	2942 <__aeabi_ddiv+0x52e>
    295c:	001d      	movs	r5, r3
    295e:	e6fa      	b.n	2756 <__aeabi_ddiv+0x342>
    2960:	469a      	mov	sl, r3
    2962:	e71c      	b.n	279e <__aeabi_ddiv+0x38a>
    2964:	42b0      	cmp	r0, r6
    2966:	d839      	bhi.n	29dc <__aeabi_ddiv+0x5c8>
    2968:	d06e      	beq.n	2a48 <__aeabi_ddiv+0x634>
    296a:	0011      	movs	r1, r2
    296c:	e73a      	b.n	27e4 <__aeabi_ddiv+0x3d0>
    296e:	9302      	str	r3, [sp, #8]
    2970:	e73a      	b.n	27e8 <__aeabi_ddiv+0x3d4>
    2972:	2a1f      	cmp	r2, #31
    2974:	dc3c      	bgt.n	29f0 <__aeabi_ddiv+0x5dc>
    2976:	2320      	movs	r3, #32
    2978:	1a9b      	subs	r3, r3, r2
    297a:	000c      	movs	r4, r1
    297c:	4658      	mov	r0, fp
    297e:	4099      	lsls	r1, r3
    2980:	4098      	lsls	r0, r3
    2982:	1e4b      	subs	r3, r1, #1
    2984:	4199      	sbcs	r1, r3
    2986:	465b      	mov	r3, fp
    2988:	40d4      	lsrs	r4, r2
    298a:	40d3      	lsrs	r3, r2
    298c:	4320      	orrs	r0, r4
    298e:	4308      	orrs	r0, r1
    2990:	001a      	movs	r2, r3
    2992:	0743      	lsls	r3, r0, #29
    2994:	d009      	beq.n	29aa <__aeabi_ddiv+0x596>
    2996:	230f      	movs	r3, #15
    2998:	4003      	ands	r3, r0
    299a:	2b04      	cmp	r3, #4
    299c:	d005      	beq.n	29aa <__aeabi_ddiv+0x596>
    299e:	0001      	movs	r1, r0
    29a0:	1d08      	adds	r0, r1, #4
    29a2:	4288      	cmp	r0, r1
    29a4:	419b      	sbcs	r3, r3
    29a6:	425b      	negs	r3, r3
    29a8:	18d2      	adds	r2, r2, r3
    29aa:	0213      	lsls	r3, r2, #8
    29ac:	d53a      	bpl.n	2a24 <__aeabi_ddiv+0x610>
    29ae:	2301      	movs	r3, #1
    29b0:	9a02      	ldr	r2, [sp, #8]
    29b2:	2401      	movs	r4, #1
    29b4:	401a      	ands	r2, r3
    29b6:	2300      	movs	r3, #0
    29b8:	4694      	mov	ip, r2
    29ba:	4698      	mov	r8, r3
    29bc:	2200      	movs	r2, #0
    29be:	e5f7      	b.n	25b0 <__aeabi_ddiv+0x19c>
    29c0:	2102      	movs	r1, #2
    29c2:	4249      	negs	r1, r1
    29c4:	468c      	mov	ip, r1
    29c6:	9d03      	ldr	r5, [sp, #12]
    29c8:	44e3      	add	fp, ip
    29ca:	46ac      	mov	ip, r5
    29cc:	44e2      	add	sl, ip
    29ce:	45aa      	cmp	sl, r5
    29d0:	41ad      	sbcs	r5, r5
    29d2:	426d      	negs	r5, r5
    29d4:	4445      	add	r5, r8
    29d6:	18ed      	adds	r5, r5, r3
    29d8:	1a2d      	subs	r5, r5, r0
    29da:	e696      	b.n	270a <__aeabi_ddiv+0x2f6>
    29dc:	1e8a      	subs	r2, r1, #2
    29de:	9903      	ldr	r1, [sp, #12]
    29e0:	004d      	lsls	r5, r1, #1
    29e2:	428d      	cmp	r5, r1
    29e4:	4189      	sbcs	r1, r1
    29e6:	4249      	negs	r1, r1
    29e8:	4441      	add	r1, r8
    29ea:	1876      	adds	r6, r6, r1
    29ec:	9503      	str	r5, [sp, #12]
    29ee:	e78f      	b.n	2910 <__aeabi_ddiv+0x4fc>
    29f0:	201f      	movs	r0, #31
    29f2:	4240      	negs	r0, r0
    29f4:	1ac3      	subs	r3, r0, r3
    29f6:	4658      	mov	r0, fp
    29f8:	40d8      	lsrs	r0, r3
    29fa:	0003      	movs	r3, r0
    29fc:	2a20      	cmp	r2, #32
    29fe:	d028      	beq.n	2a52 <__aeabi_ddiv+0x63e>
    2a00:	2040      	movs	r0, #64	; 0x40
    2a02:	465d      	mov	r5, fp
    2a04:	1a82      	subs	r2, r0, r2
    2a06:	4095      	lsls	r5, r2
    2a08:	4329      	orrs	r1, r5
    2a0a:	1e4a      	subs	r2, r1, #1
    2a0c:	4191      	sbcs	r1, r2
    2a0e:	4319      	orrs	r1, r3
    2a10:	2307      	movs	r3, #7
    2a12:	2200      	movs	r2, #0
    2a14:	400b      	ands	r3, r1
    2a16:	d009      	beq.n	2a2c <__aeabi_ddiv+0x618>
    2a18:	230f      	movs	r3, #15
    2a1a:	2200      	movs	r2, #0
    2a1c:	400b      	ands	r3, r1
    2a1e:	0008      	movs	r0, r1
    2a20:	2b04      	cmp	r3, #4
    2a22:	d1bd      	bne.n	29a0 <__aeabi_ddiv+0x58c>
    2a24:	0001      	movs	r1, r0
    2a26:	0753      	lsls	r3, r2, #29
    2a28:	0252      	lsls	r2, r2, #9
    2a2a:	0b12      	lsrs	r2, r2, #12
    2a2c:	08c9      	lsrs	r1, r1, #3
    2a2e:	4319      	orrs	r1, r3
    2a30:	2301      	movs	r3, #1
    2a32:	4688      	mov	r8, r1
    2a34:	9902      	ldr	r1, [sp, #8]
    2a36:	2400      	movs	r4, #0
    2a38:	4019      	ands	r1, r3
    2a3a:	468c      	mov	ip, r1
    2a3c:	e5b8      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2a3e:	4552      	cmp	r2, sl
    2a40:	d8be      	bhi.n	29c0 <__aeabi_ddiv+0x5ac>
    2a42:	468b      	mov	fp, r1
    2a44:	2500      	movs	r5, #0
    2a46:	e660      	b.n	270a <__aeabi_ddiv+0x2f6>
    2a48:	9d03      	ldr	r5, [sp, #12]
    2a4a:	429d      	cmp	r5, r3
    2a4c:	d3c6      	bcc.n	29dc <__aeabi_ddiv+0x5c8>
    2a4e:	0011      	movs	r1, r2
    2a50:	e762      	b.n	2918 <__aeabi_ddiv+0x504>
    2a52:	2500      	movs	r5, #0
    2a54:	e7d8      	b.n	2a08 <__aeabi_ddiv+0x5f4>
    2a56:	2280      	movs	r2, #128	; 0x80
    2a58:	465b      	mov	r3, fp
    2a5a:	0312      	lsls	r2, r2, #12
    2a5c:	431a      	orrs	r2, r3
    2a5e:	9b01      	ldr	r3, [sp, #4]
    2a60:	0312      	lsls	r2, r2, #12
    2a62:	0b12      	lsrs	r2, r2, #12
    2a64:	469c      	mov	ip, r3
    2a66:	4688      	mov	r8, r1
    2a68:	4c03      	ldr	r4, [pc, #12]	; (2a78 <__aeabi_ddiv+0x664>)
    2a6a:	e5a1      	b.n	25b0 <__aeabi_ddiv+0x19c>
    2a6c:	000003ff 	.word	0x000003ff
    2a70:	feffffff 	.word	0xfeffffff
    2a74:	000007fe 	.word	0x000007fe
    2a78:	000007ff 	.word	0x000007ff

00002a7c <__aeabi_dmul>:
    2a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a7e:	4657      	mov	r7, sl
    2a80:	4645      	mov	r5, r8
    2a82:	46de      	mov	lr, fp
    2a84:	464e      	mov	r6, r9
    2a86:	b5e0      	push	{r5, r6, r7, lr}
    2a88:	030c      	lsls	r4, r1, #12
    2a8a:	4698      	mov	r8, r3
    2a8c:	004e      	lsls	r6, r1, #1
    2a8e:	0b23      	lsrs	r3, r4, #12
    2a90:	b087      	sub	sp, #28
    2a92:	0007      	movs	r7, r0
    2a94:	4692      	mov	sl, r2
    2a96:	469b      	mov	fp, r3
    2a98:	0d76      	lsrs	r6, r6, #21
    2a9a:	0fcd      	lsrs	r5, r1, #31
    2a9c:	2e00      	cmp	r6, #0
    2a9e:	d06b      	beq.n	2b78 <__aeabi_dmul+0xfc>
    2aa0:	4b6d      	ldr	r3, [pc, #436]	; (2c58 <__aeabi_dmul+0x1dc>)
    2aa2:	429e      	cmp	r6, r3
    2aa4:	d035      	beq.n	2b12 <__aeabi_dmul+0x96>
    2aa6:	2480      	movs	r4, #128	; 0x80
    2aa8:	465b      	mov	r3, fp
    2aaa:	0f42      	lsrs	r2, r0, #29
    2aac:	0424      	lsls	r4, r4, #16
    2aae:	00db      	lsls	r3, r3, #3
    2ab0:	4314      	orrs	r4, r2
    2ab2:	431c      	orrs	r4, r3
    2ab4:	00c3      	lsls	r3, r0, #3
    2ab6:	4699      	mov	r9, r3
    2ab8:	4b68      	ldr	r3, [pc, #416]	; (2c5c <__aeabi_dmul+0x1e0>)
    2aba:	46a3      	mov	fp, r4
    2abc:	469c      	mov	ip, r3
    2abe:	2300      	movs	r3, #0
    2ac0:	2700      	movs	r7, #0
    2ac2:	4466      	add	r6, ip
    2ac4:	9302      	str	r3, [sp, #8]
    2ac6:	4643      	mov	r3, r8
    2ac8:	031c      	lsls	r4, r3, #12
    2aca:	005a      	lsls	r2, r3, #1
    2acc:	0fdb      	lsrs	r3, r3, #31
    2ace:	4650      	mov	r0, sl
    2ad0:	0b24      	lsrs	r4, r4, #12
    2ad2:	0d52      	lsrs	r2, r2, #21
    2ad4:	4698      	mov	r8, r3
    2ad6:	d100      	bne.n	2ada <__aeabi_dmul+0x5e>
    2ad8:	e076      	b.n	2bc8 <__aeabi_dmul+0x14c>
    2ada:	4b5f      	ldr	r3, [pc, #380]	; (2c58 <__aeabi_dmul+0x1dc>)
    2adc:	429a      	cmp	r2, r3
    2ade:	d06d      	beq.n	2bbc <__aeabi_dmul+0x140>
    2ae0:	2380      	movs	r3, #128	; 0x80
    2ae2:	0f41      	lsrs	r1, r0, #29
    2ae4:	041b      	lsls	r3, r3, #16
    2ae6:	430b      	orrs	r3, r1
    2ae8:	495c      	ldr	r1, [pc, #368]	; (2c5c <__aeabi_dmul+0x1e0>)
    2aea:	00e4      	lsls	r4, r4, #3
    2aec:	468c      	mov	ip, r1
    2aee:	431c      	orrs	r4, r3
    2af0:	00c3      	lsls	r3, r0, #3
    2af2:	2000      	movs	r0, #0
    2af4:	4462      	add	r2, ip
    2af6:	4641      	mov	r1, r8
    2af8:	18b6      	adds	r6, r6, r2
    2afa:	4069      	eors	r1, r5
    2afc:	1c72      	adds	r2, r6, #1
    2afe:	9101      	str	r1, [sp, #4]
    2b00:	4694      	mov	ip, r2
    2b02:	4307      	orrs	r7, r0
    2b04:	2f0f      	cmp	r7, #15
    2b06:	d900      	bls.n	2b0a <__aeabi_dmul+0x8e>
    2b08:	e0b0      	b.n	2c6c <__aeabi_dmul+0x1f0>
    2b0a:	4a55      	ldr	r2, [pc, #340]	; (2c60 <__aeabi_dmul+0x1e4>)
    2b0c:	00bf      	lsls	r7, r7, #2
    2b0e:	59d2      	ldr	r2, [r2, r7]
    2b10:	4697      	mov	pc, r2
    2b12:	465b      	mov	r3, fp
    2b14:	4303      	orrs	r3, r0
    2b16:	4699      	mov	r9, r3
    2b18:	d000      	beq.n	2b1c <__aeabi_dmul+0xa0>
    2b1a:	e087      	b.n	2c2c <__aeabi_dmul+0x1b0>
    2b1c:	2300      	movs	r3, #0
    2b1e:	469b      	mov	fp, r3
    2b20:	3302      	adds	r3, #2
    2b22:	2708      	movs	r7, #8
    2b24:	9302      	str	r3, [sp, #8]
    2b26:	e7ce      	b.n	2ac6 <__aeabi_dmul+0x4a>
    2b28:	4642      	mov	r2, r8
    2b2a:	9201      	str	r2, [sp, #4]
    2b2c:	2802      	cmp	r0, #2
    2b2e:	d067      	beq.n	2c00 <__aeabi_dmul+0x184>
    2b30:	2803      	cmp	r0, #3
    2b32:	d100      	bne.n	2b36 <__aeabi_dmul+0xba>
    2b34:	e20e      	b.n	2f54 <__aeabi_dmul+0x4d8>
    2b36:	2801      	cmp	r0, #1
    2b38:	d000      	beq.n	2b3c <__aeabi_dmul+0xc0>
    2b3a:	e162      	b.n	2e02 <__aeabi_dmul+0x386>
    2b3c:	2300      	movs	r3, #0
    2b3e:	2400      	movs	r4, #0
    2b40:	2200      	movs	r2, #0
    2b42:	4699      	mov	r9, r3
    2b44:	9901      	ldr	r1, [sp, #4]
    2b46:	4001      	ands	r1, r0
    2b48:	b2cd      	uxtb	r5, r1
    2b4a:	2100      	movs	r1, #0
    2b4c:	0312      	lsls	r2, r2, #12
    2b4e:	0d0b      	lsrs	r3, r1, #20
    2b50:	0b12      	lsrs	r2, r2, #12
    2b52:	051b      	lsls	r3, r3, #20
    2b54:	4313      	orrs	r3, r2
    2b56:	4a43      	ldr	r2, [pc, #268]	; (2c64 <__aeabi_dmul+0x1e8>)
    2b58:	0524      	lsls	r4, r4, #20
    2b5a:	4013      	ands	r3, r2
    2b5c:	431c      	orrs	r4, r3
    2b5e:	0064      	lsls	r4, r4, #1
    2b60:	07ed      	lsls	r5, r5, #31
    2b62:	0864      	lsrs	r4, r4, #1
    2b64:	432c      	orrs	r4, r5
    2b66:	4648      	mov	r0, r9
    2b68:	0021      	movs	r1, r4
    2b6a:	b007      	add	sp, #28
    2b6c:	bc3c      	pop	{r2, r3, r4, r5}
    2b6e:	4690      	mov	r8, r2
    2b70:	4699      	mov	r9, r3
    2b72:	46a2      	mov	sl, r4
    2b74:	46ab      	mov	fp, r5
    2b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b78:	4303      	orrs	r3, r0
    2b7a:	4699      	mov	r9, r3
    2b7c:	d04f      	beq.n	2c1e <__aeabi_dmul+0x1a2>
    2b7e:	465b      	mov	r3, fp
    2b80:	2b00      	cmp	r3, #0
    2b82:	d100      	bne.n	2b86 <__aeabi_dmul+0x10a>
    2b84:	e189      	b.n	2e9a <__aeabi_dmul+0x41e>
    2b86:	4658      	mov	r0, fp
    2b88:	f000 fd7a 	bl	3680 <__clzsi2>
    2b8c:	0003      	movs	r3, r0
    2b8e:	3b0b      	subs	r3, #11
    2b90:	2b1c      	cmp	r3, #28
    2b92:	dd00      	ble.n	2b96 <__aeabi_dmul+0x11a>
    2b94:	e17a      	b.n	2e8c <__aeabi_dmul+0x410>
    2b96:	221d      	movs	r2, #29
    2b98:	1ad3      	subs	r3, r2, r3
    2b9a:	003a      	movs	r2, r7
    2b9c:	0001      	movs	r1, r0
    2b9e:	465c      	mov	r4, fp
    2ba0:	40da      	lsrs	r2, r3
    2ba2:	3908      	subs	r1, #8
    2ba4:	408c      	lsls	r4, r1
    2ba6:	0013      	movs	r3, r2
    2ba8:	408f      	lsls	r7, r1
    2baa:	4323      	orrs	r3, r4
    2bac:	469b      	mov	fp, r3
    2bae:	46b9      	mov	r9, r7
    2bb0:	2300      	movs	r3, #0
    2bb2:	4e2d      	ldr	r6, [pc, #180]	; (2c68 <__aeabi_dmul+0x1ec>)
    2bb4:	2700      	movs	r7, #0
    2bb6:	1a36      	subs	r6, r6, r0
    2bb8:	9302      	str	r3, [sp, #8]
    2bba:	e784      	b.n	2ac6 <__aeabi_dmul+0x4a>
    2bbc:	4653      	mov	r3, sl
    2bbe:	4323      	orrs	r3, r4
    2bc0:	d12a      	bne.n	2c18 <__aeabi_dmul+0x19c>
    2bc2:	2400      	movs	r4, #0
    2bc4:	2002      	movs	r0, #2
    2bc6:	e796      	b.n	2af6 <__aeabi_dmul+0x7a>
    2bc8:	4653      	mov	r3, sl
    2bca:	4323      	orrs	r3, r4
    2bcc:	d020      	beq.n	2c10 <__aeabi_dmul+0x194>
    2bce:	2c00      	cmp	r4, #0
    2bd0:	d100      	bne.n	2bd4 <__aeabi_dmul+0x158>
    2bd2:	e157      	b.n	2e84 <__aeabi_dmul+0x408>
    2bd4:	0020      	movs	r0, r4
    2bd6:	f000 fd53 	bl	3680 <__clzsi2>
    2bda:	0003      	movs	r3, r0
    2bdc:	3b0b      	subs	r3, #11
    2bde:	2b1c      	cmp	r3, #28
    2be0:	dd00      	ble.n	2be4 <__aeabi_dmul+0x168>
    2be2:	e149      	b.n	2e78 <__aeabi_dmul+0x3fc>
    2be4:	211d      	movs	r1, #29
    2be6:	1acb      	subs	r3, r1, r3
    2be8:	4651      	mov	r1, sl
    2bea:	0002      	movs	r2, r0
    2bec:	40d9      	lsrs	r1, r3
    2bee:	4653      	mov	r3, sl
    2bf0:	3a08      	subs	r2, #8
    2bf2:	4094      	lsls	r4, r2
    2bf4:	4093      	lsls	r3, r2
    2bf6:	430c      	orrs	r4, r1
    2bf8:	4a1b      	ldr	r2, [pc, #108]	; (2c68 <__aeabi_dmul+0x1ec>)
    2bfa:	1a12      	subs	r2, r2, r0
    2bfc:	2000      	movs	r0, #0
    2bfe:	e77a      	b.n	2af6 <__aeabi_dmul+0x7a>
    2c00:	2501      	movs	r5, #1
    2c02:	9b01      	ldr	r3, [sp, #4]
    2c04:	4c14      	ldr	r4, [pc, #80]	; (2c58 <__aeabi_dmul+0x1dc>)
    2c06:	401d      	ands	r5, r3
    2c08:	2300      	movs	r3, #0
    2c0a:	2200      	movs	r2, #0
    2c0c:	4699      	mov	r9, r3
    2c0e:	e79c      	b.n	2b4a <__aeabi_dmul+0xce>
    2c10:	2400      	movs	r4, #0
    2c12:	2200      	movs	r2, #0
    2c14:	2001      	movs	r0, #1
    2c16:	e76e      	b.n	2af6 <__aeabi_dmul+0x7a>
    2c18:	4653      	mov	r3, sl
    2c1a:	2003      	movs	r0, #3
    2c1c:	e76b      	b.n	2af6 <__aeabi_dmul+0x7a>
    2c1e:	2300      	movs	r3, #0
    2c20:	469b      	mov	fp, r3
    2c22:	3301      	adds	r3, #1
    2c24:	2704      	movs	r7, #4
    2c26:	2600      	movs	r6, #0
    2c28:	9302      	str	r3, [sp, #8]
    2c2a:	e74c      	b.n	2ac6 <__aeabi_dmul+0x4a>
    2c2c:	2303      	movs	r3, #3
    2c2e:	4681      	mov	r9, r0
    2c30:	270c      	movs	r7, #12
    2c32:	9302      	str	r3, [sp, #8]
    2c34:	e747      	b.n	2ac6 <__aeabi_dmul+0x4a>
    2c36:	2280      	movs	r2, #128	; 0x80
    2c38:	2300      	movs	r3, #0
    2c3a:	2500      	movs	r5, #0
    2c3c:	0312      	lsls	r2, r2, #12
    2c3e:	4699      	mov	r9, r3
    2c40:	4c05      	ldr	r4, [pc, #20]	; (2c58 <__aeabi_dmul+0x1dc>)
    2c42:	e782      	b.n	2b4a <__aeabi_dmul+0xce>
    2c44:	465c      	mov	r4, fp
    2c46:	464b      	mov	r3, r9
    2c48:	9802      	ldr	r0, [sp, #8]
    2c4a:	e76f      	b.n	2b2c <__aeabi_dmul+0xb0>
    2c4c:	465c      	mov	r4, fp
    2c4e:	464b      	mov	r3, r9
    2c50:	9501      	str	r5, [sp, #4]
    2c52:	9802      	ldr	r0, [sp, #8]
    2c54:	e76a      	b.n	2b2c <__aeabi_dmul+0xb0>
    2c56:	46c0      	nop			; (mov r8, r8)
    2c58:	000007ff 	.word	0x000007ff
    2c5c:	fffffc01 	.word	0xfffffc01
    2c60:	0000390c 	.word	0x0000390c
    2c64:	800fffff 	.word	0x800fffff
    2c68:	fffffc0d 	.word	0xfffffc0d
    2c6c:	464a      	mov	r2, r9
    2c6e:	4649      	mov	r1, r9
    2c70:	0c17      	lsrs	r7, r2, #16
    2c72:	0c1a      	lsrs	r2, r3, #16
    2c74:	041b      	lsls	r3, r3, #16
    2c76:	0c1b      	lsrs	r3, r3, #16
    2c78:	0408      	lsls	r0, r1, #16
    2c7a:	0019      	movs	r1, r3
    2c7c:	0c00      	lsrs	r0, r0, #16
    2c7e:	4341      	muls	r1, r0
    2c80:	0015      	movs	r5, r2
    2c82:	4688      	mov	r8, r1
    2c84:	0019      	movs	r1, r3
    2c86:	437d      	muls	r5, r7
    2c88:	4379      	muls	r1, r7
    2c8a:	9503      	str	r5, [sp, #12]
    2c8c:	4689      	mov	r9, r1
    2c8e:	0029      	movs	r1, r5
    2c90:	0015      	movs	r5, r2
    2c92:	4345      	muls	r5, r0
    2c94:	444d      	add	r5, r9
    2c96:	9502      	str	r5, [sp, #8]
    2c98:	4645      	mov	r5, r8
    2c9a:	0c2d      	lsrs	r5, r5, #16
    2c9c:	46aa      	mov	sl, r5
    2c9e:	9d02      	ldr	r5, [sp, #8]
    2ca0:	4455      	add	r5, sl
    2ca2:	45a9      	cmp	r9, r5
    2ca4:	d906      	bls.n	2cb4 <__aeabi_dmul+0x238>
    2ca6:	468a      	mov	sl, r1
    2ca8:	2180      	movs	r1, #128	; 0x80
    2caa:	0249      	lsls	r1, r1, #9
    2cac:	4689      	mov	r9, r1
    2cae:	44ca      	add	sl, r9
    2cb0:	4651      	mov	r1, sl
    2cb2:	9103      	str	r1, [sp, #12]
    2cb4:	0c29      	lsrs	r1, r5, #16
    2cb6:	9104      	str	r1, [sp, #16]
    2cb8:	4641      	mov	r1, r8
    2cba:	0409      	lsls	r1, r1, #16
    2cbc:	042d      	lsls	r5, r5, #16
    2cbe:	0c09      	lsrs	r1, r1, #16
    2cc0:	4688      	mov	r8, r1
    2cc2:	0029      	movs	r1, r5
    2cc4:	0c25      	lsrs	r5, r4, #16
    2cc6:	0424      	lsls	r4, r4, #16
    2cc8:	4441      	add	r1, r8
    2cca:	0c24      	lsrs	r4, r4, #16
    2ccc:	9105      	str	r1, [sp, #20]
    2cce:	0021      	movs	r1, r4
    2cd0:	4341      	muls	r1, r0
    2cd2:	4688      	mov	r8, r1
    2cd4:	0021      	movs	r1, r4
    2cd6:	4379      	muls	r1, r7
    2cd8:	468a      	mov	sl, r1
    2cda:	4368      	muls	r0, r5
    2cdc:	4641      	mov	r1, r8
    2cde:	4450      	add	r0, sl
    2ce0:	4681      	mov	r9, r0
    2ce2:	0c08      	lsrs	r0, r1, #16
    2ce4:	4448      	add	r0, r9
    2ce6:	436f      	muls	r7, r5
    2ce8:	4582      	cmp	sl, r0
    2cea:	d903      	bls.n	2cf4 <__aeabi_dmul+0x278>
    2cec:	2180      	movs	r1, #128	; 0x80
    2cee:	0249      	lsls	r1, r1, #9
    2cf0:	4689      	mov	r9, r1
    2cf2:	444f      	add	r7, r9
    2cf4:	0c01      	lsrs	r1, r0, #16
    2cf6:	4689      	mov	r9, r1
    2cf8:	0039      	movs	r1, r7
    2cfa:	4449      	add	r1, r9
    2cfc:	9102      	str	r1, [sp, #8]
    2cfe:	4641      	mov	r1, r8
    2d00:	040f      	lsls	r7, r1, #16
    2d02:	9904      	ldr	r1, [sp, #16]
    2d04:	0c3f      	lsrs	r7, r7, #16
    2d06:	4688      	mov	r8, r1
    2d08:	0400      	lsls	r0, r0, #16
    2d0a:	19c0      	adds	r0, r0, r7
    2d0c:	4480      	add	r8, r0
    2d0e:	4641      	mov	r1, r8
    2d10:	9104      	str	r1, [sp, #16]
    2d12:	4659      	mov	r1, fp
    2d14:	0c0f      	lsrs	r7, r1, #16
    2d16:	0409      	lsls	r1, r1, #16
    2d18:	0c09      	lsrs	r1, r1, #16
    2d1a:	4688      	mov	r8, r1
    2d1c:	4359      	muls	r1, r3
    2d1e:	468a      	mov	sl, r1
    2d20:	0039      	movs	r1, r7
    2d22:	4351      	muls	r1, r2
    2d24:	4689      	mov	r9, r1
    2d26:	4641      	mov	r1, r8
    2d28:	434a      	muls	r2, r1
    2d2a:	4651      	mov	r1, sl
    2d2c:	0c09      	lsrs	r1, r1, #16
    2d2e:	468b      	mov	fp, r1
    2d30:	437b      	muls	r3, r7
    2d32:	18d2      	adds	r2, r2, r3
    2d34:	445a      	add	r2, fp
    2d36:	4293      	cmp	r3, r2
    2d38:	d903      	bls.n	2d42 <__aeabi_dmul+0x2c6>
    2d3a:	2380      	movs	r3, #128	; 0x80
    2d3c:	025b      	lsls	r3, r3, #9
    2d3e:	469b      	mov	fp, r3
    2d40:	44d9      	add	r9, fp
    2d42:	4651      	mov	r1, sl
    2d44:	0409      	lsls	r1, r1, #16
    2d46:	0c09      	lsrs	r1, r1, #16
    2d48:	468a      	mov	sl, r1
    2d4a:	4641      	mov	r1, r8
    2d4c:	4361      	muls	r1, r4
    2d4e:	437c      	muls	r4, r7
    2d50:	0c13      	lsrs	r3, r2, #16
    2d52:	0412      	lsls	r2, r2, #16
    2d54:	444b      	add	r3, r9
    2d56:	4452      	add	r2, sl
    2d58:	46a1      	mov	r9, r4
    2d5a:	468a      	mov	sl, r1
    2d5c:	003c      	movs	r4, r7
    2d5e:	4641      	mov	r1, r8
    2d60:	436c      	muls	r4, r5
    2d62:	434d      	muls	r5, r1
    2d64:	4651      	mov	r1, sl
    2d66:	444d      	add	r5, r9
    2d68:	0c0f      	lsrs	r7, r1, #16
    2d6a:	197d      	adds	r5, r7, r5
    2d6c:	45a9      	cmp	r9, r5
    2d6e:	d903      	bls.n	2d78 <__aeabi_dmul+0x2fc>
    2d70:	2180      	movs	r1, #128	; 0x80
    2d72:	0249      	lsls	r1, r1, #9
    2d74:	4688      	mov	r8, r1
    2d76:	4444      	add	r4, r8
    2d78:	9f04      	ldr	r7, [sp, #16]
    2d7a:	9903      	ldr	r1, [sp, #12]
    2d7c:	46b8      	mov	r8, r7
    2d7e:	4441      	add	r1, r8
    2d80:	468b      	mov	fp, r1
    2d82:	4583      	cmp	fp, r0
    2d84:	4180      	sbcs	r0, r0
    2d86:	4241      	negs	r1, r0
    2d88:	4688      	mov	r8, r1
    2d8a:	4651      	mov	r1, sl
    2d8c:	0408      	lsls	r0, r1, #16
    2d8e:	042f      	lsls	r7, r5, #16
    2d90:	0c00      	lsrs	r0, r0, #16
    2d92:	183f      	adds	r7, r7, r0
    2d94:	4658      	mov	r0, fp
    2d96:	9902      	ldr	r1, [sp, #8]
    2d98:	1810      	adds	r0, r2, r0
    2d9a:	4689      	mov	r9, r1
    2d9c:	4290      	cmp	r0, r2
    2d9e:	4192      	sbcs	r2, r2
    2da0:	444f      	add	r7, r9
    2da2:	46ba      	mov	sl, r7
    2da4:	4252      	negs	r2, r2
    2da6:	4699      	mov	r9, r3
    2da8:	4693      	mov	fp, r2
    2daa:	44c2      	add	sl, r8
    2dac:	44d1      	add	r9, sl
    2dae:	44cb      	add	fp, r9
    2db0:	428f      	cmp	r7, r1
    2db2:	41bf      	sbcs	r7, r7
    2db4:	45c2      	cmp	sl, r8
    2db6:	4189      	sbcs	r1, r1
    2db8:	4599      	cmp	r9, r3
    2dba:	419b      	sbcs	r3, r3
    2dbc:	4593      	cmp	fp, r2
    2dbe:	4192      	sbcs	r2, r2
    2dc0:	427f      	negs	r7, r7
    2dc2:	4249      	negs	r1, r1
    2dc4:	0c2d      	lsrs	r5, r5, #16
    2dc6:	4252      	negs	r2, r2
    2dc8:	430f      	orrs	r7, r1
    2dca:	425b      	negs	r3, r3
    2dcc:	4313      	orrs	r3, r2
    2dce:	197f      	adds	r7, r7, r5
    2dd0:	18ff      	adds	r7, r7, r3
    2dd2:	465b      	mov	r3, fp
    2dd4:	193c      	adds	r4, r7, r4
    2dd6:	0ddb      	lsrs	r3, r3, #23
    2dd8:	9a05      	ldr	r2, [sp, #20]
    2dda:	0264      	lsls	r4, r4, #9
    2ddc:	431c      	orrs	r4, r3
    2dde:	0243      	lsls	r3, r0, #9
    2de0:	4313      	orrs	r3, r2
    2de2:	1e5d      	subs	r5, r3, #1
    2de4:	41ab      	sbcs	r3, r5
    2de6:	465a      	mov	r2, fp
    2de8:	0dc0      	lsrs	r0, r0, #23
    2dea:	4303      	orrs	r3, r0
    2dec:	0252      	lsls	r2, r2, #9
    2dee:	4313      	orrs	r3, r2
    2df0:	01e2      	lsls	r2, r4, #7
    2df2:	d556      	bpl.n	2ea2 <__aeabi_dmul+0x426>
    2df4:	2001      	movs	r0, #1
    2df6:	085a      	lsrs	r2, r3, #1
    2df8:	4003      	ands	r3, r0
    2dfa:	4313      	orrs	r3, r2
    2dfc:	07e2      	lsls	r2, r4, #31
    2dfe:	4313      	orrs	r3, r2
    2e00:	0864      	lsrs	r4, r4, #1
    2e02:	485a      	ldr	r0, [pc, #360]	; (2f6c <__aeabi_dmul+0x4f0>)
    2e04:	4460      	add	r0, ip
    2e06:	2800      	cmp	r0, #0
    2e08:	dd4d      	ble.n	2ea6 <__aeabi_dmul+0x42a>
    2e0a:	075a      	lsls	r2, r3, #29
    2e0c:	d009      	beq.n	2e22 <__aeabi_dmul+0x3a6>
    2e0e:	220f      	movs	r2, #15
    2e10:	401a      	ands	r2, r3
    2e12:	2a04      	cmp	r2, #4
    2e14:	d005      	beq.n	2e22 <__aeabi_dmul+0x3a6>
    2e16:	1d1a      	adds	r2, r3, #4
    2e18:	429a      	cmp	r2, r3
    2e1a:	419b      	sbcs	r3, r3
    2e1c:	425b      	negs	r3, r3
    2e1e:	18e4      	adds	r4, r4, r3
    2e20:	0013      	movs	r3, r2
    2e22:	01e2      	lsls	r2, r4, #7
    2e24:	d504      	bpl.n	2e30 <__aeabi_dmul+0x3b4>
    2e26:	2080      	movs	r0, #128	; 0x80
    2e28:	4a51      	ldr	r2, [pc, #324]	; (2f70 <__aeabi_dmul+0x4f4>)
    2e2a:	00c0      	lsls	r0, r0, #3
    2e2c:	4014      	ands	r4, r2
    2e2e:	4460      	add	r0, ip
    2e30:	4a50      	ldr	r2, [pc, #320]	; (2f74 <__aeabi_dmul+0x4f8>)
    2e32:	4290      	cmp	r0, r2
    2e34:	dd00      	ble.n	2e38 <__aeabi_dmul+0x3bc>
    2e36:	e6e3      	b.n	2c00 <__aeabi_dmul+0x184>
    2e38:	2501      	movs	r5, #1
    2e3a:	08db      	lsrs	r3, r3, #3
    2e3c:	0762      	lsls	r2, r4, #29
    2e3e:	431a      	orrs	r2, r3
    2e40:	0264      	lsls	r4, r4, #9
    2e42:	9b01      	ldr	r3, [sp, #4]
    2e44:	4691      	mov	r9, r2
    2e46:	0b22      	lsrs	r2, r4, #12
    2e48:	0544      	lsls	r4, r0, #21
    2e4a:	0d64      	lsrs	r4, r4, #21
    2e4c:	401d      	ands	r5, r3
    2e4e:	e67c      	b.n	2b4a <__aeabi_dmul+0xce>
    2e50:	2280      	movs	r2, #128	; 0x80
    2e52:	4659      	mov	r1, fp
    2e54:	0312      	lsls	r2, r2, #12
    2e56:	4211      	tst	r1, r2
    2e58:	d008      	beq.n	2e6c <__aeabi_dmul+0x3f0>
    2e5a:	4214      	tst	r4, r2
    2e5c:	d106      	bne.n	2e6c <__aeabi_dmul+0x3f0>
    2e5e:	4322      	orrs	r2, r4
    2e60:	0312      	lsls	r2, r2, #12
    2e62:	0b12      	lsrs	r2, r2, #12
    2e64:	4645      	mov	r5, r8
    2e66:	4699      	mov	r9, r3
    2e68:	4c43      	ldr	r4, [pc, #268]	; (2f78 <__aeabi_dmul+0x4fc>)
    2e6a:	e66e      	b.n	2b4a <__aeabi_dmul+0xce>
    2e6c:	465b      	mov	r3, fp
    2e6e:	431a      	orrs	r2, r3
    2e70:	0312      	lsls	r2, r2, #12
    2e72:	0b12      	lsrs	r2, r2, #12
    2e74:	4c40      	ldr	r4, [pc, #256]	; (2f78 <__aeabi_dmul+0x4fc>)
    2e76:	e668      	b.n	2b4a <__aeabi_dmul+0xce>
    2e78:	0003      	movs	r3, r0
    2e7a:	4654      	mov	r4, sl
    2e7c:	3b28      	subs	r3, #40	; 0x28
    2e7e:	409c      	lsls	r4, r3
    2e80:	2300      	movs	r3, #0
    2e82:	e6b9      	b.n	2bf8 <__aeabi_dmul+0x17c>
    2e84:	f000 fbfc 	bl	3680 <__clzsi2>
    2e88:	3020      	adds	r0, #32
    2e8a:	e6a6      	b.n	2bda <__aeabi_dmul+0x15e>
    2e8c:	0003      	movs	r3, r0
    2e8e:	3b28      	subs	r3, #40	; 0x28
    2e90:	409f      	lsls	r7, r3
    2e92:	2300      	movs	r3, #0
    2e94:	46bb      	mov	fp, r7
    2e96:	4699      	mov	r9, r3
    2e98:	e68a      	b.n	2bb0 <__aeabi_dmul+0x134>
    2e9a:	f000 fbf1 	bl	3680 <__clzsi2>
    2e9e:	3020      	adds	r0, #32
    2ea0:	e674      	b.n	2b8c <__aeabi_dmul+0x110>
    2ea2:	46b4      	mov	ip, r6
    2ea4:	e7ad      	b.n	2e02 <__aeabi_dmul+0x386>
    2ea6:	2501      	movs	r5, #1
    2ea8:	1a2a      	subs	r2, r5, r0
    2eaa:	2a38      	cmp	r2, #56	; 0x38
    2eac:	dd06      	ble.n	2ebc <__aeabi_dmul+0x440>
    2eae:	9b01      	ldr	r3, [sp, #4]
    2eb0:	2400      	movs	r4, #0
    2eb2:	401d      	ands	r5, r3
    2eb4:	2300      	movs	r3, #0
    2eb6:	2200      	movs	r2, #0
    2eb8:	4699      	mov	r9, r3
    2eba:	e646      	b.n	2b4a <__aeabi_dmul+0xce>
    2ebc:	2a1f      	cmp	r2, #31
    2ebe:	dc21      	bgt.n	2f04 <__aeabi_dmul+0x488>
    2ec0:	2520      	movs	r5, #32
    2ec2:	0020      	movs	r0, r4
    2ec4:	1aad      	subs	r5, r5, r2
    2ec6:	001e      	movs	r6, r3
    2ec8:	40ab      	lsls	r3, r5
    2eca:	40a8      	lsls	r0, r5
    2ecc:	40d6      	lsrs	r6, r2
    2ece:	1e5d      	subs	r5, r3, #1
    2ed0:	41ab      	sbcs	r3, r5
    2ed2:	4330      	orrs	r0, r6
    2ed4:	4318      	orrs	r0, r3
    2ed6:	40d4      	lsrs	r4, r2
    2ed8:	0743      	lsls	r3, r0, #29
    2eda:	d009      	beq.n	2ef0 <__aeabi_dmul+0x474>
    2edc:	230f      	movs	r3, #15
    2ede:	4003      	ands	r3, r0
    2ee0:	2b04      	cmp	r3, #4
    2ee2:	d005      	beq.n	2ef0 <__aeabi_dmul+0x474>
    2ee4:	0003      	movs	r3, r0
    2ee6:	1d18      	adds	r0, r3, #4
    2ee8:	4298      	cmp	r0, r3
    2eea:	419b      	sbcs	r3, r3
    2eec:	425b      	negs	r3, r3
    2eee:	18e4      	adds	r4, r4, r3
    2ef0:	0223      	lsls	r3, r4, #8
    2ef2:	d521      	bpl.n	2f38 <__aeabi_dmul+0x4bc>
    2ef4:	2501      	movs	r5, #1
    2ef6:	9b01      	ldr	r3, [sp, #4]
    2ef8:	2401      	movs	r4, #1
    2efa:	401d      	ands	r5, r3
    2efc:	2300      	movs	r3, #0
    2efe:	2200      	movs	r2, #0
    2f00:	4699      	mov	r9, r3
    2f02:	e622      	b.n	2b4a <__aeabi_dmul+0xce>
    2f04:	251f      	movs	r5, #31
    2f06:	0021      	movs	r1, r4
    2f08:	426d      	negs	r5, r5
    2f0a:	1a28      	subs	r0, r5, r0
    2f0c:	40c1      	lsrs	r1, r0
    2f0e:	0008      	movs	r0, r1
    2f10:	2a20      	cmp	r2, #32
    2f12:	d01d      	beq.n	2f50 <__aeabi_dmul+0x4d4>
    2f14:	355f      	adds	r5, #95	; 0x5f
    2f16:	1aaa      	subs	r2, r5, r2
    2f18:	4094      	lsls	r4, r2
    2f1a:	4323      	orrs	r3, r4
    2f1c:	1e5c      	subs	r4, r3, #1
    2f1e:	41a3      	sbcs	r3, r4
    2f20:	2507      	movs	r5, #7
    2f22:	4303      	orrs	r3, r0
    2f24:	401d      	ands	r5, r3
    2f26:	2200      	movs	r2, #0
    2f28:	2d00      	cmp	r5, #0
    2f2a:	d009      	beq.n	2f40 <__aeabi_dmul+0x4c4>
    2f2c:	220f      	movs	r2, #15
    2f2e:	2400      	movs	r4, #0
    2f30:	401a      	ands	r2, r3
    2f32:	0018      	movs	r0, r3
    2f34:	2a04      	cmp	r2, #4
    2f36:	d1d6      	bne.n	2ee6 <__aeabi_dmul+0x46a>
    2f38:	0003      	movs	r3, r0
    2f3a:	0765      	lsls	r5, r4, #29
    2f3c:	0264      	lsls	r4, r4, #9
    2f3e:	0b22      	lsrs	r2, r4, #12
    2f40:	08db      	lsrs	r3, r3, #3
    2f42:	432b      	orrs	r3, r5
    2f44:	2501      	movs	r5, #1
    2f46:	4699      	mov	r9, r3
    2f48:	9b01      	ldr	r3, [sp, #4]
    2f4a:	2400      	movs	r4, #0
    2f4c:	401d      	ands	r5, r3
    2f4e:	e5fc      	b.n	2b4a <__aeabi_dmul+0xce>
    2f50:	2400      	movs	r4, #0
    2f52:	e7e2      	b.n	2f1a <__aeabi_dmul+0x49e>
    2f54:	2280      	movs	r2, #128	; 0x80
    2f56:	2501      	movs	r5, #1
    2f58:	0312      	lsls	r2, r2, #12
    2f5a:	4322      	orrs	r2, r4
    2f5c:	9901      	ldr	r1, [sp, #4]
    2f5e:	0312      	lsls	r2, r2, #12
    2f60:	0b12      	lsrs	r2, r2, #12
    2f62:	400d      	ands	r5, r1
    2f64:	4699      	mov	r9, r3
    2f66:	4c04      	ldr	r4, [pc, #16]	; (2f78 <__aeabi_dmul+0x4fc>)
    2f68:	e5ef      	b.n	2b4a <__aeabi_dmul+0xce>
    2f6a:	46c0      	nop			; (mov r8, r8)
    2f6c:	000003ff 	.word	0x000003ff
    2f70:	feffffff 	.word	0xfeffffff
    2f74:	000007fe 	.word	0x000007fe
    2f78:	000007ff 	.word	0x000007ff

00002f7c <__aeabi_dsub>:
    2f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f7e:	4646      	mov	r6, r8
    2f80:	46d6      	mov	lr, sl
    2f82:	464f      	mov	r7, r9
    2f84:	030c      	lsls	r4, r1, #12
    2f86:	b5c0      	push	{r6, r7, lr}
    2f88:	0fcd      	lsrs	r5, r1, #31
    2f8a:	004e      	lsls	r6, r1, #1
    2f8c:	0a61      	lsrs	r1, r4, #9
    2f8e:	0f44      	lsrs	r4, r0, #29
    2f90:	430c      	orrs	r4, r1
    2f92:	00c1      	lsls	r1, r0, #3
    2f94:	0058      	lsls	r0, r3, #1
    2f96:	0d40      	lsrs	r0, r0, #21
    2f98:	4684      	mov	ip, r0
    2f9a:	468a      	mov	sl, r1
    2f9c:	000f      	movs	r7, r1
    2f9e:	0319      	lsls	r1, r3, #12
    2fa0:	0f50      	lsrs	r0, r2, #29
    2fa2:	0a49      	lsrs	r1, r1, #9
    2fa4:	4301      	orrs	r1, r0
    2fa6:	48c6      	ldr	r0, [pc, #792]	; (32c0 <__aeabi_dsub+0x344>)
    2fa8:	0d76      	lsrs	r6, r6, #21
    2faa:	46a8      	mov	r8, r5
    2fac:	0fdb      	lsrs	r3, r3, #31
    2fae:	00d2      	lsls	r2, r2, #3
    2fb0:	4584      	cmp	ip, r0
    2fb2:	d100      	bne.n	2fb6 <__aeabi_dsub+0x3a>
    2fb4:	e0d8      	b.n	3168 <__aeabi_dsub+0x1ec>
    2fb6:	2001      	movs	r0, #1
    2fb8:	4043      	eors	r3, r0
    2fba:	42ab      	cmp	r3, r5
    2fbc:	d100      	bne.n	2fc0 <__aeabi_dsub+0x44>
    2fbe:	e0a6      	b.n	310e <__aeabi_dsub+0x192>
    2fc0:	4660      	mov	r0, ip
    2fc2:	1a35      	subs	r5, r6, r0
    2fc4:	2d00      	cmp	r5, #0
    2fc6:	dc00      	bgt.n	2fca <__aeabi_dsub+0x4e>
    2fc8:	e105      	b.n	31d6 <__aeabi_dsub+0x25a>
    2fca:	2800      	cmp	r0, #0
    2fcc:	d110      	bne.n	2ff0 <__aeabi_dsub+0x74>
    2fce:	000b      	movs	r3, r1
    2fd0:	4313      	orrs	r3, r2
    2fd2:	d100      	bne.n	2fd6 <__aeabi_dsub+0x5a>
    2fd4:	e0d7      	b.n	3186 <__aeabi_dsub+0x20a>
    2fd6:	1e6b      	subs	r3, r5, #1
    2fd8:	2b00      	cmp	r3, #0
    2fda:	d000      	beq.n	2fde <__aeabi_dsub+0x62>
    2fdc:	e14b      	b.n	3276 <__aeabi_dsub+0x2fa>
    2fde:	4653      	mov	r3, sl
    2fe0:	1a9f      	subs	r7, r3, r2
    2fe2:	45ba      	cmp	sl, r7
    2fe4:	4180      	sbcs	r0, r0
    2fe6:	1a64      	subs	r4, r4, r1
    2fe8:	4240      	negs	r0, r0
    2fea:	1a24      	subs	r4, r4, r0
    2fec:	2601      	movs	r6, #1
    2fee:	e01e      	b.n	302e <__aeabi_dsub+0xb2>
    2ff0:	4bb3      	ldr	r3, [pc, #716]	; (32c0 <__aeabi_dsub+0x344>)
    2ff2:	429e      	cmp	r6, r3
    2ff4:	d048      	beq.n	3088 <__aeabi_dsub+0x10c>
    2ff6:	2380      	movs	r3, #128	; 0x80
    2ff8:	041b      	lsls	r3, r3, #16
    2ffa:	4319      	orrs	r1, r3
    2ffc:	2d38      	cmp	r5, #56	; 0x38
    2ffe:	dd00      	ble.n	3002 <__aeabi_dsub+0x86>
    3000:	e119      	b.n	3236 <__aeabi_dsub+0x2ba>
    3002:	2d1f      	cmp	r5, #31
    3004:	dd00      	ble.n	3008 <__aeabi_dsub+0x8c>
    3006:	e14c      	b.n	32a2 <__aeabi_dsub+0x326>
    3008:	2320      	movs	r3, #32
    300a:	000f      	movs	r7, r1
    300c:	1b5b      	subs	r3, r3, r5
    300e:	0010      	movs	r0, r2
    3010:	409a      	lsls	r2, r3
    3012:	409f      	lsls	r7, r3
    3014:	40e8      	lsrs	r0, r5
    3016:	1e53      	subs	r3, r2, #1
    3018:	419a      	sbcs	r2, r3
    301a:	40e9      	lsrs	r1, r5
    301c:	4307      	orrs	r7, r0
    301e:	4317      	orrs	r7, r2
    3020:	4653      	mov	r3, sl
    3022:	1bdf      	subs	r7, r3, r7
    3024:	1a61      	subs	r1, r4, r1
    3026:	45ba      	cmp	sl, r7
    3028:	41a4      	sbcs	r4, r4
    302a:	4264      	negs	r4, r4
    302c:	1b0c      	subs	r4, r1, r4
    302e:	0223      	lsls	r3, r4, #8
    3030:	d400      	bmi.n	3034 <__aeabi_dsub+0xb8>
    3032:	e0c5      	b.n	31c0 <__aeabi_dsub+0x244>
    3034:	0264      	lsls	r4, r4, #9
    3036:	0a65      	lsrs	r5, r4, #9
    3038:	2d00      	cmp	r5, #0
    303a:	d100      	bne.n	303e <__aeabi_dsub+0xc2>
    303c:	e0f6      	b.n	322c <__aeabi_dsub+0x2b0>
    303e:	0028      	movs	r0, r5
    3040:	f000 fb1e 	bl	3680 <__clzsi2>
    3044:	0003      	movs	r3, r0
    3046:	3b08      	subs	r3, #8
    3048:	2b1f      	cmp	r3, #31
    304a:	dd00      	ble.n	304e <__aeabi_dsub+0xd2>
    304c:	e0e9      	b.n	3222 <__aeabi_dsub+0x2a6>
    304e:	2220      	movs	r2, #32
    3050:	003c      	movs	r4, r7
    3052:	1ad2      	subs	r2, r2, r3
    3054:	409d      	lsls	r5, r3
    3056:	40d4      	lsrs	r4, r2
    3058:	409f      	lsls	r7, r3
    305a:	4325      	orrs	r5, r4
    305c:	429e      	cmp	r6, r3
    305e:	dd00      	ble.n	3062 <__aeabi_dsub+0xe6>
    3060:	e0db      	b.n	321a <__aeabi_dsub+0x29e>
    3062:	1b9e      	subs	r6, r3, r6
    3064:	1c73      	adds	r3, r6, #1
    3066:	2b1f      	cmp	r3, #31
    3068:	dd00      	ble.n	306c <__aeabi_dsub+0xf0>
    306a:	e10a      	b.n	3282 <__aeabi_dsub+0x306>
    306c:	2220      	movs	r2, #32
    306e:	0038      	movs	r0, r7
    3070:	1ad2      	subs	r2, r2, r3
    3072:	0029      	movs	r1, r5
    3074:	4097      	lsls	r7, r2
    3076:	002c      	movs	r4, r5
    3078:	4091      	lsls	r1, r2
    307a:	40d8      	lsrs	r0, r3
    307c:	1e7a      	subs	r2, r7, #1
    307e:	4197      	sbcs	r7, r2
    3080:	40dc      	lsrs	r4, r3
    3082:	2600      	movs	r6, #0
    3084:	4301      	orrs	r1, r0
    3086:	430f      	orrs	r7, r1
    3088:	077b      	lsls	r3, r7, #29
    308a:	d009      	beq.n	30a0 <__aeabi_dsub+0x124>
    308c:	230f      	movs	r3, #15
    308e:	403b      	ands	r3, r7
    3090:	2b04      	cmp	r3, #4
    3092:	d005      	beq.n	30a0 <__aeabi_dsub+0x124>
    3094:	1d3b      	adds	r3, r7, #4
    3096:	42bb      	cmp	r3, r7
    3098:	41bf      	sbcs	r7, r7
    309a:	427f      	negs	r7, r7
    309c:	19e4      	adds	r4, r4, r7
    309e:	001f      	movs	r7, r3
    30a0:	0223      	lsls	r3, r4, #8
    30a2:	d525      	bpl.n	30f0 <__aeabi_dsub+0x174>
    30a4:	4b86      	ldr	r3, [pc, #536]	; (32c0 <__aeabi_dsub+0x344>)
    30a6:	3601      	adds	r6, #1
    30a8:	429e      	cmp	r6, r3
    30aa:	d100      	bne.n	30ae <__aeabi_dsub+0x132>
    30ac:	e0af      	b.n	320e <__aeabi_dsub+0x292>
    30ae:	4b85      	ldr	r3, [pc, #532]	; (32c4 <__aeabi_dsub+0x348>)
    30b0:	2501      	movs	r5, #1
    30b2:	401c      	ands	r4, r3
    30b4:	4643      	mov	r3, r8
    30b6:	0762      	lsls	r2, r4, #29
    30b8:	08ff      	lsrs	r7, r7, #3
    30ba:	0264      	lsls	r4, r4, #9
    30bc:	0576      	lsls	r6, r6, #21
    30be:	4317      	orrs	r7, r2
    30c0:	0b24      	lsrs	r4, r4, #12
    30c2:	0d76      	lsrs	r6, r6, #21
    30c4:	401d      	ands	r5, r3
    30c6:	2100      	movs	r1, #0
    30c8:	0324      	lsls	r4, r4, #12
    30ca:	0b23      	lsrs	r3, r4, #12
    30cc:	0d0c      	lsrs	r4, r1, #20
    30ce:	4a7e      	ldr	r2, [pc, #504]	; (32c8 <__aeabi_dsub+0x34c>)
    30d0:	0524      	lsls	r4, r4, #20
    30d2:	431c      	orrs	r4, r3
    30d4:	4014      	ands	r4, r2
    30d6:	0533      	lsls	r3, r6, #20
    30d8:	4323      	orrs	r3, r4
    30da:	005b      	lsls	r3, r3, #1
    30dc:	07ed      	lsls	r5, r5, #31
    30de:	085b      	lsrs	r3, r3, #1
    30e0:	432b      	orrs	r3, r5
    30e2:	0038      	movs	r0, r7
    30e4:	0019      	movs	r1, r3
    30e6:	bc1c      	pop	{r2, r3, r4}
    30e8:	4690      	mov	r8, r2
    30ea:	4699      	mov	r9, r3
    30ec:	46a2      	mov	sl, r4
    30ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30f0:	2501      	movs	r5, #1
    30f2:	4643      	mov	r3, r8
    30f4:	0762      	lsls	r2, r4, #29
    30f6:	08ff      	lsrs	r7, r7, #3
    30f8:	4317      	orrs	r7, r2
    30fa:	08e4      	lsrs	r4, r4, #3
    30fc:	401d      	ands	r5, r3
    30fe:	4b70      	ldr	r3, [pc, #448]	; (32c0 <__aeabi_dsub+0x344>)
    3100:	429e      	cmp	r6, r3
    3102:	d036      	beq.n	3172 <__aeabi_dsub+0x1f6>
    3104:	0324      	lsls	r4, r4, #12
    3106:	0576      	lsls	r6, r6, #21
    3108:	0b24      	lsrs	r4, r4, #12
    310a:	0d76      	lsrs	r6, r6, #21
    310c:	e7db      	b.n	30c6 <__aeabi_dsub+0x14a>
    310e:	4663      	mov	r3, ip
    3110:	1af3      	subs	r3, r6, r3
    3112:	2b00      	cmp	r3, #0
    3114:	dc00      	bgt.n	3118 <__aeabi_dsub+0x19c>
    3116:	e094      	b.n	3242 <__aeabi_dsub+0x2c6>
    3118:	4660      	mov	r0, ip
    311a:	2800      	cmp	r0, #0
    311c:	d035      	beq.n	318a <__aeabi_dsub+0x20e>
    311e:	4868      	ldr	r0, [pc, #416]	; (32c0 <__aeabi_dsub+0x344>)
    3120:	4286      	cmp	r6, r0
    3122:	d0b1      	beq.n	3088 <__aeabi_dsub+0x10c>
    3124:	2780      	movs	r7, #128	; 0x80
    3126:	043f      	lsls	r7, r7, #16
    3128:	4339      	orrs	r1, r7
    312a:	2b38      	cmp	r3, #56	; 0x38
    312c:	dc00      	bgt.n	3130 <__aeabi_dsub+0x1b4>
    312e:	e0fd      	b.n	332c <__aeabi_dsub+0x3b0>
    3130:	430a      	orrs	r2, r1
    3132:	0017      	movs	r7, r2
    3134:	2100      	movs	r1, #0
    3136:	1e7a      	subs	r2, r7, #1
    3138:	4197      	sbcs	r7, r2
    313a:	4457      	add	r7, sl
    313c:	4557      	cmp	r7, sl
    313e:	4180      	sbcs	r0, r0
    3140:	1909      	adds	r1, r1, r4
    3142:	4244      	negs	r4, r0
    3144:	190c      	adds	r4, r1, r4
    3146:	0223      	lsls	r3, r4, #8
    3148:	d53a      	bpl.n	31c0 <__aeabi_dsub+0x244>
    314a:	4b5d      	ldr	r3, [pc, #372]	; (32c0 <__aeabi_dsub+0x344>)
    314c:	3601      	adds	r6, #1
    314e:	429e      	cmp	r6, r3
    3150:	d100      	bne.n	3154 <__aeabi_dsub+0x1d8>
    3152:	e14b      	b.n	33ec <__aeabi_dsub+0x470>
    3154:	2201      	movs	r2, #1
    3156:	4b5b      	ldr	r3, [pc, #364]	; (32c4 <__aeabi_dsub+0x348>)
    3158:	401c      	ands	r4, r3
    315a:	087b      	lsrs	r3, r7, #1
    315c:	4017      	ands	r7, r2
    315e:	431f      	orrs	r7, r3
    3160:	07e2      	lsls	r2, r4, #31
    3162:	4317      	orrs	r7, r2
    3164:	0864      	lsrs	r4, r4, #1
    3166:	e78f      	b.n	3088 <__aeabi_dsub+0x10c>
    3168:	0008      	movs	r0, r1
    316a:	4310      	orrs	r0, r2
    316c:	d000      	beq.n	3170 <__aeabi_dsub+0x1f4>
    316e:	e724      	b.n	2fba <__aeabi_dsub+0x3e>
    3170:	e721      	b.n	2fb6 <__aeabi_dsub+0x3a>
    3172:	0023      	movs	r3, r4
    3174:	433b      	orrs	r3, r7
    3176:	d100      	bne.n	317a <__aeabi_dsub+0x1fe>
    3178:	e1b9      	b.n	34ee <__aeabi_dsub+0x572>
    317a:	2280      	movs	r2, #128	; 0x80
    317c:	0312      	lsls	r2, r2, #12
    317e:	4314      	orrs	r4, r2
    3180:	0324      	lsls	r4, r4, #12
    3182:	0b24      	lsrs	r4, r4, #12
    3184:	e79f      	b.n	30c6 <__aeabi_dsub+0x14a>
    3186:	002e      	movs	r6, r5
    3188:	e77e      	b.n	3088 <__aeabi_dsub+0x10c>
    318a:	0008      	movs	r0, r1
    318c:	4310      	orrs	r0, r2
    318e:	d100      	bne.n	3192 <__aeabi_dsub+0x216>
    3190:	e0ca      	b.n	3328 <__aeabi_dsub+0x3ac>
    3192:	1e58      	subs	r0, r3, #1
    3194:	4684      	mov	ip, r0
    3196:	2800      	cmp	r0, #0
    3198:	d000      	beq.n	319c <__aeabi_dsub+0x220>
    319a:	e0e7      	b.n	336c <__aeabi_dsub+0x3f0>
    319c:	4452      	add	r2, sl
    319e:	4552      	cmp	r2, sl
    31a0:	4180      	sbcs	r0, r0
    31a2:	1864      	adds	r4, r4, r1
    31a4:	4240      	negs	r0, r0
    31a6:	1824      	adds	r4, r4, r0
    31a8:	0017      	movs	r7, r2
    31aa:	2601      	movs	r6, #1
    31ac:	0223      	lsls	r3, r4, #8
    31ae:	d507      	bpl.n	31c0 <__aeabi_dsub+0x244>
    31b0:	2602      	movs	r6, #2
    31b2:	e7cf      	b.n	3154 <__aeabi_dsub+0x1d8>
    31b4:	4664      	mov	r4, ip
    31b6:	432c      	orrs	r4, r5
    31b8:	d100      	bne.n	31bc <__aeabi_dsub+0x240>
    31ba:	e1b3      	b.n	3524 <__aeabi_dsub+0x5a8>
    31bc:	002c      	movs	r4, r5
    31be:	4667      	mov	r7, ip
    31c0:	077b      	lsls	r3, r7, #29
    31c2:	d000      	beq.n	31c6 <__aeabi_dsub+0x24a>
    31c4:	e762      	b.n	308c <__aeabi_dsub+0x110>
    31c6:	0763      	lsls	r3, r4, #29
    31c8:	08ff      	lsrs	r7, r7, #3
    31ca:	431f      	orrs	r7, r3
    31cc:	2501      	movs	r5, #1
    31ce:	4643      	mov	r3, r8
    31d0:	08e4      	lsrs	r4, r4, #3
    31d2:	401d      	ands	r5, r3
    31d4:	e793      	b.n	30fe <__aeabi_dsub+0x182>
    31d6:	2d00      	cmp	r5, #0
    31d8:	d178      	bne.n	32cc <__aeabi_dsub+0x350>
    31da:	1c75      	adds	r5, r6, #1
    31dc:	056d      	lsls	r5, r5, #21
    31de:	0d6d      	lsrs	r5, r5, #21
    31e0:	2d01      	cmp	r5, #1
    31e2:	dc00      	bgt.n	31e6 <__aeabi_dsub+0x26a>
    31e4:	e0f2      	b.n	33cc <__aeabi_dsub+0x450>
    31e6:	4650      	mov	r0, sl
    31e8:	1a80      	subs	r0, r0, r2
    31ea:	4582      	cmp	sl, r0
    31ec:	41bf      	sbcs	r7, r7
    31ee:	1a65      	subs	r5, r4, r1
    31f0:	427f      	negs	r7, r7
    31f2:	1bed      	subs	r5, r5, r7
    31f4:	4684      	mov	ip, r0
    31f6:	0228      	lsls	r0, r5, #8
    31f8:	d400      	bmi.n	31fc <__aeabi_dsub+0x280>
    31fa:	e08c      	b.n	3316 <__aeabi_dsub+0x39a>
    31fc:	4650      	mov	r0, sl
    31fe:	1a17      	subs	r7, r2, r0
    3200:	42ba      	cmp	r2, r7
    3202:	4192      	sbcs	r2, r2
    3204:	1b0c      	subs	r4, r1, r4
    3206:	4255      	negs	r5, r2
    3208:	1b65      	subs	r5, r4, r5
    320a:	4698      	mov	r8, r3
    320c:	e714      	b.n	3038 <__aeabi_dsub+0xbc>
    320e:	2501      	movs	r5, #1
    3210:	4643      	mov	r3, r8
    3212:	2400      	movs	r4, #0
    3214:	401d      	ands	r5, r3
    3216:	2700      	movs	r7, #0
    3218:	e755      	b.n	30c6 <__aeabi_dsub+0x14a>
    321a:	4c2a      	ldr	r4, [pc, #168]	; (32c4 <__aeabi_dsub+0x348>)
    321c:	1af6      	subs	r6, r6, r3
    321e:	402c      	ands	r4, r5
    3220:	e732      	b.n	3088 <__aeabi_dsub+0x10c>
    3222:	003d      	movs	r5, r7
    3224:	3828      	subs	r0, #40	; 0x28
    3226:	4085      	lsls	r5, r0
    3228:	2700      	movs	r7, #0
    322a:	e717      	b.n	305c <__aeabi_dsub+0xe0>
    322c:	0038      	movs	r0, r7
    322e:	f000 fa27 	bl	3680 <__clzsi2>
    3232:	3020      	adds	r0, #32
    3234:	e706      	b.n	3044 <__aeabi_dsub+0xc8>
    3236:	430a      	orrs	r2, r1
    3238:	0017      	movs	r7, r2
    323a:	2100      	movs	r1, #0
    323c:	1e7a      	subs	r2, r7, #1
    323e:	4197      	sbcs	r7, r2
    3240:	e6ee      	b.n	3020 <__aeabi_dsub+0xa4>
    3242:	2b00      	cmp	r3, #0
    3244:	d000      	beq.n	3248 <__aeabi_dsub+0x2cc>
    3246:	e0e5      	b.n	3414 <__aeabi_dsub+0x498>
    3248:	1c73      	adds	r3, r6, #1
    324a:	469c      	mov	ip, r3
    324c:	055b      	lsls	r3, r3, #21
    324e:	0d5b      	lsrs	r3, r3, #21
    3250:	2b01      	cmp	r3, #1
    3252:	dc00      	bgt.n	3256 <__aeabi_dsub+0x2da>
    3254:	e09f      	b.n	3396 <__aeabi_dsub+0x41a>
    3256:	4b1a      	ldr	r3, [pc, #104]	; (32c0 <__aeabi_dsub+0x344>)
    3258:	459c      	cmp	ip, r3
    325a:	d100      	bne.n	325e <__aeabi_dsub+0x2e2>
    325c:	e0c5      	b.n	33ea <__aeabi_dsub+0x46e>
    325e:	4452      	add	r2, sl
    3260:	4552      	cmp	r2, sl
    3262:	4180      	sbcs	r0, r0
    3264:	1864      	adds	r4, r4, r1
    3266:	4240      	negs	r0, r0
    3268:	1824      	adds	r4, r4, r0
    326a:	07e7      	lsls	r7, r4, #31
    326c:	0852      	lsrs	r2, r2, #1
    326e:	4317      	orrs	r7, r2
    3270:	0864      	lsrs	r4, r4, #1
    3272:	4666      	mov	r6, ip
    3274:	e708      	b.n	3088 <__aeabi_dsub+0x10c>
    3276:	4812      	ldr	r0, [pc, #72]	; (32c0 <__aeabi_dsub+0x344>)
    3278:	4285      	cmp	r5, r0
    327a:	d100      	bne.n	327e <__aeabi_dsub+0x302>
    327c:	e085      	b.n	338a <__aeabi_dsub+0x40e>
    327e:	001d      	movs	r5, r3
    3280:	e6bc      	b.n	2ffc <__aeabi_dsub+0x80>
    3282:	0029      	movs	r1, r5
    3284:	3e1f      	subs	r6, #31
    3286:	40f1      	lsrs	r1, r6
    3288:	2b20      	cmp	r3, #32
    328a:	d100      	bne.n	328e <__aeabi_dsub+0x312>
    328c:	e07f      	b.n	338e <__aeabi_dsub+0x412>
    328e:	2240      	movs	r2, #64	; 0x40
    3290:	1ad3      	subs	r3, r2, r3
    3292:	409d      	lsls	r5, r3
    3294:	432f      	orrs	r7, r5
    3296:	1e7d      	subs	r5, r7, #1
    3298:	41af      	sbcs	r7, r5
    329a:	2400      	movs	r4, #0
    329c:	430f      	orrs	r7, r1
    329e:	2600      	movs	r6, #0
    32a0:	e78e      	b.n	31c0 <__aeabi_dsub+0x244>
    32a2:	002b      	movs	r3, r5
    32a4:	000f      	movs	r7, r1
    32a6:	3b20      	subs	r3, #32
    32a8:	40df      	lsrs	r7, r3
    32aa:	2d20      	cmp	r5, #32
    32ac:	d071      	beq.n	3392 <__aeabi_dsub+0x416>
    32ae:	2340      	movs	r3, #64	; 0x40
    32b0:	1b5d      	subs	r5, r3, r5
    32b2:	40a9      	lsls	r1, r5
    32b4:	430a      	orrs	r2, r1
    32b6:	1e51      	subs	r1, r2, #1
    32b8:	418a      	sbcs	r2, r1
    32ba:	2100      	movs	r1, #0
    32bc:	4317      	orrs	r7, r2
    32be:	e6af      	b.n	3020 <__aeabi_dsub+0xa4>
    32c0:	000007ff 	.word	0x000007ff
    32c4:	ff7fffff 	.word	0xff7fffff
    32c8:	800fffff 	.word	0x800fffff
    32cc:	2e00      	cmp	r6, #0
    32ce:	d03e      	beq.n	334e <__aeabi_dsub+0x3d2>
    32d0:	4eb3      	ldr	r6, [pc, #716]	; (35a0 <__aeabi_dsub+0x624>)
    32d2:	45b4      	cmp	ip, r6
    32d4:	d045      	beq.n	3362 <__aeabi_dsub+0x3e6>
    32d6:	2680      	movs	r6, #128	; 0x80
    32d8:	0436      	lsls	r6, r6, #16
    32da:	426d      	negs	r5, r5
    32dc:	4334      	orrs	r4, r6
    32de:	2d38      	cmp	r5, #56	; 0x38
    32e0:	dd00      	ble.n	32e4 <__aeabi_dsub+0x368>
    32e2:	e0a8      	b.n	3436 <__aeabi_dsub+0x4ba>
    32e4:	2d1f      	cmp	r5, #31
    32e6:	dd00      	ble.n	32ea <__aeabi_dsub+0x36e>
    32e8:	e11f      	b.n	352a <__aeabi_dsub+0x5ae>
    32ea:	2620      	movs	r6, #32
    32ec:	0027      	movs	r7, r4
    32ee:	4650      	mov	r0, sl
    32f0:	1b76      	subs	r6, r6, r5
    32f2:	40b7      	lsls	r7, r6
    32f4:	40e8      	lsrs	r0, r5
    32f6:	4307      	orrs	r7, r0
    32f8:	4650      	mov	r0, sl
    32fa:	40b0      	lsls	r0, r6
    32fc:	1e46      	subs	r6, r0, #1
    32fe:	41b0      	sbcs	r0, r6
    3300:	40ec      	lsrs	r4, r5
    3302:	4338      	orrs	r0, r7
    3304:	1a17      	subs	r7, r2, r0
    3306:	42ba      	cmp	r2, r7
    3308:	4192      	sbcs	r2, r2
    330a:	1b0c      	subs	r4, r1, r4
    330c:	4252      	negs	r2, r2
    330e:	1aa4      	subs	r4, r4, r2
    3310:	4666      	mov	r6, ip
    3312:	4698      	mov	r8, r3
    3314:	e68b      	b.n	302e <__aeabi_dsub+0xb2>
    3316:	4664      	mov	r4, ip
    3318:	4667      	mov	r7, ip
    331a:	432c      	orrs	r4, r5
    331c:	d000      	beq.n	3320 <__aeabi_dsub+0x3a4>
    331e:	e68b      	b.n	3038 <__aeabi_dsub+0xbc>
    3320:	2500      	movs	r5, #0
    3322:	2600      	movs	r6, #0
    3324:	2700      	movs	r7, #0
    3326:	e6ea      	b.n	30fe <__aeabi_dsub+0x182>
    3328:	001e      	movs	r6, r3
    332a:	e6ad      	b.n	3088 <__aeabi_dsub+0x10c>
    332c:	2b1f      	cmp	r3, #31
    332e:	dc60      	bgt.n	33f2 <__aeabi_dsub+0x476>
    3330:	2720      	movs	r7, #32
    3332:	1af8      	subs	r0, r7, r3
    3334:	000f      	movs	r7, r1
    3336:	4684      	mov	ip, r0
    3338:	4087      	lsls	r7, r0
    333a:	0010      	movs	r0, r2
    333c:	40d8      	lsrs	r0, r3
    333e:	4307      	orrs	r7, r0
    3340:	4660      	mov	r0, ip
    3342:	4082      	lsls	r2, r0
    3344:	1e50      	subs	r0, r2, #1
    3346:	4182      	sbcs	r2, r0
    3348:	40d9      	lsrs	r1, r3
    334a:	4317      	orrs	r7, r2
    334c:	e6f5      	b.n	313a <__aeabi_dsub+0x1be>
    334e:	0026      	movs	r6, r4
    3350:	4650      	mov	r0, sl
    3352:	4306      	orrs	r6, r0
    3354:	d005      	beq.n	3362 <__aeabi_dsub+0x3e6>
    3356:	43ed      	mvns	r5, r5
    3358:	2d00      	cmp	r5, #0
    335a:	d0d3      	beq.n	3304 <__aeabi_dsub+0x388>
    335c:	4e90      	ldr	r6, [pc, #576]	; (35a0 <__aeabi_dsub+0x624>)
    335e:	45b4      	cmp	ip, r6
    3360:	d1bd      	bne.n	32de <__aeabi_dsub+0x362>
    3362:	000c      	movs	r4, r1
    3364:	0017      	movs	r7, r2
    3366:	4666      	mov	r6, ip
    3368:	4698      	mov	r8, r3
    336a:	e68d      	b.n	3088 <__aeabi_dsub+0x10c>
    336c:	488c      	ldr	r0, [pc, #560]	; (35a0 <__aeabi_dsub+0x624>)
    336e:	4283      	cmp	r3, r0
    3370:	d00b      	beq.n	338a <__aeabi_dsub+0x40e>
    3372:	4663      	mov	r3, ip
    3374:	e6d9      	b.n	312a <__aeabi_dsub+0x1ae>
    3376:	2d00      	cmp	r5, #0
    3378:	d000      	beq.n	337c <__aeabi_dsub+0x400>
    337a:	e096      	b.n	34aa <__aeabi_dsub+0x52e>
    337c:	0008      	movs	r0, r1
    337e:	4310      	orrs	r0, r2
    3380:	d100      	bne.n	3384 <__aeabi_dsub+0x408>
    3382:	e0e2      	b.n	354a <__aeabi_dsub+0x5ce>
    3384:	000c      	movs	r4, r1
    3386:	0017      	movs	r7, r2
    3388:	4698      	mov	r8, r3
    338a:	4e85      	ldr	r6, [pc, #532]	; (35a0 <__aeabi_dsub+0x624>)
    338c:	e67c      	b.n	3088 <__aeabi_dsub+0x10c>
    338e:	2500      	movs	r5, #0
    3390:	e780      	b.n	3294 <__aeabi_dsub+0x318>
    3392:	2100      	movs	r1, #0
    3394:	e78e      	b.n	32b4 <__aeabi_dsub+0x338>
    3396:	0023      	movs	r3, r4
    3398:	4650      	mov	r0, sl
    339a:	4303      	orrs	r3, r0
    339c:	2e00      	cmp	r6, #0
    339e:	d000      	beq.n	33a2 <__aeabi_dsub+0x426>
    33a0:	e0a8      	b.n	34f4 <__aeabi_dsub+0x578>
    33a2:	2b00      	cmp	r3, #0
    33a4:	d100      	bne.n	33a8 <__aeabi_dsub+0x42c>
    33a6:	e0de      	b.n	3566 <__aeabi_dsub+0x5ea>
    33a8:	000b      	movs	r3, r1
    33aa:	4313      	orrs	r3, r2
    33ac:	d100      	bne.n	33b0 <__aeabi_dsub+0x434>
    33ae:	e66b      	b.n	3088 <__aeabi_dsub+0x10c>
    33b0:	4452      	add	r2, sl
    33b2:	4552      	cmp	r2, sl
    33b4:	4180      	sbcs	r0, r0
    33b6:	1864      	adds	r4, r4, r1
    33b8:	4240      	negs	r0, r0
    33ba:	1824      	adds	r4, r4, r0
    33bc:	0017      	movs	r7, r2
    33be:	0223      	lsls	r3, r4, #8
    33c0:	d400      	bmi.n	33c4 <__aeabi_dsub+0x448>
    33c2:	e6fd      	b.n	31c0 <__aeabi_dsub+0x244>
    33c4:	4b77      	ldr	r3, [pc, #476]	; (35a4 <__aeabi_dsub+0x628>)
    33c6:	4666      	mov	r6, ip
    33c8:	401c      	ands	r4, r3
    33ca:	e65d      	b.n	3088 <__aeabi_dsub+0x10c>
    33cc:	0025      	movs	r5, r4
    33ce:	4650      	mov	r0, sl
    33d0:	4305      	orrs	r5, r0
    33d2:	2e00      	cmp	r6, #0
    33d4:	d1cf      	bne.n	3376 <__aeabi_dsub+0x3fa>
    33d6:	2d00      	cmp	r5, #0
    33d8:	d14f      	bne.n	347a <__aeabi_dsub+0x4fe>
    33da:	000c      	movs	r4, r1
    33dc:	4314      	orrs	r4, r2
    33de:	d100      	bne.n	33e2 <__aeabi_dsub+0x466>
    33e0:	e0a0      	b.n	3524 <__aeabi_dsub+0x5a8>
    33e2:	000c      	movs	r4, r1
    33e4:	0017      	movs	r7, r2
    33e6:	4698      	mov	r8, r3
    33e8:	e64e      	b.n	3088 <__aeabi_dsub+0x10c>
    33ea:	4666      	mov	r6, ip
    33ec:	2400      	movs	r4, #0
    33ee:	2700      	movs	r7, #0
    33f0:	e685      	b.n	30fe <__aeabi_dsub+0x182>
    33f2:	001f      	movs	r7, r3
    33f4:	0008      	movs	r0, r1
    33f6:	3f20      	subs	r7, #32
    33f8:	40f8      	lsrs	r0, r7
    33fa:	0007      	movs	r7, r0
    33fc:	2b20      	cmp	r3, #32
    33fe:	d100      	bne.n	3402 <__aeabi_dsub+0x486>
    3400:	e08e      	b.n	3520 <__aeabi_dsub+0x5a4>
    3402:	2040      	movs	r0, #64	; 0x40
    3404:	1ac3      	subs	r3, r0, r3
    3406:	4099      	lsls	r1, r3
    3408:	430a      	orrs	r2, r1
    340a:	1e51      	subs	r1, r2, #1
    340c:	418a      	sbcs	r2, r1
    340e:	2100      	movs	r1, #0
    3410:	4317      	orrs	r7, r2
    3412:	e692      	b.n	313a <__aeabi_dsub+0x1be>
    3414:	2e00      	cmp	r6, #0
    3416:	d114      	bne.n	3442 <__aeabi_dsub+0x4c6>
    3418:	0026      	movs	r6, r4
    341a:	4650      	mov	r0, sl
    341c:	4306      	orrs	r6, r0
    341e:	d062      	beq.n	34e6 <__aeabi_dsub+0x56a>
    3420:	43db      	mvns	r3, r3
    3422:	2b00      	cmp	r3, #0
    3424:	d15c      	bne.n	34e0 <__aeabi_dsub+0x564>
    3426:	1887      	adds	r7, r0, r2
    3428:	4297      	cmp	r7, r2
    342a:	4192      	sbcs	r2, r2
    342c:	1864      	adds	r4, r4, r1
    342e:	4252      	negs	r2, r2
    3430:	18a4      	adds	r4, r4, r2
    3432:	4666      	mov	r6, ip
    3434:	e687      	b.n	3146 <__aeabi_dsub+0x1ca>
    3436:	4650      	mov	r0, sl
    3438:	4320      	orrs	r0, r4
    343a:	1e44      	subs	r4, r0, #1
    343c:	41a0      	sbcs	r0, r4
    343e:	2400      	movs	r4, #0
    3440:	e760      	b.n	3304 <__aeabi_dsub+0x388>
    3442:	4e57      	ldr	r6, [pc, #348]	; (35a0 <__aeabi_dsub+0x624>)
    3444:	45b4      	cmp	ip, r6
    3446:	d04e      	beq.n	34e6 <__aeabi_dsub+0x56a>
    3448:	2680      	movs	r6, #128	; 0x80
    344a:	0436      	lsls	r6, r6, #16
    344c:	425b      	negs	r3, r3
    344e:	4334      	orrs	r4, r6
    3450:	2b38      	cmp	r3, #56	; 0x38
    3452:	dd00      	ble.n	3456 <__aeabi_dsub+0x4da>
    3454:	e07f      	b.n	3556 <__aeabi_dsub+0x5da>
    3456:	2b1f      	cmp	r3, #31
    3458:	dd00      	ble.n	345c <__aeabi_dsub+0x4e0>
    345a:	e08b      	b.n	3574 <__aeabi_dsub+0x5f8>
    345c:	2620      	movs	r6, #32
    345e:	0027      	movs	r7, r4
    3460:	4650      	mov	r0, sl
    3462:	1af6      	subs	r6, r6, r3
    3464:	40b7      	lsls	r7, r6
    3466:	40d8      	lsrs	r0, r3
    3468:	4307      	orrs	r7, r0
    346a:	4650      	mov	r0, sl
    346c:	40b0      	lsls	r0, r6
    346e:	1e46      	subs	r6, r0, #1
    3470:	41b0      	sbcs	r0, r6
    3472:	4307      	orrs	r7, r0
    3474:	40dc      	lsrs	r4, r3
    3476:	18bf      	adds	r7, r7, r2
    3478:	e7d6      	b.n	3428 <__aeabi_dsub+0x4ac>
    347a:	000d      	movs	r5, r1
    347c:	4315      	orrs	r5, r2
    347e:	d100      	bne.n	3482 <__aeabi_dsub+0x506>
    3480:	e602      	b.n	3088 <__aeabi_dsub+0x10c>
    3482:	4650      	mov	r0, sl
    3484:	1a80      	subs	r0, r0, r2
    3486:	4582      	cmp	sl, r0
    3488:	41bf      	sbcs	r7, r7
    348a:	1a65      	subs	r5, r4, r1
    348c:	427f      	negs	r7, r7
    348e:	1bed      	subs	r5, r5, r7
    3490:	4684      	mov	ip, r0
    3492:	0228      	lsls	r0, r5, #8
    3494:	d400      	bmi.n	3498 <__aeabi_dsub+0x51c>
    3496:	e68d      	b.n	31b4 <__aeabi_dsub+0x238>
    3498:	4650      	mov	r0, sl
    349a:	1a17      	subs	r7, r2, r0
    349c:	42ba      	cmp	r2, r7
    349e:	4192      	sbcs	r2, r2
    34a0:	1b0c      	subs	r4, r1, r4
    34a2:	4252      	negs	r2, r2
    34a4:	1aa4      	subs	r4, r4, r2
    34a6:	4698      	mov	r8, r3
    34a8:	e5ee      	b.n	3088 <__aeabi_dsub+0x10c>
    34aa:	000d      	movs	r5, r1
    34ac:	4315      	orrs	r5, r2
    34ae:	d100      	bne.n	34b2 <__aeabi_dsub+0x536>
    34b0:	e76b      	b.n	338a <__aeabi_dsub+0x40e>
    34b2:	4650      	mov	r0, sl
    34b4:	0767      	lsls	r7, r4, #29
    34b6:	08c0      	lsrs	r0, r0, #3
    34b8:	4307      	orrs	r7, r0
    34ba:	2080      	movs	r0, #128	; 0x80
    34bc:	08e4      	lsrs	r4, r4, #3
    34be:	0300      	lsls	r0, r0, #12
    34c0:	4204      	tst	r4, r0
    34c2:	d007      	beq.n	34d4 <__aeabi_dsub+0x558>
    34c4:	08cd      	lsrs	r5, r1, #3
    34c6:	4205      	tst	r5, r0
    34c8:	d104      	bne.n	34d4 <__aeabi_dsub+0x558>
    34ca:	002c      	movs	r4, r5
    34cc:	4698      	mov	r8, r3
    34ce:	08d7      	lsrs	r7, r2, #3
    34d0:	0749      	lsls	r1, r1, #29
    34d2:	430f      	orrs	r7, r1
    34d4:	0f7b      	lsrs	r3, r7, #29
    34d6:	00e4      	lsls	r4, r4, #3
    34d8:	431c      	orrs	r4, r3
    34da:	00ff      	lsls	r7, r7, #3
    34dc:	4e30      	ldr	r6, [pc, #192]	; (35a0 <__aeabi_dsub+0x624>)
    34de:	e5d3      	b.n	3088 <__aeabi_dsub+0x10c>
    34e0:	4e2f      	ldr	r6, [pc, #188]	; (35a0 <__aeabi_dsub+0x624>)
    34e2:	45b4      	cmp	ip, r6
    34e4:	d1b4      	bne.n	3450 <__aeabi_dsub+0x4d4>
    34e6:	000c      	movs	r4, r1
    34e8:	0017      	movs	r7, r2
    34ea:	4666      	mov	r6, ip
    34ec:	e5cc      	b.n	3088 <__aeabi_dsub+0x10c>
    34ee:	2700      	movs	r7, #0
    34f0:	2400      	movs	r4, #0
    34f2:	e5e8      	b.n	30c6 <__aeabi_dsub+0x14a>
    34f4:	2b00      	cmp	r3, #0
    34f6:	d039      	beq.n	356c <__aeabi_dsub+0x5f0>
    34f8:	000b      	movs	r3, r1
    34fa:	4313      	orrs	r3, r2
    34fc:	d100      	bne.n	3500 <__aeabi_dsub+0x584>
    34fe:	e744      	b.n	338a <__aeabi_dsub+0x40e>
    3500:	08c0      	lsrs	r0, r0, #3
    3502:	0767      	lsls	r7, r4, #29
    3504:	4307      	orrs	r7, r0
    3506:	2080      	movs	r0, #128	; 0x80
    3508:	08e4      	lsrs	r4, r4, #3
    350a:	0300      	lsls	r0, r0, #12
    350c:	4204      	tst	r4, r0
    350e:	d0e1      	beq.n	34d4 <__aeabi_dsub+0x558>
    3510:	08cb      	lsrs	r3, r1, #3
    3512:	4203      	tst	r3, r0
    3514:	d1de      	bne.n	34d4 <__aeabi_dsub+0x558>
    3516:	08d7      	lsrs	r7, r2, #3
    3518:	0749      	lsls	r1, r1, #29
    351a:	430f      	orrs	r7, r1
    351c:	001c      	movs	r4, r3
    351e:	e7d9      	b.n	34d4 <__aeabi_dsub+0x558>
    3520:	2100      	movs	r1, #0
    3522:	e771      	b.n	3408 <__aeabi_dsub+0x48c>
    3524:	2500      	movs	r5, #0
    3526:	2700      	movs	r7, #0
    3528:	e5e9      	b.n	30fe <__aeabi_dsub+0x182>
    352a:	002e      	movs	r6, r5
    352c:	0027      	movs	r7, r4
    352e:	3e20      	subs	r6, #32
    3530:	40f7      	lsrs	r7, r6
    3532:	2d20      	cmp	r5, #32
    3534:	d02f      	beq.n	3596 <__aeabi_dsub+0x61a>
    3536:	2640      	movs	r6, #64	; 0x40
    3538:	1b75      	subs	r5, r6, r5
    353a:	40ac      	lsls	r4, r5
    353c:	4650      	mov	r0, sl
    353e:	4320      	orrs	r0, r4
    3540:	1e44      	subs	r4, r0, #1
    3542:	41a0      	sbcs	r0, r4
    3544:	2400      	movs	r4, #0
    3546:	4338      	orrs	r0, r7
    3548:	e6dc      	b.n	3304 <__aeabi_dsub+0x388>
    354a:	2480      	movs	r4, #128	; 0x80
    354c:	2500      	movs	r5, #0
    354e:	0324      	lsls	r4, r4, #12
    3550:	4e13      	ldr	r6, [pc, #76]	; (35a0 <__aeabi_dsub+0x624>)
    3552:	2700      	movs	r7, #0
    3554:	e5d3      	b.n	30fe <__aeabi_dsub+0x182>
    3556:	4650      	mov	r0, sl
    3558:	4320      	orrs	r0, r4
    355a:	0007      	movs	r7, r0
    355c:	1e78      	subs	r0, r7, #1
    355e:	4187      	sbcs	r7, r0
    3560:	2400      	movs	r4, #0
    3562:	18bf      	adds	r7, r7, r2
    3564:	e760      	b.n	3428 <__aeabi_dsub+0x4ac>
    3566:	000c      	movs	r4, r1
    3568:	0017      	movs	r7, r2
    356a:	e58d      	b.n	3088 <__aeabi_dsub+0x10c>
    356c:	000c      	movs	r4, r1
    356e:	0017      	movs	r7, r2
    3570:	4e0b      	ldr	r6, [pc, #44]	; (35a0 <__aeabi_dsub+0x624>)
    3572:	e589      	b.n	3088 <__aeabi_dsub+0x10c>
    3574:	001e      	movs	r6, r3
    3576:	0027      	movs	r7, r4
    3578:	3e20      	subs	r6, #32
    357a:	40f7      	lsrs	r7, r6
    357c:	2b20      	cmp	r3, #32
    357e:	d00c      	beq.n	359a <__aeabi_dsub+0x61e>
    3580:	2640      	movs	r6, #64	; 0x40
    3582:	1af3      	subs	r3, r6, r3
    3584:	409c      	lsls	r4, r3
    3586:	4650      	mov	r0, sl
    3588:	4320      	orrs	r0, r4
    358a:	1e44      	subs	r4, r0, #1
    358c:	41a0      	sbcs	r0, r4
    358e:	4307      	orrs	r7, r0
    3590:	2400      	movs	r4, #0
    3592:	18bf      	adds	r7, r7, r2
    3594:	e748      	b.n	3428 <__aeabi_dsub+0x4ac>
    3596:	2400      	movs	r4, #0
    3598:	e7d0      	b.n	353c <__aeabi_dsub+0x5c0>
    359a:	2400      	movs	r4, #0
    359c:	e7f3      	b.n	3586 <__aeabi_dsub+0x60a>
    359e:	46c0      	nop			; (mov r8, r8)
    35a0:	000007ff 	.word	0x000007ff
    35a4:	ff7fffff 	.word	0xff7fffff

000035a8 <__aeabi_d2iz>:
    35a8:	b530      	push	{r4, r5, lr}
    35aa:	4d13      	ldr	r5, [pc, #76]	; (35f8 <__aeabi_d2iz+0x50>)
    35ac:	030a      	lsls	r2, r1, #12
    35ae:	004b      	lsls	r3, r1, #1
    35b0:	0b12      	lsrs	r2, r2, #12
    35b2:	0d5b      	lsrs	r3, r3, #21
    35b4:	0fc9      	lsrs	r1, r1, #31
    35b6:	2400      	movs	r4, #0
    35b8:	42ab      	cmp	r3, r5
    35ba:	dd10      	ble.n	35de <__aeabi_d2iz+0x36>
    35bc:	4c0f      	ldr	r4, [pc, #60]	; (35fc <__aeabi_d2iz+0x54>)
    35be:	42a3      	cmp	r3, r4
    35c0:	dc0f      	bgt.n	35e2 <__aeabi_d2iz+0x3a>
    35c2:	2480      	movs	r4, #128	; 0x80
    35c4:	4d0e      	ldr	r5, [pc, #56]	; (3600 <__aeabi_d2iz+0x58>)
    35c6:	0364      	lsls	r4, r4, #13
    35c8:	4322      	orrs	r2, r4
    35ca:	1aed      	subs	r5, r5, r3
    35cc:	2d1f      	cmp	r5, #31
    35ce:	dd0b      	ble.n	35e8 <__aeabi_d2iz+0x40>
    35d0:	480c      	ldr	r0, [pc, #48]	; (3604 <__aeabi_d2iz+0x5c>)
    35d2:	1ac3      	subs	r3, r0, r3
    35d4:	40da      	lsrs	r2, r3
    35d6:	4254      	negs	r4, r2
    35d8:	2900      	cmp	r1, #0
    35da:	d100      	bne.n	35de <__aeabi_d2iz+0x36>
    35dc:	0014      	movs	r4, r2
    35de:	0020      	movs	r0, r4
    35e0:	bd30      	pop	{r4, r5, pc}
    35e2:	4b09      	ldr	r3, [pc, #36]	; (3608 <__aeabi_d2iz+0x60>)
    35e4:	18cc      	adds	r4, r1, r3
    35e6:	e7fa      	b.n	35de <__aeabi_d2iz+0x36>
    35e8:	4c08      	ldr	r4, [pc, #32]	; (360c <__aeabi_d2iz+0x64>)
    35ea:	40e8      	lsrs	r0, r5
    35ec:	46a4      	mov	ip, r4
    35ee:	4463      	add	r3, ip
    35f0:	409a      	lsls	r2, r3
    35f2:	4302      	orrs	r2, r0
    35f4:	e7ef      	b.n	35d6 <__aeabi_d2iz+0x2e>
    35f6:	46c0      	nop			; (mov r8, r8)
    35f8:	000003fe 	.word	0x000003fe
    35fc:	0000041d 	.word	0x0000041d
    3600:	00000433 	.word	0x00000433
    3604:	00000413 	.word	0x00000413
    3608:	7fffffff 	.word	0x7fffffff
    360c:	fffffbed 	.word	0xfffffbed

00003610 <__aeabi_ui2d>:
    3610:	b510      	push	{r4, lr}
    3612:	1e04      	subs	r4, r0, #0
    3614:	d028      	beq.n	3668 <__aeabi_ui2d+0x58>
    3616:	f000 f833 	bl	3680 <__clzsi2>
    361a:	4b15      	ldr	r3, [pc, #84]	; (3670 <__aeabi_ui2d+0x60>)
    361c:	4a15      	ldr	r2, [pc, #84]	; (3674 <__aeabi_ui2d+0x64>)
    361e:	1a1b      	subs	r3, r3, r0
    3620:	1ad2      	subs	r2, r2, r3
    3622:	2a1f      	cmp	r2, #31
    3624:	dd15      	ble.n	3652 <__aeabi_ui2d+0x42>
    3626:	4a14      	ldr	r2, [pc, #80]	; (3678 <__aeabi_ui2d+0x68>)
    3628:	1ad2      	subs	r2, r2, r3
    362a:	4094      	lsls	r4, r2
    362c:	2200      	movs	r2, #0
    362e:	0324      	lsls	r4, r4, #12
    3630:	055b      	lsls	r3, r3, #21
    3632:	0b24      	lsrs	r4, r4, #12
    3634:	0d5b      	lsrs	r3, r3, #21
    3636:	2100      	movs	r1, #0
    3638:	0010      	movs	r0, r2
    363a:	0324      	lsls	r4, r4, #12
    363c:	0d0a      	lsrs	r2, r1, #20
    363e:	0b24      	lsrs	r4, r4, #12
    3640:	0512      	lsls	r2, r2, #20
    3642:	4322      	orrs	r2, r4
    3644:	4c0d      	ldr	r4, [pc, #52]	; (367c <__aeabi_ui2d+0x6c>)
    3646:	051b      	lsls	r3, r3, #20
    3648:	4022      	ands	r2, r4
    364a:	4313      	orrs	r3, r2
    364c:	005b      	lsls	r3, r3, #1
    364e:	0859      	lsrs	r1, r3, #1
    3650:	bd10      	pop	{r4, pc}
    3652:	0021      	movs	r1, r4
    3654:	4091      	lsls	r1, r2
    3656:	000a      	movs	r2, r1
    3658:	210b      	movs	r1, #11
    365a:	1a08      	subs	r0, r1, r0
    365c:	40c4      	lsrs	r4, r0
    365e:	055b      	lsls	r3, r3, #21
    3660:	0324      	lsls	r4, r4, #12
    3662:	0b24      	lsrs	r4, r4, #12
    3664:	0d5b      	lsrs	r3, r3, #21
    3666:	e7e6      	b.n	3636 <__aeabi_ui2d+0x26>
    3668:	2300      	movs	r3, #0
    366a:	2400      	movs	r4, #0
    366c:	2200      	movs	r2, #0
    366e:	e7e2      	b.n	3636 <__aeabi_ui2d+0x26>
    3670:	0000041e 	.word	0x0000041e
    3674:	00000433 	.word	0x00000433
    3678:	00000413 	.word	0x00000413
    367c:	800fffff 	.word	0x800fffff

00003680 <__clzsi2>:
    3680:	211c      	movs	r1, #28
    3682:	2301      	movs	r3, #1
    3684:	041b      	lsls	r3, r3, #16
    3686:	4298      	cmp	r0, r3
    3688:	d301      	bcc.n	368e <__clzsi2+0xe>
    368a:	0c00      	lsrs	r0, r0, #16
    368c:	3910      	subs	r1, #16
    368e:	0a1b      	lsrs	r3, r3, #8
    3690:	4298      	cmp	r0, r3
    3692:	d301      	bcc.n	3698 <__clzsi2+0x18>
    3694:	0a00      	lsrs	r0, r0, #8
    3696:	3908      	subs	r1, #8
    3698:	091b      	lsrs	r3, r3, #4
    369a:	4298      	cmp	r0, r3
    369c:	d301      	bcc.n	36a2 <__clzsi2+0x22>
    369e:	0900      	lsrs	r0, r0, #4
    36a0:	3904      	subs	r1, #4
    36a2:	a202      	add	r2, pc, #8	; (adr r2, 36ac <__clzsi2+0x2c>)
    36a4:	5c10      	ldrb	r0, [r2, r0]
    36a6:	1840      	adds	r0, r0, r1
    36a8:	4770      	bx	lr
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	02020304 	.word	0x02020304
    36b0:	01010101 	.word	0x01010101
	...

000036bc <__libc_init_array>:
    36bc:	b570      	push	{r4, r5, r6, lr}
    36be:	2600      	movs	r6, #0
    36c0:	4d0c      	ldr	r5, [pc, #48]	; (36f4 <__libc_init_array+0x38>)
    36c2:	4c0d      	ldr	r4, [pc, #52]	; (36f8 <__libc_init_array+0x3c>)
    36c4:	1b64      	subs	r4, r4, r5
    36c6:	10a4      	asrs	r4, r4, #2
    36c8:	42a6      	cmp	r6, r4
    36ca:	d109      	bne.n	36e0 <__libc_init_array+0x24>
    36cc:	2600      	movs	r6, #0
    36ce:	f000 f93d 	bl	394c <_init>
    36d2:	4d0a      	ldr	r5, [pc, #40]	; (36fc <__libc_init_array+0x40>)
    36d4:	4c0a      	ldr	r4, [pc, #40]	; (3700 <__libc_init_array+0x44>)
    36d6:	1b64      	subs	r4, r4, r5
    36d8:	10a4      	asrs	r4, r4, #2
    36da:	42a6      	cmp	r6, r4
    36dc:	d105      	bne.n	36ea <__libc_init_array+0x2e>
    36de:	bd70      	pop	{r4, r5, r6, pc}
    36e0:	00b3      	lsls	r3, r6, #2
    36e2:	58eb      	ldr	r3, [r5, r3]
    36e4:	4798      	blx	r3
    36e6:	3601      	adds	r6, #1
    36e8:	e7ee      	b.n	36c8 <__libc_init_array+0xc>
    36ea:	00b3      	lsls	r3, r6, #2
    36ec:	58eb      	ldr	r3, [r5, r3]
    36ee:	4798      	blx	r3
    36f0:	3601      	adds	r6, #1
    36f2:	e7f2      	b.n	36da <__libc_init_array+0x1e>
    36f4:	00003958 	.word	0x00003958
    36f8:	00003958 	.word	0x00003958
    36fc:	00003958 	.word	0x00003958
    3700:	0000395c 	.word	0x0000395c

00003704 <srand>:
    3704:	4b10      	ldr	r3, [pc, #64]	; (3748 <srand+0x44>)
    3706:	b570      	push	{r4, r5, r6, lr}
    3708:	681c      	ldr	r4, [r3, #0]
    370a:	0005      	movs	r5, r0
    370c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    370e:	2b00      	cmp	r3, #0
    3710:	d115      	bne.n	373e <srand+0x3a>
    3712:	2018      	movs	r0, #24
    3714:	f000 f824 	bl	3760 <malloc>
    3718:	4b0c      	ldr	r3, [pc, #48]	; (374c <srand+0x48>)
    371a:	63a0      	str	r0, [r4, #56]	; 0x38
    371c:	8003      	strh	r3, [r0, #0]
    371e:	4b0c      	ldr	r3, [pc, #48]	; (3750 <srand+0x4c>)
    3720:	2201      	movs	r2, #1
    3722:	8043      	strh	r3, [r0, #2]
    3724:	4b0b      	ldr	r3, [pc, #44]	; (3754 <srand+0x50>)
    3726:	8083      	strh	r3, [r0, #4]
    3728:	4b0b      	ldr	r3, [pc, #44]	; (3758 <srand+0x54>)
    372a:	80c3      	strh	r3, [r0, #6]
    372c:	4b0b      	ldr	r3, [pc, #44]	; (375c <srand+0x58>)
    372e:	8103      	strh	r3, [r0, #8]
    3730:	2305      	movs	r3, #5
    3732:	8143      	strh	r3, [r0, #10]
    3734:	3306      	adds	r3, #6
    3736:	8183      	strh	r3, [r0, #12]
    3738:	2300      	movs	r3, #0
    373a:	6102      	str	r2, [r0, #16]
    373c:	6143      	str	r3, [r0, #20]
    373e:	2200      	movs	r2, #0
    3740:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3742:	611d      	str	r5, [r3, #16]
    3744:	615a      	str	r2, [r3, #20]
    3746:	bd70      	pop	{r4, r5, r6, pc}
    3748:	20000038 	.word	0x20000038
    374c:	0000330e 	.word	0x0000330e
    3750:	ffffabcd 	.word	0xffffabcd
    3754:	00001234 	.word	0x00001234
    3758:	ffffe66d 	.word	0xffffe66d
    375c:	ffffdeec 	.word	0xffffdeec

00003760 <malloc>:
    3760:	b510      	push	{r4, lr}
    3762:	4b03      	ldr	r3, [pc, #12]	; (3770 <malloc+0x10>)
    3764:	0001      	movs	r1, r0
    3766:	6818      	ldr	r0, [r3, #0]
    3768:	f000 f804 	bl	3774 <_malloc_r>
    376c:	bd10      	pop	{r4, pc}
    376e:	46c0      	nop			; (mov r8, r8)
    3770:	20000038 	.word	0x20000038

00003774 <_malloc_r>:
    3774:	2303      	movs	r3, #3
    3776:	b570      	push	{r4, r5, r6, lr}
    3778:	1ccd      	adds	r5, r1, #3
    377a:	439d      	bics	r5, r3
    377c:	3508      	adds	r5, #8
    377e:	0006      	movs	r6, r0
    3780:	2d0c      	cmp	r5, #12
    3782:	d21e      	bcs.n	37c2 <_malloc_r+0x4e>
    3784:	250c      	movs	r5, #12
    3786:	42a9      	cmp	r1, r5
    3788:	d81d      	bhi.n	37c6 <_malloc_r+0x52>
    378a:	0030      	movs	r0, r6
    378c:	f000 f862 	bl	3854 <__malloc_lock>
    3790:	4a25      	ldr	r2, [pc, #148]	; (3828 <_malloc_r+0xb4>)
    3792:	6814      	ldr	r4, [r2, #0]
    3794:	0021      	movs	r1, r4
    3796:	2900      	cmp	r1, #0
    3798:	d119      	bne.n	37ce <_malloc_r+0x5a>
    379a:	4c24      	ldr	r4, [pc, #144]	; (382c <_malloc_r+0xb8>)
    379c:	6823      	ldr	r3, [r4, #0]
    379e:	2b00      	cmp	r3, #0
    37a0:	d103      	bne.n	37aa <_malloc_r+0x36>
    37a2:	0030      	movs	r0, r6
    37a4:	f000 f844 	bl	3830 <_sbrk_r>
    37a8:	6020      	str	r0, [r4, #0]
    37aa:	0029      	movs	r1, r5
    37ac:	0030      	movs	r0, r6
    37ae:	f000 f83f 	bl	3830 <_sbrk_r>
    37b2:	1c43      	adds	r3, r0, #1
    37b4:	d12c      	bne.n	3810 <_malloc_r+0x9c>
    37b6:	230c      	movs	r3, #12
    37b8:	0030      	movs	r0, r6
    37ba:	6033      	str	r3, [r6, #0]
    37bc:	f000 f84b 	bl	3856 <__malloc_unlock>
    37c0:	e003      	b.n	37ca <_malloc_r+0x56>
    37c2:	2d00      	cmp	r5, #0
    37c4:	dadf      	bge.n	3786 <_malloc_r+0x12>
    37c6:	230c      	movs	r3, #12
    37c8:	6033      	str	r3, [r6, #0]
    37ca:	2000      	movs	r0, #0
    37cc:	bd70      	pop	{r4, r5, r6, pc}
    37ce:	680b      	ldr	r3, [r1, #0]
    37d0:	1b5b      	subs	r3, r3, r5
    37d2:	d41a      	bmi.n	380a <_malloc_r+0x96>
    37d4:	2b0b      	cmp	r3, #11
    37d6:	d903      	bls.n	37e0 <_malloc_r+0x6c>
    37d8:	600b      	str	r3, [r1, #0]
    37da:	18cc      	adds	r4, r1, r3
    37dc:	6025      	str	r5, [r4, #0]
    37de:	e003      	b.n	37e8 <_malloc_r+0x74>
    37e0:	428c      	cmp	r4, r1
    37e2:	d10e      	bne.n	3802 <_malloc_r+0x8e>
    37e4:	6863      	ldr	r3, [r4, #4]
    37e6:	6013      	str	r3, [r2, #0]
    37e8:	0030      	movs	r0, r6
    37ea:	f000 f834 	bl	3856 <__malloc_unlock>
    37ee:	0020      	movs	r0, r4
    37f0:	2207      	movs	r2, #7
    37f2:	300b      	adds	r0, #11
    37f4:	1d23      	adds	r3, r4, #4
    37f6:	4390      	bics	r0, r2
    37f8:	1ac3      	subs	r3, r0, r3
    37fa:	d0e7      	beq.n	37cc <_malloc_r+0x58>
    37fc:	425a      	negs	r2, r3
    37fe:	50e2      	str	r2, [r4, r3]
    3800:	e7e4      	b.n	37cc <_malloc_r+0x58>
    3802:	684b      	ldr	r3, [r1, #4]
    3804:	6063      	str	r3, [r4, #4]
    3806:	000c      	movs	r4, r1
    3808:	e7ee      	b.n	37e8 <_malloc_r+0x74>
    380a:	000c      	movs	r4, r1
    380c:	6849      	ldr	r1, [r1, #4]
    380e:	e7c2      	b.n	3796 <_malloc_r+0x22>
    3810:	2303      	movs	r3, #3
    3812:	1cc4      	adds	r4, r0, #3
    3814:	439c      	bics	r4, r3
    3816:	42a0      	cmp	r0, r4
    3818:	d0e0      	beq.n	37dc <_malloc_r+0x68>
    381a:	1a21      	subs	r1, r4, r0
    381c:	0030      	movs	r0, r6
    381e:	f000 f807 	bl	3830 <_sbrk_r>
    3822:	1c43      	adds	r3, r0, #1
    3824:	d1da      	bne.n	37dc <_malloc_r+0x68>
    3826:	e7c6      	b.n	37b6 <_malloc_r+0x42>
    3828:	200000e0 	.word	0x200000e0
    382c:	200000e4 	.word	0x200000e4

00003830 <_sbrk_r>:
    3830:	2300      	movs	r3, #0
    3832:	b570      	push	{r4, r5, r6, lr}
    3834:	4c06      	ldr	r4, [pc, #24]	; (3850 <_sbrk_r+0x20>)
    3836:	0005      	movs	r5, r0
    3838:	0008      	movs	r0, r1
    383a:	6023      	str	r3, [r4, #0]
    383c:	f7fe f8b4 	bl	19a8 <_sbrk>
    3840:	1c43      	adds	r3, r0, #1
    3842:	d103      	bne.n	384c <_sbrk_r+0x1c>
    3844:	6823      	ldr	r3, [r4, #0]
    3846:	2b00      	cmp	r3, #0
    3848:	d000      	beq.n	384c <_sbrk_r+0x1c>
    384a:	602b      	str	r3, [r5, #0]
    384c:	bd70      	pop	{r4, r5, r6, pc}
    384e:	46c0      	nop			; (mov r8, r8)
    3850:	2000018c 	.word	0x2000018c

00003854 <__malloc_lock>:
    3854:	4770      	bx	lr

00003856 <__malloc_unlock>:
    3856:	4770      	bx	lr
    3858:	42002c00 	.word	0x42002c00
    385c:	42003000 	.word	0x42003000
    3860:	42003400 	.word	0x42003400
    3864:	42003800 	.word	0x42003800
    3868:	42003c00 	.word	0x42003c00
    386c:	42000800 	.word	0x42000800
    3870:	42000c00 	.word	0x42000c00
    3874:	42001000 	.word	0x42001000
    3878:	42001400 	.word	0x42001400
    387c:	42001800 	.word	0x42001800
    3880:	42001c00 	.word	0x42001c00
    3884:	00001216 	.word	0x00001216
    3888:	00001212 	.word	0x00001212
    388c:	00001212 	.word	0x00001212
    3890:	00001278 	.word	0x00001278
    3894:	00001278 	.word	0x00001278
    3898:	0000122a 	.word	0x0000122a
    389c:	0000121c 	.word	0x0000121c
    38a0:	00001230 	.word	0x00001230
    38a4:	00001266 	.word	0x00001266
    38a8:	0000145c 	.word	0x0000145c
    38ac:	0000143c 	.word	0x0000143c
    38b0:	0000143c 	.word	0x0000143c
    38b4:	000014c8 	.word	0x000014c8
    38b8:	0000144e 	.word	0x0000144e
    38bc:	0000146a 	.word	0x0000146a
    38c0:	00001440 	.word	0x00001440
    38c4:	00001478 	.word	0x00001478
    38c8:	000014b8 	.word	0x000014b8
    38cc:	0000260c 	.word	0x0000260c
    38d0:	000025ee 	.word	0x000025ee
    38d4:	000025a8 	.word	0x000025a8
    38d8:	000024c6 	.word	0x000024c6
    38dc:	000025a8 	.word	0x000025a8
    38e0:	000025e0 	.word	0x000025e0
    38e4:	000025a8 	.word	0x000025a8
    38e8:	000024c6 	.word	0x000024c6
    38ec:	000025ee 	.word	0x000025ee
    38f0:	000025ee 	.word	0x000025ee
    38f4:	000025e0 	.word	0x000025e0
    38f8:	000024c6 	.word	0x000024c6
    38fc:	000024be 	.word	0x000024be
    3900:	000024be 	.word	0x000024be
    3904:	000024be 	.word	0x000024be
    3908:	00002824 	.word	0x00002824
    390c:	00002c6c 	.word	0x00002c6c
    3910:	00002b2c 	.word	0x00002b2c
    3914:	00002b2c 	.word	0x00002b2c
    3918:	00002b28 	.word	0x00002b28
    391c:	00002c44 	.word	0x00002c44
    3920:	00002c44 	.word	0x00002c44
    3924:	00002c36 	.word	0x00002c36
    3928:	00002b28 	.word	0x00002b28
    392c:	00002c44 	.word	0x00002c44
    3930:	00002c36 	.word	0x00002c36
    3934:	00002c44 	.word	0x00002c44
    3938:	00002b28 	.word	0x00002b28
    393c:	00002c4c 	.word	0x00002c4c
    3940:	00002c4c 	.word	0x00002c4c
    3944:	00002c4c 	.word	0x00002c4c
    3948:	00002e50 	.word	0x00002e50

0000394c <_init>:
    394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    394e:	46c0      	nop			; (mov r8, r8)
    3950:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3952:	bc08      	pop	{r3}
    3954:	469e      	mov	lr, r3
    3956:	4770      	bx	lr

00003958 <__init_array_start>:
    3958:	000000dd 	.word	0x000000dd

0000395c <_fini>:
    395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    395e:	46c0      	nop			; (mov r8, r8)
    3960:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3962:	bc08      	pop	{r3}
    3964:	469e      	mov	lr, r3
    3966:	4770      	bx	lr

00003968 <__fini_array_start>:
    3968:	000000b5 	.word	0x000000b5
