

================================================================
== Vitis HLS Report for 'module1_packet_detect'
================================================================
* Date:           Wed Feb  4 21:04:50 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        system_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71  |module1_packet_detect_Pipeline_STREAM_LOOP  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|    2400|   2216|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     84|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   20|    2439|   2304|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71  |module1_packet_detect_Pipeline_STREAM_LOOP  |        0|  20|  2400|  2216|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                            |        0|  20|  2400|  2216|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |add_loc_c1_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm             |  25|          5|    1|          5|
    |ap_done               |   9|          2|    1|          2|
    |m1_startOffset_blk_n  |   9|          2|    1|          2|
    |m1_startOffset_din    |   9|          2|   16|         32|
    |m1_startOffset_write  |  14|          3|    1|          3|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  84|         18|   22|         48|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   4|   0|    4|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg  |   1|   0|    1|          0|
    |p_read_2_reg_119                                                   |  32|   0|   32|          0|
    |start_once_reg                                                     |   1|   0|    1|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  39|   0|   39|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  module1_packet_detect|  return value|
|m0_to_m1_data_dout             |   in|   32|     ap_fifo|          m0_to_m1_data|       pointer|
|m0_to_m1_data_empty_n          |   in|    1|     ap_fifo|          m0_to_m1_data|       pointer|
|m0_to_m1_data_read             |  out|    1|     ap_fifo|          m0_to_m1_data|       pointer|
|m0_to_m1_data_num_data_valid   |   in|    7|     ap_fifo|          m0_to_m1_data|       pointer|
|m0_to_m1_data_fifo_cap         |   in|    7|     ap_fifo|          m0_to_m1_data|       pointer|
|m1_to_m2_data_din              |  out|   32|     ap_fifo|          m1_to_m2_data|       pointer|
|m1_to_m2_data_full_n           |   in|    1|     ap_fifo|          m1_to_m2_data|       pointer|
|m1_to_m2_data_write            |  out|    1|     ap_fifo|          m1_to_m2_data|       pointer|
|m1_to_m2_data_num_data_valid   |   in|   32|     ap_fifo|          m1_to_m2_data|       pointer|
|m1_to_m2_data_fifo_cap         |   in|   32|     ap_fifo|          m1_to_m2_data|       pointer|
|m1_startOffset_din             |  out|   16|     ap_fifo|         m1_startOffset|       pointer|
|m1_startOffset_full_n          |   in|    1|     ap_fifo|         m1_startOffset|       pointer|
|m1_startOffset_write           |  out|    1|     ap_fifo|         m1_startOffset|       pointer|
|m1_startOffset_num_data_valid  |   in|   32|     ap_fifo|         m1_startOffset|       pointer|
|m1_startOffset_fifo_cap        |   in|   32|     ap_fifo|         m1_startOffset|       pointer|
|p_read                         |   in|   32|     ap_none|                 p_read|        scalar|
|add_loc_c1_din                 |  out|   32|     ap_fifo|             add_loc_c1|       pointer|
|add_loc_c1_full_n              |   in|    1|     ap_fifo|             add_loc_c1|       pointer|
|add_loc_c1_write               |  out|    1|     ap_fifo|             add_loc_c1|       pointer|
|add_loc_c1_num_data_valid      |   in|    3|     ap_fifo|             add_loc_c1|       pointer|
|add_loc_c1_fifo_cap            |   in|    3|     ap_fifo|             add_loc_c1|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

