// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sigmoid (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] sigmoid_table2_address0;
reg    sigmoid_table2_ce0;
wire   [9:0] sigmoid_table2_q0;
wire   [9:0] sigmoid_table2_address1;
reg    sigmoid_table2_ce1;
wire   [9:0] sigmoid_table2_q1;
wire   [9:0] sigmoid_table2_address2;
reg    sigmoid_table2_ce2;
wire   [9:0] sigmoid_table2_q2;
wire   [9:0] sigmoid_table2_address3;
reg    sigmoid_table2_ce3;
wire   [9:0] sigmoid_table2_q3;
wire   [9:0] sigmoid_table2_address4;
reg    sigmoid_table2_ce4;
wire   [9:0] sigmoid_table2_q4;
wire   [9:0] sigmoid_table2_address5;
reg    sigmoid_table2_ce5;
wire   [9:0] sigmoid_table2_q5;
wire   [9:0] sigmoid_table2_address6;
reg    sigmoid_table2_ce6;
wire   [9:0] sigmoid_table2_q6;
wire   [9:0] sigmoid_table2_address7;
reg    sigmoid_table2_ce7;
wire   [9:0] sigmoid_table2_q7;
wire   [9:0] sigmoid_table2_address8;
reg    sigmoid_table2_ce8;
wire   [9:0] sigmoid_table2_q8;
wire   [9:0] sigmoid_table2_address9;
reg    sigmoid_table2_ce9;
wire   [9:0] sigmoid_table2_q9;
wire   [9:0] sigmoid_table2_address10;
reg    sigmoid_table2_ce10;
wire   [9:0] sigmoid_table2_q10;
wire   [9:0] sigmoid_table2_address11;
reg    sigmoid_table2_ce11;
wire   [9:0] sigmoid_table2_q11;
wire   [9:0] sigmoid_table2_address12;
reg    sigmoid_table2_ce12;
wire   [9:0] sigmoid_table2_q12;
wire   [9:0] sigmoid_table2_address13;
reg    sigmoid_table2_ce13;
wire   [9:0] sigmoid_table2_q13;
wire   [9:0] sigmoid_table2_address14;
reg    sigmoid_table2_ce14;
wire   [9:0] sigmoid_table2_q14;
wire   [9:0] sigmoid_table2_address15;
reg    sigmoid_table2_ce15;
wire   [9:0] sigmoid_table2_q15;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln700_fu_511_p1;
wire   [63:0] zext_ln700_1_fu_644_p1;
wire   [63:0] zext_ln700_2_fu_777_p1;
wire   [63:0] zext_ln700_3_fu_910_p1;
wire   [63:0] zext_ln700_4_fu_1043_p1;
wire   [63:0] zext_ln700_5_fu_1176_p1;
wire   [63:0] zext_ln700_6_fu_1309_p1;
wire   [63:0] zext_ln700_7_fu_1442_p1;
wire   [63:0] zext_ln700_8_fu_1575_p1;
wire   [63:0] zext_ln700_9_fu_1708_p1;
wire   [63:0] zext_ln700_10_fu_1841_p1;
wire   [63:0] zext_ln700_11_fu_1974_p1;
wire   [63:0] zext_ln700_12_fu_2107_p1;
wire   [63:0] zext_ln700_13_fu_2240_p1;
wire   [63:0] zext_ln700_14_fu_2373_p1;
wire   [63:0] zext_ln700_15_fu_2506_p1;
wire   [11:0] tmp_1_fu_391_p4;
wire   [25:0] shl_ln_fu_383_p3;
wire   [3:0] trunc_ln851_fu_411_p1;
wire   [9:0] p_Result_2_fu_415_p3;
wire  signed [12:0] sext_ln850_fu_401_p1;
wire   [0:0] icmp_ln851_fu_423_p2;
wire   [12:0] add_ln700_fu_429_p2;
wire   [0:0] icmp_ln850_fu_405_p2;
wire   [12:0] select_ln851_fu_435_p3;
wire   [12:0] select_ln850_fu_443_p3;
wire   [11:0] trunc_ln167_fu_451_p1;
wire   [12:0] add_ln167_fu_455_p2;
wire   [0:0] tmp_2_fu_467_p3;
wire   [11:0] add_ln167_16_fu_461_p2;
wire   [11:0] select_ln168_fu_475_p3;
wire   [1:0] tmp_4_fu_487_p4;
wire   [0:0] icmp_ln169_fu_497_p2;
wire   [9:0] trunc_ln168_fu_483_p1;
wire   [9:0] select_ln169_fu_503_p3;
wire   [11:0] tmp_3_fu_524_p4;
wire   [25:0] shl_ln1118_1_fu_516_p3;
wire   [3:0] trunc_ln851_1_fu_544_p1;
wire   [9:0] p_Result_2_1_fu_548_p3;
wire  signed [12:0] sext_ln850_1_fu_534_p1;
wire   [0:0] icmp_ln851_1_fu_556_p2;
wire   [12:0] add_ln700_1_fu_562_p2;
wire   [0:0] icmp_ln850_1_fu_538_p2;
wire   [12:0] select_ln851_1_fu_568_p3;
wire   [12:0] select_ln850_1_fu_576_p3;
wire   [11:0] trunc_ln167_1_fu_584_p1;
wire   [12:0] add_ln167_1_fu_588_p2;
wire   [0:0] tmp_6_fu_600_p3;
wire   [11:0] add_ln167_17_fu_594_p2;
wire   [11:0] select_ln168_1_fu_608_p3;
wire   [1:0] tmp_8_fu_620_p4;
wire   [0:0] icmp_ln169_1_fu_630_p2;
wire   [9:0] trunc_ln168_1_fu_616_p1;
wire   [9:0] select_ln169_1_fu_636_p3;
wire   [11:0] tmp_5_fu_657_p4;
wire   [25:0] shl_ln1118_2_fu_649_p3;
wire   [3:0] trunc_ln851_2_fu_677_p1;
wire   [9:0] p_Result_2_2_fu_681_p3;
wire  signed [12:0] sext_ln850_2_fu_667_p1;
wire   [0:0] icmp_ln851_2_fu_689_p2;
wire   [12:0] add_ln700_2_fu_695_p2;
wire   [0:0] icmp_ln850_2_fu_671_p2;
wire   [12:0] select_ln851_2_fu_701_p3;
wire   [12:0] select_ln850_2_fu_709_p3;
wire   [11:0] trunc_ln167_2_fu_717_p1;
wire   [12:0] add_ln167_2_fu_721_p2;
wire   [0:0] tmp_11_fu_733_p3;
wire   [11:0] add_ln167_18_fu_727_p2;
wire   [11:0] select_ln168_2_fu_741_p3;
wire   [1:0] tmp_13_fu_753_p4;
wire   [0:0] icmp_ln169_2_fu_763_p2;
wire   [9:0] trunc_ln168_2_fu_749_p1;
wire   [9:0] select_ln169_2_fu_769_p3;
wire   [11:0] tmp_7_fu_790_p4;
wire   [25:0] shl_ln1118_3_fu_782_p3;
wire   [3:0] trunc_ln851_3_fu_810_p1;
wire   [9:0] p_Result_2_3_fu_814_p3;
wire  signed [12:0] sext_ln850_3_fu_800_p1;
wire   [0:0] icmp_ln851_3_fu_822_p2;
wire   [12:0] add_ln700_3_fu_828_p2;
wire   [0:0] icmp_ln850_3_fu_804_p2;
wire   [12:0] select_ln851_3_fu_834_p3;
wire   [12:0] select_ln850_3_fu_842_p3;
wire   [11:0] trunc_ln167_3_fu_850_p1;
wire   [12:0] add_ln167_3_fu_854_p2;
wire   [0:0] tmp_15_fu_866_p3;
wire   [11:0] add_ln167_19_fu_860_p2;
wire   [11:0] select_ln168_3_fu_874_p3;
wire   [1:0] tmp_17_fu_886_p4;
wire   [0:0] icmp_ln169_3_fu_896_p2;
wire   [9:0] trunc_ln168_3_fu_882_p1;
wire   [9:0] select_ln169_3_fu_902_p3;
wire   [11:0] tmp_9_fu_923_p4;
wire   [25:0] shl_ln1118_4_fu_915_p3;
wire   [3:0] trunc_ln851_4_fu_943_p1;
wire   [9:0] p_Result_2_4_fu_947_p3;
wire  signed [12:0] sext_ln850_4_fu_933_p1;
wire   [0:0] icmp_ln851_4_fu_955_p2;
wire   [12:0] add_ln700_4_fu_961_p2;
wire   [0:0] icmp_ln850_4_fu_937_p2;
wire   [12:0] select_ln851_4_fu_967_p3;
wire   [12:0] select_ln850_4_fu_975_p3;
wire   [11:0] trunc_ln167_4_fu_983_p1;
wire   [12:0] add_ln167_4_fu_987_p2;
wire   [0:0] tmp_19_fu_999_p3;
wire   [11:0] add_ln167_20_fu_993_p2;
wire   [11:0] select_ln168_4_fu_1007_p3;
wire   [1:0] tmp_21_fu_1019_p4;
wire   [0:0] icmp_ln169_4_fu_1029_p2;
wire   [9:0] trunc_ln168_4_fu_1015_p1;
wire   [9:0] select_ln169_4_fu_1035_p3;
wire   [11:0] tmp_s_fu_1056_p4;
wire   [25:0] shl_ln1118_5_fu_1048_p3;
wire   [3:0] trunc_ln851_5_fu_1076_p1;
wire   [9:0] p_Result_2_5_fu_1080_p3;
wire  signed [12:0] sext_ln850_5_fu_1066_p1;
wire   [0:0] icmp_ln851_5_fu_1088_p2;
wire   [12:0] add_ln700_5_fu_1094_p2;
wire   [0:0] icmp_ln850_5_fu_1070_p2;
wire   [12:0] select_ln851_5_fu_1100_p3;
wire   [12:0] select_ln850_5_fu_1108_p3;
wire   [11:0] trunc_ln167_5_fu_1116_p1;
wire   [12:0] add_ln167_5_fu_1120_p2;
wire   [0:0] tmp_23_fu_1132_p3;
wire   [11:0] add_ln167_21_fu_1126_p2;
wire   [11:0] select_ln168_5_fu_1140_p3;
wire   [1:0] tmp_25_fu_1152_p4;
wire   [0:0] icmp_ln169_5_fu_1162_p2;
wire   [9:0] trunc_ln168_5_fu_1148_p1;
wire   [9:0] select_ln169_5_fu_1168_p3;
wire   [11:0] tmp_10_fu_1189_p4;
wire   [25:0] shl_ln1118_6_fu_1181_p3;
wire   [3:0] trunc_ln851_6_fu_1209_p1;
wire   [9:0] p_Result_2_6_fu_1213_p3;
wire  signed [12:0] sext_ln850_6_fu_1199_p1;
wire   [0:0] icmp_ln851_6_fu_1221_p2;
wire   [12:0] add_ln700_6_fu_1227_p2;
wire   [0:0] icmp_ln850_6_fu_1203_p2;
wire   [12:0] select_ln851_6_fu_1233_p3;
wire   [12:0] select_ln850_6_fu_1241_p3;
wire   [11:0] trunc_ln167_6_fu_1249_p1;
wire   [12:0] add_ln167_6_fu_1253_p2;
wire   [0:0] tmp_27_fu_1265_p3;
wire   [11:0] add_ln167_22_fu_1259_p2;
wire   [11:0] select_ln168_6_fu_1273_p3;
wire   [1:0] tmp_29_fu_1285_p4;
wire   [0:0] icmp_ln169_6_fu_1295_p2;
wire   [9:0] trunc_ln168_6_fu_1281_p1;
wire   [9:0] select_ln169_6_fu_1301_p3;
wire   [11:0] tmp_12_fu_1322_p4;
wire   [25:0] shl_ln1118_7_fu_1314_p3;
wire   [3:0] trunc_ln851_7_fu_1342_p1;
wire   [9:0] p_Result_2_7_fu_1346_p3;
wire  signed [12:0] sext_ln850_7_fu_1332_p1;
wire   [0:0] icmp_ln851_7_fu_1354_p2;
wire   [12:0] add_ln700_7_fu_1360_p2;
wire   [0:0] icmp_ln850_7_fu_1336_p2;
wire   [12:0] select_ln851_7_fu_1366_p3;
wire   [12:0] select_ln850_7_fu_1374_p3;
wire   [11:0] trunc_ln167_7_fu_1382_p1;
wire   [12:0] add_ln167_7_fu_1386_p2;
wire   [0:0] tmp_31_fu_1398_p3;
wire   [11:0] add_ln167_23_fu_1392_p2;
wire   [11:0] select_ln168_7_fu_1406_p3;
wire   [1:0] tmp_32_fu_1418_p4;
wire   [0:0] icmp_ln169_7_fu_1428_p2;
wire   [9:0] trunc_ln168_7_fu_1414_p1;
wire   [9:0] select_ln169_7_fu_1434_p3;
wire   [11:0] tmp_14_fu_1455_p4;
wire   [25:0] shl_ln1118_8_fu_1447_p3;
wire   [3:0] trunc_ln851_8_fu_1475_p1;
wire   [9:0] p_Result_2_8_fu_1479_p3;
wire  signed [12:0] sext_ln850_8_fu_1465_p1;
wire   [0:0] icmp_ln851_8_fu_1487_p2;
wire   [12:0] add_ln700_8_fu_1493_p2;
wire   [0:0] icmp_ln850_8_fu_1469_p2;
wire   [12:0] select_ln851_8_fu_1499_p3;
wire   [12:0] select_ln850_8_fu_1507_p3;
wire   [11:0] trunc_ln167_8_fu_1515_p1;
wire   [12:0] add_ln167_8_fu_1519_p2;
wire   [0:0] tmp_33_fu_1531_p3;
wire   [11:0] add_ln167_24_fu_1525_p2;
wire   [11:0] select_ln168_8_fu_1539_p3;
wire   [1:0] tmp_34_fu_1551_p4;
wire   [0:0] icmp_ln169_8_fu_1561_p2;
wire   [9:0] trunc_ln168_8_fu_1547_p1;
wire   [9:0] select_ln169_8_fu_1567_p3;
wire   [11:0] tmp_16_fu_1588_p4;
wire   [25:0] shl_ln1118_9_fu_1580_p3;
wire   [3:0] trunc_ln851_9_fu_1608_p1;
wire   [9:0] p_Result_2_9_fu_1612_p3;
wire  signed [12:0] sext_ln850_9_fu_1598_p1;
wire   [0:0] icmp_ln851_9_fu_1620_p2;
wire   [12:0] add_ln700_9_fu_1626_p2;
wire   [0:0] icmp_ln850_9_fu_1602_p2;
wire   [12:0] select_ln851_9_fu_1632_p3;
wire   [12:0] select_ln850_9_fu_1640_p3;
wire   [11:0] trunc_ln167_9_fu_1648_p1;
wire   [12:0] add_ln167_9_fu_1652_p2;
wire   [0:0] tmp_35_fu_1664_p3;
wire   [11:0] add_ln167_25_fu_1658_p2;
wire   [11:0] select_ln168_9_fu_1672_p3;
wire   [1:0] tmp_36_fu_1684_p4;
wire   [0:0] icmp_ln169_9_fu_1694_p2;
wire   [9:0] trunc_ln168_9_fu_1680_p1;
wire   [9:0] select_ln169_9_fu_1700_p3;
wire   [11:0] tmp_18_fu_1721_p4;
wire   [25:0] shl_ln1118_s_fu_1713_p3;
wire   [3:0] trunc_ln851_10_fu_1741_p1;
wire   [9:0] p_Result_2_s_fu_1745_p3;
wire  signed [12:0] sext_ln850_10_fu_1731_p1;
wire   [0:0] icmp_ln851_10_fu_1753_p2;
wire   [12:0] add_ln700_10_fu_1759_p2;
wire   [0:0] icmp_ln850_10_fu_1735_p2;
wire   [12:0] select_ln851_10_fu_1765_p3;
wire   [12:0] select_ln850_10_fu_1773_p3;
wire   [11:0] trunc_ln167_10_fu_1781_p1;
wire   [12:0] add_ln167_10_fu_1785_p2;
wire   [0:0] tmp_37_fu_1797_p3;
wire   [11:0] add_ln167_26_fu_1791_p2;
wire   [11:0] select_ln168_10_fu_1805_p3;
wire   [1:0] tmp_38_fu_1817_p4;
wire   [0:0] icmp_ln169_10_fu_1827_p2;
wire   [9:0] trunc_ln168_10_fu_1813_p1;
wire   [9:0] select_ln169_10_fu_1833_p3;
wire   [11:0] tmp_20_fu_1854_p4;
wire   [25:0] shl_ln1118_10_fu_1846_p3;
wire   [3:0] trunc_ln851_11_fu_1874_p1;
wire   [9:0] p_Result_2_10_fu_1878_p3;
wire  signed [12:0] sext_ln850_11_fu_1864_p1;
wire   [0:0] icmp_ln851_11_fu_1886_p2;
wire   [12:0] add_ln700_11_fu_1892_p2;
wire   [0:0] icmp_ln850_11_fu_1868_p2;
wire   [12:0] select_ln851_11_fu_1898_p3;
wire   [12:0] select_ln850_11_fu_1906_p3;
wire   [11:0] trunc_ln167_11_fu_1914_p1;
wire   [12:0] add_ln167_11_fu_1918_p2;
wire   [0:0] tmp_39_fu_1930_p3;
wire   [11:0] add_ln167_27_fu_1924_p2;
wire   [11:0] select_ln168_11_fu_1938_p3;
wire   [1:0] tmp_40_fu_1950_p4;
wire   [0:0] icmp_ln169_11_fu_1960_p2;
wire   [9:0] trunc_ln168_11_fu_1946_p1;
wire   [9:0] select_ln169_11_fu_1966_p3;
wire   [11:0] tmp_22_fu_1987_p4;
wire   [25:0] shl_ln1118_11_fu_1979_p3;
wire   [3:0] trunc_ln851_12_fu_2007_p1;
wire   [9:0] p_Result_2_11_fu_2011_p3;
wire  signed [12:0] sext_ln850_12_fu_1997_p1;
wire   [0:0] icmp_ln851_12_fu_2019_p2;
wire   [12:0] add_ln700_12_fu_2025_p2;
wire   [0:0] icmp_ln850_12_fu_2001_p2;
wire   [12:0] select_ln851_12_fu_2031_p3;
wire   [12:0] select_ln850_12_fu_2039_p3;
wire   [11:0] trunc_ln167_12_fu_2047_p1;
wire   [12:0] add_ln167_12_fu_2051_p2;
wire   [0:0] tmp_41_fu_2063_p3;
wire   [11:0] add_ln167_28_fu_2057_p2;
wire   [11:0] select_ln168_12_fu_2071_p3;
wire   [1:0] tmp_42_fu_2083_p4;
wire   [0:0] icmp_ln169_12_fu_2093_p2;
wire   [9:0] trunc_ln168_12_fu_2079_p1;
wire   [9:0] select_ln169_12_fu_2099_p3;
wire   [11:0] tmp_24_fu_2120_p4;
wire   [25:0] shl_ln1118_12_fu_2112_p3;
wire   [3:0] trunc_ln851_13_fu_2140_p1;
wire   [9:0] p_Result_2_12_fu_2144_p3;
wire  signed [12:0] sext_ln850_13_fu_2130_p1;
wire   [0:0] icmp_ln851_13_fu_2152_p2;
wire   [12:0] add_ln700_13_fu_2158_p2;
wire   [0:0] icmp_ln850_13_fu_2134_p2;
wire   [12:0] select_ln851_13_fu_2164_p3;
wire   [12:0] select_ln850_13_fu_2172_p3;
wire   [11:0] trunc_ln167_13_fu_2180_p1;
wire   [12:0] add_ln167_13_fu_2184_p2;
wire   [0:0] tmp_43_fu_2196_p3;
wire   [11:0] add_ln167_29_fu_2190_p2;
wire   [11:0] select_ln168_13_fu_2204_p3;
wire   [1:0] tmp_44_fu_2216_p4;
wire   [0:0] icmp_ln169_13_fu_2226_p2;
wire   [9:0] trunc_ln168_13_fu_2212_p1;
wire   [9:0] select_ln169_13_fu_2232_p3;
wire   [11:0] tmp_26_fu_2253_p4;
wire   [25:0] shl_ln1118_13_fu_2245_p3;
wire   [3:0] trunc_ln851_14_fu_2273_p1;
wire   [9:0] p_Result_2_13_fu_2277_p3;
wire  signed [12:0] sext_ln850_14_fu_2263_p1;
wire   [0:0] icmp_ln851_14_fu_2285_p2;
wire   [12:0] add_ln700_14_fu_2291_p2;
wire   [0:0] icmp_ln850_14_fu_2267_p2;
wire   [12:0] select_ln851_14_fu_2297_p3;
wire   [12:0] select_ln850_14_fu_2305_p3;
wire   [11:0] trunc_ln167_14_fu_2313_p1;
wire   [12:0] add_ln167_14_fu_2317_p2;
wire   [0:0] tmp_45_fu_2329_p3;
wire   [11:0] add_ln167_30_fu_2323_p2;
wire   [11:0] select_ln168_14_fu_2337_p3;
wire   [1:0] tmp_46_fu_2349_p4;
wire   [0:0] icmp_ln169_14_fu_2359_p2;
wire   [9:0] trunc_ln168_14_fu_2345_p1;
wire   [9:0] select_ln169_14_fu_2365_p3;
wire   [11:0] tmp_28_fu_2386_p4;
wire   [25:0] shl_ln1118_14_fu_2378_p3;
wire   [3:0] trunc_ln851_15_fu_2406_p1;
wire   [9:0] p_Result_2_14_fu_2410_p3;
wire  signed [12:0] sext_ln850_15_fu_2396_p1;
wire   [0:0] icmp_ln851_15_fu_2418_p2;
wire   [12:0] add_ln700_15_fu_2424_p2;
wire   [0:0] icmp_ln850_15_fu_2400_p2;
wire   [12:0] select_ln851_15_fu_2430_p3;
wire   [12:0] select_ln850_15_fu_2438_p3;
wire   [11:0] trunc_ln167_15_fu_2446_p1;
wire   [12:0] add_ln167_15_fu_2450_p2;
wire   [0:0] tmp_47_fu_2462_p3;
wire   [11:0] add_ln167_31_fu_2456_p2;
wire   [11:0] select_ln168_15_fu_2470_p3;
wire   [1:0] tmp_48_fu_2482_p4;
wire   [0:0] icmp_ln169_15_fu_2492_p2;
wire   [9:0] trunc_ln168_15_fu_2478_p1;
wire   [9:0] select_ln169_15_fu_2498_p3;
wire   [15:0] zext_ln785_fu_2511_p1;
wire   [15:0] zext_ln785_1_fu_2515_p1;
wire   [15:0] zext_ln785_2_fu_2519_p1;
wire   [15:0] zext_ln785_3_fu_2523_p1;
wire   [15:0] zext_ln785_4_fu_2527_p1;
wire   [15:0] zext_ln785_5_fu_2531_p1;
wire   [15:0] zext_ln785_6_fu_2535_p1;
wire   [15:0] zext_ln785_7_fu_2539_p1;
wire   [15:0] zext_ln785_8_fu_2543_p1;
wire   [15:0] zext_ln785_9_fu_2547_p1;
wire   [15:0] zext_ln785_10_fu_2551_p1;
wire   [15:0] zext_ln785_11_fu_2555_p1;
wire   [15:0] zext_ln785_12_fu_2559_p1;
wire   [15:0] zext_ln785_13_fu_2563_p1;
wire   [15:0] zext_ln785_14_fu_2567_p1;
wire   [15:0] zext_ln785_15_fu_2571_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

sigmoid_sigmoid_tcud #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sigmoid_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigmoid_table2_address0),
    .ce0(sigmoid_table2_ce0),
    .q0(sigmoid_table2_q0),
    .address1(sigmoid_table2_address1),
    .ce1(sigmoid_table2_ce1),
    .q1(sigmoid_table2_q1),
    .address2(sigmoid_table2_address2),
    .ce2(sigmoid_table2_ce2),
    .q2(sigmoid_table2_q2),
    .address3(sigmoid_table2_address3),
    .ce3(sigmoid_table2_ce3),
    .q3(sigmoid_table2_q3),
    .address4(sigmoid_table2_address4),
    .ce4(sigmoid_table2_ce4),
    .q4(sigmoid_table2_q4),
    .address5(sigmoid_table2_address5),
    .ce5(sigmoid_table2_ce5),
    .q5(sigmoid_table2_q5),
    .address6(sigmoid_table2_address6),
    .ce6(sigmoid_table2_ce6),
    .q6(sigmoid_table2_q6),
    .address7(sigmoid_table2_address7),
    .ce7(sigmoid_table2_ce7),
    .q7(sigmoid_table2_q7),
    .address8(sigmoid_table2_address8),
    .ce8(sigmoid_table2_ce8),
    .q8(sigmoid_table2_q8),
    .address9(sigmoid_table2_address9),
    .ce9(sigmoid_table2_ce9),
    .q9(sigmoid_table2_q9),
    .address10(sigmoid_table2_address10),
    .ce10(sigmoid_table2_ce10),
    .q10(sigmoid_table2_q10),
    .address11(sigmoid_table2_address11),
    .ce11(sigmoid_table2_ce11),
    .q11(sigmoid_table2_q11),
    .address12(sigmoid_table2_address12),
    .ce12(sigmoid_table2_ce12),
    .q12(sigmoid_table2_q12),
    .address13(sigmoid_table2_address13),
    .ce13(sigmoid_table2_ce13),
    .q13(sigmoid_table2_q13),
    .address14(sigmoid_table2_address14),
    .ce14(sigmoid_table2_ce14),
    .q14(sigmoid_table2_q14),
    .address15(sigmoid_table2_address15),
    .ce15(sigmoid_table2_ce15),
    .q15(sigmoid_table2_q15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce0 = 1'b1;
    end else begin
        sigmoid_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce1 = 1'b1;
    end else begin
        sigmoid_table2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce10 = 1'b1;
    end else begin
        sigmoid_table2_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce11 = 1'b1;
    end else begin
        sigmoid_table2_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce12 = 1'b1;
    end else begin
        sigmoid_table2_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce13 = 1'b1;
    end else begin
        sigmoid_table2_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce14 = 1'b1;
    end else begin
        sigmoid_table2_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce15 = 1'b1;
    end else begin
        sigmoid_table2_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce2 = 1'b1;
    end else begin
        sigmoid_table2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce3 = 1'b1;
    end else begin
        sigmoid_table2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce4 = 1'b1;
    end else begin
        sigmoid_table2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce5 = 1'b1;
    end else begin
        sigmoid_table2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce6 = 1'b1;
    end else begin
        sigmoid_table2_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce7 = 1'b1;
    end else begin
        sigmoid_table2_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce8 = 1'b1;
    end else begin
        sigmoid_table2_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce9 = 1'b1;
    end else begin
        sigmoid_table2_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln167_10_fu_1785_p2 = (13'd512 + select_ln850_10_fu_1773_p3);

assign add_ln167_11_fu_1918_p2 = (13'd512 + select_ln850_11_fu_1906_p3);

assign add_ln167_12_fu_2051_p2 = (13'd512 + select_ln850_12_fu_2039_p3);

assign add_ln167_13_fu_2184_p2 = (13'd512 + select_ln850_13_fu_2172_p3);

assign add_ln167_14_fu_2317_p2 = (13'd512 + select_ln850_14_fu_2305_p3);

assign add_ln167_15_fu_2450_p2 = (13'd512 + select_ln850_15_fu_2438_p3);

assign add_ln167_16_fu_461_p2 = (12'd512 + trunc_ln167_fu_451_p1);

assign add_ln167_17_fu_594_p2 = (12'd512 + trunc_ln167_1_fu_584_p1);

assign add_ln167_18_fu_727_p2 = (12'd512 + trunc_ln167_2_fu_717_p1);

assign add_ln167_19_fu_860_p2 = (12'd512 + trunc_ln167_3_fu_850_p1);

assign add_ln167_1_fu_588_p2 = (13'd512 + select_ln850_1_fu_576_p3);

assign add_ln167_20_fu_993_p2 = (12'd512 + trunc_ln167_4_fu_983_p1);

assign add_ln167_21_fu_1126_p2 = (12'd512 + trunc_ln167_5_fu_1116_p1);

assign add_ln167_22_fu_1259_p2 = (12'd512 + trunc_ln167_6_fu_1249_p1);

assign add_ln167_23_fu_1392_p2 = (12'd512 + trunc_ln167_7_fu_1382_p1);

assign add_ln167_24_fu_1525_p2 = (12'd512 + trunc_ln167_8_fu_1515_p1);

assign add_ln167_25_fu_1658_p2 = (12'd512 + trunc_ln167_9_fu_1648_p1);

assign add_ln167_26_fu_1791_p2 = (12'd512 + trunc_ln167_10_fu_1781_p1);

assign add_ln167_27_fu_1924_p2 = (12'd512 + trunc_ln167_11_fu_1914_p1);

assign add_ln167_28_fu_2057_p2 = (12'd512 + trunc_ln167_12_fu_2047_p1);

assign add_ln167_29_fu_2190_p2 = (12'd512 + trunc_ln167_13_fu_2180_p1);

assign add_ln167_2_fu_721_p2 = (13'd512 + select_ln850_2_fu_709_p3);

assign add_ln167_30_fu_2323_p2 = (12'd512 + trunc_ln167_14_fu_2313_p1);

assign add_ln167_31_fu_2456_p2 = (12'd512 + trunc_ln167_15_fu_2446_p1);

assign add_ln167_3_fu_854_p2 = (13'd512 + select_ln850_3_fu_842_p3);

assign add_ln167_4_fu_987_p2 = (13'd512 + select_ln850_4_fu_975_p3);

assign add_ln167_5_fu_1120_p2 = (13'd512 + select_ln850_5_fu_1108_p3);

assign add_ln167_6_fu_1253_p2 = (13'd512 + select_ln850_6_fu_1241_p3);

assign add_ln167_7_fu_1386_p2 = (13'd512 + select_ln850_7_fu_1374_p3);

assign add_ln167_8_fu_1519_p2 = (13'd512 + select_ln850_8_fu_1507_p3);

assign add_ln167_9_fu_1652_p2 = (13'd512 + select_ln850_9_fu_1640_p3);

assign add_ln167_fu_455_p2 = (13'd512 + select_ln850_fu_443_p3);

assign add_ln700_10_fu_1759_p2 = ($signed(13'd1) + $signed(sext_ln850_10_fu_1731_p1));

assign add_ln700_11_fu_1892_p2 = ($signed(13'd1) + $signed(sext_ln850_11_fu_1864_p1));

assign add_ln700_12_fu_2025_p2 = ($signed(13'd1) + $signed(sext_ln850_12_fu_1997_p1));

assign add_ln700_13_fu_2158_p2 = ($signed(13'd1) + $signed(sext_ln850_13_fu_2130_p1));

assign add_ln700_14_fu_2291_p2 = ($signed(13'd1) + $signed(sext_ln850_14_fu_2263_p1));

assign add_ln700_15_fu_2424_p2 = ($signed(13'd1) + $signed(sext_ln850_15_fu_2396_p1));

assign add_ln700_1_fu_562_p2 = ($signed(13'd1) + $signed(sext_ln850_1_fu_534_p1));

assign add_ln700_2_fu_695_p2 = ($signed(13'd1) + $signed(sext_ln850_2_fu_667_p1));

assign add_ln700_3_fu_828_p2 = ($signed(13'd1) + $signed(sext_ln850_3_fu_800_p1));

assign add_ln700_4_fu_961_p2 = ($signed(13'd1) + $signed(sext_ln850_4_fu_933_p1));

assign add_ln700_5_fu_1094_p2 = ($signed(13'd1) + $signed(sext_ln850_5_fu_1066_p1));

assign add_ln700_6_fu_1227_p2 = ($signed(13'd1) + $signed(sext_ln850_6_fu_1199_p1));

assign add_ln700_7_fu_1360_p2 = ($signed(13'd1) + $signed(sext_ln850_7_fu_1332_p1));

assign add_ln700_8_fu_1493_p2 = ($signed(13'd1) + $signed(sext_ln850_8_fu_1465_p1));

assign add_ln700_9_fu_1626_p2 = ($signed(13'd1) + $signed(sext_ln850_9_fu_1598_p1));

assign add_ln700_fu_429_p2 = ($signed(13'd1) + $signed(sext_ln850_fu_401_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = zext_ln785_fu_2511_p1;

assign ap_return_1 = zext_ln785_1_fu_2515_p1;

assign ap_return_10 = zext_ln785_10_fu_2551_p1;

assign ap_return_11 = zext_ln785_11_fu_2555_p1;

assign ap_return_12 = zext_ln785_12_fu_2559_p1;

assign ap_return_13 = zext_ln785_13_fu_2563_p1;

assign ap_return_14 = zext_ln785_14_fu_2567_p1;

assign ap_return_15 = zext_ln785_15_fu_2571_p1;

assign ap_return_2 = zext_ln785_2_fu_2519_p1;

assign ap_return_3 = zext_ln785_3_fu_2523_p1;

assign ap_return_4 = zext_ln785_4_fu_2527_p1;

assign ap_return_5 = zext_ln785_5_fu_2531_p1;

assign ap_return_6 = zext_ln785_6_fu_2535_p1;

assign ap_return_7 = zext_ln785_7_fu_2539_p1;

assign ap_return_8 = zext_ln785_8_fu_2543_p1;

assign ap_return_9 = zext_ln785_9_fu_2547_p1;

assign icmp_ln169_10_fu_1827_p2 = ((tmp_38_fu_1817_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_11_fu_1960_p2 = ((tmp_40_fu_1950_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_12_fu_2093_p2 = ((tmp_42_fu_2083_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_13_fu_2226_p2 = ((tmp_44_fu_2216_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_14_fu_2359_p2 = ((tmp_46_fu_2349_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_15_fu_2492_p2 = ((tmp_48_fu_2482_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_630_p2 = ((tmp_8_fu_620_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_763_p2 = ((tmp_13_fu_753_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_896_p2 = ((tmp_17_fu_886_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_1029_p2 = ((tmp_21_fu_1019_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_1162_p2 = ((tmp_25_fu_1152_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_1295_p2 = ((tmp_29_fu_1285_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_1428_p2 = ((tmp_32_fu_1418_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_8_fu_1561_p2 = ((tmp_34_fu_1551_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_9_fu_1694_p2 = ((tmp_36_fu_1684_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_497_p2 = ((tmp_4_fu_487_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_1735_p2 = (($signed(shl_ln1118_s_fu_1713_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_11_fu_1868_p2 = (($signed(shl_ln1118_10_fu_1846_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_12_fu_2001_p2 = (($signed(shl_ln1118_11_fu_1979_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_13_fu_2134_p2 = (($signed(shl_ln1118_12_fu_2112_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_14_fu_2267_p2 = (($signed(shl_ln1118_13_fu_2245_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_15_fu_2400_p2 = (($signed(shl_ln1118_14_fu_2378_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_1_fu_538_p2 = (($signed(shl_ln1118_1_fu_516_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_2_fu_671_p2 = (($signed(shl_ln1118_2_fu_649_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_3_fu_804_p2 = (($signed(shl_ln1118_3_fu_782_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_937_p2 = (($signed(shl_ln1118_4_fu_915_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_1070_p2 = (($signed(shl_ln1118_5_fu_1048_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_1203_p2 = (($signed(shl_ln1118_6_fu_1181_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_1336_p2 = (($signed(shl_ln1118_7_fu_1314_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_1469_p2 = (($signed(shl_ln1118_8_fu_1447_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_1602_p2 = (($signed(shl_ln1118_9_fu_1580_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_405_p2 = (($signed(shl_ln_fu_383_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1753_p2 = ((p_Result_2_s_fu_1745_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1886_p2 = ((p_Result_2_10_fu_1878_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_2019_p2 = ((p_Result_2_11_fu_2011_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_2152_p2 = ((p_Result_2_12_fu_2144_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_2285_p2 = ((p_Result_2_13_fu_2277_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2418_p2 = ((p_Result_2_14_fu_2410_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_556_p2 = ((p_Result_2_1_fu_548_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_689_p2 = ((p_Result_2_2_fu_681_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_822_p2 = ((p_Result_2_3_fu_814_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_955_p2 = ((p_Result_2_4_fu_947_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1088_p2 = ((p_Result_2_5_fu_1080_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1221_p2 = ((p_Result_2_6_fu_1213_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1354_p2 = ((p_Result_2_7_fu_1346_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1487_p2 = ((p_Result_2_8_fu_1479_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1620_p2 = ((p_Result_2_9_fu_1612_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_423_p2 = ((p_Result_2_fu_415_p3 == 10'd0) ? 1'b1 : 1'b0);

assign p_Result_2_10_fu_1878_p3 = {{trunc_ln851_11_fu_1874_p1}, {6'd0}};

assign p_Result_2_11_fu_2011_p3 = {{trunc_ln851_12_fu_2007_p1}, {6'd0}};

assign p_Result_2_12_fu_2144_p3 = {{trunc_ln851_13_fu_2140_p1}, {6'd0}};

assign p_Result_2_13_fu_2277_p3 = {{trunc_ln851_14_fu_2273_p1}, {6'd0}};

assign p_Result_2_14_fu_2410_p3 = {{trunc_ln851_15_fu_2406_p1}, {6'd0}};

assign p_Result_2_1_fu_548_p3 = {{trunc_ln851_1_fu_544_p1}, {6'd0}};

assign p_Result_2_2_fu_681_p3 = {{trunc_ln851_2_fu_677_p1}, {6'd0}};

assign p_Result_2_3_fu_814_p3 = {{trunc_ln851_3_fu_810_p1}, {6'd0}};

assign p_Result_2_4_fu_947_p3 = {{trunc_ln851_4_fu_943_p1}, {6'd0}};

assign p_Result_2_5_fu_1080_p3 = {{trunc_ln851_5_fu_1076_p1}, {6'd0}};

assign p_Result_2_6_fu_1213_p3 = {{trunc_ln851_6_fu_1209_p1}, {6'd0}};

assign p_Result_2_7_fu_1346_p3 = {{trunc_ln851_7_fu_1342_p1}, {6'd0}};

assign p_Result_2_8_fu_1479_p3 = {{trunc_ln851_8_fu_1475_p1}, {6'd0}};

assign p_Result_2_9_fu_1612_p3 = {{trunc_ln851_9_fu_1608_p1}, {6'd0}};

assign p_Result_2_fu_415_p3 = {{trunc_ln851_fu_411_p1}, {6'd0}};

assign p_Result_2_s_fu_1745_p3 = {{trunc_ln851_10_fu_1741_p1}, {6'd0}};

assign select_ln168_10_fu_1805_p3 = ((tmp_37_fu_1797_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_26_fu_1791_p2);

assign select_ln168_11_fu_1938_p3 = ((tmp_39_fu_1930_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_27_fu_1924_p2);

assign select_ln168_12_fu_2071_p3 = ((tmp_41_fu_2063_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_28_fu_2057_p2);

assign select_ln168_13_fu_2204_p3 = ((tmp_43_fu_2196_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_29_fu_2190_p2);

assign select_ln168_14_fu_2337_p3 = ((tmp_45_fu_2329_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_30_fu_2323_p2);

assign select_ln168_15_fu_2470_p3 = ((tmp_47_fu_2462_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_31_fu_2456_p2);

assign select_ln168_1_fu_608_p3 = ((tmp_6_fu_600_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_17_fu_594_p2);

assign select_ln168_2_fu_741_p3 = ((tmp_11_fu_733_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_18_fu_727_p2);

assign select_ln168_3_fu_874_p3 = ((tmp_15_fu_866_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_19_fu_860_p2);

assign select_ln168_4_fu_1007_p3 = ((tmp_19_fu_999_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_20_fu_993_p2);

assign select_ln168_5_fu_1140_p3 = ((tmp_23_fu_1132_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_21_fu_1126_p2);

assign select_ln168_6_fu_1273_p3 = ((tmp_27_fu_1265_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_22_fu_1259_p2);

assign select_ln168_7_fu_1406_p3 = ((tmp_31_fu_1398_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_23_fu_1392_p2);

assign select_ln168_8_fu_1539_p3 = ((tmp_33_fu_1531_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_24_fu_1525_p2);

assign select_ln168_9_fu_1672_p3 = ((tmp_35_fu_1664_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_25_fu_1658_p2);

assign select_ln168_fu_475_p3 = ((tmp_2_fu_467_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_16_fu_461_p2);

assign select_ln169_10_fu_1833_p3 = ((icmp_ln169_10_fu_1827_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_10_fu_1813_p1);

assign select_ln169_11_fu_1966_p3 = ((icmp_ln169_11_fu_1960_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_11_fu_1946_p1);

assign select_ln169_12_fu_2099_p3 = ((icmp_ln169_12_fu_2093_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_12_fu_2079_p1);

assign select_ln169_13_fu_2232_p3 = ((icmp_ln169_13_fu_2226_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_13_fu_2212_p1);

assign select_ln169_14_fu_2365_p3 = ((icmp_ln169_14_fu_2359_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_14_fu_2345_p1);

assign select_ln169_15_fu_2498_p3 = ((icmp_ln169_15_fu_2492_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_15_fu_2478_p1);

assign select_ln169_1_fu_636_p3 = ((icmp_ln169_1_fu_630_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_1_fu_616_p1);

assign select_ln169_2_fu_769_p3 = ((icmp_ln169_2_fu_763_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_2_fu_749_p1);

assign select_ln169_3_fu_902_p3 = ((icmp_ln169_3_fu_896_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_3_fu_882_p1);

assign select_ln169_4_fu_1035_p3 = ((icmp_ln169_4_fu_1029_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_4_fu_1015_p1);

assign select_ln169_5_fu_1168_p3 = ((icmp_ln169_5_fu_1162_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_5_fu_1148_p1);

assign select_ln169_6_fu_1301_p3 = ((icmp_ln169_6_fu_1295_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_6_fu_1281_p1);

assign select_ln169_7_fu_1434_p3 = ((icmp_ln169_7_fu_1428_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_7_fu_1414_p1);

assign select_ln169_8_fu_1567_p3 = ((icmp_ln169_8_fu_1561_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_8_fu_1547_p1);

assign select_ln169_9_fu_1700_p3 = ((icmp_ln169_9_fu_1694_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_9_fu_1680_p1);

assign select_ln169_fu_503_p3 = ((icmp_ln169_fu_497_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_fu_483_p1);

assign select_ln850_10_fu_1773_p3 = ((icmp_ln850_10_fu_1735_p2[0:0] === 1'b1) ? select_ln851_10_fu_1765_p3 : sext_ln850_10_fu_1731_p1);

assign select_ln850_11_fu_1906_p3 = ((icmp_ln850_11_fu_1868_p2[0:0] === 1'b1) ? select_ln851_11_fu_1898_p3 : sext_ln850_11_fu_1864_p1);

assign select_ln850_12_fu_2039_p3 = ((icmp_ln850_12_fu_2001_p2[0:0] === 1'b1) ? select_ln851_12_fu_2031_p3 : sext_ln850_12_fu_1997_p1);

assign select_ln850_13_fu_2172_p3 = ((icmp_ln850_13_fu_2134_p2[0:0] === 1'b1) ? select_ln851_13_fu_2164_p3 : sext_ln850_13_fu_2130_p1);

assign select_ln850_14_fu_2305_p3 = ((icmp_ln850_14_fu_2267_p2[0:0] === 1'b1) ? select_ln851_14_fu_2297_p3 : sext_ln850_14_fu_2263_p1);

assign select_ln850_15_fu_2438_p3 = ((icmp_ln850_15_fu_2400_p2[0:0] === 1'b1) ? select_ln851_15_fu_2430_p3 : sext_ln850_15_fu_2396_p1);

assign select_ln850_1_fu_576_p3 = ((icmp_ln850_1_fu_538_p2[0:0] === 1'b1) ? select_ln851_1_fu_568_p3 : sext_ln850_1_fu_534_p1);

assign select_ln850_2_fu_709_p3 = ((icmp_ln850_2_fu_671_p2[0:0] === 1'b1) ? select_ln851_2_fu_701_p3 : sext_ln850_2_fu_667_p1);

assign select_ln850_3_fu_842_p3 = ((icmp_ln850_3_fu_804_p2[0:0] === 1'b1) ? select_ln851_3_fu_834_p3 : sext_ln850_3_fu_800_p1);

assign select_ln850_4_fu_975_p3 = ((icmp_ln850_4_fu_937_p2[0:0] === 1'b1) ? select_ln851_4_fu_967_p3 : sext_ln850_4_fu_933_p1);

assign select_ln850_5_fu_1108_p3 = ((icmp_ln850_5_fu_1070_p2[0:0] === 1'b1) ? select_ln851_5_fu_1100_p3 : sext_ln850_5_fu_1066_p1);

assign select_ln850_6_fu_1241_p3 = ((icmp_ln850_6_fu_1203_p2[0:0] === 1'b1) ? select_ln851_6_fu_1233_p3 : sext_ln850_6_fu_1199_p1);

assign select_ln850_7_fu_1374_p3 = ((icmp_ln850_7_fu_1336_p2[0:0] === 1'b1) ? select_ln851_7_fu_1366_p3 : sext_ln850_7_fu_1332_p1);

assign select_ln850_8_fu_1507_p3 = ((icmp_ln850_8_fu_1469_p2[0:0] === 1'b1) ? select_ln851_8_fu_1499_p3 : sext_ln850_8_fu_1465_p1);

assign select_ln850_9_fu_1640_p3 = ((icmp_ln850_9_fu_1602_p2[0:0] === 1'b1) ? select_ln851_9_fu_1632_p3 : sext_ln850_9_fu_1598_p1);

assign select_ln850_fu_443_p3 = ((icmp_ln850_fu_405_p2[0:0] === 1'b1) ? select_ln851_fu_435_p3 : sext_ln850_fu_401_p1);

assign select_ln851_10_fu_1765_p3 = ((icmp_ln851_10_fu_1753_p2[0:0] === 1'b1) ? sext_ln850_10_fu_1731_p1 : add_ln700_10_fu_1759_p2);

assign select_ln851_11_fu_1898_p3 = ((icmp_ln851_11_fu_1886_p2[0:0] === 1'b1) ? sext_ln850_11_fu_1864_p1 : add_ln700_11_fu_1892_p2);

assign select_ln851_12_fu_2031_p3 = ((icmp_ln851_12_fu_2019_p2[0:0] === 1'b1) ? sext_ln850_12_fu_1997_p1 : add_ln700_12_fu_2025_p2);

assign select_ln851_13_fu_2164_p3 = ((icmp_ln851_13_fu_2152_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2130_p1 : add_ln700_13_fu_2158_p2);

assign select_ln851_14_fu_2297_p3 = ((icmp_ln851_14_fu_2285_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2263_p1 : add_ln700_14_fu_2291_p2);

assign select_ln851_15_fu_2430_p3 = ((icmp_ln851_15_fu_2418_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2396_p1 : add_ln700_15_fu_2424_p2);

assign select_ln851_1_fu_568_p3 = ((icmp_ln851_1_fu_556_p2[0:0] === 1'b1) ? sext_ln850_1_fu_534_p1 : add_ln700_1_fu_562_p2);

assign select_ln851_2_fu_701_p3 = ((icmp_ln851_2_fu_689_p2[0:0] === 1'b1) ? sext_ln850_2_fu_667_p1 : add_ln700_2_fu_695_p2);

assign select_ln851_3_fu_834_p3 = ((icmp_ln851_3_fu_822_p2[0:0] === 1'b1) ? sext_ln850_3_fu_800_p1 : add_ln700_3_fu_828_p2);

assign select_ln851_4_fu_967_p3 = ((icmp_ln851_4_fu_955_p2[0:0] === 1'b1) ? sext_ln850_4_fu_933_p1 : add_ln700_4_fu_961_p2);

assign select_ln851_5_fu_1100_p3 = ((icmp_ln851_5_fu_1088_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1066_p1 : add_ln700_5_fu_1094_p2);

assign select_ln851_6_fu_1233_p3 = ((icmp_ln851_6_fu_1221_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1199_p1 : add_ln700_6_fu_1227_p2);

assign select_ln851_7_fu_1366_p3 = ((icmp_ln851_7_fu_1354_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1332_p1 : add_ln700_7_fu_1360_p2);

assign select_ln851_8_fu_1499_p3 = ((icmp_ln851_8_fu_1487_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1465_p1 : add_ln700_8_fu_1493_p2);

assign select_ln851_9_fu_1632_p3 = ((icmp_ln851_9_fu_1620_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1598_p1 : add_ln700_9_fu_1626_p2);

assign select_ln851_fu_435_p3 = ((icmp_ln851_fu_423_p2[0:0] === 1'b1) ? sext_ln850_fu_401_p1 : add_ln700_fu_429_p2);

assign sext_ln850_10_fu_1731_p1 = $signed(tmp_18_fu_1721_p4);

assign sext_ln850_11_fu_1864_p1 = $signed(tmp_20_fu_1854_p4);

assign sext_ln850_12_fu_1997_p1 = $signed(tmp_22_fu_1987_p4);

assign sext_ln850_13_fu_2130_p1 = $signed(tmp_24_fu_2120_p4);

assign sext_ln850_14_fu_2263_p1 = $signed(tmp_26_fu_2253_p4);

assign sext_ln850_15_fu_2396_p1 = $signed(tmp_28_fu_2386_p4);

assign sext_ln850_1_fu_534_p1 = $signed(tmp_3_fu_524_p4);

assign sext_ln850_2_fu_667_p1 = $signed(tmp_5_fu_657_p4);

assign sext_ln850_3_fu_800_p1 = $signed(tmp_7_fu_790_p4);

assign sext_ln850_4_fu_933_p1 = $signed(tmp_9_fu_923_p4);

assign sext_ln850_5_fu_1066_p1 = $signed(tmp_s_fu_1056_p4);

assign sext_ln850_6_fu_1199_p1 = $signed(tmp_10_fu_1189_p4);

assign sext_ln850_7_fu_1332_p1 = $signed(tmp_12_fu_1322_p4);

assign sext_ln850_8_fu_1465_p1 = $signed(tmp_14_fu_1455_p4);

assign sext_ln850_9_fu_1598_p1 = $signed(tmp_16_fu_1588_p4);

assign sext_ln850_fu_401_p1 = $signed(tmp_1_fu_391_p4);

assign shl_ln1118_10_fu_1846_p3 = {{data_11_V_read}, {10'd0}};

assign shl_ln1118_11_fu_1979_p3 = {{data_12_V_read}, {10'd0}};

assign shl_ln1118_12_fu_2112_p3 = {{data_13_V_read}, {10'd0}};

assign shl_ln1118_13_fu_2245_p3 = {{data_14_V_read}, {10'd0}};

assign shl_ln1118_14_fu_2378_p3 = {{data_15_V_read}, {10'd0}};

assign shl_ln1118_1_fu_516_p3 = {{data_1_V_read}, {10'd0}};

assign shl_ln1118_2_fu_649_p3 = {{data_2_V_read}, {10'd0}};

assign shl_ln1118_3_fu_782_p3 = {{data_3_V_read}, {10'd0}};

assign shl_ln1118_4_fu_915_p3 = {{data_4_V_read}, {10'd0}};

assign shl_ln1118_5_fu_1048_p3 = {{data_5_V_read}, {10'd0}};

assign shl_ln1118_6_fu_1181_p3 = {{data_6_V_read}, {10'd0}};

assign shl_ln1118_7_fu_1314_p3 = {{data_7_V_read}, {10'd0}};

assign shl_ln1118_8_fu_1447_p3 = {{data_8_V_read}, {10'd0}};

assign shl_ln1118_9_fu_1580_p3 = {{data_9_V_read}, {10'd0}};

assign shl_ln1118_s_fu_1713_p3 = {{data_10_V_read}, {10'd0}};

assign shl_ln_fu_383_p3 = {{data_0_V_read}, {10'd0}};

assign sigmoid_table2_address0 = zext_ln700_fu_511_p1;

assign sigmoid_table2_address1 = zext_ln700_1_fu_644_p1;

assign sigmoid_table2_address10 = zext_ln700_10_fu_1841_p1;

assign sigmoid_table2_address11 = zext_ln700_11_fu_1974_p1;

assign sigmoid_table2_address12 = zext_ln700_12_fu_2107_p1;

assign sigmoid_table2_address13 = zext_ln700_13_fu_2240_p1;

assign sigmoid_table2_address14 = zext_ln700_14_fu_2373_p1;

assign sigmoid_table2_address15 = zext_ln700_15_fu_2506_p1;

assign sigmoid_table2_address2 = zext_ln700_2_fu_777_p1;

assign sigmoid_table2_address3 = zext_ln700_3_fu_910_p1;

assign sigmoid_table2_address4 = zext_ln700_4_fu_1043_p1;

assign sigmoid_table2_address5 = zext_ln700_5_fu_1176_p1;

assign sigmoid_table2_address6 = zext_ln700_6_fu_1309_p1;

assign sigmoid_table2_address7 = zext_ln700_7_fu_1442_p1;

assign sigmoid_table2_address8 = zext_ln700_8_fu_1575_p1;

assign sigmoid_table2_address9 = zext_ln700_9_fu_1708_p1;

assign tmp_10_fu_1189_p4 = {{data_6_V_read[15:4]}};

assign tmp_11_fu_733_p3 = add_ln167_2_fu_721_p2[32'd12];

assign tmp_12_fu_1322_p4 = {{data_7_V_read[15:4]}};

assign tmp_13_fu_753_p4 = {{select_ln168_2_fu_741_p3[11:10]}};

assign tmp_14_fu_1455_p4 = {{data_8_V_read[15:4]}};

assign tmp_15_fu_866_p3 = add_ln167_3_fu_854_p2[32'd12];

assign tmp_16_fu_1588_p4 = {{data_9_V_read[15:4]}};

assign tmp_17_fu_886_p4 = {{select_ln168_3_fu_874_p3[11:10]}};

assign tmp_18_fu_1721_p4 = {{data_10_V_read[15:4]}};

assign tmp_19_fu_999_p3 = add_ln167_4_fu_987_p2[32'd12];

assign tmp_1_fu_391_p4 = {{data_0_V_read[15:4]}};

assign tmp_20_fu_1854_p4 = {{data_11_V_read[15:4]}};

assign tmp_21_fu_1019_p4 = {{select_ln168_4_fu_1007_p3[11:10]}};

assign tmp_22_fu_1987_p4 = {{data_12_V_read[15:4]}};

assign tmp_23_fu_1132_p3 = add_ln167_5_fu_1120_p2[32'd12];

assign tmp_24_fu_2120_p4 = {{data_13_V_read[15:4]}};

assign tmp_25_fu_1152_p4 = {{select_ln168_5_fu_1140_p3[11:10]}};

assign tmp_26_fu_2253_p4 = {{data_14_V_read[15:4]}};

assign tmp_27_fu_1265_p3 = add_ln167_6_fu_1253_p2[32'd12];

assign tmp_28_fu_2386_p4 = {{data_15_V_read[15:4]}};

assign tmp_29_fu_1285_p4 = {{select_ln168_6_fu_1273_p3[11:10]}};

assign tmp_2_fu_467_p3 = add_ln167_fu_455_p2[32'd12];

assign tmp_31_fu_1398_p3 = add_ln167_7_fu_1386_p2[32'd12];

assign tmp_32_fu_1418_p4 = {{select_ln168_7_fu_1406_p3[11:10]}};

assign tmp_33_fu_1531_p3 = add_ln167_8_fu_1519_p2[32'd12];

assign tmp_34_fu_1551_p4 = {{select_ln168_8_fu_1539_p3[11:10]}};

assign tmp_35_fu_1664_p3 = add_ln167_9_fu_1652_p2[32'd12];

assign tmp_36_fu_1684_p4 = {{select_ln168_9_fu_1672_p3[11:10]}};

assign tmp_37_fu_1797_p3 = add_ln167_10_fu_1785_p2[32'd12];

assign tmp_38_fu_1817_p4 = {{select_ln168_10_fu_1805_p3[11:10]}};

assign tmp_39_fu_1930_p3 = add_ln167_11_fu_1918_p2[32'd12];

assign tmp_3_fu_524_p4 = {{data_1_V_read[15:4]}};

assign tmp_40_fu_1950_p4 = {{select_ln168_11_fu_1938_p3[11:10]}};

assign tmp_41_fu_2063_p3 = add_ln167_12_fu_2051_p2[32'd12];

assign tmp_42_fu_2083_p4 = {{select_ln168_12_fu_2071_p3[11:10]}};

assign tmp_43_fu_2196_p3 = add_ln167_13_fu_2184_p2[32'd12];

assign tmp_44_fu_2216_p4 = {{select_ln168_13_fu_2204_p3[11:10]}};

assign tmp_45_fu_2329_p3 = add_ln167_14_fu_2317_p2[32'd12];

assign tmp_46_fu_2349_p4 = {{select_ln168_14_fu_2337_p3[11:10]}};

assign tmp_47_fu_2462_p3 = add_ln167_15_fu_2450_p2[32'd12];

assign tmp_48_fu_2482_p4 = {{select_ln168_15_fu_2470_p3[11:10]}};

assign tmp_4_fu_487_p4 = {{select_ln168_fu_475_p3[11:10]}};

assign tmp_5_fu_657_p4 = {{data_2_V_read[15:4]}};

assign tmp_6_fu_600_p3 = add_ln167_1_fu_588_p2[32'd12];

assign tmp_7_fu_790_p4 = {{data_3_V_read[15:4]}};

assign tmp_8_fu_620_p4 = {{select_ln168_1_fu_608_p3[11:10]}};

assign tmp_9_fu_923_p4 = {{data_4_V_read[15:4]}};

assign tmp_s_fu_1056_p4 = {{data_5_V_read[15:4]}};

assign trunc_ln167_10_fu_1781_p1 = select_ln850_10_fu_1773_p3[11:0];

assign trunc_ln167_11_fu_1914_p1 = select_ln850_11_fu_1906_p3[11:0];

assign trunc_ln167_12_fu_2047_p1 = select_ln850_12_fu_2039_p3[11:0];

assign trunc_ln167_13_fu_2180_p1 = select_ln850_13_fu_2172_p3[11:0];

assign trunc_ln167_14_fu_2313_p1 = select_ln850_14_fu_2305_p3[11:0];

assign trunc_ln167_15_fu_2446_p1 = select_ln850_15_fu_2438_p3[11:0];

assign trunc_ln167_1_fu_584_p1 = select_ln850_1_fu_576_p3[11:0];

assign trunc_ln167_2_fu_717_p1 = select_ln850_2_fu_709_p3[11:0];

assign trunc_ln167_3_fu_850_p1 = select_ln850_3_fu_842_p3[11:0];

assign trunc_ln167_4_fu_983_p1 = select_ln850_4_fu_975_p3[11:0];

assign trunc_ln167_5_fu_1116_p1 = select_ln850_5_fu_1108_p3[11:0];

assign trunc_ln167_6_fu_1249_p1 = select_ln850_6_fu_1241_p3[11:0];

assign trunc_ln167_7_fu_1382_p1 = select_ln850_7_fu_1374_p3[11:0];

assign trunc_ln167_8_fu_1515_p1 = select_ln850_8_fu_1507_p3[11:0];

assign trunc_ln167_9_fu_1648_p1 = select_ln850_9_fu_1640_p3[11:0];

assign trunc_ln167_fu_451_p1 = select_ln850_fu_443_p3[11:0];

assign trunc_ln168_10_fu_1813_p1 = select_ln168_10_fu_1805_p3[9:0];

assign trunc_ln168_11_fu_1946_p1 = select_ln168_11_fu_1938_p3[9:0];

assign trunc_ln168_12_fu_2079_p1 = select_ln168_12_fu_2071_p3[9:0];

assign trunc_ln168_13_fu_2212_p1 = select_ln168_13_fu_2204_p3[9:0];

assign trunc_ln168_14_fu_2345_p1 = select_ln168_14_fu_2337_p3[9:0];

assign trunc_ln168_15_fu_2478_p1 = select_ln168_15_fu_2470_p3[9:0];

assign trunc_ln168_1_fu_616_p1 = select_ln168_1_fu_608_p3[9:0];

assign trunc_ln168_2_fu_749_p1 = select_ln168_2_fu_741_p3[9:0];

assign trunc_ln168_3_fu_882_p1 = select_ln168_3_fu_874_p3[9:0];

assign trunc_ln168_4_fu_1015_p1 = select_ln168_4_fu_1007_p3[9:0];

assign trunc_ln168_5_fu_1148_p1 = select_ln168_5_fu_1140_p3[9:0];

assign trunc_ln168_6_fu_1281_p1 = select_ln168_6_fu_1273_p3[9:0];

assign trunc_ln168_7_fu_1414_p1 = select_ln168_7_fu_1406_p3[9:0];

assign trunc_ln168_8_fu_1547_p1 = select_ln168_8_fu_1539_p3[9:0];

assign trunc_ln168_9_fu_1680_p1 = select_ln168_9_fu_1672_p3[9:0];

assign trunc_ln168_fu_483_p1 = select_ln168_fu_475_p3[9:0];

assign trunc_ln851_10_fu_1741_p1 = data_10_V_read[3:0];

assign trunc_ln851_11_fu_1874_p1 = data_11_V_read[3:0];

assign trunc_ln851_12_fu_2007_p1 = data_12_V_read[3:0];

assign trunc_ln851_13_fu_2140_p1 = data_13_V_read[3:0];

assign trunc_ln851_14_fu_2273_p1 = data_14_V_read[3:0];

assign trunc_ln851_15_fu_2406_p1 = data_15_V_read[3:0];

assign trunc_ln851_1_fu_544_p1 = data_1_V_read[3:0];

assign trunc_ln851_2_fu_677_p1 = data_2_V_read[3:0];

assign trunc_ln851_3_fu_810_p1 = data_3_V_read[3:0];

assign trunc_ln851_4_fu_943_p1 = data_4_V_read[3:0];

assign trunc_ln851_5_fu_1076_p1 = data_5_V_read[3:0];

assign trunc_ln851_6_fu_1209_p1 = data_6_V_read[3:0];

assign trunc_ln851_7_fu_1342_p1 = data_7_V_read[3:0];

assign trunc_ln851_8_fu_1475_p1 = data_8_V_read[3:0];

assign trunc_ln851_9_fu_1608_p1 = data_9_V_read[3:0];

assign trunc_ln851_fu_411_p1 = data_0_V_read[3:0];

assign zext_ln700_10_fu_1841_p1 = select_ln169_10_fu_1833_p3;

assign zext_ln700_11_fu_1974_p1 = select_ln169_11_fu_1966_p3;

assign zext_ln700_12_fu_2107_p1 = select_ln169_12_fu_2099_p3;

assign zext_ln700_13_fu_2240_p1 = select_ln169_13_fu_2232_p3;

assign zext_ln700_14_fu_2373_p1 = select_ln169_14_fu_2365_p3;

assign zext_ln700_15_fu_2506_p1 = select_ln169_15_fu_2498_p3;

assign zext_ln700_1_fu_644_p1 = select_ln169_1_fu_636_p3;

assign zext_ln700_2_fu_777_p1 = select_ln169_2_fu_769_p3;

assign zext_ln700_3_fu_910_p1 = select_ln169_3_fu_902_p3;

assign zext_ln700_4_fu_1043_p1 = select_ln169_4_fu_1035_p3;

assign zext_ln700_5_fu_1176_p1 = select_ln169_5_fu_1168_p3;

assign zext_ln700_6_fu_1309_p1 = select_ln169_6_fu_1301_p3;

assign zext_ln700_7_fu_1442_p1 = select_ln169_7_fu_1434_p3;

assign zext_ln700_8_fu_1575_p1 = select_ln169_8_fu_1567_p3;

assign zext_ln700_9_fu_1708_p1 = select_ln169_9_fu_1700_p3;

assign zext_ln700_fu_511_p1 = select_ln169_fu_503_p3;

assign zext_ln785_10_fu_2551_p1 = sigmoid_table2_q10;

assign zext_ln785_11_fu_2555_p1 = sigmoid_table2_q11;

assign zext_ln785_12_fu_2559_p1 = sigmoid_table2_q12;

assign zext_ln785_13_fu_2563_p1 = sigmoid_table2_q13;

assign zext_ln785_14_fu_2567_p1 = sigmoid_table2_q14;

assign zext_ln785_15_fu_2571_p1 = sigmoid_table2_q15;

assign zext_ln785_1_fu_2515_p1 = sigmoid_table2_q1;

assign zext_ln785_2_fu_2519_p1 = sigmoid_table2_q2;

assign zext_ln785_3_fu_2523_p1 = sigmoid_table2_q3;

assign zext_ln785_4_fu_2527_p1 = sigmoid_table2_q4;

assign zext_ln785_5_fu_2531_p1 = sigmoid_table2_q5;

assign zext_ln785_6_fu_2535_p1 = sigmoid_table2_q6;

assign zext_ln785_7_fu_2539_p1 = sigmoid_table2_q7;

assign zext_ln785_8_fu_2543_p1 = sigmoid_table2_q8;

assign zext_ln785_9_fu_2547_p1 = sigmoid_table2_q9;

assign zext_ln785_fu_2511_p1 = sigmoid_table2_q0;

endmodule //sigmoid
