INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.srcs/sources_1/new/even_odd_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_odd_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/even_odd_detector/even_odd_detector.srcs/sim_1/new/tb_even_odd_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_even_odd_detector
