// Seed: 1362454003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    output supply0 id_4
    , id_17,
    output wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    output wand id_11,
    input wor id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wor id_15
);
  parameter id_18 = 1;
  localparam id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  logic id_20;
  always @(negedge id_18.id_15 or id_1) id_17 = #id_21 1;
endmodule
