Received: from SEYPR02CU001.outbound.protection.outlook.com (mail-koreacentralazolkn19013073.outbound.protection.outlook.com [52.103.74.73])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2A8C3E7179;
	Mon,  7 Sep 2026 03:25:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.103.74.73
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788751544; cv=fail; b=Wtra791pDknTG6IOImbkAmvWT1Hu8oC/+zzLZYf/VXWfI5eUG35lLu5zyfQBZC6VIxiPwV9mp0uCvBR9Pz1wszz2LgUv9dky2X6G3ChMWSqH2ywMFD0V6ybjM21AJitffZDTv+DT754WDForlRgVHgSbK5RczGqWEkg8UXFEVbY=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788751544; c=relaxed/simple;
	bh=HLwxrCvMEu079i0tKdPWoiqF7Yai2cC+UfIzeHMha2w=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=edCvZy7gQx5rLMJQxi2lqNoXZBxn36TIFpL5EOQ85xeZoLayexXXdVvs4Vhyjrixs1HX90gzj0A+S2cYLdqhgWADWaCVdWPQhH3weFS+uN8IL+9YPbcFVg9SIb3O5bOEfqu7J6A2N5Dp7msvTaHnE7bhgpe0vNriQKurjLds9yE=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=hotmail.com; spf=pass smtp.mailfrom=hotmail.com; dkim=pass (2048-bit key) header.d=hotmail.com header.i=@hotmail.com header.b=Mp6CxJDt; arc=fail smtp.client-ip=52.103.74.73
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=hotmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=hotmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=hotmail.com header.i=@hotmail.com header.b="Mp6CxJDt"
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=kQN3MJO7ZSuAwwfIqZD0MZPCX8E01ZrDvFbbYx6DaNisRgUAddpKJKl5Xv7rc0GAX/jJtTRnszp6vfChG2p7FM8zZbmdYQdKvC8fmzfHLIvwg4QCPn1gtNRPWxiyYnFTVS37NK436MWtm+qmYZ5ccqcdeeNh3Ihd09NWLgo05ar++SL0VB64Xl7gSsoy3dwHrQz36/qt6r46x3XTH/C0ZxUlXQJ1SYLjhJTy8d0cy17bo8lct0NIElQhEgoo1SqwYiDvkMYApcXYKePsEkrf60CzIx8L0JNKs57XC5r1aJEZuvIOjT7g2FrPsTOpDq3r4fKrALYvpgihMmZlB98D3g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=5QIhwTcxUHc3r7aZRXWV6TY1TCjsyPxz/6r61NZY7BI=;
 b=K7NCaJEHmdQm3NYFa9rA4VUvnB8noxAplvoK3/H6z5+gKizdH8QfnFZek2aIvCWZqUBA7zOKpISDPtjy6JObG5odf1FgBXhtHgmmvqzkv57e0l3eVQsScYRQCT/POqab7ZSh0MdBdyspAfiP0NJxAV4x1syrV/6UQIhroP/LLM6IAm/ew7Gzr4okg2/l3zef0l1e68L6bDu3+6Iz97LjR+f3Qa9Q9hUSi2dNxzD6BEBmqNsVIP/a5fHQVwe+dSO0MRYoW9c5+K2Ptu4BuIehhr8RDCUaMAd7iqRO71D8jguABIsHObiJ8ekr3fX40XfrYKKqCsaL4w8Z1cveyiGaAw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none;
 dkim=none; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=hotmail.com;
 s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=5QIhwTcxUHc3r7aZRXWV6TY1TCjsyPxz/6r61NZY7BI=;
 b=Mp6CxJDto64nrkrCLH0ReYxBL8nr4DyGRGGWdI0qPuqd3CdE3hu9Z5g7B4vuESKw9z8vcAZJIdEJKjXTE5kjnlokCsSag71thrxWch3Lp+5Mut/R69zcFIP+VQwMWRhonSGZI221MfvPSi+rXXJFPr7kGlR1nu5+xO0pAY8luBsgxKc7m9H1Cyl6CjlaRuZQ5FTzO2A4ot5cmTcqiJYJZAm2GrmTPCh2/LOwon6hJi+L59X2XyvkTdeU19Zv6gzATm47HS0vZODeykd5vwhp1mpC0GiQrFhzg5QR8yCH80qskVrdEoakue7UC5D/pPDvNyeYWTonThXN+fSNo+tZOQ==
Received: from SE3PR04MB8922.apcprd04.prod.outlook.com (2603:1096:101:2e9::7)
 by TYZPR04MB6981.apcprd04.prod.outlook.com (2603:1096:400:33b::7) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.382.13; Mon, 7 Sep
 2026 03:25:27 +0000
Received: from SE3PR04MB8922.apcprd04.prod.outlook.com
 ([fe80::3450:f139:5238:8f58]) by SE3PR04MB8922.apcprd04.prod.outlook.com
 ([fe80::3450:f139:5238:8f58%5]) with mapi id 15.21.0382.014; Mon, 7 Sep 2026
 03:25:27 +0000
Message-ID:
 <SE3PR04MB8922A932C05B1ED3F08A911BF3B22@SE3PR04MB8922.apcprd04.prod.outlook.com>
Date: Mon, 7 Sep 2026 11:25:21 +0800
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v8 1/2] drivers/perf: riscv-iommu: add risc-v iommu pmu
 driver
To: Zong Li <zong.li@sifive.com>, tomasz.jeznach@linux.dev, joro@8bytes.org,
 will@kernel.org, robin.murphy@arm.com, pjw@kernel.org, palmer@dabbelt.com,
 aou@eecs.berkeley.edu, alex@ghiti.fr, mark.rutland@arm.com,
 andrew.jones@oss.qualcomm.com, guoren@kernel.org,
 david.laight.linux@gmail.com, zhangzhanpeng.jasper@bytedance.com,
 yang.yicong@picoheart.com, iommu@lists.linux.dev,
 linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
 linux-perf-users@vger.kernel.org
Cc: Chen Pei <cp0613@linux.alibaba.com>,
 Fangyu Yu <fangyu.yu@linux.alibaba.com>
References: <20260904092136.113321-1-zong.li@sifive.com>
 <20260904092136.113321-2-zong.li@sifive.com>
Content-Language: en-US
From: "Nutty.Liu" <nutty.liu@hotmail.com>
In-Reply-To: <20260904092136.113321-2-zong.li@sifive.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: SI3PR03CA0001.apcprd03.prod.outlook.com
 (2603:1096:4:297::16) To SE3PR04MB8922.apcprd04.prod.outlook.com
 (2603:1096:101:2e9::7)
X-Microsoft-Original-Message-ID:
 <ba239765-d9c5-4d76-a860-fe5bd099fe73@hotmail.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SE3PR04MB8922:EE_|TYZPR04MB6981:EE_
X-MS-Office365-Filtering-Correlation-Id: c51a85b0-a4d0-4a1d-5ae1-08df0c8fa972
X-Microsoft-Antispam:
	BCL:0;ARA:14566002|55001999006|19101099003|51005399006|23021999003|5072599009|15080799012|6090799003|22091999003|41001999006|24121999003|12121999013|8060799015|19110799012|4140399003|25010399006|40105399003|1602099012|10035399007|2607281247196008|4302099013|3412199025|440099028;
X-Microsoft-Antispam-Message-Info:
	=?utf-8?B?bWZsU2o0Um1MbkpUN3doMk5DSTFQNkNnRmk1azZMSjZna0t2UGh3YXZlOC95?=
 =?utf-8?B?bk4wRFA5YVpaMUh0SUpNMS9jNWNFaWc0emxreVpzLzNhYTR4NXRrQldGNTNI?=
 =?utf-8?B?ekh3REtBeTl0WnhoY25nVGxnK2hTUWordmkwOWNFVjA1Y2Q0MDNqcHJXN3lE?=
 =?utf-8?B?V1QxYUJiVm5KYWptYk1EcW1NZ2ppanFkRUF2ZEx4WjFFNjJYbEdrcGVWTjFy?=
 =?utf-8?B?Y0t2a3dNTVRXNVZmNXBoMTE2YmNtWktSSHE3aG1GRjNHTy9IaUw0Qm1lUmU3?=
 =?utf-8?B?OFlubldWalNyRnpyZGpvUjdJMURRV0RrZTBkc09mQTVtdDNTUDlteHM5dzBP?=
 =?utf-8?B?YndzZDdHNGo2ajlwcVQ5N09VbmFZNHhESGN5ZEYzeUxocmxwWktoNE9FeW9L?=
 =?utf-8?B?cmV6N096cjlRdXlaUWUvT0pkR0pnTzN2c1l5bmgyTi9TTDhuQVpGRkYrdVJh?=
 =?utf-8?B?TFcxdU4zbktVRUJ3L2gxUnBKc251RmZFV1g4aURLZlBEZHF6SHl6THN4N0s3?=
 =?utf-8?B?aUhQcVhTSVN5bXFObXE5dFpQN200NTZlcEx4TEVPeTZoajhmc3ZPMEJXSXVo?=
 =?utf-8?B?TW9rT2JVbmFQdWJwQlpwcCtqcXN4VnkxSDE5NmpVMlpwbVB2Mk92WEF0VUNN?=
 =?utf-8?B?cnpySHl2WGprY0w2anJKNEZQWUtSSlBKcW4zUG1mM2puRjBVNXBxbytub1dM?=
 =?utf-8?B?SlcyVHdHOWowbmlVdkREN29vRkZhQU1SNXhFeVE4YXFUWXVNZXZMREI1LzFI?=
 =?utf-8?B?ZlNISytONVFlUDRlVnMrZTJNcDA5YW1wMWJzNzlYbGVuOHErTkFvY3BNcEg2?=
 =?utf-8?B?V1dMZXpZZjhoMGlVL0h1ZitxZEZ3Z1dPaXpmSHIvRm1WenFuSEd2NlFSUWly?=
 =?utf-8?B?R3NQSWNyRG5QVSswcVp2R0xSOGxtUXJVQitUcTJ5aVRGbVhqSXVDc1llbXU5?=
 =?utf-8?B?aENmbjdlZjlOdXI0YlVNTjJwRkpUQ1pRQkpSa282VVNhSjVzd1o5RXdEcmlH?=
 =?utf-8?B?ZGtZNC85TC9FVG1lQjdjMHdlcjFYKzM0RnFmOVFSUUhha3lKWDdLamFTQ2xX?=
 =?utf-8?B?L3lyd09pdGMxMHE2N041UXc5Y2prbTNUd0Izd0RWSW5mRnJnbGhaL1dnbnJV?=
 =?utf-8?B?ay9XYmhmc1FHNjBSRUhvanlSKzAwdkpibnRwUFVzQjN0MUZZcnM4UmRIdHI0?=
 =?utf-8?B?dVFmSnRmSmNBVEQ3cTlBZzY1K1ExU09HWUR6cWs5MUFiMG43Q3paWitNaUR0?=
 =?utf-8?B?SHBhM05uVXkrbnpBeWNCaFg3RFNCTGNLcFlGQ2w0cXp2cSs5ZzQ5Yk5lUlBU?=
 =?utf-8?B?RXVNaWwyaWJYVGR6ZTh3cHZWK2FKVHVhbmZFT0NlcDVWQ3Y1VUM1amRqMTdx?=
 =?utf-8?B?RnFnNERiVGpjYzZ5S25qQytteUhhWEN3VWV5dWVNbC8wbHV4Tm9nTExuQVFP?=
 =?utf-8?B?UHdNL1BJeFF6WWkrSXhPYnk4NXovQ0MyM3FHeDhScldYUUtaOFlGQWRtMzF1?=
 =?utf-8?B?d1hhd3pTWDAvZVd4Ym5MOEV2Rmw4WVM4MnYwa3BqUm55SE9qeWxEL0RKdlR0?=
 =?utf-8?B?T3FCNlZJcXBmY3RTNVJ5MTFtUno3NkxXTEsyRktVelk0cUdZVXhDQmxkbHFs?=
 =?utf-8?Q?UGSDiX54+iTc8mTOTMN1vrjZGeeGAC2SaB9D3aLdwXgs=3D?=
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?OFIwL2hOTUt6K2Y5S0xvNlVJM2lYVlh1VjJRNFZ2Umo4UmtiMnovL1I2T3FJ?=
 =?utf-8?B?QWkvM2Vud3hMK3drQm82T3g0SEtlaVVVL2pHdXNQbGljeU9adGNxWDZ4eVV2?=
 =?utf-8?B?eFFFWk1vOXV5SXdCdmlQbmZTSW5EY1IwN2lIWnZiMGRjQmlhSE42TEcxSjIx?=
 =?utf-8?B?VStVZ2Y5NStTKzFoSnc5bi83Vi9nVjVQMG1PbFY4MVl5VDc0NmtobUZnSWRz?=
 =?utf-8?B?eDlFaHlsM3ArcWFZOGNXcWQvU1JvQzAveUJMYVBUK3ZGK3JDYnNjRDk0cEgv?=
 =?utf-8?B?cjllQVZETG5OVUx1SUM2U2dDWDAxRTJoMkdpS1BLNU5RRVpiNXdnUjhTR3RC?=
 =?utf-8?B?YW1JRDI4WXEzc0FlcXhZeTJob2pGd05aa0hWSGU1UHFiQXk2T1VHVzBXSjRX?=
 =?utf-8?B?bWI2QjZiVU9XeWszZStib3JjellReHpqYzVFaWkyNUtQUzJKK3pKK2FhVFdu?=
 =?utf-8?B?UTRWSGJFcEdQTUo1WTZxM013d0k4czhhMFhHQVQzcGtCVkFDNDQ3clpqakNE?=
 =?utf-8?B?QU11ckJIejh0ai9IOXlSZXBSbnpWUitYWmhIQ2E0dEtzdytiRVBFUmpiSnVQ?=
 =?utf-8?B?MkE0SUpZN2pHbmJXZGM2cytDQlpVWVNSSWJVeUIzbVhad042eUtVdmxlczA5?=
 =?utf-8?B?dnVTT2U5R1BiRXkzckpaYXJqUVI1ZnpEL2ttOVdmcUI0UkhvcEZQN1N4cEVQ?=
 =?utf-8?B?WGx5R0JWOW9YTGJ4VDFaVmFWVDdOMUJBK2pqeDRoWFoybFFnbXV1eUprUm9I?=
 =?utf-8?B?c2tETG9YNjExRmFHMTZoU0hCWmxuWUwvSjR2S2VrQ2wwa0tQeGlWVFJFZEZR?=
 =?utf-8?B?N1lEVFpVb0pXdEp2T1ovRkMvZ1poUEpud2l1RDlONUVvTDZpQjl3cS9Ca1Nt?=
 =?utf-8?B?eWNEdFBMYlFTeTJUMEJTSmVkUVhhMTVrd25jVFlPQnIwc3ZNMU5Udi9rbzZP?=
 =?utf-8?B?b3FDMDhVZ2hDNXNPY2tBaEFyTW5XS0ZmZm5MdVkrWW0wZFR6RzMyUTJncUw4?=
 =?utf-8?B?NG8wSWFlc2JaQU5LNWZ5c3BJMFhvN0pUenBZWm5QU2pLTEVGSnpKWngxb3hv?=
 =?utf-8?B?NXJqNHA5N2VyRko5a0RmbGtCaWxnZm0xbTE5ZHNZZE9JU0N3SWs1Z0NtM0VR?=
 =?utf-8?B?eFpPSGNjbXl5NUgrVXFyak5uTGl5dGJIUlEyVS85UXdKakVvTEh5OHRvUGVH?=
 =?utf-8?B?UU5lRGFwTWczaWRNUlBxd29aZVBOcVBIRTZ3TEdVYjkzbkFOY3BPTTdSMEs2?=
 =?utf-8?B?YUtzSTlCUFJXU1FXMFIrL1h4bHlJQzRiOXJLYUJnaHRuVk92aXVNTTFvZWJ0?=
 =?utf-8?B?TFNzSjFKOVA0OG0wL0tacUU0MXVrUEhlc21DdGVmS0pXZkQxVit2R2pPaS9S?=
 =?utf-8?B?cnYwZ0QzQitLbjFidS9MNWZ3S1NFMFFBMzh2RTdJU2pqblYzTzllcXZlUHZW?=
 =?utf-8?B?Tm9qRU54NnZmSGtuZ2lZdk5hSm9xeGxGWVozYVl2Z3lBYlNnWjBqZS9raXlW?=
 =?utf-8?B?QjZMUTB6RUlFNWZLV1VDVGJTUXNrME9RWG5yeEhtbVR4NTlzeC9qSFoxQ0ZO?=
 =?utf-8?B?ZnZNUFBMQXN5dmp6a0hCaEZEeEpOSjgwUzlIL3VMYlFoT2wwdDFjUll2Z2Ey?=
 =?utf-8?B?QlRSd1RlM1oySktSNHY2a2FyY3k2V29oK2tvT0hYSUtXNGhjTkFvb3VITHlI?=
 =?utf-8?B?Q2FCWnhGUnJXc1cxRjB6amZvQkRwNXdJSFFmQk92ZkF2c3pnSHJsSDRmK0lV?=
 =?utf-8?B?Y2wzYjRHWFFMc3hheHZkekdZeGtPMEtZQkZOclpoSkhzZVZ1WWcxeFl5Z0FS?=
 =?utf-8?B?bWFJSEk5WUJ5Wi9yT3pYQ2hYc3FMRXJ1R1RkanhsRlNuK21Ta0dKNXVxY3A0?=
 =?utf-8?Q?ciQwNIW9BB71A?=
X-OriginatorOrg: sct-15-20-9412-4-msonline-outlook-c3e7a.templateTenant
X-MS-Exchange-CrossTenant-Network-Message-Id: c51a85b0-a4d0-4a1d-5ae1-08df0c8fa972
X-MS-Exchange-CrossTenant-AuthSource: SE3PR04MB8922.apcprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Sep 2026 03:25:27.5954
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 84df9e7f-e9f6-40af-b435-aaaaaaaaaaaa
X-MS-Exchange-CrossTenant-RMS-PersistedConsumerOrg:
	00000000-0000-0000-0000-000000000000
X-MS-Exchange-Transport-CrossTenantHeadersStamped: TYZPR04MB6981


On 9/4/2026 5:21 PM, Zong Li wrote:
> Add a new driver to support the RISC-V IOMMU PMU. This is an auxiliary
> device driver created by the parent RISC-V IOMMU driver.
>
> The performance monitor provides counters with filtering support to
> collect events for specific device ID/process ID, or GSCID/PSCID.
>
> The RISC-V IOMMU PMU separates the cycle counter from the event counters.
> The cycle counter is not associated with iohpmevt0, so a software-defined
> cycle event is required for the perf subsystem.
>
> The number and width of the counters are hardware-implemented and must
> be detected at runtime.
>
> Leave out all the dead cleanup code (i.e. .remove() operation) if the
> PMU driver is tied to the IOMMU driver and can never realistically be
> removed.
>
> PMU-related definitions are moved into the perf driver, where they are
> used exclusively.
>
> According to RISC-V IOMMU specification Chapter 6:
> Whether an 8 byte access to an IOMMU register is single-copy atomic is
> UNSPECIFIED. Use two separate 4 byte accesses for hardware
> compatibility.
>
> Tested-by: Chen Pei <cp0613@linux.alibaba.com>
> Tested-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
> Reviewed-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
> Reviewed-by: Yicong Yang <yang.yicong@picoheart.com>
> Suggested-by: David Laight <david.laight.linux@gmail.com>
> Suggested-by: Guo Ren <guoren@kernel.org>
> Link: https://lore.kernel.org/linux-riscv/20260618143634.7f3dd6c5@pumpkin/
> Signed-off-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Nutty Liu <nutty.liu@hotmail.com>

Thanks,
Nutty
> ---
>   drivers/iommu/riscv/iommu-bits.h |  61 --
>   drivers/perf/Kconfig             |  12 +
>   drivers/perf/Makefile            |   1 +
>   drivers/perf/riscv_iommu_pmu.c   | 941 +++++++++++++++++++++++++++++++
>   4 files changed, 954 insertions(+), 61 deletions(-)
>   create mode 100644 drivers/perf/riscv_iommu_pmu.c
>
> diff --git a/drivers/iommu/riscv/iommu-bits.h b/drivers/iommu/riscv/iommu-bits.h
> index f2ef9bd3cde9..6b5de913a032 100644
> --- a/drivers/iommu/riscv/iommu-bits.h
> +++ b/drivers/iommu/riscv/iommu-bits.h
> @@ -192,67 +192,6 @@ enum riscv_iommu_ddtp_modes {
>   #define RISCV_IOMMU_IPSR_PMIP		BIT(RISCV_IOMMU_INTR_PM)
>   #define RISCV_IOMMU_IPSR_PIP		BIT(RISCV_IOMMU_INTR_PQ)
>   
> -/* 5.19 Performance monitoring counter overflow status (32bits) */
> -#define RISCV_IOMMU_REG_IOCOUNTOVF	0x0058
> -#define RISCV_IOMMU_IOCOUNTOVF_CY	BIT(0)
> -#define RISCV_IOMMU_IOCOUNTOVF_HPM	GENMASK_ULL(31, 1)
> -
> -/* 5.20 Performance monitoring counter inhibits (32bits) */
> -#define RISCV_IOMMU_REG_IOCOUNTINH	0x005C
> -#define RISCV_IOMMU_IOCOUNTINH_CY	BIT(0)
> -#define RISCV_IOMMU_IOCOUNTINH_HPM	GENMASK(31, 1)
> -
> -/* 5.21 Performance monitoring cycles counter (64bits) */
> -#define RISCV_IOMMU_REG_IOHPMCYCLES     0x0060
> -#define RISCV_IOMMU_IOHPMCYCLES_COUNTER	GENMASK_ULL(62, 0)
> -#define RISCV_IOMMU_IOHPMCYCLES_OF	BIT_ULL(63)
> -
> -/* 5.22 Performance monitoring event counters (31 * 64bits) */
> -#define RISCV_IOMMU_REG_IOHPMCTR_BASE	0x0068
> -#define RISCV_IOMMU_REG_IOHPMCTR(_n)	(RISCV_IOMMU_REG_IOHPMCTR_BASE + ((_n) * 0x8))
> -
> -/* 5.23 Performance monitoring event selectors (31 * 64bits) */
> -#define RISCV_IOMMU_REG_IOHPMEVT_BASE	0x0160
> -#define RISCV_IOMMU_REG_IOHPMEVT(_n)	(RISCV_IOMMU_REG_IOHPMEVT_BASE + ((_n) * 0x8))
> -#define RISCV_IOMMU_IOHPMEVT_EVENTID	GENMASK_ULL(14, 0)
> -#define RISCV_IOMMU_IOHPMEVT_DMASK	BIT_ULL(15)
> -#define RISCV_IOMMU_IOHPMEVT_PID_PSCID	GENMASK_ULL(35, 16)
> -#define RISCV_IOMMU_IOHPMEVT_DID_GSCID	GENMASK_ULL(59, 36)
> -#define RISCV_IOMMU_IOHPMEVT_PV_PSCV	BIT_ULL(60)
> -#define RISCV_IOMMU_IOHPMEVT_DV_GSCV	BIT_ULL(61)
> -#define RISCV_IOMMU_IOHPMEVT_IDT	BIT_ULL(62)
> -#define RISCV_IOMMU_IOHPMEVT_OF		BIT_ULL(63)
> -
> -/* Number of defined performance-monitoring event selectors */
> -#define RISCV_IOMMU_IOHPMEVT_CNT	31
> -
> -/**
> - * enum riscv_iommu_hpmevent_id - Performance-monitoring event identifier
> - *
> - * @RISCV_IOMMU_HPMEVENT_INVALID: Invalid event, do not count
> - * @RISCV_IOMMU_HPMEVENT_URQ: Untranslated requests
> - * @RISCV_IOMMU_HPMEVENT_TRQ: Translated requests
> - * @RISCV_IOMMU_HPMEVENT_ATS_RQ: ATS translation requests
> - * @RISCV_IOMMU_HPMEVENT_TLB_MISS: TLB misses
> - * @RISCV_IOMMU_HPMEVENT_DD_WALK: Device directory walks
> - * @RISCV_IOMMU_HPMEVENT_PD_WALK: Process directory walks
> - * @RISCV_IOMMU_HPMEVENT_S_VS_WALKS: First-stage page table walks
> - * @RISCV_IOMMU_HPMEVENT_G_WALKS: Second-stage page table walks
> - * @RISCV_IOMMU_HPMEVENT_MAX: Value to denote maximum Event IDs
> - */
> -enum riscv_iommu_hpmevent_id {
> -	RISCV_IOMMU_HPMEVENT_INVALID    = 0,
> -	RISCV_IOMMU_HPMEVENT_URQ        = 1,
> -	RISCV_IOMMU_HPMEVENT_TRQ        = 2,
> -	RISCV_IOMMU_HPMEVENT_ATS_RQ     = 3,
> -	RISCV_IOMMU_HPMEVENT_TLB_MISS   = 4,
> -	RISCV_IOMMU_HPMEVENT_DD_WALK    = 5,
> -	RISCV_IOMMU_HPMEVENT_PD_WALK    = 6,
> -	RISCV_IOMMU_HPMEVENT_S_VS_WALKS = 7,
> -	RISCV_IOMMU_HPMEVENT_G_WALKS    = 8,
> -	RISCV_IOMMU_HPMEVENT_MAX        = 9
> -};
> -
>   /* 5.24 Translation request IOVA (64bits) */
>   #define RISCV_IOMMU_REG_TR_REQ_IOVA     0x0258
>   #define RISCV_IOMMU_TR_REQ_IOVA_VPN	GENMASK_ULL(63, 12)
> diff --git a/drivers/perf/Kconfig b/drivers/perf/Kconfig
> index 245e7bb763b9..8cce6c2ea626 100644
> --- a/drivers/perf/Kconfig
> +++ b/drivers/perf/Kconfig
> @@ -105,6 +105,18 @@ config RISCV_PMU_SBI
>   	  full perf feature support i.e. counter overflow, privilege mode
>   	  filtering, counter configuration.
>   
> +config RISCV_IOMMU_PMU
> +	depends on RISCV || COMPILE_TEST
> +	depends on RISCV_IOMMU
> +	bool "RISC-V IOMMU Hardware Performance Monitor"
> +	default y
> +	help
> +	  Say Y if you want to use the RISC-V IOMMU performance monitor
> +	  implementation. The performance monitor is an optional hardware
> +	  feature, and whether it is actually enabled depends on IOMMU
> +	  hardware support. If the underlying hardware does not implement
> +	  the PMU, this option will have no effect.
> +
>   config STARFIVE_STARLINK_PMU
>   	depends on ARCH_STARFIVE || COMPILE_TEST
>   	depends on 64BIT
> diff --git a/drivers/perf/Makefile b/drivers/perf/Makefile
> index eb8a022dad9a..90c75f3c0ac1 100644
> --- a/drivers/perf/Makefile
> +++ b/drivers/perf/Makefile
> @@ -20,6 +20,7 @@ obj-$(CONFIG_QCOM_L3_PMU) += qcom_l3_pmu.o
>   obj-$(CONFIG_RISCV_PMU) += riscv_pmu.o
>   obj-$(CONFIG_RISCV_PMU_LEGACY) += riscv_pmu_legacy.o
>   obj-$(CONFIG_RISCV_PMU_SBI) += riscv_pmu_sbi.o
> +obj-$(CONFIG_RISCV_IOMMU_PMU) += riscv_iommu_pmu.o
>   obj-$(CONFIG_STARFIVE_STARLINK_PMU) += starfive_starlink_pmu.o
>   obj-$(CONFIG_THUNDERX2_PMU) += thunderx2_pmu.o
>   obj-$(CONFIG_XGENE_PMU) += xgene_pmu.o
> diff --git a/drivers/perf/riscv_iommu_pmu.c b/drivers/perf/riscv_iommu_pmu.c
> new file mode 100644
> index 000000000000..0c30e26c1f0c
> --- /dev/null
> +++ b/drivers/perf/riscv_iommu_pmu.c
> @@ -0,0 +1,941 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2026 SiFive
> + *
> + * Authors
> + *	Zong Li <zong.li@sifive.com>
> + */
> +
> +#include <linux/auxiliary_bus.h>
> +#include <linux/cpu.h>
> +#include <linux/cpumask.h>
> +#include <linux/io-64-nonatomic-hi-lo.h>
> +#include <linux/perf_event.h>
> +
> +#include "../iommu/riscv/iommu.h"
> +
> +/* 5.19 Performance monitoring counter overflow status (32bits) */
> +#define RISCV_IOMMU_REG_IOCOUNTOVF	0x0058
> +#define RISCV_IOMMU_IOCOUNTOVF_CY	BIT(0)
> +#define RISCV_IOMMU_IOCOUNTOVF_HPM	GENMASK_ULL(31, 1)
> +
> +/* 5.20 Performance monitoring counter inhibits (32bits) */
> +#define RISCV_IOMMU_REG_IOCOUNTINH	0x005C
> +#define RISCV_IOMMU_IOCOUNTINH_CY	BIT(0)
> +#define RISCV_IOMMU_IOCOUNTINH_HPM	GENMASK(31, 0)
> +
> +/* 5.21 Performance monitoring cycles counter (64bits) */
> +#define RISCV_IOMMU_REG_IOHPMCYCLES	0x0060
> +#define RISCV_IOMMU_IOHPMCYCLES_COUNTER	GENMASK_ULL(62, 0)
> +#define RISCV_IOMMU_IOHPMCYCLES_OF	BIT_ULL(63)
> +#define RISCV_IOMMU_REG_IOHPMCTR(_n)	(RISCV_IOMMU_REG_IOHPMCYCLES + ((_n) * 0x8))
> +
> +/* 5.22 Performance monitoring event counters (31 * 64bits) */
> +#define RISCV_IOMMU_REG_IOHPMCTR_BASE	0x0068
> +#define RISCV_IOMMU_IOHPMCTR_COUNTER	GENMASK_ULL(63, 0)
> +
> +/* 5.23 Performance monitoring event selectors (31 * 64bits) */
> +#define RISCV_IOMMU_REG_IOHPMEVT_BASE	0x0160
> +#define RISCV_IOMMU_REG_IOHPMEVT(_n)	(RISCV_IOMMU_REG_IOHPMEVT_BASE + ((_n) * 0x8))
> +#define RISCV_IOMMU_IOHPMEVT_EVENTID	GENMASK_ULL(14, 0)
> +#define RISCV_IOMMU_IOHPMEVT_DMASK	BIT_ULL(15)
> +#define RISCV_IOMMU_IOHPMEVT_PID_PSCID	GENMASK_ULL(35, 16)
> +#define RISCV_IOMMU_IOHPMEVT_DID_GSCID	GENMASK_ULL(59, 36)
> +#define RISCV_IOMMU_IOHPMEVT_PV_PSCV	BIT_ULL(60)
> +#define RISCV_IOMMU_IOHPMEVT_DV_GSCV	BIT_ULL(61)
> +#define RISCV_IOMMU_IOHPMEVT_IDT	BIT_ULL(62)
> +#define RISCV_IOMMU_IOHPMEVT_OF		BIT_ULL(63)
> +#define RISCV_IOMMU_IOHPMEVT_EVENT	GENMASK_ULL(62, 0)
> +
> +/* The total number of counters is 31 event counters plus 1 cycle counter */
> +#define RISCV_IOMMU_HPM_COUNTER_NUM	32
> +
> +/* Counter index 0 is the cycle counter, the event counters start at index 1 */
> +#define RISCV_IOMMU_HPM_CYCLE_IDX	0
> +
> +static int cpuhp_state;
> +
> +/**
> + * enum riscv_iommu_hpmevent_id - Performance-monitoring event identifier
> + *
> + * @RISCV_IOMMU_HPMEVENT_CYCLE: Clock cycle counter
> + * @RISCV_IOMMU_HPMEVENT_URQ: Untranslated requests
> + * @RISCV_IOMMU_HPMEVENT_TRQ: Translated requests
> + * @RISCV_IOMMU_HPMEVENT_ATS_RQ: ATS translation requests
> + * @RISCV_IOMMU_HPMEVENT_TLB_MISS: TLB misses
> + * @RISCV_IOMMU_HPMEVENT_DD_WALK: Device directory walks
> + * @RISCV_IOMMU_HPMEVENT_PD_WALK: Process directory walks
> + * @RISCV_IOMMU_HPMEVENT_S_VS_WALKS: First-stage page table walks
> + * @RISCV_IOMMU_HPMEVENT_G_WALKS: Second-stage page table walks
> + * @RISCV_IOMMU_HPMEVENT_MAX: Value to denote maximum Event IDs
> + *
> + * The specification does not define an event ID for counting the
> + * number of clock cycles, meaning there is no associated 'iohpmevt0'.
> + * Event ID 0 is an invalid event and does not overlap with any valid
> + * event ID. Let's repurpose ID 0 as the cycle for perf, the cycle
> + * event is not actually written into any register, it serves solely
> + * as an identifier.
> + */
> +enum riscv_iommu_hpmevent_id {
> +	RISCV_IOMMU_HPMEVENT_CYCLE	= 0,
> +	RISCV_IOMMU_HPMEVENT_URQ        = 1,
> +	RISCV_IOMMU_HPMEVENT_TRQ        = 2,
> +	RISCV_IOMMU_HPMEVENT_ATS_RQ     = 3,
> +	RISCV_IOMMU_HPMEVENT_TLB_MISS   = 4,
> +	RISCV_IOMMU_HPMEVENT_DD_WALK    = 5,
> +	RISCV_IOMMU_HPMEVENT_PD_WALK    = 6,
> +	RISCV_IOMMU_HPMEVENT_S_VS_WALKS = 7,
> +	RISCV_IOMMU_HPMEVENT_G_WALKS    = 8,
> +	RISCV_IOMMU_HPMEVENT_MAX        = 9
> +};
> +
> +struct riscv_iommu_pmu {
> +	struct pmu pmu;
> +	struct hlist_node node;
> +	void __iomem *reg;
> +	int on_cpu;
> +	unsigned int irq;
> +	int numa_node;
> +	unsigned int num_counters;
> +	u64 cycle_cntr_mask;
> +	u64 event_cntr_mask;
> +	struct perf_event *events[RISCV_IOMMU_HPM_COUNTER_NUM];
> +	DECLARE_BITMAP(used_counters, RISCV_IOMMU_HPM_COUNTER_NUM);
> +};
> +
> +#define to_riscv_iommu_pmu(p) (container_of(p, struct riscv_iommu_pmu, pmu))
> +
> +#define RISCV_IOMMU_PMU_ATTR_EXTRACTOR(_name, _mask)			\
> +	static inline u32 get_##_name(struct perf_event *event)		\
> +	{								\
> +		return FIELD_GET(_mask, event->attr.config);		\
> +	}								\
> +
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(event, RISCV_IOMMU_IOHPMEVT_EVENTID);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(partial_matching, RISCV_IOMMU_IOHPMEVT_DMASK);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(pid_pscid, RISCV_IOMMU_IOHPMEVT_PID_PSCID);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(did_gscid, RISCV_IOMMU_IOHPMEVT_DID_GSCID);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(filter_pid_pscid, RISCV_IOMMU_IOHPMEVT_PV_PSCV);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(filter_did_gscid, RISCV_IOMMU_IOHPMEVT_DV_GSCV);
> +RISCV_IOMMU_PMU_ATTR_EXTRACTOR(filter_id_type, RISCV_IOMMU_IOHPMEVT_IDT);
> +
> +/* Formats */
> +PMU_FORMAT_ATTR(event,            "config:0-14");
> +PMU_FORMAT_ATTR(partial_matching, "config:15");
> +PMU_FORMAT_ATTR(pid_pscid,        "config:16-35");
> +PMU_FORMAT_ATTR(did_gscid,        "config:36-59");
> +PMU_FORMAT_ATTR(filter_pid_pscid, "config:60");
> +PMU_FORMAT_ATTR(filter_did_gscid, "config:61");
> +PMU_FORMAT_ATTR(filter_id_type,   "config:62");
> +
> +static struct attribute *riscv_iommu_pmu_formats[] = {
> +	&format_attr_event.attr,
> +	&format_attr_partial_matching.attr,
> +	&format_attr_pid_pscid.attr,
> +	&format_attr_did_gscid.attr,
> +	&format_attr_filter_pid_pscid.attr,
> +	&format_attr_filter_did_gscid.attr,
> +	&format_attr_filter_id_type.attr,
> +	NULL,
> +};
> +
> +static const struct attribute_group riscv_iommu_pmu_format_group = {
> +	.name = "format",
> +	.attrs = riscv_iommu_pmu_formats,
> +};
> +
> +/* Events */
> +static ssize_t riscv_iommu_pmu_event_show(struct device *dev,
> +					  struct device_attribute *attr,
> +					  char *page)
> +{
> +	struct perf_pmu_events_attr *pmu_attr;
> +
> +	pmu_attr = container_of(attr, struct perf_pmu_events_attr, attr);
> +
> +	return sysfs_emit(page, "event=0x%02llx\n", pmu_attr->id);
> +}
> +
> +#define RISCV_IOMMU_PMU_EVENT_ATTR(name, id)			\
> +	PMU_EVENT_ATTR_ID(name, riscv_iommu_pmu_event_show, id)
> +
> +static struct attribute *riscv_iommu_pmu_events[] = {
> +	RISCV_IOMMU_PMU_EVENT_ATTR(cycle, RISCV_IOMMU_HPMEVENT_CYCLE),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(untranslated_req, RISCV_IOMMU_HPMEVENT_URQ),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(translated_req, RISCV_IOMMU_HPMEVENT_TRQ),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(ats_trans_req, RISCV_IOMMU_HPMEVENT_ATS_RQ),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(tlb_miss, RISCV_IOMMU_HPMEVENT_TLB_MISS),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(ddt_walks, RISCV_IOMMU_HPMEVENT_DD_WALK),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(pdt_walks, RISCV_IOMMU_HPMEVENT_PD_WALK),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(s_vs_pt_walks, RISCV_IOMMU_HPMEVENT_S_VS_WALKS),
> +	RISCV_IOMMU_PMU_EVENT_ATTR(g_pt_walks, RISCV_IOMMU_HPMEVENT_G_WALKS),
> +	NULL,
> +};
> +
> +static const struct attribute_group riscv_iommu_pmu_events_group = {
> +	.name = "events",
> +	.attrs = riscv_iommu_pmu_events,
> +};
> +
> +/* cpumask */
> +static ssize_t riscv_iommu_cpumask_show(struct device *dev,
> +					struct device_attribute *attr,
> +					char *buf)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(dev_get_drvdata(dev));
> +	int on_cpu = pmu->on_cpu;
> +
> +	/*
> +	 * riscv_iommu_pmu_offline_cpu() leaves on_cpu at -1 when it cannot
> +	 * find another online CPU to migrate to. Report an empty mask rather
> +	 * than feeding -1 to cpumask_of(), which indexes out of bounds.
> +	 */
> +	if (on_cpu < 0)
> +		return sysfs_emit(buf, "%*pbl\n", cpumask_pr_args(cpu_none_mask));
> +
> +	return sysfs_emit(buf, "%*pbl\n", cpumask_pr_args(cpumask_of(on_cpu)));
> +}
> +
> +static struct device_attribute riscv_iommu_cpumask_attr =
> +	__ATTR(cpumask, 0444, riscv_iommu_cpumask_show, NULL);
> +
> +static struct attribute *riscv_iommu_cpumask_attrs[] = {
> +	&riscv_iommu_cpumask_attr.attr,
> +	NULL
> +};
> +
> +static const struct attribute_group riscv_iommu_pmu_cpumask_group = {
> +	.attrs = riscv_iommu_cpumask_attrs,
> +};
> +
> +static const struct attribute_group *riscv_iommu_pmu_attr_grps[] = {
> +	&riscv_iommu_pmu_cpumask_group,
> +	&riscv_iommu_pmu_format_group,
> +	&riscv_iommu_pmu_events_group,
> +	NULL,
> +};
> +
> +/*
> + * Register access wrapper
> + *
> + * According to RISC-V IOMMU specification Chapter 6:
> + * A 4 byte access to an IOMMU register must be single-copy atomic.
> + * Whether an 8 byte access to an IOMMU register is single-copy atomic is UNSPECIFIED
> + *
> + * Use two separate 4 byte accesses for hardware compatibility
> + */
> +static u64 riscv_iommu_pmu_readq(void __iomem *addr)
> +{
> +	return hi_lo_readq(addr);
> +}
> +
> +static void riscv_iommu_pmu_writeq(u64 value, void __iomem *addr)
> +{
> +	hi_lo_writeq(value, addr);
> +}
> +
> +/* PMU Operations */
> +static void riscv_iommu_pmu_set_counter(struct riscv_iommu_pmu *pmu, u32 idx,
> +					u64 value)
> +{
> +	u64 counter_mask = idx ? pmu->event_cntr_mask : pmu->cycle_cntr_mask;
> +
> +	riscv_iommu_pmu_writeq(value & counter_mask, pmu->reg + RISCV_IOMMU_REG_IOHPMCTR(idx));
> +}
> +
> +/*
> + * As stated in the RISC-V IOMMU Specification, Chapter 6:
> + * Whether an 8 byte access to an IOMMU register is single-copy atomic
> + * is UNSPECIFIED, and such an access may appear, internally to the
> + * IOMMU, as if two separate 4 byte accesses - first to the high half
> + * and second to the low half - were performed
> + *
> + * To make sure the driver works correctly on different hardware,
> + * the software will always use two 4-byte access for the counter.
> + *
> + * This function implements the hi-lo-hi pattern to detect and handle
> + * wraparound during the read operation:
> + *   1. Read high half (hi)
> + *   2. Read low half (lo)
> + *   3. Read high half again (hi_again)
> + *
> + * If both reads of the high half agree, then the low half did not carry
> + * into the high half in between, so the two halves belong together. If
> + * they differ, the low half wrapped during the read and is re-read to
> + * pair it with the high half observed after the carry. A second carry
> + * cannot follow within these few register accesses, as that would
> + * require the counter to advance by another 2^32 in the meantime.
> + *
> + * Note that the comparison must be made between the two reads of the
> + * high half within this call. Comparing against a value cached from an
> + * earlier call cannot work: a carry is invisible to such a check
> + * whenever the cached low half happens to be smaller than the low half
> + * observed after the wrap.
> + */
> +static u64 riscv_iommu_pmu_get_counter(struct riscv_iommu_pmu *pmu, u32 idx)
> +{
> +	void __iomem *addr = pmu->reg + RISCV_IOMMU_REG_IOHPMCTR(idx);
> +	u64 value, counter_mask = idx ? pmu->event_cntr_mask : pmu->cycle_cntr_mask;
> +	u32 hi, lo, hi_again;
> +
> +	hi = readl(addr + 4);
> +	lo = readl(addr);
> +	hi_again = readl(addr + 4);
> +
> +	if (hi_again != hi) {
> +		hi = hi_again;
> +		lo = readl(addr);
> +	}
> +
> +	value = (((u64)hi << 32) | lo) & counter_mask;
> +
> +	/* The bit 63 of cycle counter (i.e., idx == 0) is OF bit */
> +	return idx ? value : (value & ~RISCV_IOMMU_IOHPMCYCLES_OF);
> +}
> +
> +static bool is_cycle_event(u64 event)
> +{
> +	return FIELD_GET(RISCV_IOMMU_IOHPMEVT_EVENTID, event) ==
> +	       RISCV_IOMMU_HPMEVENT_CYCLE;
> +}
> +
> +static void riscv_iommu_pmu_set_event(struct riscv_iommu_pmu *pmu, u32 idx,
> +				      u64 value)
> +{
> +	/* There is no associated IOHPMEVT0 for IOHPMCYCLES */
> +	if (is_cycle_event(value))
> +		return;
> +
> +	/* Event counter start from idx 1 */
> +	riscv_iommu_pmu_writeq(FIELD_GET(RISCV_IOMMU_IOHPMEVT_EVENT, value),
> +			       pmu->reg + RISCV_IOMMU_REG_IOHPMEVT(idx - 1));
> +}
> +
> +static void riscv_iommu_pmu_enable_counter(struct riscv_iommu_pmu *pmu, u32 idx)
> +{
> +	void __iomem *addr = pmu->reg + RISCV_IOMMU_REG_IOCOUNTINH;
> +	u32 value = readl(addr);
> +
> +	writel(value & ~BIT(idx), addr);
> +}
> +
> +static void riscv_iommu_pmu_disable_counter(struct riscv_iommu_pmu *pmu, u32 idx)
> +{
> +	void __iomem *addr = pmu->reg + RISCV_IOMMU_REG_IOCOUNTINH;
> +	u32 value = readl(addr);
> +
> +	writel(value | BIT(idx), addr);
> +}
> +
> +static void riscv_iommu_pmu_clear_ovf(struct riscv_iommu_pmu *pmu, u32 idx)
> +{
> +	u64 value;
> +
> +	/* Counter is disabled here, making it safe to read and write registers */
> +	if (idx == RISCV_IOMMU_HPM_CYCLE_IDX) {
> +		value = riscv_iommu_pmu_readq(pmu->reg + RISCV_IOMMU_REG_IOHPMCYCLES) &
> +					      ~RISCV_IOMMU_IOHPMCYCLES_OF;
> +		riscv_iommu_pmu_writeq(value, pmu->reg + RISCV_IOMMU_REG_IOHPMCYCLES);
> +	} else {
> +		/* Event counter start from idx 1 */
> +		value = riscv_iommu_pmu_readq(pmu->reg + RISCV_IOMMU_REG_IOHPMEVT(idx - 1)) &
> +					      ~RISCV_IOMMU_IOHPMEVT_OF;
> +		riscv_iommu_pmu_writeq(value, pmu->reg + RISCV_IOMMU_REG_IOHPMEVT(idx - 1));
> +	}
> +}
> +
> +static void riscv_iommu_pmu_start_all(struct riscv_iommu_pmu *pmu, u32 inhibit)
> +{
> +	writel(inhibit, pmu->reg + RISCV_IOMMU_REG_IOCOUNTINH);
> +}
> +
> +/* Returns the inhibit state prior to stopping, so callers can restore it later */
> +static u32 riscv_iommu_pmu_stop_all(struct riscv_iommu_pmu *pmu)
> +{
> +	void __iomem *addr = pmu->reg + RISCV_IOMMU_REG_IOCOUNTINH;
> +	u32 inhibit = readl(addr);
> +
> +	writel(GENMASK_U32(pmu->num_counters - 1, 0), addr);
> +
> +	return inhibit;
> +}
> +
> +/* PMU APIs */
> +static void riscv_iommu_pmu_set_period(struct perf_event *event)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +	u64 counter_mask = hwc->idx ? pmu->event_cntr_mask : pmu->cycle_cntr_mask;
> +	u64 period;
> +
> +	/*
> +	 * Limit the maximum period to prevent the counter value
> +	 * from overtaking the one we are about to program.
> +	 * In effect we are reducing max_period to account for
> +	 * interrupt latency (and we are being very conservative).
> +	 */
> +	period = counter_mask >> 1;
> +	riscv_iommu_pmu_set_counter(pmu, hwc->idx, period);
> +	local64_set(&hwc->prev_count, period);
> +}
> +
> +static int riscv_iommu_pmu_event_init(struct perf_event *event)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +	struct perf_event *sibling;
> +	int total_event_counters = pmu->num_counters - 1;
> +	int counters = 0;
> +	int on_cpu;
> +
> +	if (event->attr.type != event->pmu->type)
> +		return -ENOENT;
> +
> +	if (is_sampling_event(event))
> +		return -EOPNOTSUPP;
> +
> +	/*
> +	 * Reject event IDs this driver does not know about. Programming one
> +	 * into IOHPMEVT would be accepted by the hardware but would never
> +	 * count anything, which is indistinguishable from an idle counter.
> +	 */
> +	if (get_event(event) >= RISCV_IOMMU_HPMEVENT_MAX)
> +		return -EINVAL;
> +
> +	/*
> +	 * There is no IOHPMEVT register associated with IOHPMCYCLES, so none
> +	 * of the filtering fields can be programmed for the cycle event.
> +	 * Reject them here instead of counting unfiltered cycles behind the
> +	 * user's back.
> +	 */
> +	if (is_cycle_event(event->attr.config) &&
> +	    (event->attr.config & ~RISCV_IOMMU_IOHPMEVT_EVENTID))
> +		return -EINVAL;
> +
> +	if (event->cpu < 0)
> +		return -EOPNOTSUPP;
> +
> +	/*
> +	 * All events are bound to the CPU the interrupt is affine to. That
> +	 * CPU is unset while no online CPU could be found for this PMU, and
> +	 * assigning -1 here would turn this into a task bound event, which is
> +	 * not something this PMU can serve.
> +	 */
> +	on_cpu = pmu->on_cpu;
> +	if (on_cpu < 0)
> +		return -ENODEV;
> +
> +	event->cpu = on_cpu;
> +
> +	hwc->idx = -1;
> +	hwc->config = event->attr.config;
> +
> +	/*
> +	 * Account for this event itself first. It has to be done before the
> +	 * check below, otherwise an event which is on its own would never be
> +	 * matched against the number of counters the hardware implements.
> +	 */
> +	if (!is_cycle_event(event->attr.config))
> +		if (++counters > total_event_counters)
> +			return -EINVAL;
> +
> +	if (event->group_leader == event)
> +		return 0;
> +
> +	if (!is_software_event(event->group_leader)) {
> +		if (event->group_leader->pmu != event->pmu)
> +			return -EINVAL;
> +
> +		if (!is_cycle_event(event->group_leader->attr.config))
> +			if (++counters > total_event_counters)
> +				return -EINVAL;
> +	}
> +
> +	for_each_sibling_event(sibling, event->group_leader) {
> +		if (is_software_event(sibling))
> +			continue;
> +
> +		if (sibling->pmu != event->pmu)
> +			return -EINVAL;
> +
> +		if (is_cycle_event(sibling->attr.config))
> +			continue;
> +
> +		if (++counters > total_event_counters)
> +			return -EINVAL;
> +	}
> +
> +	return 0;
> +}
> +
> +static void riscv_iommu_pmu_update(struct perf_event *event)
> +{
> +	struct hw_perf_event *hwc = &event->hw;
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	u64 delta, prev, now;
> +	u32 idx = hwc->idx;
> +	u64 counter_mask = idx ? pmu->event_cntr_mask : pmu->cycle_cntr_mask;
> +
> +	do {
> +		prev = local64_read(&hwc->prev_count);
> +		now = riscv_iommu_pmu_get_counter(pmu, idx);
> +	} while (local64_cmpxchg(&hwc->prev_count, prev, now) != prev);
> +
> +	delta = (now - prev) & counter_mask;
> +	local64_add(delta, &event->count);
> +}
> +
> +static void riscv_iommu_pmu_start(struct perf_event *event, int flags)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +
> +	if (WARN_ON_ONCE(!(event->hw.state & PERF_HES_STOPPED)))
> +		return;
> +
> +	if (flags & PERF_EF_RELOAD)
> +		WARN_ON_ONCE(!(event->hw.state & PERF_HES_UPTODATE));
> +
> +	hwc->state = 0;
> +	riscv_iommu_pmu_set_period(event);
> +	riscv_iommu_pmu_set_event(pmu, hwc->idx, hwc->config);
> +	riscv_iommu_pmu_enable_counter(pmu, hwc->idx);
> +
> +	perf_event_update_userpage(event);
> +}
> +
> +static void riscv_iommu_pmu_stop(struct perf_event *event, int flags)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +	int idx = hwc->idx;
> +
> +	if (hwc->state & PERF_HES_STOPPED)
> +		return;
> +
> +	riscv_iommu_pmu_disable_counter(pmu, idx);
> +
> +	if ((flags & PERF_EF_UPDATE) && !(hwc->state & PERF_HES_UPTODATE))
> +		riscv_iommu_pmu_update(event);
> +
> +	hwc->state |= PERF_HES_STOPPED | PERF_HES_UPTODATE;
> +}
> +
> +static int riscv_iommu_pmu_add(struct perf_event *event, int flags)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +	unsigned int num_counters = pmu->num_counters;
> +	unsigned int idx;
> +
> +	/* Reserve index zero for iohpmcycles */
> +	if (is_cycle_event(event->attr.config))
> +		idx = RISCV_IOMMU_HPM_CYCLE_IDX;
> +	else
> +		idx = find_next_zero_bit(pmu->used_counters, num_counters, 1);
> +
> +	/* All event counters or cycle counter are in use */
> +	if (idx == num_counters || pmu->events[idx])
> +		return -EAGAIN;
> +
> +	set_bit(idx, pmu->used_counters);
> +
> +	pmu->events[idx] = event;
> +	hwc->idx = idx;
> +	hwc->state = PERF_HES_STOPPED | PERF_HES_UPTODATE;
> +	local64_set(&hwc->prev_count, 0);
> +
> +	if (flags & PERF_EF_START)
> +		riscv_iommu_pmu_start(event, flags);
> +
> +	/* Propagate changes to the userspace mapping. */
> +	perf_event_update_userpage(event);
> +
> +	return 0;
> +}
> +
> +static void riscv_iommu_pmu_read(struct perf_event *event)
> +{
> +	riscv_iommu_pmu_update(event);
> +}
> +
> +static void riscv_iommu_pmu_del(struct perf_event *event, int flags)
> +{
> +	struct riscv_iommu_pmu *pmu = to_riscv_iommu_pmu(event->pmu);
> +	struct hw_perf_event *hwc = &event->hw;
> +	int idx = hwc->idx;
> +
> +	riscv_iommu_pmu_stop(event, PERF_EF_UPDATE);
> +	pmu->events[idx] = NULL;
> +	clear_bit(idx, pmu->used_counters);
> +
> +	perf_event_update_userpage(event);
> +}
> +
> +/*
> + * Bind the events and the interrupt to the same CPU: the overflow handler
> + * relies on running on pmu->on_cpu to be serialised against the perf
> + * callbacks, so the two must not drift apart. Only consider CPUs which the
> + * irqchip actually accepts - committing on_cpu to a CPU which
> + * irq_set_affinity() then rejects would leave the handler permanently on the
> + * wrong CPU with nothing left to correct it.
> + *
> + * cpumask_local_spread() walks the online CPUs in order of NUMA distance from
> + * the iommu, so the closest usable one wins.
> + *
> + * Returns the chosen CPU, or nr_cpu_ids if none could be used.
> + */
> +static unsigned int riscv_iommu_pmu_bind_cpu(struct riscv_iommu_pmu *pmu,
> +					     unsigned int skip_cpu)
> +{
> +	unsigned int cpu, i;
> +
> +	for (i = 0; i < num_online_cpus(); i++) {
> +		cpu = cpumask_local_spread(i, pmu->numa_node);
> +		if (cpu == skip_cpu)
> +			continue;
> +		if (!irq_set_affinity(pmu->irq, cpumask_of(cpu)))
> +			return cpu;
> +	}
> +
> +	return nr_cpu_ids;
> +}
> +
> +static int riscv_iommu_pmu_online_cpu(unsigned int cpu, struct hlist_node *node)
> +{
> +	struct riscv_iommu_pmu *iommu_pmu;
> +	unsigned int target_cpu;
> +
> +	iommu_pmu = hlist_entry_safe(node, struct riscv_iommu_pmu, node);
> +
> +	if (READ_ONCE(iommu_pmu->on_cpu) != -1)
> +		return 0;
> +
> +	target_cpu = riscv_iommu_pmu_bind_cpu(iommu_pmu, nr_cpu_ids);
> +	if (target_cpu >= nr_cpu_ids) {
> +		/* on_cpu stays unset, so a later callback tries again */
> +		pr_debug("failed to point irq %u at any online cpu\n",
> +			 iommu_pmu->irq);
> +		return 0;
> +	}
> +
> +	WRITE_ONCE(iommu_pmu->on_cpu, target_cpu);
> +
> +	return 0;
> +}
> +
> +static int riscv_iommu_pmu_offline_cpu(unsigned int cpu, struct hlist_node *node)
> +{
> +	struct riscv_iommu_pmu *iommu_pmu;
> +	unsigned int target_cpu;
> +
> +	iommu_pmu = hlist_entry_safe(node, struct riscv_iommu_pmu, node);
> +
> +	if (READ_ONCE(iommu_pmu->on_cpu) != (int)cpu)
> +		return 0;
> +
> +	/*
> +	 * The last online CPU cannot be taken offline, and this callback runs
> +	 * before __cpu_disable() clears the outgoing CPU from cpu_online_mask,
> +	 * so there is always another online CPU to move to.
> +	 *
> +	 * Should that ever fail, unset on_cpu rather than leaving it pointing at
> +	 * the CPU which is going away. That keeps events from being bound to a
> +	 * dead CPU and lets riscv_iommu_pmu_online_cpu() pick again once a CPU
> +	 * comes back.
> +	 */
> +	target_cpu = riscv_iommu_pmu_bind_cpu(iommu_pmu, cpu);
> +	if (WARN_ON_ONCE(target_cpu >= nr_cpu_ids)) {
> +		WRITE_ONCE(iommu_pmu->on_cpu, -1);
> +	} else {
> +		WRITE_ONCE(iommu_pmu->on_cpu, target_cpu);
> +		perf_pmu_migrate_context(&iommu_pmu->pmu, cpu, target_cpu);
> +	}
> +
> +	return 0;
> +}
> +
> +static irqreturn_t riscv_iommu_pmu_irq_handler(int irq, void *dev_id)
> +{
> +	struct riscv_iommu_pmu *pmu = (struct riscv_iommu_pmu *)dev_id;
> +	DECLARE_BITMAP(ovf_bitmap, BITS_PER_TYPE(u64));
> +	u32 ovf, idx, inhibit;
> +
> +	/*
> +	 * PCI MSI/MSI-X on IMSIC will set IRQCHIP_MOVE_DEFERRED, so
> +	 * irq_set_affinity() reports success while only recording the request,
> +	 * and the move is applied in interrupt context upon the next device
> +	 * interrupt. Until then the interrupt is still routed to the CPU IMSIC
> +	 * picked initially, so the first overflow interrupt can run concurrently
> +	 * with the perf callbacks on the CPU the events are bound to
> +	 *
> +	 * A mismatch means the irqchip still had an affinity change pending for
> +	 * this line. However, handle_edge_irq() has just completed it through
> +	 * ->irq_ack(), so leave the overflow and PMIP bits alone and let the
> +	 * interrupt be redelivered on the right CPU.
> +	 *
> +	 * IRQ_HANDLED rather than IRQ_NONE: the latter feeds the spurious
> +	 * detector in note_interrupt(), which disables the whole line once
> +	 * enough interrupts go unhandled, and this line may be shared with the
> +	 * iommu command and fault queues.
> +	 */
> +	if (smp_processor_id() != READ_ONCE(pmu->on_cpu))
> +		return IRQ_HANDLED;
> +
> +	/* Check whether this interrupt is for PMU */
> +	if (!(readl_relaxed(pmu->reg + RISCV_IOMMU_REG_IPSR) & RISCV_IOMMU_IPSR_PMIP))
> +		return IRQ_NONE;
> +
> +	/* Process PMU IRQ */
> +	inhibit = riscv_iommu_pmu_stop_all(pmu);
> +
> +	ovf = readl(pmu->reg + RISCV_IOMMU_REG_IOCOUNTOVF);
> +	if (ovf) {
> +		bitmap_from_u64(ovf_bitmap, ovf);
> +		for_each_set_bit(idx, ovf_bitmap, pmu->num_counters) {
> +			struct perf_event *event = pmu->events[idx];
> +
> +			/*
> +			 * pmu->events[idx] only means the counter is allocated,
> +			 * not that it is counting. A counter which has not been
> +			 * started has no valid prev_count to compute a delta
> +			 * against, and one which has been stopped must not be
> +			 * reprogrammed here. The overflow bit still has to be
> +			 * cleared below in either case, including when the event
> +			 * was already removed by riscv_iommu_pmu_del(),
> +			 * otherwise the interrupt would stay pending forever.
> +			 */
> +			if (event && !(event->hw.state & PERF_HES_STOPPED)) {
> +				riscv_iommu_pmu_update(event);
> +				riscv_iommu_pmu_set_period(event);
> +			}
> +
> +			riscv_iommu_pmu_clear_ovf(pmu, idx);
> +		}
> +	}
> +
> +	/* Clear performance monitoring interrupt pending bit */
> +	writel_relaxed(RISCV_IOMMU_IPSR_PMIP, pmu->reg + RISCV_IOMMU_REG_IPSR);
> +
> +	riscv_iommu_pmu_start_all(pmu, inhibit);
> +
> +	return IRQ_HANDLED;
> +}
> +
> +static unsigned int riscv_iommu_pmu_get_irq_num(struct riscv_iommu_device *iommu)
> +{
> +	/* Reuse ICVEC.CIV mask for all interrupt vectors mapping */
> +	int vec = (iommu->icvec >> (RISCV_IOMMU_INTR_PM * 4)) & RISCV_IOMMU_ICVEC_CIV;
> +
> +	return iommu->irqs[vec];
> +}
> +
> +static int riscv_iommu_pmu_request_irq(struct auxiliary_device *auxdev,
> +				       struct riscv_iommu_device *iommu,
> +				       struct riscv_iommu_pmu *pmu)
> +{
> +	/*
> +	 * Bind the handler to the auxiliary device, which is the same devres
> +	 * scope that frees @pmu. Requesting it on the parent iommu device
> +	 * would keep the handler registered with a dangling dev_id once @pmu
> +	 * is freed, either on a later probe failure or on device removal.
> +	 *
> +	 * IRQF_SHARED is required because ICVEC maps the performance
> +	 * monitoring source onto one of the vectors the iommu driver already
> +	 * requested for its queues whenever fewer than RISCV_IOMMU_INTR_COUNT
> +	 * vectors are available. Both requesters have to agree on sharing, or
> +	 * this one is rejected with -EBUSY. IRQF_ONESHOT does not have to be
> +	 * matched by hand: devm_request_irq() adds IRQF_COND_ONESHOT, so this
> +	 * handler adopts whatever the first requester picked.
> +	 */
> +	return devm_request_irq(&auxdev->dev, pmu->irq, riscv_iommu_pmu_irq_handler,
> +				IRQF_SHARED | IRQF_NOBALANCING,
> +				dev_name(iommu->dev), pmu);
> +}
> +
> +static void riscv_iommu_pmu_remove_cpuhp_instance(void *data)
> +{
> +	struct riscv_iommu_pmu *pmu = data;
> +
> +	cpuhp_state_remove_instance_nocalls(cpuhp_state, &pmu->node);
> +}
> +
> +static void riscv_iommu_pmu_do_unregister(void *data)
> +{
> +	struct riscv_iommu_pmu *pmu = data;
> +
> +	perf_pmu_unregister(&pmu->pmu);
> +}
> +
> +static int riscv_iommu_pmu_probe(struct auxiliary_device *auxdev,
> +				 const struct auxiliary_device_id *id)
> +{
> +	struct riscv_iommu_device *iommu_dev = dev_get_platdata(&auxdev->dev);
> +	struct riscv_iommu_pmu *iommu_pmu;
> +	void __iomem *addr;
> +	char *name;
> +	int ret;
> +
> +	iommu_pmu = devm_kzalloc(&auxdev->dev, sizeof(*iommu_pmu), GFP_KERNEL);
> +	if (!iommu_pmu)
> +		return -ENOMEM;
> +
> +	iommu_pmu->reg = iommu_dev->reg;
> +
> +	/*
> +	 * Counter number and width are hardware-implemented, detect them by
> +	 * writing 1s and reading back which bits stuck.
> +	 *
> +	 * The specification requires a minimum of one programmable event
> +	 * counter besides the cycles counter when capabilities.HPM is 1,
> +	 * which is the condition under which this device is created. So a
> +	 * compliant implementation always reports at least two counters, and
> +	 * both IOHPMCYCLES and the first IOHPMCTR are always present. A
> +	 * readback which says otherwise is non-compliant hardware and is
> +	 * rejected rather than worked around.
> +	 *
> +	 * The implemented counters are assumed to be consecutive, so that
> +	 * hweight32() of the IOCOUNTINH readback can be used as the bound on
> +	 * valid counter indices.
> +	 *
> +	 * The counter masks are also assumed to be a contiguous run of bits
> +	 * starting at bit 0, which is what riscv_iommu_pmu_update() relies on
> +	 * when it masks the difference of two samples to handle wraparound.
> +	 */
> +	addr = iommu_pmu->reg + RISCV_IOMMU_REG_IOCOUNTINH;
> +	writel(RISCV_IOMMU_IOCOUNTINH_HPM, addr);
> +	iommu_pmu->num_counters = hweight32(readl(addr));
> +	if (iommu_pmu->num_counters < 2) {
> +		dev_err(&auxdev->dev, "hardware reports %u counter(s)\n",
> +			iommu_pmu->num_counters);
> +		return -ENODEV;
> +	}
> +
> +	/* Bit 63 of IOHPMCYCLES is the OF bit, not part of the counter */
> +	addr = iommu_pmu->reg + RISCV_IOMMU_REG_IOHPMCYCLES;
> +	riscv_iommu_pmu_writeq(RISCV_IOMMU_IOHPMCYCLES_COUNTER, addr);
> +	iommu_pmu->cycle_cntr_mask = riscv_iommu_pmu_readq(addr) &
> +				     RISCV_IOMMU_IOHPMCYCLES_COUNTER;
> +	if (!iommu_pmu->cycle_cntr_mask) {
> +		dev_err(&auxdev->dev, "cycles counter is not implemented\n");
> +		return -ENODEV;
> +	}
> +
> +	/* Assume the width of all event counters are the same */
> +	addr = iommu_pmu->reg + RISCV_IOMMU_REG_IOHPMCTR_BASE;
> +	riscv_iommu_pmu_writeq(RISCV_IOMMU_IOHPMCTR_COUNTER, addr);
> +	iommu_pmu->event_cntr_mask = riscv_iommu_pmu_readq(addr);
> +	if (!iommu_pmu->event_cntr_mask) {
> +		dev_err(&auxdev->dev, "event counter is not implemented\n");
> +		return -ENODEV;
> +	}
> +
> +	iommu_pmu->pmu = (struct pmu) {
> +		.module		= THIS_MODULE,
> +		.parent		= &auxdev->dev,
> +		.task_ctx_nr	= perf_invalid_context,
> +		.event_init	= riscv_iommu_pmu_event_init,
> +		.add		= riscv_iommu_pmu_add,
> +		.del		= riscv_iommu_pmu_del,
> +		.start		= riscv_iommu_pmu_start,
> +		.stop		= riscv_iommu_pmu_stop,
> +		.read		= riscv_iommu_pmu_read,
> +		.attr_groups	= riscv_iommu_pmu_attr_grps,
> +		.capabilities	= PERF_PMU_CAP_NO_EXCLUDE,
> +	};
> +
> +	auxiliary_set_drvdata(auxdev, iommu_pmu);
> +
> +	name = devm_kasprintf(&auxdev->dev, GFP_KERNEL,
> +			      "riscv_iommu_pmu_%u", auxdev->id);
> +	if (!name) {
> +		dev_err(&auxdev->dev, "Failed to create name riscv_iommu_pmu_%u\n",
> +			auxdev->id);
> +		return -ENOMEM;
> +	}
> +
> +	iommu_pmu->numa_node = dev_to_node(iommu_dev->dev);
> +	iommu_pmu->irq = riscv_iommu_pmu_get_irq_num(iommu_dev);
> +
> +	ret = riscv_iommu_pmu_request_irq(auxdev, iommu_dev, iommu_pmu);
> +	if (ret) {
> +		dev_err(&auxdev->dev, "Failed to request irq %s: %d\n", name, ret);
> +		return ret;
> +	}
> +
> +	/*
> +	 * Bind all events to the same cpu context to avoid race enabling.
> +	 * riscv_iommu_pmu_online_cpu() picks the CPU and sets the irq
> +	 * affinity for us once the instance is registered below.
> +	 */
> +	iommu_pmu->on_cpu = -1;
> +
> +	ret = cpuhp_state_add_instance(cpuhp_state, &iommu_pmu->node);
> +	if (ret) {
> +		dev_err(&auxdev->dev, "Failed to register hotplug %s: %d\n", name, ret);
> +		return ret;
> +	}
> +
> +	ret = devm_add_action_or_reset(&auxdev->dev,
> +				       riscv_iommu_pmu_remove_cpuhp_instance,
> +				       iommu_pmu);
> +	if (ret)
> +		return ret;
> +
> +	ret = perf_pmu_register(&iommu_pmu->pmu, name, -1);
> +	if (ret) {
> +		dev_err(&auxdev->dev, "Failed to register %s: %d\n", name, ret);
> +		return ret;
> +	}
> +
> +	ret = devm_add_action_or_reset(&auxdev->dev,
> +				       riscv_iommu_pmu_do_unregister,
> +				       iommu_pmu);
> +	if (ret)
> +		return ret;
> +
> +	/*
> +	 * The PMU name only carries the aux dev id, not the iommu dev name, so
> +	 * find the iommu dev name here to map this PMU back to its iommu dev.
> +	 */
> +	dev_info(&auxdev->dev, "%s: Registered with %u counters (iommu %s)\n",
> +		 name, iommu_pmu->num_counters, dev_name(iommu_dev->dev));
> +
> +	return 0;
> +}
> +
> +static const struct auxiliary_device_id riscv_iommu_pmu_id_table[] = {
> +	{ .name = "riscv-iommu.pmu" },
> +	{}
> +};
> +MODULE_DEVICE_TABLE(auxiliary, riscv_iommu_pmu_id_table);
> +
> +static struct auxiliary_driver iommu_pmu_driver = {
> +	.driver = {
> +		.suppress_bind_attrs = true,
> +	},
> +	.probe		= riscv_iommu_pmu_probe,
> +	.id_table	= riscv_iommu_pmu_id_table,
> +};
> +
> +static int __init riscv_iommu_pmu_init(void)
> +{
> +	int ret;
> +
> +	cpuhp_state = cpuhp_setup_state_multi(CPUHP_AP_ONLINE_DYN,
> +					      "perf/riscv/iommu:online",
> +					      riscv_iommu_pmu_online_cpu,
> +					      riscv_iommu_pmu_offline_cpu);
> +	if (cpuhp_state < 0)
> +		return cpuhp_state;
> +
> +	ret = auxiliary_driver_register(&iommu_pmu_driver);
> +	if (ret)
> +		cpuhp_remove_multi_state(cpuhp_state);
> +
> +	return ret;
> +}
> +module_init(riscv_iommu_pmu_init);
> +
> +MODULE_DESCRIPTION("RISC-V IOMMU PMU");
> +MODULE_LICENSE("GPL");
