#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Feb  3 15:43:43 2020
# Process ID: 14080
# Current directory: C:/A2_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20920 C:\A2_project\Board_Project_A2_multi_processor.xpr
# Log file: C:/A2_project/vivado.log
# Journal file: C:/A2_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Board_Project_A2_multi_processor.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_multi_microblaze_0_axi_intc_0' generated file not found 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/design_multi_microblaze_0_axi_intc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_multi_microblaze_0_axi_intc_0' generated file not found 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/design_multi_microblaze_0_axi_intc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_multi_microblaze_0_axi_intc_0' generated file not found 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/design_multi_microblaze_0_axi_intc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_multi_microblaze_0_axi_intc_0' generated file not found 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/design_multi_microblaze_0_axi_intc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_multi_microblaze_0_axi_intc_0' generated file not found 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_axi_intc_0/design_multi_microblaze_0_axi_intc_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 977.602 ; gain = 315.516
reset_run design_multi_microblaze_0_axi_intc_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Feb  3 15:44:25 2020] Launched design_multi_microblaze_0_axi_intc_0_synth_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_axi_intc_0_synth_1/runme.log
[Mon Feb  3 15:44:25 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Mon Feb  3 15:46:32 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
open_bd_design {C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <design_multi> from BD file <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1206.242 ; gain = 60.527
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 15:51:41 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1]
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_multi" 
INFO: [board_interface 100-100] current_bd_design design_multi
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_1]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_1]
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
reset_run design_multi_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 29.324 MB.
[Mon Feb  3 15:54:51 2020] Launched design_multi_clk_wiz_1_0_synth_1, synth_1...
Run output will be captured here:
design_multi_clk_wiz_1_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_clk_wiz_1_0_synth_1/runme.log
synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 15:54:51 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1681.031 ; gain = 304.836
delete_bd_objs [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_ports sys_clock]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
connect_bd_net [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 29.387 MB.
[Mon Feb  3 16:01:16 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 16:01:16 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1824.332 ; gain = 140.098
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 16:07:14 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_multi_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2646.066 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2646.066 ; gain = 0.000
Generating merged BMM file for the design top 'design_multi_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2653.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 274 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 33 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 147 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 11 instances
  SRLC16E => SRL16E: 4 instances

open_run: Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 2789.848 ; gain = 965.516
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2859.879 ; gain = 68.430
open_bd_design {C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins clk_wiz_1/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/locked(undef) and /rst_clk_wiz_1_100M/ext_reset_in(rst)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins clk_wiz_1/locked]'
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 29.387 MB.
[Mon Feb  3 16:11:00 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 16:11:00 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3684.531 ; gain = 34.191
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 16:18:03 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file mkdir C:/A2_project/Board_Project_A2_multi_processor.sdk
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

launch_sdk -workspace C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw -hwspec C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw -hwspec C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {5} CONFIG.C_USE_UART {1} CONFIG.C_DBG_REG_ACCESS {1} CONFIG.C_DBG_MEM_ACCESS {0}] [get_bd_cells mdm_1]
endgroup
set_property location {1 51 -211} [get_bd_cells mdm_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mdm_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mdm_1/S_AXI]
Slave segment </mdm_1/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4340_0000 [ 4K ]>
reset_run design_multi_mdm_1_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 29.387 MB.
[Mon Feb  3 16:25:05 2020] Launched design_multi_mdm_1_0_synth_1, design_multi_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_multi_mdm_1_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_mdm_1_0_synth_1/runme.log
design_multi_xbar_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 16:25:05 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3684.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 16:32:31 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

startgroup
set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {4} CONFIG.C_DBG_REG_ACCESS {0}] [get_bd_cells mdm_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_I_AXI {0} CONFIG.G_TEMPLATE_LIST {8} CONFIG.G_USE_EXCEPTIONS {0} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} CONFIG.C_DIV_ZERO_EXCEPTION {0} CONFIG.C_FPU_EXCEPTION {0} CONFIG.C_PVR {0} CONFIG.C_NUMBER_OF_PC_BRK {1} CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} CONFIG.C_OPCODE_0x0_ILLEGAL {0} CONFIG.C_USE_ICACHE {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_ICACHE_LINE_LEN {4} CONFIG.C_ICACHE_VICTIMS {0} CONFIG.C_ICACHE_STREAMS {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_USE_WRITEBACK {0} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1}] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC]
endgroup
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.G_TEMPLATE_LIST {8} CONFIG.G_USE_EXCEPTIONS {0} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_USE_FPU {0} CONFIG.C_UNALIGNED_EXCEPTIONS {0} CONFIG.C_ILL_OPCODE_EXCEPTION {0} CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} CONFIG.C_DIV_ZERO_EXCEPTION {0} CONFIG.C_FPU_EXCEPTION {0} CONFIG.C_PVR {0} CONFIG.C_NUMBER_OF_PC_BRK {1} CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} CONFIG.C_OPCODE_0x0_ILLEGAL {0} CONFIG.C_USE_ICACHE {1} CONFIG.C_ADDR_TAG_BITS {16} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_ICACHE_LINE_LEN {4} CONFIG.C_ICACHE_VICTIMS {0} CONFIG.C_ICACHE_STREAMS {0} CONFIG.C_USE_DCACHE {1} CONFIG.C_DCACHE_ADDR_TAG {16} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_USE_WRITEBACK {0} CONFIG.C_USE_MMU {0} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1}] [get_bd_cells microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DC] [get_bd_intf_pins axi_smc/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_smc/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
generate_target all [get_files  C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3684.531 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_multi_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_multi_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_multi_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 31.827 MB.
export_ip_user_files -of_objects [get_files C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
launch_runs -jobs 8 {design_multi_microblaze_0_0_synth_1 design_multi_ilmb_bram_if_cntlr_0_synth_1 design_multi_mdm_1_0_synth_1}
[Mon Feb  3 16:48:03 2020] Launched design_multi_microblaze_0_0_synth_1, design_multi_ilmb_bram_if_cntlr_0_synth_1, design_multi_mdm_1_0_synth_1...
Run output will be captured here:
design_multi_microblaze_0_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_ilmb_bram_if_cntlr_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_multi_mdm_1_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_mdm_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -directory C:/A2_project/Board_Project_A2_multi_processor.ip_user_files/sim_scripts -ip_user_files_dir C:/A2_project/Board_Project_A2_multi_processor.ip_user_files -ipstatic_source_dir C:/A2_project/Board_Project_A2_multi_processor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/modelsim} {questa=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/questa} {riviera=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/riviera} {activehdl=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </microblaze_0/Instruction> at <0x1000_0000 [ 256M ]>
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 41.212 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_ilmb_bram_if_cntlr_0, cache-ID = ae63b62cbeb72df7; cache size = 41.212 MB.
[Mon Feb  3 16:51:20 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3684.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 16:54:57 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mdm_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mdm_1/S_AXI]
Slave segment </mdm_1/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4140_0000 [ 4K ]>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/processing_system7_0/S_AXI_GP0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0800_0000 [ 128M ]>
Slave segment </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into address space </microblaze_0/Data> at <0xFC00_0000 [ 16M ]>
Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into address space </microblaze_0/Data> at <0xE000_0000 [ 4M ]>
Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is being mapped into address space </microblaze_0/Data> at <0x4000_0000 [ 16M ]>
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
reset_run design_multi_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </mdm_1/S_AXI/Reg> is mapped into master segment </processing_system7_0/Data/SEG_mdm_1_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
assign_bd_address
Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0800_0000 [ 128M ]>
exclude_bd_addr_seg [get_bd_addr_segs processing_system7_0/Data/SEG_mdm_1_Reg]
Excluding </mdm_1/S_AXI/Reg> from </processing_system7_0/Data>
delete_bd_objs [get_bd_addr_segs -excluded processing_system7_0/Data/SEG_mdm_1_Reg]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
save_bd_design
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x10000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x10000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\A2_project\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_cc_0/design_multi_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_cc_1/design_multi_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
Exporting to file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 41.212 MB.
[Mon Feb  3 17:09:55 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_dlmb_bram_if_cntlr_0_synth_1, design_multi_xbar_0_synth_1, design_multi_xbar_1_synth_1, design_multi_auto_pc_1_synth_1, design_multi_s00_mmu_0_synth_1, design_multi_auto_cc_0_synth_1, design_multi_auto_cc_1_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_dlmb_bram_if_cntlr_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_multi_xbar_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
design_multi_xbar_1_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
design_multi_auto_pc_1_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_auto_pc_1_synth_1/runme.log
design_multi_s00_mmu_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_0_synth_1/runme.log
design_multi_auto_cc_0_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_auto_cc_0_synth_1/runme.log
design_multi_auto_cc_1_synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/design_multi_auto_cc_1_synth_1/runme.log
synth_1: C:/A2_project/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Mon Feb  3 17:09:57 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 3921.855 ; gain = 141.992
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_HIGH_OCM {1}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_HIGH_OCM }]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_HIGH_OCM> is being mapped into address space </microblaze_0/Data> at <0xFFFC_0000 [ 256K ]>
Slave segment </processing_system7_0/S_AXI_HP0/HP0_HIGH_OCM> is being mapped into address space </microblaze_0/Instruction> at <0xFFFC_0000 [ 256K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_HIGH_OCM }]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_GP0/GP0_HIGH_OCM> into conflicting address 0xFFFC_0000 [ 256K ] in address space </microblaze_0/Data>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_GP0/GP0_HIGH_OCM> is being mapped into address space </microblaze_0/Data> at <0xFFFC_0000 [ 256K ]>
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_HIGH_OCM]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_HP0_HIGH_OCM]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Cached)} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_HIGH_OCM> into conflicting address 0xFFFC_0000 [ 256K ] in address space </microblaze_0/Data>. This must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_HIGH_OCM> into conflicting address 0xFFFC_0000 [ 256K ] in address space </microblaze_0/Instruction>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0800_0000 [ 128M ]>
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </microblaze_0/Instruction> at <0x0800_0000 [ 128M ]>
Slave segment </processing_system7_0/S_AXI_HP1/HP1_HIGH_OCM> is being mapped into address space </microblaze_0/Data> at <0xFFFC_0000 [ 256K ]>
Slave segment </processing_system7_0/S_AXI_HP1/HP1_HIGH_OCM> is being mapped into address space </microblaze_0/Instruction> at <0xFFFC_0000 [ 256K ]>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_HIGH_OCM {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
