{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394948588907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948588908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:43:08 2014 " "Processing started: Sun Mar 16 00:43:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948588908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394948588908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank -c tank " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394948588908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394948589562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590180 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-structural_combinational " "Found design unit 1: tank-structural_combinational" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590184 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "testing/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590188 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "testing/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590192 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/tank_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file testing/tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "testing/tank_const.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590196 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_const-body " "Found design unit 2: tank_const-body" {  } { { "testing/tank_const.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank_const.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/slow_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/slow_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slow_clock-a " "Found design unit 1: slow_clock-a" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590201 ""} { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Found entity 1: slow_clock" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "testing/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "testing/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "testing/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590213 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "testing/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "testing/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590216 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "testing/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590220 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590223 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank " "Elaborating entity \"tank\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394948590291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code tank.vhd(70) " "Verilog HDL or VHDL warning at tank.vhd(70): object \"scan_code\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948590294 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_readyo tank.vhd(71) " "Verilog HDL or VHDL warning at tank.vhd(71): object \"scan_readyo\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948590294 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank.vhd(72) " "Verilog HDL or VHDL warning at tank.vhd(72): object \"hist3\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948590295 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank.vhd(72) " "Verilog HDL or VHDL warning at tank.vhd(72): object \"hist2\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948590295 "|tank"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset tank.vhd(87) " "VHDL Signal Declaration warning at tank.vhd(87): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948590296 "|tank"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init tank.vhd(205) " "VHDL Process Statement warning at tank.vhd(205): signal \"init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590312 "|tank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_pos_y tank.vhd(193) " "VHDL Process Statement warning at tank.vhd(193): inferring latch(es) for signal or variable \"T1_pos_y\", which holds its previous value in one or more paths through the process" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948590320 "|tank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_pos_y tank.vhd(193) " "VHDL Process Statement warning at tank.vhd(193): inferring latch(es) for signal or variable \"T2_pos_y\", which holds its previous value in one or more paths through the process" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948590320 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[0\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[0\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590340 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[1\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[1\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[2\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[2\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[3\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[3\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[4\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[4\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[5\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[5\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[6\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[6\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[7\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[7\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[8\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[8\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[9\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[9\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590341 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[10\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[10\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[11\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[11\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[12\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[12\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[13\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[13\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[14\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[14\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[15\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[15\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[16\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[16\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[17\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[17\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[18\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[18\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[19\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[19\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590342 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[20\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[20\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[21\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[21\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[22\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[22\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[23\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[23\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[24\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[24\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[25\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[25\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[26\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[26\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[27\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[27\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[28\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[28\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[29\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[29\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590343 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[30\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[30\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[31\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[31\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[0\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[0\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[1\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[1\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[2\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[2\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[3\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[3\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[4\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[4\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[5\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[5\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[6\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[6\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[7\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[7\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590344 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[8\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[8\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[9\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[9\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[10\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[10\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[11\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[11\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[12\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[12\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[13\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[13\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[14\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[14\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[15\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[15\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[16\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[16\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[17\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[17\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[18\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[18\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590345 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[19\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[19\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[20\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[20\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[21\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[21\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[22\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[22\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[23\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[23\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[24\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[24\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[25\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[25\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[26\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[26\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[27\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[27\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[28\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[28\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590346 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[29\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[29\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590347 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[30\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[30\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590347 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[31\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[31\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590347 "|tank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:LCDscreen " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:LCDscreen\"" {  } { { "testing/tank.vhd" "LCDscreen" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590452 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948590457 "|tank|de2lcd:LCDscreen"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "light de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"light\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948590457 "|tank|de2lcd:LCDscreen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(45) " "VHDL Process Statement warning at de2lcd.vhd(45): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948590457 "|tank|de2lcd:LCDscreen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(49) " "Inferred latch for \"init\" at de2lcd.vhd(49)" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948590458 "|tank|de2lcd:LCDscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard_0 " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard_0\"" {  } { { "testing/tank.vhd" "keyboard_0" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard_0\|leddcd:l1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard_0\|leddcd:l1\"" {  } { { "testing/ps2.vhd" "l1" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard_0\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard_0\|keyboard:u1\"" {  } { { "testing/ps2.vhd" "u1" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard_0\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard_0\|oneshot:pulser\"" {  } { { "testing/ps2.vhd" "pulser" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga_0 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga_0\"" {  } { { "testing/tank.vhd" "vga_0" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga_0\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\"" {  } { { "testing/VGA_top_level.vhd" "videoGen" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590498 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590499 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_x pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"T1_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_y pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"T1_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_x pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"T2_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_y pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"T2_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tie pixelGenerator.vhd(84) " "VHDL Process Statement warning at pixelGenerator.vhd(84): signal \"tie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590500 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590501 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_x pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"T1_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_y pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"T1_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590502 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590503 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590503 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_x pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"T2_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590503 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590503 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_y pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"T2_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948590503 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "testing/pixelGenerator.vhd" "colors" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "testing/colorROM.vhd" "altsyncram_component" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590560 ""}  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394948590560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948590643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948590643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga_0\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga_0\|VGA_SYNC:videoSync\"" {  } { { "testing/VGA_top_level.vhd" "videoSync" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clock slow_clock:slow_clock_map " "Elaborating entity \"slow_clock\" for hierarchy \"slow_clock:slow_clock_map\"" {  } { { "testing/tank.vhd" "slow_clock_map" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948590661 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } } { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1394948593161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1394948593161 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[0\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[0\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[1\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[1\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[2\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[2\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[3\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[3\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[4\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[4\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[5\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[5\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[6\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[6\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[7\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[7\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948593939 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1394948593939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "light GND " "Pin \"light\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|light"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[35\] GND " "Pin \"led_seq\[35\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[36\] GND " "Pin \"led_seq\[36\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[37\] GND " "Pin \"led_seq\[37\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[38\] GND " "Pin \"led_seq\[38\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[39\] GND " "Pin \"led_seq\[39\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[40\] GND " "Pin \"led_seq\[40\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[41\] VCC " "Pin \"led_seq\[41\]\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[49\] GND " "Pin \"led_seq\[49\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[50\] GND " "Pin \"led_seq\[50\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[51\] GND " "Pin \"led_seq\[51\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[52\] GND " "Pin \"led_seq\[52\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[53\] GND " "Pin \"led_seq\[53\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[54\] GND " "Pin \"led_seq\[54\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[55\] VCC " "Pin \"led_seq\[55\]\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948593940 "|tank|led_seq[55]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394948593940 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[31\] Low " "Register T2_bullet_x\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[8\] High " "Register T2_bullet_x\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[5\] High " "Register T2_bullet_x\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[4\] High " "Register T2_bullet_x\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[3\] High " "Register T2_bullet_x\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[2\] High " "Register T2_bullet_x\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[1\] High " "Register T2_bullet_x\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[0\] Low " "Register T2_bullet_x\[0\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[31\] Low " "Register T2_bullet_y\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[5\] High " "Register T2_bullet_y\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[3\] High " "Register T2_bullet_y\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[2\] High " "Register T2_bullet_y\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[31\] Low " "Register T1_bullet_x\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[8\] High " "Register T1_bullet_x\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[5\] High " "Register T1_bullet_x\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[4\] High " "Register T1_bullet_x\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[3\] High " "Register T1_bullet_x\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[2\] High " "Register T1_bullet_x\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[1\] High " "Register T1_bullet_x\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[0\] Low " "Register T1_bullet_x\[0\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[31\] Low " "Register T1_bullet_y\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[8\] High " "Register T1_bullet_y\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[7\] High " "Register T1_bullet_y\[7\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[5\] High " "Register T1_bullet_y\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[4\] High " "Register T1_bullet_y\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[1\] High " "Register T1_bullet_y\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[31\] Low " "Register \\game:T1_pos_x\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[8\] High " "Register \\game:T1_pos_x\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[5\] High " "Register \\game:T1_pos_x\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[4\] High " "Register \\game:T1_pos_x\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[31\] Low " "Register \\game:T2_pos_x\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[8\] High " "Register \\game:T2_pos_x\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[5\] High " "Register \\game:T2_pos_x\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[4\] High " "Register \\game:T2_pos_x\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_score_int\[0\] Low " "Register \\game:T2_score_int\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_score_int\[0\] Low " "Register \\game:T1_score_int\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_score_int\[31\] Low " "Register \\game:T1_score_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_score_int\[31\] Low " "Register \\game:T2_score_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "slow_clock:slow_clock_map\|counter\[31\] Low " "Register slow_clock:slow_clock_map\|counter\[31\] will power up to Low" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "slow_clock:slow_clock_map\|counter\[0\] Low " "Register slow_clock:slow_clock_map\|counter\[0\] will power up to Low" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948594011 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1394948594011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394948595494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948595494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2184 " "Implemented 2184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394948595720 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394948595720 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1394948595720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2046 " "Implemented 2046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394948595720 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1394948595720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394948595720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948595766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:43:15 2014 " "Processing ended: Sun Mar 16 00:43:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948595766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948595766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948595766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394948595766 ""}
