$date
	Sat Jan 28 01:16:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_edgedetect $end
$var wire 1 ! fle $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst $end
$var wire 1 % fallingedge $end
$var reg 1 ! fle $end
$var reg 3 & pipe [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
1$
x#
0"
x!
$end
#10000
0!
1"
#20000
0"
1#
0$
#30000
bx1 &
1"
#40000
0"
#50000
0%
bx11 &
1"
#60000
0"
0#
#70000
b110 &
1"
#80000
0"
#90000
1%
b100 &
1"
#100000
0"
1#
#110000
0%
1!
b1 &
1"
#120000
0"
