--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 557 paths analyzed, 188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.922ns.
--------------------------------------------------------------------------------
Slack:                  15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_27 (FF)
  Destination:          M_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.593 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_27 to M_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.BQ       Tcko                  0.430   M_timer_q[27]
                                                       M_timer_q_27
    SLICE_X15Y19.C6      net (fanout=6)        1.603   M_timer_q[27]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.A1      net (fanout=2)        0.539   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_0_rstpot
                                                       M_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.273ns logic, 3.558ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_27 (FF)
  Destination:          M_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.593 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_27 to M_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.BQ       Tcko                  0.430   M_timer_q[27]
                                                       M_timer_q_27
    SLICE_X15Y19.C6      net (fanout=6)        1.603   M_timer_q[27]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.B4      net (fanout=2)        0.310   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_1_rstpot
                                                       M_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (1.273ns logic, 3.329ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_1 (FF)
  Destination:          M_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_1 to M_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_1
    SLICE_X15Y19.C3      net (fanout=7)        0.578   M_count_q[1]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.A1      net (fanout=2)        0.539   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_0_rstpot
                                                       M_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.319ns logic, 2.533ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_2 (FF)
  Destination:          M_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_2 to M_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.DQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_2
    SLICE_X15Y19.C5      net (fanout=6)        0.428   M_count_q[2]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.A1      net (fanout=2)        0.539   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_0_rstpot
                                                       M_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.319ns logic, 2.383ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X9Y27.CE       net (fanout=8)        1.893   _n0097
    SLICE_X9Y27.CLK      Tceck                 0.390   M_timer_q[27]
                                                       M_timer_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.055ns logic, 2.670ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_timer_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_timer_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y22.A5      net (fanout=8)        0.627   M_state_q_FSM_FFd2
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X9Y27.CE       net (fanout=8)        1.893   _n0097
    SLICE_X9Y27.CLK      Tceck                 0.390   M_timer_q[27]
                                                       M_timer_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.143ns logic, 2.520ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_0 (FF)
  Destination:          M_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_0 to M_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_0
    SLICE_X15Y19.C4      net (fanout=8)        0.362   M_count_q[0]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.A1      net (fanout=2)        0.539   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_0_rstpot
                                                       M_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.319ns logic, 2.317ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_1 (FF)
  Destination:          M_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_1 to M_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_1
    SLICE_X15Y19.C3      net (fanout=7)        0.578   M_count_q[1]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.B4      net (fanout=2)        0.310   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_1_rstpot
                                                       M_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.319ns logic, 2.304ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_2 (FF)
  Destination:          M_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_2 to M_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.DQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_2
    SLICE_X15Y19.C5      net (fanout=6)        0.428   M_count_q[2]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.B4      net (fanout=2)        0.310   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_1_rstpot
                                                       M_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.319ns logic, 2.154ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_count_q_0 (FF)
  Destination:          M_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_count_q_0 to M_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.476   M_count_q[2]
                                                       M_count_q_0
    SLICE_X15Y19.C4      net (fanout=8)        0.362   M_count_q[0]
    SLICE_X15Y19.C       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2-In11
    SLICE_X14Y26.C2      net (fanout=2)        1.416   M_state_q_FSM_FFd2-In1
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.B4      net (fanout=2)        0.310   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_1_rstpot
                                                       M_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.319ns logic, 2.088ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.313   M_timer_q[26]
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.978ns logic, 2.291ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  16.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.269   M_timer_q[26]
                                                       M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.934ns logic, 2.291ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.068ns (0.593 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y26.C5      net (fanout=11)       1.600   M_reset_cond_out
    SLICE_X14Y26.C       Tilo                  0.235   M_answer_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    SLICE_X14Y26.A1      net (fanout=2)        0.539   Reset_OR_DriverANDClockEnable
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_0_rstpot
                                                       M_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.014ns logic, 2.139ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.253   M_timer_q[26]
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.918ns logic, 2.291ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y22.A5      net (fanout=8)        0.627   M_state_q_FSM_FFd2
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.313   M_timer_q[26]
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (1.066ns logic, 2.141ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=11)       2.256   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.461   M_timer_q[26]
                                                       M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.891ns logic, 2.256ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=11)       2.256   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.450   M_timer_q[26]
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.880ns logic, 2.256ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y22.A5      net (fanout=8)        0.627   M_state_q_FSM_FFd2
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.269   M_timer_q[26]
                                                       M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.022ns logic, 2.141ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y27.SR       net (fanout=11)       2.256   M_reset_cond_out
    SLICE_X8Y27.CLK      Tsrck                 0.428   M_timer_q[26]
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.858ns logic, 2.256ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.625 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y22.A5      net (fanout=8)        0.627   M_state_q_FSM_FFd2
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y27.CE       net (fanout=8)        1.514   _n0097
    SLICE_X8Y27.CLK      Tceck                 0.253   M_timer_q[26]
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (1.006ns logic, 2.141ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_timer_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_timer_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y27.SR       net (fanout=11)       2.256   M_reset_cond_out
    SLICE_X9Y27.CLK      Tsrck                 0.413   M_timer_q[27]
                                                       M_timer_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.843ns logic, 2.256ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.622 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y26.CE       net (fanout=8)        1.363   _n0097
    SLICE_X8Y26.CLK      Tceck                 0.313   M_timer_q[23]
                                                       M_timer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.978ns logic, 2.140ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_count_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_count_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y24.B1      net (fanout=8)        1.244   M_state_q_FSM_FFd2
    SLICE_X14Y24.B       Tilo                  0.235   _n0075
                                                       _n0075<1>1
    SLICE_X14Y19.CE      net (fanout=1)        0.789   _n0075
    SLICE_X14Y19.CLK     Tceck                 0.301   M_count_q[2]
                                                       M_count_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.054ns logic, 2.033ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_count_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.077ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_count_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y24.B1      net (fanout=8)        1.244   M_state_q_FSM_FFd2
    SLICE_X14Y24.B       Tilo                  0.235   _n0075
                                                       _n0075<1>1
    SLICE_X14Y19.CE      net (fanout=1)        0.789   _n0075
    SLICE_X14Y19.CLK     Tceck                 0.291   M_count_q[2]
                                                       M_count_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (1.044ns logic, 2.033ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y24.B1      net (fanout=8)        1.244   M_state_q_FSM_FFd2
    SLICE_X14Y24.B       Tilo                  0.235   _n0075
                                                       _n0075<1>1
    SLICE_X14Y19.CE      net (fanout=1)        0.789   _n0075
    SLICE_X14Y19.CLK     Tceck                 0.289   M_count_q[2]
                                                       M_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (1.042ns logic, 2.033ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.288 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y24.B1      net (fanout=8)        1.244   M_state_q_FSM_FFd2
    SLICE_X14Y24.BMUX    Tilo                  0.298   _n0075
                                                       _n0094_inv11
    SLICE_X14Y26.B3      net (fanout=2)        0.647   _n0094_inv1
    SLICE_X14Y26.CLK     Tas                   0.349   M_answer_q[1]
                                                       M_answer_q_1_rstpot
                                                       M_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.165ns logic, 1.891ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.622 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y26.CE       net (fanout=8)        1.363   _n0097
    SLICE_X8Y26.CLK      Tceck                 0.269   M_timer_q[23]
                                                       M_timer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.934ns logic, 2.140ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.622 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y26.CE       net (fanout=8)        1.363   _n0097
    SLICE_X8Y26.CLK      Tceck                 0.266   M_timer_q[23]
                                                       M_timer_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (0.931ns logic, 2.140ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_count_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_count_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DMUX    Tshcko                0.518   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    SLICE_X14Y24.B1      net (fanout=8)        1.244   M_state_q_FSM_FFd2
    SLICE_X14Y24.B       Tilo                  0.235   _n0075
                                                       _n0075<1>1
    SLICE_X14Y19.CE      net (fanout=1)        0.789   _n0075
    SLICE_X14Y19.CLK     Tceck                 0.271   M_count_q[2]
                                                       M_count_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.024ns logic, 2.033ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_timer_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.619 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_timer_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.DQ      Tcko                  0.430   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X14Y22.A3      net (fanout=8)        0.777   M_state_q_FSM_FFd1
    SLICE_X14Y22.A       Tilo                  0.235   _n0097
                                                       _n0097<1>1
    SLICE_X8Y25.CE       net (fanout=8)        1.301   _n0097
    SLICE_X8Y25.CLK      Tceck                 0.313   M_timer_q[19]
                                                       M_timer_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.978ns logic, 2.078ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_4/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_5/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_6/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_7/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_8/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_9/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_10/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_11/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_12/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_13/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_14/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_15/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_16/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_17/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_18/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_19/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_20/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_21/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_22/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_23/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[26]/CLK
  Logical resource: M_timer_q_24/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[26]/CLK
  Logical resource: M_timer_q_25/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[26]/CLK
  Logical resource: M_timer_q_26/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_count_q[2]/SR
  Logical resource: M_count_q_3/SR
  Location pin: SLICE_X14Y19.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 557 paths, 0 nets, and 109 connections

Design statistics:
   Minimum period:   4.922ns{1}   (Maximum frequency: 203.169MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 08 22:25:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



