/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
 *
 */

#ifndef __DRIVERS_INTERCONNECT_QCOM_RPM_IDS_H__
#define __DRIVERS_INTERCONNECT_QCOM_RPM_IDS_H__

/*
 * ID's used in RPM messages
 */
#define	ICBID_MASTER_APPSS_PROC		0
#define	ICBID_MASTER_SNOC_BIMC		3
#define	ICBID_MASTER_GFX3D		6
#define	ICBID_MASTER_MDP		8
#define	ICBID_MASTER_VIDEO		9
#define	ICBID_MASTER_VIDEO_P0		ICBID_MASTER_VIDEO
#define	ICBID_MASTER_MDP0		ICBID_MASTER_MDP
#define	ICBID_MASTER_QDSS_BAM		19
#define	ICBID_MASTER_SNOC_CFG		20
#define	ICBID_MASTER_BIMC_SNOC		21
#define	ICBID_MASTER_CRYPTO		23
#define	ICBID_MASTER_CRYPTO_CORE0	ICBID_MASTER_CRYPTO
#define	ICBID_MASTER_SDCC_1		33
#define	ICBID_MASTER_SDCC_2		35
#define	ICBID_MASTER_QDSS_DAP		49
#define	ICBID_MASTER_TIC		51
#define	ICBID_MASTER_SNOC_CNOC		52
#define	ICBID_MASTER_IPA		59
#define	ICBID_MASTER_TCU_0		102
#define	ICBID_MASTER_A0NOC_SNOC		110
#define	ICBID_MASTER_ANOC_SNOC		ICBID_MASTER_A0NOC_SNOC
#define	ICBID_MASTER_PIMEM		113
#define	ICBID_MASTER_CRVIRT_A1NOC	136
#define	ICBID_MASTER_SNOC_BIMC_RT	163
#define	ICBID_MASTER_SNOC_BIMC_NRT	164
#define	ICBID_MASTER_QUP_0		166
#define	ICBID_MASTER_VIDEO_PROC		168
#define	ICBID_MASTER_QUP_CORE_0		170
#define	ICBID_MASTER_CAMNOC_SF		172
#define	ICBID_MASTER_CAMNOC_HF		173

#define	ICBID_SLAVE_EBI1		0
#define	ICBID_SLAVE_BIMC_SNOC		2
#define	ICBID_SLAVE_CAMERA_CFG		3
#define	ICBID_SLAVE_DISPLAY_CFG		4
#define	ICBID_SLAVE_VENUS_CFG		10
#define	ICBID_SLAVE_APPSS		20
#define	ICBID_SLAVE_LPASS		21
#define	ICBID_SLAVE_USB3		22
#define	ICBID_SLAVE_SNOC_CNOC		25
#define	ICBID_SLAVE_IMEM		26
#define	ICBID_SLAVE_SNOC_BIMC		24
#define	ICBID_SLAVE_SERVICE_SNOC	29
#define	ICBID_SLAVE_QDSS_STM		30
#define	ICBID_SLAVE_SDCC_1		31
#define	ICBID_SLAVE_SDCC_2		33
#define	ICBID_SLAVE_PDM			41
#define	ICBID_SLAVE_CLK_CTL		47
#define	ICBID_SLAVE_TCSR		50
#define	ICBID_SLAVE_CRYPTO_0_CFG	52
#define	ICBID_SLAVE_IMEM_CFG		54
#define	ICBID_SLAVE_MESSAGE_RAM		55
#define	ICBID_SLAVE_BIMC_CFG		56
#define	ICBID_SLAVE_PMIC_ARB		59
#define	ICBID_SLAVE_QDSS_CFG		63
#define	ICBID_SLAVE_SNOC_CFG		70
#define	ICBID_SLAVE_SERVICE_CNOC	76
#define	ICBID_SLAVE_TCU			133
#define	ICBID_SLAVE_A0NOC_SNOC		141
#define	ICBID_SLAVE_ANOC_SNOC		ICBID_SLAVE_A0NOC_SNOC
#define	ICBID_SLAVE_DISPLAY_THROTTLE_CFG	156
#define	ICBID_SLAVE_PIMEM		166
#define	ICBID_SLAVE_PIMEM_CFG		167
#define	ICBID_SLAVE_VENUS_THROTTLE_CFG	178
#define	ICBID_SLAVE_IPA_CFG		183
#define	ICBID_SLAVE_QM_CFG		212
#define	ICBID_SLAVE_QM_MPU_CFG		231
#define	ICBID_SLAVE_QUP_0		261
#define	ICBID_SLAVE_VSENSE_CTRL_CFG	263
#define	ICBID_SLAVE_CAMERA_NRT_THROTTLE_CFG	271
#define	ICBID_SLAVE_GPU_CFG		275
#define	ICBID_SLAVE_CAMERA_RT_THROTTLE_CFG	279
#define	ICBID_SLAVE_SNOC_BIMC_NRT	259
#define	ICBID_SLAVE_SNOC_BIMC_RT	260

#endif
