INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/bp_rd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bp_rd
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/bp_rd.sv:50]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/bp_rd.sv:90]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/bp_rd.sv:265]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [F:/BP_PROJ/BP_RD/BP_RD.srcs/sources_1/new/spi.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/BP_PROJ/BP_RD/BP_RD.srcs/sim_1/new/bp_rd_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bp_rd_tb
