

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_72_5'
================================================================
* Date:           Mon Aug 12 18:56:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_5  |    90122|    90122|        22|         11|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    185|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     242|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_133_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln73_fu_143_p2     |         +|   0|  0|  14|          13|          13|
    |and_ln75_1_fu_230_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln75_fu_221_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_127_p2    |      icmp|   0|  0|  20|          14|          15|
    |icmp_ln75_1_fu_182_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln75_2_fu_205_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln75_3_fu_211_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln75_fu_176_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln75_1_fu_226_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln75_2_fu_235_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln75_fu_217_p2      |        or|   0|  0|   2|           1|           1|
    |s_4_2_fu_245_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 185|         110|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|   14|         28|
    |grp_fu_105_p0            |  14|          3|   32|         96|
    |j_fu_54                  |   9|          2|   14|         28|
    |s_4_fu_50                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         27|   96|        234|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln73_reg_278                 |  13|   0|   13|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln72_reg_274                |   1|   0|    1|          0|
    |icmp_ln75_1_reg_312              |   1|   0|    1|          0|
    |icmp_ln75_2_reg_317              |   1|   0|    1|          0|
    |icmp_ln75_3_reg_322              |   1|   0|    1|          0|
    |icmp_ln75_reg_307                |   1|   0|    1|          0|
    |j_fu_54                          |  14|   0|   14|          0|
    |mul_reg_342                      |  32|   0|   32|          0|
    |or_ln75_2_reg_337                |   1|   0|    1|          0|
    |or_ln75_2_reg_337_pp0_iter1_reg  |   1|   0|    1|          0|
    |s_4_1_reg_353                    |  32|   0|   32|          0|
    |s_4_fu_50                        |  32|   0|   32|          0|
    |s_4_load_reg_347                 |  32|   0|   32|          0|
    |temp_a_reg_293                   |  32|   0|   32|          0|
    |temp_b_reg_300                   |  32|   0|   32|          0|
    |tmp_10_reg_327                   |   1|   0|    1|          0|
    |tmp_12_reg_332                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 242|   0|  242|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3484_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3484_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3484_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3484_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3488_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3488_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3488_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3488_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3488_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3492_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3492_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3492_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3492_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|grp_fu_3492_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_72_5|  return value|
|zext_ln40_1           |   in|    5|     ap_none|                          zext_ln40_1|        scalar|
|A_4_address0          |  out|   13|   ap_memory|                                  A_4|         array|
|A_4_ce0               |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_q0                |   in|   32|   ap_memory|                                  A_4|         array|
|B_0_address0          |  out|   13|   ap_memory|                                  B_0|         array|
|B_0_ce0               |  out|    1|   ap_memory|                                  B_0|         array|
|B_0_q0                |   in|   32|   ap_memory|                                  B_0|         array|
|s_4_out               |  out|   32|      ap_vld|                              s_4_out|       pointer|
|s_4_out_ap_vld        |  out|    1|      ap_vld|                              s_4_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 11, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_4 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:71]   --->   Operation 25 'alloca' 's_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln40_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln40_1"   --->   Operation 27 'read' 'zext_ln40_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast = zext i5 %zext_ln40_1_read"   --->   Operation 28 'zext' 'zext_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln72 = store i14 0, i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 29 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 0, i32 %s_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:71]   --->   Operation 30 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body108"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_4 = load i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 32 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%icmp_ln72 = icmp_eq  i14 %j_4, i14 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 33 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln72 = add i14 %j_4, i14 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 34 'add' 'add_ln72' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.body108.split, void %VITIS_LOOP_80_6.exitStub" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 35 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i14 %j_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 36 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln73 = add i13 %trunc_ln72, i13 %zext_ln40_1_cast" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73]   --->   Operation 37 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln72 = store i14 %add_ln72, i14 %j" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 38 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i13 %add_ln73" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73]   --->   Operation 39 'zext' 'zext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln73" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73]   --->   Operation 40 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%temp_a = load i13 %A_4_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73]   --->   Operation 41 'load' 'temp_a' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln73" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:74]   --->   Operation 42 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%temp_b = load i13 %B_0_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:74]   --->   Operation 43 'load' 'temp_b' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%temp_a = load i13 %A_4_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73]   --->   Operation 44 'load' 'temp_a' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%temp_b = load i13 %B_0_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:74]   --->   Operation 45 'load' 'temp_b' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %temp_a" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 46 'bitcast' 'bitcast_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %bitcast_ln75" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 48 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_ne  i8 %tmp_s, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 49 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln75_1 = icmp_eq  i23 %trunc_ln75, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 50 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [4/4] (2.73ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 51 'fcmp' 'tmp_10' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [8/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 52 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 53 [3/4] (2.73ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 53 'fcmp' 'tmp_10' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 54 'bitcast' 'bitcast_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75_1, i32 23, i32 30" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 55 'partselect' 'tmp_11' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %bitcast_ln75_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 56 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln75_2 = icmp_ne  i8 %tmp_11, i8 255" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 57 'icmp' 'icmp_ln75_2' <Predicate = (!icmp_ln72)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.28ns)   --->   "%icmp_ln75_3 = icmp_eq  i23 %trunc_ln75_1, i23 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 58 'icmp' 'icmp_ln75_3' <Predicate = (!icmp_ln72)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [4/4] (2.73ns)   --->   "%tmp_12 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 59 'fcmp' 'tmp_12' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [7/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 61 [2/4] (2.73ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 61 'fcmp' 'tmp_10' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [3/4] (2.73ns)   --->   "%tmp_12 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 62 'fcmp' 'tmp_12' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [6/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.73>
ST_7 : Operation 64 [1/4] (2.73ns)   --->   "%tmp_10 = fcmp_oeq  i32 %temp_a, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 64 'fcmp' 'tmp_10' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/4] (2.73ns)   --->   "%tmp_12 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 65 'fcmp' 'tmp_12' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [5/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 66 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 67 [1/4] (2.73ns)   --->   "%tmp_12 = fcmp_oeq  i32 %temp_b, i32 0" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 67 'fcmp' 'tmp_12' <Predicate = (!icmp_ln72)> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [4/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln75_2)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 69 'or' 'or_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln75_2)   --->   "%and_ln75 = and i1 %or_ln75, i1 %tmp_10" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 70 'and' 'and_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln75_2)   --->   "%or_ln75_1 = or i1 %icmp_ln75_3, i1 %icmp_ln75_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 71 'or' 'or_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln75_2)   --->   "%and_ln75_1 = and i1 %or_ln75_1, i1 %tmp_12" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 72 'and' 'and_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln75_2 = or i1 %and_ln75, i1 %and_ln75_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 73 'or' 'or_ln75_2' <Predicate = (!icmp_ln72)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [3/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 75 [2/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 75 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 76 [1/8] (2.56ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 76 'fmul' 'mul' <Predicate = (!icmp_ln72)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%s_4_load_1 = load i32 %s_4"   --->   Operation 94 'load' 's_4_load_1' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_4_out, i32 %s_4_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%s_4_load = load i32 %s_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 77 'load' 's_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [10/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 78 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 79 [9/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 79 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 80 [8/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 80 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 81 [7/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 81 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 82 [6/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 82 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 83 [5/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 83 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 84 [4/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 84 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 85 [3/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 85 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 86 [2/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 86 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 87 [1/10] (3.35ns)   --->   "%s_4_1 = fadd i32 %s_4_load, i32 %mul" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76]   --->   Operation 87 'fadd' 's_4_1' <Predicate = (!or_ln75_2)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 88 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 90 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%s_4_2 = select i1 %or_ln75_2, i32 %s_4_load, i32 %s_4_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75]   --->   Operation 91 'select' 's_4_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %s_4_2, i32 %s_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:71]   --->   Operation 92 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body108" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72]   --->   Operation 93 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln40_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_4                    (alloca           ) [ 01111111111111111111111]
j                      (alloca           ) [ 01000000000000000000000]
zext_ln40_1_read       (read             ) [ 00000000000000000000000]
zext_ln40_1_cast       (zext             ) [ 00000000000000000000000]
store_ln72             (store            ) [ 00000000000000000000000]
store_ln71             (store            ) [ 00000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000]
j_4                    (load             ) [ 00000000000000000000000]
icmp_ln72              (icmp             ) [ 01111111111100000000000]
add_ln72               (add              ) [ 00000000000000000000000]
br_ln72                (br               ) [ 00000000000000000000000]
trunc_ln72             (trunc            ) [ 00000000000000000000000]
add_ln73               (add              ) [ 00100000000000000000000]
store_ln72             (store            ) [ 00000000000000000000000]
zext_ln73              (zext             ) [ 00000000000000000000000]
A_4_addr               (getelementptr    ) [ 00010000000000000000000]
B_0_addr               (getelementptr    ) [ 00010000000000000000000]
temp_a                 (load             ) [ 00001111111100000000000]
temp_b                 (load             ) [ 00001111111100000000000]
bitcast_ln75           (bitcast          ) [ 00000000000000000000000]
tmp_s                  (partselect       ) [ 00000000000000000000000]
trunc_ln75             (trunc            ) [ 00000000000000000000000]
icmp_ln75              (icmp             ) [ 00000111110000000000000]
icmp_ln75_1            (icmp             ) [ 00000111110000000000000]
bitcast_ln75_1         (bitcast          ) [ 00000000000000000000000]
tmp_11                 (partselect       ) [ 00000000000000000000000]
trunc_ln75_1           (trunc            ) [ 00000000000000000000000]
icmp_ln75_2            (icmp             ) [ 00000011110000000000000]
icmp_ln75_3            (icmp             ) [ 00000011110000000000000]
tmp_10                 (fcmp             ) [ 00000000110000000000000]
tmp_12                 (fcmp             ) [ 00000000010000000000000]
or_ln75                (or               ) [ 00000000000000000000000]
and_ln75               (and              ) [ 00000000000000000000000]
or_ln75_1              (or               ) [ 00000000000000000000000]
and_ln75_1             (and              ) [ 00000000000000000000000]
or_ln75_2              (or               ) [ 01111111111111111111111]
mul                    (fmul             ) [ 01111111111011111111110]
s_4_load               (load             ) [ 00111111111101111111111]
s_4_1                  (fadd             ) [ 00000000000100000000001]
specpipeline_ln72      (specpipeline     ) [ 00000000000000000000000]
speclooptripcount_ln72 (speclooptripcount) [ 00000000000000000000000]
specloopname_ln72      (specloopname     ) [ 00000000000000000000000]
s_4_2                  (select           ) [ 00000000000000000000000]
store_ln71             (store            ) [ 00000000000000000000000]
br_ln72                (br               ) [ 00000000000000000000000]
s_4_load_1             (load             ) [ 00000000000000000000000]
write_ln0              (write            ) [ 00000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln40_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_4_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_4_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="s_4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln40_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="71" class="1004" name="A_4_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="13" slack="0"/>
<pin id="75" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_a/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="B_0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_b/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_4_1/12 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/4 tmp_12/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln40_1_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln72_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="14" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln71_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_4_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln72_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="14" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln72_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln72_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln73_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln72_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="14" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln73_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln75_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln75_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln75_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln75_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="23" slack="0"/>
<pin id="184" dir="0" index="1" bw="23" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bitcast_ln75_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_1/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_11_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="0" index="3" bw="6" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln75_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_1/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln75_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_2/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln75_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="23" slack="0"/>
<pin id="213" dir="0" index="1" bw="23" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_3/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln75_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="5"/>
<pin id="219" dir="0" index="1" bw="1" slack="5"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln75_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="2"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln75_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="4"/>
<pin id="228" dir="0" index="1" bw="1" slack="4"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln75_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75_1/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln75_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_2/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="s_4_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="11"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_load/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="s_4_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="13"/>
<pin id="247" dir="0" index="1" bw="32" slack="10"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_4_2/22 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln71_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="21"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="s_4_load_1_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="10"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_load_1/11 "/>
</bind>
</comp>

<comp id="259" class="1005" name="s_4_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln72_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_ln73_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="1"/>
<pin id="280" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="283" class="1005" name="A_4_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="1"/>
<pin id="285" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="B_0_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="1"/>
<pin id="290" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_a_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_a "/>
</bind>
</comp>

<comp id="300" class="1005" name="temp_b_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_b "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln75_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="5"/>
<pin id="309" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln75_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="5"/>
<pin id="314" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln75_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln75_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="4"/>
<pin id="319" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln75_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln75_3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="4"/>
<pin id="324" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln75_3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_10_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="2"/>
<pin id="329" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_12_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="337" class="1005" name="or_ln75_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="3"/>
<pin id="339" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="or_ln75_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="mul_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="347" class="1005" name="s_4_load_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4_load "/>
</bind>
</comp>

<comp id="353" class="1005" name="s_4_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="58" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="110" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="133" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="159" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="162" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="172" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="188" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="191" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="201" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="221" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="254"><net_src comp="245" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="262"><net_src comp="50" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="54" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="277"><net_src comp="127" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="143" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="286"><net_src comp="71" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="291"><net_src comp="84" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="296"><net_src comp="78" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="303"><net_src comp="91" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="310"><net_src comp="176" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="315"><net_src comp="182" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="320"><net_src comp="205" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="325"><net_src comp="211" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="330"><net_src comp="105" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="335"><net_src comp="105" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="340"><net_src comp="235" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="345"><net_src comp="101" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="350"><net_src comp="241" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="356"><net_src comp="97" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="245" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_4 | {}
	Port: B_0 | {}
	Port: s_4_out | {11 }
 - Input state : 
	Port: matrixmult_Pipeline_VITIS_LOOP_72_5 : zext_ln40_1 | {1 }
	Port: matrixmult_Pipeline_VITIS_LOOP_72_5 : A_4 | {2 3 }
	Port: matrixmult_Pipeline_VITIS_LOOP_72_5 : B_0 | {2 3 }
  - Chain level:
	State 1
		store_ln72 : 1
		store_ln71 : 1
		j_4 : 1
		icmp_ln72 : 2
		add_ln72 : 2
		br_ln72 : 3
		trunc_ln72 : 2
		add_ln73 : 3
		store_ln72 : 3
	State 2
		A_4_addr : 1
		temp_a : 2
		B_0_addr : 1
		temp_b : 2
	State 3
	State 4
		tmp_s : 1
		trunc_ln75 : 1
		icmp_ln75 : 2
		icmp_ln75_1 : 2
	State 5
		tmp_11 : 1
		trunc_ln75_1 : 1
		icmp_ln75_2 : 2
		icmp_ln75_3 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		s_4_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln71 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_97          |    2    |   365   |   421   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_101         |    3    |   199   |   324   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln72_fu_127      |    0    |    0    |    17   |
|          |       icmp_ln75_fu_176      |    0    |    0    |    15   |
|   icmp   |      icmp_ln75_1_fu_182     |    0    |    0    |    30   |
|          |      icmp_ln75_2_fu_205     |    0    |    0    |    15   |
|          |      icmp_ln75_3_fu_211     |    0    |    0    |    30   |
|----------|-----------------------------|---------|---------|---------|
|  select  |         s_4_2_fu_245        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln72_fu_133       |    0    |    0    |    17   |
|          |       add_ln73_fu_143       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln75_fu_217       |    0    |    0    |    2    |
|    or    |       or_ln75_1_fu_226      |    0    |    0    |    2    |
|          |       or_ln75_2_fu_235      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln75_fu_221       |    0    |    0    |    2    |
|          |      and_ln75_1_fu_230      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln40_1_read_read_fu_58 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_64    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_105         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |   zext_ln40_1_cast_fu_110   |    0    |    0    |    0    |
|          |       zext_ln73_fu_154      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln72_fu_139      |    0    |    0    |    0    |
|   trunc  |      trunc_ln75_fu_172      |    0    |    0    |    0    |
|          |     trunc_ln75_1_fu_201     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_s_fu_162        |    0    |    0    |    0    |
|          |        tmp_11_fu_191        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   564   |   925   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_4_addr_reg_283 |   13   |
|  B_0_addr_reg_288 |   13   |
|  add_ln73_reg_278 |   13   |
| icmp_ln72_reg_274 |    1   |
|icmp_ln75_1_reg_312|    1   |
|icmp_ln75_2_reg_317|    1   |
|icmp_ln75_3_reg_322|    1   |
| icmp_ln75_reg_307 |    1   |
|     j_reg_267     |   14   |
|    mul_reg_342    |   32   |
| or_ln75_2_reg_337 |    1   |
|   s_4_1_reg_353   |   32   |
|  s_4_load_reg_347 |   32   |
|    s_4_reg_259    |   32   |
|   temp_a_reg_293  |   32   |
|   temp_b_reg_300  |   32   |
|   tmp_10_reg_327  |    1   |
|   tmp_12_reg_332  |    1   |
+-------------------+--------+
|       Total       |   253  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_91 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_97    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_105    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   180  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   925  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   817  |   961  |
+-----------+--------+--------+--------+--------+
