Analysis & Synthesis report for projectMain
Thu Aug 01 15:55:10 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "datapath:datapathP1"
 24. Port Connectivity Checks: "RateDivider:one"
 25. Port Connectivity Checks: "BCD:BCD_P2"
 26. Port Connectivity Checks: "BCD:BCD_P1"
 27. Port Connectivity Checks: "randomNumGernerator:rng|RateDivider:one"
 28. Port Connectivity Checks: "vga_adapter:VGA|vga_address_translator:user_input_translator"
 29. Port Connectivity Checks: "vga_adapter:VGA"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 01 15:55:10 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; projectMain                                 ;
; Top-level Entity Name              ; projectMain                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,158                                       ;
;     Total combinational functions  ; 1,087                                       ;
;     Dedicated logic registers      ; 312                                         ;
; Total registers                    ; 312                                         ;
; Total pins                         ; 134                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; projectMain        ; projectMain        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v            ;         ;
; projectMain.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v                        ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; aglobal160.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                         ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_71g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf               ;         ;
; board.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/board.mif                            ;         ;
; db/decode_5ua.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_5ua.tdf                    ;         ;
; db/decode_u9a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_u9a.tdf                    ;         ;
; db/mux_hob.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/mux_hob.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                             ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;         ;
; lut_coordinates.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/lut_coordinates.v                    ;         ;
; randomnumgernerator.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v                ;         ;
; ratedivider.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v                        ;         ;
; bcd.v                                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v                                ;         ;
; hex_seg.v                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/hex_seg.v                            ;         ;
; led_blinking.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/led_blinking.v                       ;         ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,158          ;
;                                             ;                ;
; Total combinational functions               ; 1087           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 623            ;
;     -- 3 input functions                    ; 207            ;
;     -- <=2 input functions                  ; 257            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 865            ;
;     -- arithmetic mode                      ; 222            ;
;                                             ;                ;
; Total registers                             ; 312            ;
;     -- Dedicated logic registers            ; 312            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 134            ;
; Total memory bits                           ; 230400         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 152            ;
; Total fan-out                               ; 5653           ;
; Average fan-out                             ; 3.33           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |projectMain                                            ; 1087 (220)        ; 312 (34)     ; 230400      ; 0            ; 0       ; 0         ; 134  ; 0            ; |projectMain                                                                                                ; projectMain            ; work         ;
;    |BCD:BCD_P1|                                         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|BCD:BCD_P1                                                                                     ; BCD                    ; work         ;
;    |BCD:BCD_P2|                                         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|BCD:BCD_P2                                                                                     ; BCD                    ; work         ;
;    |HEX_seg:HEX_0|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_0                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_1|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_1                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_3|                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_3                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_4|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_4                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_5|                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_5                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_6|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_6                                                                                  ; HEX_seg                ; work         ;
;    |HEX_seg:HEX_7|                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|HEX_seg:HEX_7                                                                                  ; HEX_seg                ; work         ;
;    |RateDivider:one|                                    ; 37 (37)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|RateDivider:one                                                                                ; RateDivider            ; work         ;
;    |datapath:datapathP1|                                ; 104 (104)         ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|datapath:datapathP1                                                                            ; datapath               ; work         ;
;    |led_blinking:ShowingWinner|                         ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|led_blinking:ShowingWinner                                                                     ; led_blinking           ; work         ;
;    |lut_coordinates:lookUpP1|                           ; 109 (109)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|lut_coordinates:lookUpP1                                                                       ; lut_coordinates        ; work         ;
;    |lut_coordinates:lookUpP2|                           ; 109 (109)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|lut_coordinates:lookUpP2                                                                       ; lut_coordinates        ; work         ;
;    |lut_coordinates:pre_lookUpP1|                       ; 108 (108)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|lut_coordinates:pre_lookUpP1                                                                   ; lut_coordinates        ; work         ;
;    |lut_coordinates:pre_lookUpP2|                       ; 110 (110)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|lut_coordinates:pre_lookUpP2                                                                   ; lut_coordinates        ; work         ;
;    |randomNumGernerator:rng|                            ; 49 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|randomNumGernerator:rng                                                                        ; randomNumGernerator    ; work         ;
;       |DisplayCounter:one1|                             ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|randomNumGernerator:rng|DisplayCounter:one1                                                    ; DisplayCounter         ; work         ;
;       |RateDivider:one|                                 ; 39 (39)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|randomNumGernerator:rng|RateDivider:one                                                        ; RateDivider            ; work         ;
;    |vga_adapter:VGA|                                    ; 138 (3)           ; 34 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 47 (0)            ; 8 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_71g1:auto_generated|               ; 47 (0)            ; 8 (8)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated                          ; altsyncram_71g1        ; work         ;
;             |decode_5ua:decode2|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|decode_5ua:decode2       ; decode_5ua             ; work         ;
;             |decode_u9a:rden_decode_b|                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|decode_u9a:rden_decode_b ; decode_u9a             ; work         ;
;             |mux_hob:mux3|                              ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|mux_hob:mux3             ; mux_hob                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 68 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectMain|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; board.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+--------------------------------------------------------+------------------------------------------------+
; Register name                                          ; Reason for Removal                             ;
+--------------------------------------------------------+------------------------------------------------+
; datapath:datapathP1|writeEn                            ; Stuck at VCC due to stuck port data_in         ;
; lut_coordinates:pre_lookUpP2|out_y[0,8]                ; Stuck at GND due to stuck port data_in         ;
; lut_coordinates:pre_lookUpP1|out_y[0,8]                ; Stuck at GND due to stuck port data_in         ;
; lut_coordinates:lookUpP2|out_y[0,8]                    ; Stuck at GND due to stuck port data_in         ;
; lut_coordinates:lookUpP1|out_y[0,8]                    ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|y_posP2[0]                         ; Merged with datapath:datapathP1|pre_y_posP2[0] ;
; datapath:datapathP1|y_pos[8]                           ; Merged with datapath:datapathP1|pre_y_pos[0]   ;
; datapath:datapathP1|pre_y_pos[8]                       ; Merged with datapath:datapathP1|pre_y_pos[0]   ;
; datapath:datapathP1|y_pos[0]                           ; Merged with datapath:datapathP1|pre_y_pos[0]   ;
; i[3]                                                   ; Merged with i[2]                               ;
; winner[3]                                              ; Merged with winner[2]                          ;
; datapath:datapathP1|pre_y_pos[0]                       ; Stuck at GND due to stuck port data_in         ;
; winner[2]                                              ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|pre_y_posP2[0]                     ; Stuck at VCC due to stuck port data_in         ;
; i[2]                                                   ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|countingForChangingCurrentTOPre[2] ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|y_counter[2]                       ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|x_counter[2]                       ; Stuck at GND due to stuck port data_in         ;
; datapath:datapathP1|countingForChangingCurrentTOPre[0] ; Merged with datapath:datapathP1|isP2           ;
; Total Number of Removed Registers = 23                 ;                                                ;
+--------------------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+--------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------------------------+---------------------------+----------------------------------------+
; lut_coordinates:pre_lookUpP1|out_y[0]                  ; Stuck at GND              ; datapath:datapathP1|pre_y_pos[0]       ;
;                                                        ; due to stuck port data_in ;                                        ;
; datapath:datapathP1|countingForChangingCurrentTOPre[2] ; Stuck at GND              ; datapath:datapathP1|y_counter[2]       ;
;                                                        ; due to stuck port data_in ;                                        ;
+--------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 312   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 97    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; i[0]                                   ; 11      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |projectMain|randomNumGernerator:rng|RateDivider:one|q[12]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projectMain|winner[1]                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |projectMain|position_P2[0]                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |projectMain|position_P1[3]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |projectMain|datapath:datapathP1|pre_y_posP2[0]                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |projectMain|vga_adapter:VGA|vga_controller:controller|yCounter[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |projectMain|datapath:datapathP1|x_counter[0]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |projectMain|randomNumGernerator:rng|DisplayCounter:one1|q[1]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |projectMain|datapath:datapathP1|y_counter[1]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |projectMain|datapath:datapathP1|countingForChangingCurrentTOPre[1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |projectMain|datapath:datapathP1|y[2]                               ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1072 LEs             ; 288 LEs                ; Yes        ; |projectMain|lut_coordinates:lookUpP2|out_y[6]                      ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1072 LEs             ; 288 LEs                ; Yes        ; |projectMain|lut_coordinates:lookUpP1|out_y[2]                      ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1072 LEs             ; 288 LEs                ; Yes        ; |projectMain|lut_coordinates:pre_lookUpP2|out_x[3]                  ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1072 LEs             ; 288 LEs                ; Yes        ; |projectMain|lut_coordinates:pre_lookUpP1|out_y[1]                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |projectMain|datapath:datapathP1|Add0                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; board.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; board.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_71g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathP1"  ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; color_in[1..0] ; Input ; Info     ; Stuck at VCC ;
; color_in[2]    ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RateDivider:one"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rate    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rate[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rate[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Clear_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; roll    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD:BCD_P2"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; binary ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "binary[7..7]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD:BCD_P1"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; binary ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "binary[7..7]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "randomNumGernerator:rng|RateDivider:one"                                                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rate       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rate[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_address_translator:user_input_translator"                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; resetn[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 134                         ;
; cycloneiii_ff         ; 312                         ;
;     ENA               ; 75                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 27                          ;
;     SLD               ; 57                          ;
;     plain             ; 131                         ;
; cycloneiii_lcell_comb ; 1093                        ;
;     arith             ; 222                         ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 56                          ;
;     normal            ; 871                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 623                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 13.30                       ;
; Average LUT depth     ; 4.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Aug 01 15:54:40 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectMain -c projectMain
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 78
Warning (10275): Verilog HDL Module Instantiation warning at projectMain.v(309): ignored dangling comma in List of Port Connections File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 309
Info (12021): Found 2 design units, including 2 entities, in source file projectmain.v
    Info (12023): Found entity 1: projectMain File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 25
    Info (12023): Found entity 2: datapath File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 328
Info (12127): Elaborating entity "projectMain" for the top level hierarchy
Warning (10034): Output port "LEDG[7..0]" at projectMain.v(46) has no driver File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 92
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "board.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71g1.tdf
    Info (12023): Found entity 1: altsyncram_71g1 File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_71g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_5ua.tdf Line: 23
Info (12128): Elaborating entity "decode_5ua" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|decode_5ua:decode2" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/decode_u9a.tdf Line: 23
Info (12128): Elaborating entity "decode_u9a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|decode_u9a:rden_decode_b" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/mux_hob.tdf Line: 23
Info (12128): Elaborating entity "mux_hob" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|mux_hob:mux3" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/db/altsyncram_71g1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/vga_adapter/vga_adapter.v Line: 252
Warning (12125): Using design file lut_coordinates.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lut_coordinates File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/lut_coordinates.v Line: 1
Info (12128): Elaborating entity "lut_coordinates" for hierarchy "lut_coordinates:lookUpP1" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 244
Warning (10261): Verilog HDL Event Control warning at randomnumgernerator.v(43): Event Control contains a complex event expression File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v Line: 43
Warning (12125): Using design file randomnumgernerator.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: randomNumGernerator File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v Line: 4
    Info (12023): Found entity 2: DisplayCounter File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v Line: 36
Info (12128): Elaborating entity "randomNumGernerator" for hierarchy "randomNumGernerator:rng" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 261
Warning (10261): Verilog HDL Event Control warning at ratedivider.v(9): Event Control contains a complex event expression File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v Line: 9
Warning (12125): Using design file ratedivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RateDivider File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v Line: 3
Info (12128): Elaborating entity "RateDivider" for hierarchy "randomNumGernerator:rng|RateDivider:one" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v Line: 19
Warning (10230): Verilog HDL assignment warning at ratedivider.v(24): truncated value with size 32 to match size of target (1) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/ratedivider.v Line: 24
Info (12128): Elaborating entity "DisplayCounter" for hierarchy "randomNumGernerator:rng|DisplayCounter:one1" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/randomnumgernerator.v Line: 20
Warning (12125): Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BCD File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v Line: 8
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:BCD_P1" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 270
Warning (10230): Verilog HDL assignment warning at bcd.v(27): truncated value with size 32 to match size of target (4) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v Line: 27
Warning (10230): Verilog HDL assignment warning at bcd.v(25): truncated value with size 32 to match size of target (4) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/bcd.v Line: 25
Warning (12125): Using design file hex_seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX_seg File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/hex_seg.v Line: 5
Info (12128): Elaborating entity "HEX_seg" for hierarchy "HEX_seg:HEX_0" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 275
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapathP1" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 304
Warning (10230): Verilog HDL assignment warning at projectMain.v(378): truncated value with size 32 to match size of target (1) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 378
Warning (10230): Verilog HDL assignment warning at projectMain.v(420): truncated value with size 32 to match size of target (1) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 420
Warning (12125): Using design file led_blinking.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_blinking File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/led_blinking.v Line: 5
Info (12128): Elaborating entity "led_blinking" for hierarchy "led_blinking:ShowingWinner" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 309
Warning (10230): Verilog HDL assignment warning at led_blinking.v(20): truncated value with size 32 to match size of target (27) File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/led_blinking.v Line: 20
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 65
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 65
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 46
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 58
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/output_files/projectMain.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 44
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 44
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 44
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/projectMain.v Line: 43
Info (21057): Implemented 1329 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 111 output pins
    Info (21061): Implemented 1164 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4999 megabytes
    Info: Processing ended: Thu Aug 01 15:55:10 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/harsh/OneDrive - University of Toronto/utsc sem 3/CSCB58/Project/projectMain/output_files/projectMain.map.smsg.


